
stm32_parametric_eq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e1ac  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001798  0800e338  0800e338  0001e338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fad0  0800fad0  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800fad0  0800fad0  0001fad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fad8  0800fad8  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fad8  0800fad8  0001fad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fadc  0800fadc  0001fadc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  0800fae0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d18  200000a4  0800fb84  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000dbc  0800fb84  00020dbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017451  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002fb3  00000000  00000000  00037525  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012d0  00000000  00000000  0003a4d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001188  00000000  00000000  0003b7a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022e44  00000000  00000000  0003c930  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010c12  00000000  00000000  0005f774  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cda72  00000000  00000000  00070386  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013ddf8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054f4  00000000  00000000  0013de74  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a4 	.word	0x200000a4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800e31c 	.word	0x0800e31c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a8 	.word	0x200000a8
 80001c4:	0800e31c 	.word	0x0800e31c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_uldivmod>:
 8000bd0:	b953      	cbnz	r3, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd2:	b94a      	cbnz	r2, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd4:	2900      	cmp	r1, #0
 8000bd6:	bf08      	it	eq
 8000bd8:	2800      	cmpeq	r0, #0
 8000bda:	bf1c      	itt	ne
 8000bdc:	f04f 31ff 	movne.w	r1, #4294967295
 8000be0:	f04f 30ff 	movne.w	r0, #4294967295
 8000be4:	f000 b972 	b.w	8000ecc <__aeabi_idiv0>
 8000be8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf0:	f000 f806 	bl	8000c00 <__udivmoddi4>
 8000bf4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bfc:	b004      	add	sp, #16
 8000bfe:	4770      	bx	lr

08000c00 <__udivmoddi4>:
 8000c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c04:	9e08      	ldr	r6, [sp, #32]
 8000c06:	4604      	mov	r4, r0
 8000c08:	4688      	mov	r8, r1
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d14b      	bne.n	8000ca6 <__udivmoddi4+0xa6>
 8000c0e:	428a      	cmp	r2, r1
 8000c10:	4615      	mov	r5, r2
 8000c12:	d967      	bls.n	8000ce4 <__udivmoddi4+0xe4>
 8000c14:	fab2 f282 	clz	r2, r2
 8000c18:	b14a      	cbz	r2, 8000c2e <__udivmoddi4+0x2e>
 8000c1a:	f1c2 0720 	rsb	r7, r2, #32
 8000c1e:	fa01 f302 	lsl.w	r3, r1, r2
 8000c22:	fa20 f707 	lsr.w	r7, r0, r7
 8000c26:	4095      	lsls	r5, r2
 8000c28:	ea47 0803 	orr.w	r8, r7, r3
 8000c2c:	4094      	lsls	r4, r2
 8000c2e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c32:	0c23      	lsrs	r3, r4, #16
 8000c34:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c38:	fa1f fc85 	uxth.w	ip, r5
 8000c3c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c40:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c44:	fb07 f10c 	mul.w	r1, r7, ip
 8000c48:	4299      	cmp	r1, r3
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x60>
 8000c4c:	18eb      	adds	r3, r5, r3
 8000c4e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c52:	f080 811b 	bcs.w	8000e8c <__udivmoddi4+0x28c>
 8000c56:	4299      	cmp	r1, r3
 8000c58:	f240 8118 	bls.w	8000e8c <__udivmoddi4+0x28c>
 8000c5c:	3f02      	subs	r7, #2
 8000c5e:	442b      	add	r3, r5
 8000c60:	1a5b      	subs	r3, r3, r1
 8000c62:	b2a4      	uxth	r4, r4
 8000c64:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c68:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c70:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c74:	45a4      	cmp	ip, r4
 8000c76:	d909      	bls.n	8000c8c <__udivmoddi4+0x8c>
 8000c78:	192c      	adds	r4, r5, r4
 8000c7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7e:	f080 8107 	bcs.w	8000e90 <__udivmoddi4+0x290>
 8000c82:	45a4      	cmp	ip, r4
 8000c84:	f240 8104 	bls.w	8000e90 <__udivmoddi4+0x290>
 8000c88:	3802      	subs	r0, #2
 8000c8a:	442c      	add	r4, r5
 8000c8c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c90:	eba4 040c 	sub.w	r4, r4, ip
 8000c94:	2700      	movs	r7, #0
 8000c96:	b11e      	cbz	r6, 8000ca0 <__udivmoddi4+0xa0>
 8000c98:	40d4      	lsrs	r4, r2
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	e9c6 4300 	strd	r4, r3, [r6]
 8000ca0:	4639      	mov	r1, r7
 8000ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca6:	428b      	cmp	r3, r1
 8000ca8:	d909      	bls.n	8000cbe <__udivmoddi4+0xbe>
 8000caa:	2e00      	cmp	r6, #0
 8000cac:	f000 80eb 	beq.w	8000e86 <__udivmoddi4+0x286>
 8000cb0:	2700      	movs	r7, #0
 8000cb2:	e9c6 0100 	strd	r0, r1, [r6]
 8000cb6:	4638      	mov	r0, r7
 8000cb8:	4639      	mov	r1, r7
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	fab3 f783 	clz	r7, r3
 8000cc2:	2f00      	cmp	r7, #0
 8000cc4:	d147      	bne.n	8000d56 <__udivmoddi4+0x156>
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xd0>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 80fa 	bhi.w	8000ec4 <__udivmoddi4+0x2c4>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4698      	mov	r8, r3
 8000cda:	2e00      	cmp	r6, #0
 8000cdc:	d0e0      	beq.n	8000ca0 <__udivmoddi4+0xa0>
 8000cde:	e9c6 4800 	strd	r4, r8, [r6]
 8000ce2:	e7dd      	b.n	8000ca0 <__udivmoddi4+0xa0>
 8000ce4:	b902      	cbnz	r2, 8000ce8 <__udivmoddi4+0xe8>
 8000ce6:	deff      	udf	#255	; 0xff
 8000ce8:	fab2 f282 	clz	r2, r2
 8000cec:	2a00      	cmp	r2, #0
 8000cee:	f040 808f 	bne.w	8000e10 <__udivmoddi4+0x210>
 8000cf2:	1b49      	subs	r1, r1, r5
 8000cf4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cf8:	fa1f f885 	uxth.w	r8, r5
 8000cfc:	2701      	movs	r7, #1
 8000cfe:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d02:	0c23      	lsrs	r3, r4, #16
 8000d04:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0c:	fb08 f10c 	mul.w	r1, r8, ip
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x124>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x122>
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	f200 80cd 	bhi.w	8000ebc <__udivmoddi4+0x2bc>
 8000d22:	4684      	mov	ip, r0
 8000d24:	1a59      	subs	r1, r3, r1
 8000d26:	b2a3      	uxth	r3, r4
 8000d28:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d2c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d30:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d34:	fb08 f800 	mul.w	r8, r8, r0
 8000d38:	45a0      	cmp	r8, r4
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x14c>
 8000d3c:	192c      	adds	r4, r5, r4
 8000d3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x14a>
 8000d44:	45a0      	cmp	r8, r4
 8000d46:	f200 80b6 	bhi.w	8000eb6 <__udivmoddi4+0x2b6>
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	eba4 0408 	sub.w	r4, r4, r8
 8000d50:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d54:	e79f      	b.n	8000c96 <__udivmoddi4+0x96>
 8000d56:	f1c7 0c20 	rsb	ip, r7, #32
 8000d5a:	40bb      	lsls	r3, r7
 8000d5c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d60:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d64:	fa01 f407 	lsl.w	r4, r1, r7
 8000d68:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d6c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d70:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d74:	4325      	orrs	r5, r4
 8000d76:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d7a:	0c2c      	lsrs	r4, r5, #16
 8000d7c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d80:	fa1f fa8e 	uxth.w	sl, lr
 8000d84:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d88:	fb09 f40a 	mul.w	r4, r9, sl
 8000d8c:	429c      	cmp	r4, r3
 8000d8e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d92:	fa00 f107 	lsl.w	r1, r0, r7
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b0>
 8000d98:	eb1e 0303 	adds.w	r3, lr, r3
 8000d9c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000da0:	f080 8087 	bcs.w	8000eb2 <__udivmoddi4+0x2b2>
 8000da4:	429c      	cmp	r4, r3
 8000da6:	f240 8084 	bls.w	8000eb2 <__udivmoddi4+0x2b2>
 8000daa:	f1a9 0902 	sub.w	r9, r9, #2
 8000dae:	4473      	add	r3, lr
 8000db0:	1b1b      	subs	r3, r3, r4
 8000db2:	b2ad      	uxth	r5, r5
 8000db4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db8:	fb08 3310 	mls	r3, r8, r0, r3
 8000dbc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dc0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dc4:	45a2      	cmp	sl, r4
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1da>
 8000dc8:	eb1e 0404 	adds.w	r4, lr, r4
 8000dcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd0:	d26b      	bcs.n	8000eaa <__udivmoddi4+0x2aa>
 8000dd2:	45a2      	cmp	sl, r4
 8000dd4:	d969      	bls.n	8000eaa <__udivmoddi4+0x2aa>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4474      	add	r4, lr
 8000dda:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dde:	fba0 8902 	umull	r8, r9, r0, r2
 8000de2:	eba4 040a 	sub.w	r4, r4, sl
 8000de6:	454c      	cmp	r4, r9
 8000de8:	46c2      	mov	sl, r8
 8000dea:	464b      	mov	r3, r9
 8000dec:	d354      	bcc.n	8000e98 <__udivmoddi4+0x298>
 8000dee:	d051      	beq.n	8000e94 <__udivmoddi4+0x294>
 8000df0:	2e00      	cmp	r6, #0
 8000df2:	d069      	beq.n	8000ec8 <__udivmoddi4+0x2c8>
 8000df4:	ebb1 050a 	subs.w	r5, r1, sl
 8000df8:	eb64 0403 	sbc.w	r4, r4, r3
 8000dfc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e00:	40fd      	lsrs	r5, r7
 8000e02:	40fc      	lsrs	r4, r7
 8000e04:	ea4c 0505 	orr.w	r5, ip, r5
 8000e08:	e9c6 5400 	strd	r5, r4, [r6]
 8000e0c:	2700      	movs	r7, #0
 8000e0e:	e747      	b.n	8000ca0 <__udivmoddi4+0xa0>
 8000e10:	f1c2 0320 	rsb	r3, r2, #32
 8000e14:	fa20 f703 	lsr.w	r7, r0, r3
 8000e18:	4095      	lsls	r5, r2
 8000e1a:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1e:	fa21 f303 	lsr.w	r3, r1, r3
 8000e22:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e26:	4338      	orrs	r0, r7
 8000e28:	0c01      	lsrs	r1, r0, #16
 8000e2a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e2e:	fa1f f885 	uxth.w	r8, r5
 8000e32:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e36:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3a:	fb07 f308 	mul.w	r3, r7, r8
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x256>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e4c:	d22f      	bcs.n	8000eae <__udivmoddi4+0x2ae>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d92d      	bls.n	8000eae <__udivmoddi4+0x2ae>
 8000e52:	3f02      	subs	r7, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1acb      	subs	r3, r1, r3
 8000e58:	b281      	uxth	r1, r0
 8000e5a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e62:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e66:	fb00 f308 	mul.w	r3, r0, r8
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d907      	bls.n	8000e7e <__udivmoddi4+0x27e>
 8000e6e:	1869      	adds	r1, r5, r1
 8000e70:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e74:	d217      	bcs.n	8000ea6 <__udivmoddi4+0x2a6>
 8000e76:	428b      	cmp	r3, r1
 8000e78:	d915      	bls.n	8000ea6 <__udivmoddi4+0x2a6>
 8000e7a:	3802      	subs	r0, #2
 8000e7c:	4429      	add	r1, r5
 8000e7e:	1ac9      	subs	r1, r1, r3
 8000e80:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e84:	e73b      	b.n	8000cfe <__udivmoddi4+0xfe>
 8000e86:	4637      	mov	r7, r6
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e709      	b.n	8000ca0 <__udivmoddi4+0xa0>
 8000e8c:	4607      	mov	r7, r0
 8000e8e:	e6e7      	b.n	8000c60 <__udivmoddi4+0x60>
 8000e90:	4618      	mov	r0, r3
 8000e92:	e6fb      	b.n	8000c8c <__udivmoddi4+0x8c>
 8000e94:	4541      	cmp	r1, r8
 8000e96:	d2ab      	bcs.n	8000df0 <__udivmoddi4+0x1f0>
 8000e98:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e9c:	eb69 020e 	sbc.w	r2, r9, lr
 8000ea0:	3801      	subs	r0, #1
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	e7a4      	b.n	8000df0 <__udivmoddi4+0x1f0>
 8000ea6:	4660      	mov	r0, ip
 8000ea8:	e7e9      	b.n	8000e7e <__udivmoddi4+0x27e>
 8000eaa:	4618      	mov	r0, r3
 8000eac:	e795      	b.n	8000dda <__udivmoddi4+0x1da>
 8000eae:	4667      	mov	r7, ip
 8000eb0:	e7d1      	b.n	8000e56 <__udivmoddi4+0x256>
 8000eb2:	4681      	mov	r9, r0
 8000eb4:	e77c      	b.n	8000db0 <__udivmoddi4+0x1b0>
 8000eb6:	3802      	subs	r0, #2
 8000eb8:	442c      	add	r4, r5
 8000eba:	e747      	b.n	8000d4c <__udivmoddi4+0x14c>
 8000ebc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec0:	442b      	add	r3, r5
 8000ec2:	e72f      	b.n	8000d24 <__udivmoddi4+0x124>
 8000ec4:	4638      	mov	r0, r7
 8000ec6:	e708      	b.n	8000cda <__udivmoddi4+0xda>
 8000ec8:	4637      	mov	r7, r6
 8000eca:	e6e9      	b.n	8000ca0 <__udivmoddi4+0xa0>

08000ecc <__aeabi_idiv0>:
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed6:	f006 fb31 	bl	800753c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eda:	f000 f861 	bl	8000fa0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	607b      	str	r3, [r7, #4]
 8000ee2:	4b23      	ldr	r3, [pc, #140]	; (8000f70 <main+0xa0>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee6:	4a22      	ldr	r2, [pc, #136]	; (8000f70 <main+0xa0>)
 8000ee8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000eec:	6313      	str	r3, [r2, #48]	; 0x30
 8000eee:	4b20      	ldr	r3, [pc, #128]	; (8000f70 <main+0xa0>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ef6:	607b      	str	r3, [r7, #4]
 8000ef8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000efa:	f000 fa17 	bl	800132c <MX_GPIO_Init>
  MX_I2S2_Init();
 8000efe:	f000 f92b 	bl	8001158 <MX_I2S2_Init>
  MX_DMA_Init();
 8000f02:	f000 f9cd 	bl	80012a0 <MX_DMA_Init>
  MX_I2C1_Init();
 8000f06:	f000 f8cb 	bl	80010a0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000f0a:	f000 f99f 	bl	800124c <MX_USART1_UART_Init>
  MX_I2C3_Init();
 8000f0e:	f000 f8f5 	bl	80010fc <MX_I2C3_Init>
  MX_TIM2_Init();
 8000f12:	f000 f94f 	bl	80011b4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(20);
 8000f16:	2014      	movs	r0, #20
 8000f18:	f006 fb82 	bl	8007620 <HAL_Delay>
  Display_Init();
 8000f1c:	f004 ffe8 	bl	8005ef0 <Display_Init>

  HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
 8000f20:	2201      	movs	r2, #1
 8000f22:	2102      	movs	r1, #2
 8000f24:	4813      	ldr	r0, [pc, #76]	; (8000f74 <main+0xa4>)
 8000f26:	f007 f9f9 	bl	800831c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 1);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	4811      	ldr	r0, [pc, #68]	; (8000f74 <main+0xa4>)
 8000f30:	f007 f9f4 	bl	800831c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 8000f34:	2201      	movs	r2, #1
 8000f36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f3a:	480f      	ldr	r0, [pc, #60]	; (8000f78 <main+0xa8>)
 8000f3c:	f007 f9ee 	bl	800831c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(I2S_EN_GPIO_Port, I2S_EN_Pin, 1);
 8000f40:	2201      	movs	r2, #1
 8000f42:	2120      	movs	r1, #32
 8000f44:	480d      	ldr	r0, [pc, #52]	; (8000f7c <main+0xac>)
 8000f46:	f007 f9e9 	bl	800831c <HAL_GPIO_WritePin>
  /* DMA I2S dimulai */
  HAL_I2SEx_TransmitReceive_DMA(&hi2s2, I2S_txBuff, I2S_rxBuff, BLOCK_SIZE);
 8000f4a:	2304      	movs	r3, #4
 8000f4c:	4a0c      	ldr	r2, [pc, #48]	; (8000f80 <main+0xb0>)
 8000f4e:	490d      	ldr	r1, [pc, #52]	; (8000f84 <main+0xb4>)
 8000f50:	480d      	ldr	r0, [pc, #52]	; (8000f88 <main+0xb8>)
 8000f52:	f008 fe59 	bl	8009c08 <HAL_I2SEx_TransmitReceive_DMA>
  /* TIM2 dimulai */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f56:	480d      	ldr	r0, [pc, #52]	; (8000f8c <main+0xbc>)
 8000f58:	f00a f8af 	bl	800b0ba <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  myTask();
 8000f5c:	f000 ffe0 	bl	8001f20 <myTask>
	  L_input = 100000;
 8000f60:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <main+0xc0>)
 8000f62:	4a0c      	ldr	r2, [pc, #48]	; (8000f94 <main+0xc4>)
 8000f64:	601a      	str	r2, [r3, #0]
	  R_input = R_Samplef;
 8000f66:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <main+0xc8>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a0c      	ldr	r2, [pc, #48]	; (8000f9c <main+0xcc>)
 8000f6c:	6013      	str	r3, [r2, #0]
	  myTask();
 8000f6e:	e7f5      	b.n	8000f5c <main+0x8c>
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40020c00 	.word	0x40020c00
 8000f78:	40020400 	.word	0x40020400
 8000f7c:	40020800 	.word	0x40020800
 8000f80:	200005cc 	.word	0x200005cc
 8000f84:	20000bfc 	.word	0x20000bfc
 8000f88:	20000d64 	.word	0x20000d64
 8000f8c:	20000c0c 	.word	0x20000c0c
 8000f90:	20000610 	.word	0x20000610
 8000f94:	47c35000 	.word	0x47c35000
 8000f98:	20000d5c 	.word	0x20000d5c
 8000f9c:	20000d38 	.word	0x20000d38

08000fa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b098      	sub	sp, #96	; 0x60
 8000fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000faa:	2230      	movs	r2, #48	; 0x30
 8000fac:	2100      	movs	r1, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f00b f93f 	bl	800c232 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb4:	f107 031c 	add.w	r3, r7, #28
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	4b30      	ldr	r3, [pc, #192]	; (8001098 <SystemClock_Config+0xf8>)
 8000fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fda:	4a2f      	ldr	r2, [pc, #188]	; (8001098 <SystemClock_Config+0xf8>)
 8000fdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fe0:	6413      	str	r3, [r2, #64]	; 0x40
 8000fe2:	4b2d      	ldr	r3, [pc, #180]	; (8001098 <SystemClock_Config+0xf8>)
 8000fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fee:	2300      	movs	r3, #0
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	4b2a      	ldr	r3, [pc, #168]	; (800109c <SystemClock_Config+0xfc>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a29      	ldr	r2, [pc, #164]	; (800109c <SystemClock_Config+0xfc>)
 8000ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ffc:	6013      	str	r3, [r2, #0]
 8000ffe:	4b27      	ldr	r3, [pc, #156]	; (800109c <SystemClock_Config+0xfc>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800100a:	2301      	movs	r3, #1
 800100c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800100e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001012:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001014:	2302      	movs	r3, #2
 8001016:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001018:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800101c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800101e:	2304      	movs	r3, #4
 8001020:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001022:	23a8      	movs	r3, #168	; 0xa8
 8001024:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001026:	2302      	movs	r3, #2
 8001028:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800102a:	2304      	movs	r3, #4
 800102c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800102e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001032:	4618      	mov	r0, r3
 8001034:	f009 faa8 	bl	800a588 <HAL_RCC_OscConfig>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800103e:	f003 fb39 	bl	80046b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001042:	230f      	movs	r3, #15
 8001044:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001046:	2302      	movs	r3, #2
 8001048:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800104a:	2300      	movs	r3, #0
 800104c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800104e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001052:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001054:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001058:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800105a:	f107 031c 	add.w	r3, r7, #28
 800105e:	2105      	movs	r1, #5
 8001060:	4618      	mov	r0, r3
 8001062:	f009 fcd3 	bl	800aa0c <HAL_RCC_ClockConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800106c:	f003 fb22 	bl	80046b4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001070:	2301      	movs	r3, #1
 8001072:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8001074:	2332      	movs	r3, #50	; 0x32
 8001076:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001078:	2302      	movs	r3, #2
 800107a:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	4618      	mov	r0, r3
 8001082:	f009 feb1 	bl	800ade8 <HAL_RCCEx_PeriphCLKConfig>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 800108c:	f003 fb12 	bl	80046b4 <Error_Handler>
  }
}
 8001090:	bf00      	nop
 8001092:	3760      	adds	r7, #96	; 0x60
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40023800 	.word	0x40023800
 800109c:	40007000 	.word	0x40007000

080010a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010a4:	4b12      	ldr	r3, [pc, #72]	; (80010f0 <MX_I2C1_Init+0x50>)
 80010a6:	4a13      	ldr	r2, [pc, #76]	; (80010f4 <MX_I2C1_Init+0x54>)
 80010a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80010aa:	4b11      	ldr	r3, [pc, #68]	; (80010f0 <MX_I2C1_Init+0x50>)
 80010ac:	4a12      	ldr	r2, [pc, #72]	; (80010f8 <MX_I2C1_Init+0x58>)
 80010ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010b0:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <MX_I2C1_Init+0x50>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010b6:	4b0e      	ldr	r3, [pc, #56]	; (80010f0 <MX_I2C1_Init+0x50>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010bc:	4b0c      	ldr	r3, [pc, #48]	; (80010f0 <MX_I2C1_Init+0x50>)
 80010be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010c4:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <MX_I2C1_Init+0x50>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010ca:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <MX_I2C1_Init+0x50>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010d0:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <MX_I2C1_Init+0x50>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010d6:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <MX_I2C1_Init+0x50>)
 80010d8:	2200      	movs	r2, #0
 80010da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010dc:	4804      	ldr	r0, [pc, #16]	; (80010f0 <MX_I2C1_Init+0x50>)
 80010de:	f007 f937 	bl	8008350 <HAL_I2C_Init>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010e8:	f003 fae4 	bl	80046b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010ec:	bf00      	nop
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20000578 	.word	0x20000578
 80010f4:	40005400 	.word	0x40005400
 80010f8:	00061a80 	.word	0x00061a80

080010fc <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001100:	4b12      	ldr	r3, [pc, #72]	; (800114c <MX_I2C3_Init+0x50>)
 8001102:	4a13      	ldr	r2, [pc, #76]	; (8001150 <MX_I2C3_Init+0x54>)
 8001104:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8001106:	4b11      	ldr	r3, [pc, #68]	; (800114c <MX_I2C3_Init+0x50>)
 8001108:	4a12      	ldr	r2, [pc, #72]	; (8001154 <MX_I2C3_Init+0x58>)
 800110a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800110c:	4b0f      	ldr	r3, [pc, #60]	; (800114c <MX_I2C3_Init+0x50>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001112:	4b0e      	ldr	r3, [pc, #56]	; (800114c <MX_I2C3_Init+0x50>)
 8001114:	2200      	movs	r2, #0
 8001116:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001118:	4b0c      	ldr	r3, [pc, #48]	; (800114c <MX_I2C3_Init+0x50>)
 800111a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800111e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001120:	4b0a      	ldr	r3, [pc, #40]	; (800114c <MX_I2C3_Init+0x50>)
 8001122:	2200      	movs	r2, #0
 8001124:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001126:	4b09      	ldr	r3, [pc, #36]	; (800114c <MX_I2C3_Init+0x50>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800112c:	4b07      	ldr	r3, [pc, #28]	; (800114c <MX_I2C3_Init+0x50>)
 800112e:	2200      	movs	r2, #0
 8001130:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001132:	4b06      	ldr	r3, [pc, #24]	; (800114c <MX_I2C3_Init+0x50>)
 8001134:	2200      	movs	r2, #0
 8001136:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001138:	4804      	ldr	r0, [pc, #16]	; (800114c <MX_I2C3_Init+0x50>)
 800113a:	f007 f909 	bl	8008350 <HAL_I2C_Init>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001144:	f003 fab6 	bl	80046b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}
 800114c:	200004e8 	.word	0x200004e8
 8001150:	40005c00 	.word	0x40005c00
 8001154:	00061a80 	.word	0x00061a80

08001158 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800115c:	4b13      	ldr	r3, [pc, #76]	; (80011ac <MX_I2S2_Init+0x54>)
 800115e:	4a14      	ldr	r2, [pc, #80]	; (80011b0 <MX_I2S2_Init+0x58>)
 8001160:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001162:	4b12      	ldr	r3, [pc, #72]	; (80011ac <MX_I2S2_Init+0x54>)
 8001164:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001168:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800116a:	4b10      	ldr	r3, [pc, #64]	; (80011ac <MX_I2S2_Init+0x54>)
 800116c:	2200      	movs	r2, #0
 800116e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8001170:	4b0e      	ldr	r3, [pc, #56]	; (80011ac <MX_I2S2_Init+0x54>)
 8001172:	2203      	movs	r2, #3
 8001174:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001176:	4b0d      	ldr	r3, [pc, #52]	; (80011ac <MX_I2S2_Init+0x54>)
 8001178:	f44f 7200 	mov.w	r2, #512	; 0x200
 800117c:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800117e:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <MX_I2S2_Init+0x54>)
 8001180:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001184:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001186:	4b09      	ldr	r3, [pc, #36]	; (80011ac <MX_I2S2_Init+0x54>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800118c:	4b07      	ldr	r3, [pc, #28]	; (80011ac <MX_I2S2_Init+0x54>)
 800118e:	2200      	movs	r2, #0
 8001190:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001192:	4b06      	ldr	r3, [pc, #24]	; (80011ac <MX_I2S2_Init+0x54>)
 8001194:	2201      	movs	r2, #1
 8001196:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001198:	4804      	ldr	r0, [pc, #16]	; (80011ac <MX_I2S2_Init+0x54>)
 800119a:	f008 faef 	bl	800977c <HAL_I2S_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 80011a4:	f003 fa86 	bl	80046b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000d64 	.word	0x20000d64
 80011b0:	40003800 	.word	0x40003800

080011b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b086      	sub	sp, #24
 80011b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ba:	f107 0308 	add.w	r3, r7, #8
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c8:	463b      	mov	r3, r7
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011d0:	4b1d      	ldr	r3, [pc, #116]	; (8001248 <MX_TIM2_Init+0x94>)
 80011d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 19;
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <MX_TIM2_Init+0x94>)
 80011da:	2213      	movs	r2, #19
 80011dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011de:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <MX_TIM2_Init+0x94>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 80011e4:	4b18      	ldr	r3, [pc, #96]	; (8001248 <MX_TIM2_Init+0x94>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ea:	4b17      	ldr	r3, [pc, #92]	; (8001248 <MX_TIM2_Init+0x94>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011f0:	4b15      	ldr	r3, [pc, #84]	; (8001248 <MX_TIM2_Init+0x94>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011f6:	4814      	ldr	r0, [pc, #80]	; (8001248 <MX_TIM2_Init+0x94>)
 80011f8:	f009 ff34 	bl	800b064 <HAL_TIM_Base_Init>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001202:	f003 fa57 	bl	80046b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001206:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800120a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800120c:	f107 0308 	add.w	r3, r7, #8
 8001210:	4619      	mov	r1, r3
 8001212:	480d      	ldr	r0, [pc, #52]	; (8001248 <MX_TIM2_Init+0x94>)
 8001214:	f00a f87d 	bl	800b312 <HAL_TIM_ConfigClockSource>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800121e:	f003 fa49 	bl	80046b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001222:	2320      	movs	r3, #32
 8001224:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800122a:	463b      	mov	r3, r7
 800122c:	4619      	mov	r1, r3
 800122e:	4806      	ldr	r0, [pc, #24]	; (8001248 <MX_TIM2_Init+0x94>)
 8001230:	f00a fa92 	bl	800b758 <HAL_TIMEx_MasterConfigSynchronization>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800123a:	f003 fa3b 	bl	80046b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800123e:	bf00      	nop
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000c0c 	.word	0x20000c0c

0800124c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <MX_USART1_UART_Init+0x4c>)
 8001252:	4a12      	ldr	r2, [pc, #72]	; (800129c <MX_USART1_UART_Init+0x50>)
 8001254:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001256:	4b10      	ldr	r3, [pc, #64]	; (8001298 <MX_USART1_UART_Init+0x4c>)
 8001258:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800125c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800125e:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <MX_USART1_UART_Init+0x4c>)
 8001260:	2200      	movs	r2, #0
 8001262:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001264:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <MX_USART1_UART_Init+0x4c>)
 8001266:	2200      	movs	r2, #0
 8001268:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800126a:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <MX_USART1_UART_Init+0x4c>)
 800126c:	2200      	movs	r2, #0
 800126e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001270:	4b09      	ldr	r3, [pc, #36]	; (8001298 <MX_USART1_UART_Init+0x4c>)
 8001272:	220c      	movs	r2, #12
 8001274:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001276:	4b08      	ldr	r3, [pc, #32]	; (8001298 <MX_USART1_UART_Init+0x4c>)
 8001278:	2200      	movs	r2, #0
 800127a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800127c:	4b06      	ldr	r3, [pc, #24]	; (8001298 <MX_USART1_UART_Init+0x4c>)
 800127e:	2200      	movs	r2, #0
 8001280:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001282:	4805      	ldr	r0, [pc, #20]	; (8001298 <MX_USART1_UART_Init+0x4c>)
 8001284:	f00a fac1 	bl	800b80a <HAL_UART_Init>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800128e:	f003 fa11 	bl	80046b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000740 	.word	0x20000740
 800129c:	40011000 	.word	0x40011000

080012a0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	4b1f      	ldr	r3, [pc, #124]	; (8001328 <MX_DMA_Init+0x88>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ae:	4a1e      	ldr	r2, [pc, #120]	; (8001328 <MX_DMA_Init+0x88>)
 80012b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012b4:	6313      	str	r3, [r2, #48]	; 0x30
 80012b6:	4b1c      	ldr	r3, [pc, #112]	; (8001328 <MX_DMA_Init+0x88>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	603b      	str	r3, [r7, #0]
 80012c6:	4b18      	ldr	r3, [pc, #96]	; (8001328 <MX_DMA_Init+0x88>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	4a17      	ldr	r2, [pc, #92]	; (8001328 <MX_DMA_Init+0x88>)
 80012cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012d0:	6313      	str	r3, [r2, #48]	; 0x30
 80012d2:	4b15      	ldr	r3, [pc, #84]	; (8001328 <MX_DMA_Init+0x88>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012da:	603b      	str	r3, [r7, #0]
 80012dc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80012de:	2200      	movs	r2, #0
 80012e0:	2100      	movs	r1, #0
 80012e2:	200e      	movs	r0, #14
 80012e4:	f006 fa99 	bl	800781a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80012e8:	200e      	movs	r0, #14
 80012ea:	f006 fab2 	bl	8007852 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80012ee:	2200      	movs	r2, #0
 80012f0:	2100      	movs	r1, #0
 80012f2:	200f      	movs	r0, #15
 80012f4:	f006 fa91 	bl	800781a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80012f8:	200f      	movs	r0, #15
 80012fa:	f006 faaa 	bl	8007852 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80012fe:	2200      	movs	r2, #0
 8001300:	2100      	movs	r1, #0
 8001302:	203a      	movs	r0, #58	; 0x3a
 8001304:	f006 fa89 	bl	800781a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001308:	203a      	movs	r0, #58	; 0x3a
 800130a:	f006 faa2 	bl	8007852 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800130e:	2200      	movs	r2, #0
 8001310:	2100      	movs	r1, #0
 8001312:	2046      	movs	r0, #70	; 0x46
 8001314:	f006 fa81 	bl	800781a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001318:	2046      	movs	r0, #70	; 0x46
 800131a:	f006 fa9a 	bl	8007852 <HAL_NVIC_EnableIRQ>

}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40023800 	.word	0x40023800

0800132c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08a      	sub	sp, #40	; 0x28
 8001330:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
 8001340:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
 8001346:	4b4e      	ldr	r3, [pc, #312]	; (8001480 <MX_GPIO_Init+0x154>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	4a4d      	ldr	r2, [pc, #308]	; (8001480 <MX_GPIO_Init+0x154>)
 800134c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001350:	6313      	str	r3, [r2, #48]	; 0x30
 8001352:	4b4b      	ldr	r3, [pc, #300]	; (8001480 <MX_GPIO_Init+0x154>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800135a:	613b      	str	r3, [r7, #16]
 800135c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	4b47      	ldr	r3, [pc, #284]	; (8001480 <MX_GPIO_Init+0x154>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	4a46      	ldr	r2, [pc, #280]	; (8001480 <MX_GPIO_Init+0x154>)
 8001368:	f043 0304 	orr.w	r3, r3, #4
 800136c:	6313      	str	r3, [r2, #48]	; 0x30
 800136e:	4b44      	ldr	r3, [pc, #272]	; (8001480 <MX_GPIO_Init+0x154>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	f003 0304 	and.w	r3, r3, #4
 8001376:	60fb      	str	r3, [r7, #12]
 8001378:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	60bb      	str	r3, [r7, #8]
 800137e:	4b40      	ldr	r3, [pc, #256]	; (8001480 <MX_GPIO_Init+0x154>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	4a3f      	ldr	r2, [pc, #252]	; (8001480 <MX_GPIO_Init+0x154>)
 8001384:	f043 0302 	orr.w	r3, r3, #2
 8001388:	6313      	str	r3, [r2, #48]	; 0x30
 800138a:	4b3d      	ldr	r3, [pc, #244]	; (8001480 <MX_GPIO_Init+0x154>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	60bb      	str	r3, [r7, #8]
 8001394:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	607b      	str	r3, [r7, #4]
 800139a:	4b39      	ldr	r3, [pc, #228]	; (8001480 <MX_GPIO_Init+0x154>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	4a38      	ldr	r2, [pc, #224]	; (8001480 <MX_GPIO_Init+0x154>)
 80013a0:	f043 0308 	orr.w	r3, r3, #8
 80013a4:	6313      	str	r3, [r2, #48]	; 0x30
 80013a6:	4b36      	ldr	r3, [pc, #216]	; (8001480 <MX_GPIO_Init+0x154>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f003 0308 	and.w	r3, r3, #8
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	603b      	str	r3, [r7, #0]
 80013b6:	4b32      	ldr	r3, [pc, #200]	; (8001480 <MX_GPIO_Init+0x154>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	4a31      	ldr	r2, [pc, #196]	; (8001480 <MX_GPIO_Init+0x154>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6313      	str	r3, [r2, #48]	; 0x30
 80013c2:	4b2f      	ldr	r3, [pc, #188]	; (8001480 <MX_GPIO_Init+0x154>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	603b      	str	r3, [r7, #0]
 80013cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2S_EN_GPIO_Port, I2S_EN_Pin, GPIO_PIN_RESET);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2120      	movs	r1, #32
 80013d2:	482c      	ldr	r0, [pc, #176]	; (8001484 <MX_GPIO_Init+0x158>)
 80013d4:	f006 ffa2 	bl	800831c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|TP_D_Pin|TP_C_Pin, GPIO_PIN_RESET);
 80013d8:	2200      	movs	r2, #0
 80013da:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80013de:	482a      	ldr	r0, [pc, #168]	; (8001488 <MX_GPIO_Init+0x15c>)
 80013e0:	f006 ff9c 	bl	800831c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin, GPIO_PIN_RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	f240 3103 	movw	r1, #771	; 0x303
 80013ea:	4828      	ldr	r0, [pc, #160]	; (800148c <MX_GPIO_Init+0x160>)
 80013ec:	f006 ff96 	bl	800831c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : I2S_EN_Pin */
  GPIO_InitStruct.Pin = I2S_EN_Pin;
 80013f0:	2320      	movs	r3, #32
 80013f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f4:	2301      	movs	r3, #1
 80013f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fc:	2300      	movs	r3, #0
 80013fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(I2S_EN_GPIO_Port, &GPIO_InitStruct);
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	4619      	mov	r1, r3
 8001406:	481f      	ldr	r0, [pc, #124]	; (8001484 <MX_GPIO_Init+0x158>)
 8001408:	f006 fdd6 	bl	8007fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin TP_D_Pin TP_C_Pin */
  GPIO_InitStruct.Pin = LED_Pin|TP_D_Pin|TP_C_Pin;
 800140c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001412:	2301      	movs	r3, #1
 8001414:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141a:	2300      	movs	r3, #0
 800141c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	4619      	mov	r1, r3
 8001424:	4818      	ldr	r0, [pc, #96]	; (8001488 <MX_GPIO_Init+0x15c>)
 8001426:	f006 fdc7 	bl	8007fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP_B_Pin TP_A_Pin R_SIGN_Pin L_SIGN_Pin */
  GPIO_InitStruct.Pin = TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin;
 800142a:	f240 3303 	movw	r3, #771	; 0x303
 800142e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001430:	2301      	movs	r3, #1
 8001432:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001438:	2300      	movs	r3, #0
 800143a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800143c:	f107 0314 	add.w	r3, r7, #20
 8001440:	4619      	mov	r1, r3
 8001442:	4812      	ldr	r0, [pc, #72]	; (800148c <MX_GPIO_Init+0x160>)
 8001444:	f006 fdb8 	bl	8007fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_UP_Pin SW_DOWN_Pin SW_LEFT_Pin SW_RIGHT_Pin */
  GPIO_InitStruct.Pin = SW_UP_Pin|SW_DOWN_Pin|SW_LEFT_Pin|SW_RIGHT_Pin;
 8001448:	233c      	movs	r3, #60	; 0x3c
 800144a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144c:	2300      	movs	r3, #0
 800144e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	4619      	mov	r1, r3
 800145a:	480c      	ldr	r0, [pc, #48]	; (800148c <MX_GPIO_Init+0x160>)
 800145c:	f006 fdac 	bl	8007fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_SW_Pin ENC_CLK_Pin ENC_DT_Pin */
  GPIO_InitStruct.Pin = ENC_SW_Pin|ENC_CLK_Pin|ENC_DT_Pin;
 8001460:	2338      	movs	r3, #56	; 0x38
 8001462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001464:	2300      	movs	r3, #0
 8001466:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800146c:	f107 0314 	add.w	r3, r7, #20
 8001470:	4619      	mov	r1, r3
 8001472:	4805      	ldr	r0, [pc, #20]	; (8001488 <MX_GPIO_Init+0x15c>)
 8001474:	f006 fda0 	bl	8007fb8 <HAL_GPIO_Init>

}
 8001478:	bf00      	nop
 800147a:	3728      	adds	r7, #40	; 0x28
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40023800 	.word	0x40023800
 8001484:	40020800 	.word	0x40020800
 8001488:	40020400 	.word	0x40020400
 800148c:	40020c00 	.word	0x40020c00

08001490 <HAL_I2SEx_TxRxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
/* ------------------------------------- DSP PROCESS ------------------------------------------ */
void HAL_I2SEx_TxRxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 8001490:	b5b0      	push	{r4, r5, r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	L_Samplef = I2S_readWord(0,0);
 8001498:	2100      	movs	r1, #0
 800149a:	2000      	movs	r0, #0
 800149c:	f000 f9a2 	bl	80017e4 <I2S_readWord>
 80014a0:	eef0 7a40 	vmov.f32	s15, s0
 80014a4:	4b48      	ldr	r3, [pc, #288]	; (80015c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 80014a6:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = I2S_readWord(1,0);
 80014aa:	2100      	movs	r1, #0
 80014ac:	2001      	movs	r0, #1
 80014ae:	f000 f999 	bl	80017e4 <I2S_readWord>
 80014b2:	eef0 7a40 	vmov.f32	s15, s0
 80014b6:	4b45      	ldr	r3, [pc, #276]	; (80015cc <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 80014b8:	edc3 7a00 	vstr	s15, [r3]

	L_Samplef = L_Samplef * (myPreset[EQ_preset].level_L * 0.01);
 80014bc:	4b42      	ldr	r3, [pc, #264]	; (80015c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7fe ffe5 	bl	8000490 <__aeabi_f2d>
 80014c6:	4604      	mov	r4, r0
 80014c8:	460d      	mov	r5, r1
 80014ca:	4b41      	ldr	r3, [pc, #260]	; (80015d0 <HAL_I2SEx_TxRxHalfCpltCallback+0x140>)
 80014cc:	f993 3000 	ldrsb.w	r3, [r3]
 80014d0:	4619      	mov	r1, r3
 80014d2:	4a40      	ldr	r2, [pc, #256]	; (80015d4 <HAL_I2SEx_TxRxHalfCpltCallback+0x144>)
 80014d4:	235c      	movs	r3, #92	; 0x5c
 80014d6:	fb03 f301 	mul.w	r3, r3, r1
 80014da:	4413      	add	r3, r2
 80014dc:	3301      	adds	r3, #1
 80014de:	f993 3000 	ldrsb.w	r3, [r3]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7fe ffc2 	bl	800046c <__aeabi_i2d>
 80014e8:	a335      	add	r3, pc, #212	; (adr r3, 80015c0 <HAL_I2SEx_TxRxHalfCpltCallback+0x130>)
 80014ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ee:	f7ff f827 	bl	8000540 <__aeabi_dmul>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4620      	mov	r0, r4
 80014f8:	4629      	mov	r1, r5
 80014fa:	f7ff f821 	bl	8000540 <__aeabi_dmul>
 80014fe:	4603      	mov	r3, r0
 8001500:	460c      	mov	r4, r1
 8001502:	4618      	mov	r0, r3
 8001504:	4621      	mov	r1, r4
 8001506:	f7ff fb13 	bl	8000b30 <__aeabi_d2f>
 800150a:	4602      	mov	r2, r0
 800150c:	4b2e      	ldr	r3, [pc, #184]	; (80015c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 800150e:	601a      	str	r2, [r3, #0]
	R_Samplef = R_Samplef * (myPreset[EQ_preset].level_R * 0.01);
 8001510:	4b2e      	ldr	r3, [pc, #184]	; (80015cc <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4618      	mov	r0, r3
 8001516:	f7fe ffbb 	bl	8000490 <__aeabi_f2d>
 800151a:	4604      	mov	r4, r0
 800151c:	460d      	mov	r5, r1
 800151e:	4b2c      	ldr	r3, [pc, #176]	; (80015d0 <HAL_I2SEx_TxRxHalfCpltCallback+0x140>)
 8001520:	f993 3000 	ldrsb.w	r3, [r3]
 8001524:	4619      	mov	r1, r3
 8001526:	4a2b      	ldr	r2, [pc, #172]	; (80015d4 <HAL_I2SEx_TxRxHalfCpltCallback+0x144>)
 8001528:	235c      	movs	r3, #92	; 0x5c
 800152a:	fb03 f301 	mul.w	r3, r3, r1
 800152e:	4413      	add	r3, r2
 8001530:	f993 3000 	ldrsb.w	r3, [r3]
 8001534:	4618      	mov	r0, r3
 8001536:	f7fe ff99 	bl	800046c <__aeabi_i2d>
 800153a:	a321      	add	r3, pc, #132	; (adr r3, 80015c0 <HAL_I2SEx_TxRxHalfCpltCallback+0x130>)
 800153c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001540:	f7fe fffe 	bl	8000540 <__aeabi_dmul>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4620      	mov	r0, r4
 800154a:	4629      	mov	r1, r5
 800154c:	f7fe fff8 	bl	8000540 <__aeabi_dmul>
 8001550:	4603      	mov	r3, r0
 8001552:	460c      	mov	r4, r1
 8001554:	4618      	mov	r0, r3
 8001556:	4621      	mov	r1, r4
 8001558:	f7ff faea 	bl	8000b30 <__aeabi_d2f>
 800155c:	4602      	mov	r2, r0
 800155e:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 8001560:	601a      	str	r2, [r3, #0]

	L_Samplef = IIR_Left(L_Samplef);
 8001562:	4b19      	ldr	r3, [pc, #100]	; (80015c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 8001564:	edd3 7a00 	vldr	s15, [r3]
 8001568:	eeb0 0a67 	vmov.f32	s0, s15
 800156c:	f004 fb20 	bl	8005bb0 <IIR_Left>
 8001570:	eef0 7a40 	vmov.f32	s15, s0
 8001574:	4b14      	ldr	r3, [pc, #80]	; (80015c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 8001576:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = IIR_Right(R_Samplef);
 800157a:	4b14      	ldr	r3, [pc, #80]	; (80015cc <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 800157c:	edd3 7a00 	vldr	s15, [r3]
 8001580:	eeb0 0a67 	vmov.f32	s0, s15
 8001584:	f004 f974 	bl	8005870 <IIR_Right>
 8001588:	eef0 7a40 	vmov.f32	s15, s0
 800158c:	4b0f      	ldr	r3, [pc, #60]	; (80015cc <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 800158e:	edc3 7a00 	vstr	s15, [r3]

	I2S_writeWord(L_Samplef, 0, 0);
 8001592:	4b0d      	ldr	r3, [pc, #52]	; (80015c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x138>)
 8001594:	edd3 7a00 	vldr	s15, [r3]
 8001598:	2100      	movs	r1, #0
 800159a:	2000      	movs	r0, #0
 800159c:	eeb0 0a67 	vmov.f32	s0, s15
 80015a0:	f000 f96a 	bl	8001878 <I2S_writeWord>
	I2S_writeWord(R_Samplef, 1, 0);
 80015a4:	4b09      	ldr	r3, [pc, #36]	; (80015cc <HAL_I2SEx_TxRxHalfCpltCallback+0x13c>)
 80015a6:	edd3 7a00 	vldr	s15, [r3]
 80015aa:	2100      	movs	r1, #0
 80015ac:	2001      	movs	r0, #1
 80015ae:	eeb0 0a67 	vmov.f32	s0, s15
 80015b2:	f000 f961 	bl	8001878 <I2S_writeWord>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bdb0      	pop	{r4, r5, r7, pc}
 80015be:	bf00      	nop
 80015c0:	47ae147b 	.word	0x47ae147b
 80015c4:	3f847ae1 	.word	0x3f847ae1
 80015c8:	2000064c 	.word	0x2000064c
 80015cc:	20000d5c 	.word	0x20000d5c
 80015d0:	20000540 	.word	0x20000540
 80015d4:	20000790 	.word	0x20000790

080015d8 <HAL_I2SEx_TxRxCpltCallback>:
void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s){
 80015d8:	b5b0      	push	{r4, r5, r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
	L_Samplef = I2S_readWord(0,4);
 80015e0:	2104      	movs	r1, #4
 80015e2:	2000      	movs	r0, #0
 80015e4:	f000 f8fe 	bl	80017e4 <I2S_readWord>
 80015e8:	eef0 7a40 	vmov.f32	s15, s0
 80015ec:	4b48      	ldr	r3, [pc, #288]	; (8001710 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 80015ee:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = I2S_readWord(1,4);
 80015f2:	2104      	movs	r1, #4
 80015f4:	2001      	movs	r0, #1
 80015f6:	f000 f8f5 	bl	80017e4 <I2S_readWord>
 80015fa:	eef0 7a40 	vmov.f32	s15, s0
 80015fe:	4b45      	ldr	r3, [pc, #276]	; (8001714 <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 8001600:	edc3 7a00 	vstr	s15, [r3]

	L_Samplef = L_Samplef * (myPreset[EQ_preset].level_L * 0.01);
 8001604:	4b42      	ldr	r3, [pc, #264]	; (8001710 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f7fe ff41 	bl	8000490 <__aeabi_f2d>
 800160e:	4604      	mov	r4, r0
 8001610:	460d      	mov	r5, r1
 8001612:	4b41      	ldr	r3, [pc, #260]	; (8001718 <HAL_I2SEx_TxRxCpltCallback+0x140>)
 8001614:	f993 3000 	ldrsb.w	r3, [r3]
 8001618:	4619      	mov	r1, r3
 800161a:	4a40      	ldr	r2, [pc, #256]	; (800171c <HAL_I2SEx_TxRxCpltCallback+0x144>)
 800161c:	235c      	movs	r3, #92	; 0x5c
 800161e:	fb03 f301 	mul.w	r3, r3, r1
 8001622:	4413      	add	r3, r2
 8001624:	3301      	adds	r3, #1
 8001626:	f993 3000 	ldrsb.w	r3, [r3]
 800162a:	4618      	mov	r0, r3
 800162c:	f7fe ff1e 	bl	800046c <__aeabi_i2d>
 8001630:	a335      	add	r3, pc, #212	; (adr r3, 8001708 <HAL_I2SEx_TxRxCpltCallback+0x130>)
 8001632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001636:	f7fe ff83 	bl	8000540 <__aeabi_dmul>
 800163a:	4602      	mov	r2, r0
 800163c:	460b      	mov	r3, r1
 800163e:	4620      	mov	r0, r4
 8001640:	4629      	mov	r1, r5
 8001642:	f7fe ff7d 	bl	8000540 <__aeabi_dmul>
 8001646:	4603      	mov	r3, r0
 8001648:	460c      	mov	r4, r1
 800164a:	4618      	mov	r0, r3
 800164c:	4621      	mov	r1, r4
 800164e:	f7ff fa6f 	bl	8000b30 <__aeabi_d2f>
 8001652:	4602      	mov	r2, r0
 8001654:	4b2e      	ldr	r3, [pc, #184]	; (8001710 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 8001656:	601a      	str	r2, [r3, #0]
	R_Samplef = R_Samplef * (myPreset[EQ_preset].level_R * 0.01);
 8001658:	4b2e      	ldr	r3, [pc, #184]	; (8001714 <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7fe ff17 	bl	8000490 <__aeabi_f2d>
 8001662:	4604      	mov	r4, r0
 8001664:	460d      	mov	r5, r1
 8001666:	4b2c      	ldr	r3, [pc, #176]	; (8001718 <HAL_I2SEx_TxRxCpltCallback+0x140>)
 8001668:	f993 3000 	ldrsb.w	r3, [r3]
 800166c:	4619      	mov	r1, r3
 800166e:	4a2b      	ldr	r2, [pc, #172]	; (800171c <HAL_I2SEx_TxRxCpltCallback+0x144>)
 8001670:	235c      	movs	r3, #92	; 0x5c
 8001672:	fb03 f301 	mul.w	r3, r3, r1
 8001676:	4413      	add	r3, r2
 8001678:	f993 3000 	ldrsb.w	r3, [r3]
 800167c:	4618      	mov	r0, r3
 800167e:	f7fe fef5 	bl	800046c <__aeabi_i2d>
 8001682:	a321      	add	r3, pc, #132	; (adr r3, 8001708 <HAL_I2SEx_TxRxCpltCallback+0x130>)
 8001684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001688:	f7fe ff5a 	bl	8000540 <__aeabi_dmul>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	4620      	mov	r0, r4
 8001692:	4629      	mov	r1, r5
 8001694:	f7fe ff54 	bl	8000540 <__aeabi_dmul>
 8001698:	4603      	mov	r3, r0
 800169a:	460c      	mov	r4, r1
 800169c:	4618      	mov	r0, r3
 800169e:	4621      	mov	r1, r4
 80016a0:	f7ff fa46 	bl	8000b30 <__aeabi_d2f>
 80016a4:	4602      	mov	r2, r0
 80016a6:	4b1b      	ldr	r3, [pc, #108]	; (8001714 <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 80016a8:	601a      	str	r2, [r3, #0]

	L_Samplef = IIR_Left(L_Samplef);
 80016aa:	4b19      	ldr	r3, [pc, #100]	; (8001710 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 80016ac:	edd3 7a00 	vldr	s15, [r3]
 80016b0:	eeb0 0a67 	vmov.f32	s0, s15
 80016b4:	f004 fa7c 	bl	8005bb0 <IIR_Left>
 80016b8:	eef0 7a40 	vmov.f32	s15, s0
 80016bc:	4b14      	ldr	r3, [pc, #80]	; (8001710 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 80016be:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = IIR_Right(R_Samplef);
 80016c2:	4b14      	ldr	r3, [pc, #80]	; (8001714 <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 80016c4:	edd3 7a00 	vldr	s15, [r3]
 80016c8:	eeb0 0a67 	vmov.f32	s0, s15
 80016cc:	f004 f8d0 	bl	8005870 <IIR_Right>
 80016d0:	eef0 7a40 	vmov.f32	s15, s0
 80016d4:	4b0f      	ldr	r3, [pc, #60]	; (8001714 <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 80016d6:	edc3 7a00 	vstr	s15, [r3]

	I2S_writeWord(L_Samplef, 0, 4);
 80016da:	4b0d      	ldr	r3, [pc, #52]	; (8001710 <HAL_I2SEx_TxRxCpltCallback+0x138>)
 80016dc:	edd3 7a00 	vldr	s15, [r3]
 80016e0:	2104      	movs	r1, #4
 80016e2:	2000      	movs	r0, #0
 80016e4:	eeb0 0a67 	vmov.f32	s0, s15
 80016e8:	f000 f8c6 	bl	8001878 <I2S_writeWord>
	I2S_writeWord(R_Samplef, 1, 4);
 80016ec:	4b09      	ldr	r3, [pc, #36]	; (8001714 <HAL_I2SEx_TxRxCpltCallback+0x13c>)
 80016ee:	edd3 7a00 	vldr	s15, [r3]
 80016f2:	2104      	movs	r1, #4
 80016f4:	2001      	movs	r0, #1
 80016f6:	eeb0 0a67 	vmov.f32	s0, s15
 80016fa:	f000 f8bd 	bl	8001878 <I2S_writeWord>
}
 80016fe:	bf00      	nop
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bdb0      	pop	{r4, r5, r7, pc}
 8001706:	bf00      	nop
 8001708:	47ae147b 	.word	0x47ae147b
 800170c:	3f847ae1 	.word	0x3f847ae1
 8001710:	2000064c 	.word	0x2000064c
 8001714:	20000d5c 	.word	0x20000d5c
 8001718:	20000540 	.word	0x20000540
 800171c:	20000790 	.word	0x20000790

08001720 <saveToEeprom>:

/* ------------------------------------------ EEPROM ------------------------------------------ */
void saveToEeprom(void){
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
	/* Baca preset terakhir */
	EEPROM_WriteByte(0, 0, (uint8_t*)&EQ_preset);
 8001726:	4a0a      	ldr	r2, [pc, #40]	; (8001750 <saveToEeprom+0x30>)
 8001728:	2100      	movs	r1, #0
 800172a:	2000      	movs	r0, #0
 800172c:	f003 f8a8 	bl	8004880 <EEPROM_WriteByte>
	/* Baca semua preset */
	uint8_t* addrOfStruct = (uint8_t*)&myPreset;
 8001730:	4b08      	ldr	r3, [pc, #32]	; (8001754 <saveToEeprom+0x34>)
 8001732:	607b      	str	r3, [r7, #4]
	uint16_t sizeOfStruct = sizeof(myPreset);
 8001734:	f44f 7366 	mov.w	r3, #920	; 0x398
 8001738:	807b      	strh	r3, [r7, #2]
	EEPROM_Write(1, 0, addrOfStruct, sizeOfStruct);
 800173a:	887b      	ldrh	r3, [r7, #2]
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	2100      	movs	r1, #0
 8001740:	2001      	movs	r0, #1
 8001742:	f002 ffd7 	bl	80046f4 <EEPROM_Write>
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000540 	.word	0x20000540
 8001754:	20000790 	.word	0x20000790

08001758 <LoadFromEeprom>:
void LoadFromEeprom(void){
 8001758:	b5b0      	push	{r4, r5, r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	466b      	mov	r3, sp
 8001760:	461d      	mov	r5, r3
	/* Tulis preset terakhir */
	EEPROM_ReadByte(0, 0, (uint8_t*)&EQ_preset);
 8001762:	4a1e      	ldr	r2, [pc, #120]	; (80017dc <LoadFromEeprom+0x84>)
 8001764:	2100      	movs	r1, #0
 8001766:	2000      	movs	r0, #0
 8001768:	f003 f8b0 	bl	80048cc <EEPROM_ReadByte>
	/* Tulis semua prset */
    uint16_t sizeOfBuff = sizeof(myPreset);
 800176c:	f44f 7366 	mov.w	r3, #920	; 0x398
 8001770:	81fb      	strh	r3, [r7, #14]
    uint8_t reciveBuff[sizeOfBuff];
 8001772:	89f8      	ldrh	r0, [r7, #14]
 8001774:	4603      	mov	r3, r0
 8001776:	3b01      	subs	r3, #1
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	b281      	uxth	r1, r0
 800177c:	f04f 0200 	mov.w	r2, #0
 8001780:	f04f 0300 	mov.w	r3, #0
 8001784:	f04f 0400 	mov.w	r4, #0
 8001788:	00d4      	lsls	r4, r2, #3
 800178a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800178e:	00cb      	lsls	r3, r1, #3
 8001790:	b281      	uxth	r1, r0
 8001792:	f04f 0200 	mov.w	r2, #0
 8001796:	f04f 0300 	mov.w	r3, #0
 800179a:	f04f 0400 	mov.w	r4, #0
 800179e:	00d4      	lsls	r4, r2, #3
 80017a0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80017a4:	00cb      	lsls	r3, r1, #3
 80017a6:	4603      	mov	r3, r0
 80017a8:	3307      	adds	r3, #7
 80017aa:	08db      	lsrs	r3, r3, #3
 80017ac:	00db      	lsls	r3, r3, #3
 80017ae:	ebad 0d03 	sub.w	sp, sp, r3
 80017b2:	466b      	mov	r3, sp
 80017b4:	3300      	adds	r3, #0
 80017b6:	607b      	str	r3, [r7, #4]
    EEPROM_Read(1, 0, reciveBuff, sizeOfBuff);
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	89fb      	ldrh	r3, [r7, #14]
 80017bc:	2100      	movs	r1, #0
 80017be:	2001      	movs	r0, #1
 80017c0:	f002 fffc 	bl	80047bc <EEPROM_Read>
    memcpy(&myPreset, reciveBuff, sizeof(myPreset));
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f44f 7266 	mov.w	r2, #920	; 0x398
 80017ca:	4619      	mov	r1, r3
 80017cc:	4804      	ldr	r0, [pc, #16]	; (80017e0 <LoadFromEeprom+0x88>)
 80017ce:	f00a fd25 	bl	800c21c <memcpy>
 80017d2:	46ad      	mov	sp, r5
}
 80017d4:	bf00      	nop
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bdb0      	pop	{r4, r5, r7, pc}
 80017dc:	20000540 	.word	0x20000540
 80017e0:	20000790 	.word	0x20000790

080017e4 <I2S_readWord>:

/* -------------------------------------- I2S [AK4556] ---------------------------------------- */
float I2S_readWord(_Bool ch, uint8_t buffer){
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	460a      	mov	r2, r1
 80017ee:	71fb      	strb	r3, [r7, #7]
 80017f0:	4613      	mov	r3, r2
 80017f2:	71bb      	strb	r3, [r7, #6]
	int32_t result_int32 = 0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
	uint32_t result_uint32 = 0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	60bb      	str	r3, [r7, #8]
	if(!ch){
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	f083 0301 	eor.w	r3, r3, #1
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b00      	cmp	r3, #0
 8001806:	d00e      	beq.n	8001826 <I2S_readWord+0x42>
		/* read L ch */
		result_uint32 = (I2S_rxBuff[0+buffer]<<8) | (I2S_rxBuff[1+buffer]>>8);
 8001808:	79bb      	ldrb	r3, [r7, #6]
 800180a:	4a1a      	ldr	r2, [pc, #104]	; (8001874 <I2S_readWord+0x90>)
 800180c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001810:	021b      	lsls	r3, r3, #8
 8001812:	79ba      	ldrb	r2, [r7, #6]
 8001814:	3201      	adds	r2, #1
 8001816:	4917      	ldr	r1, [pc, #92]	; (8001874 <I2S_readWord+0x90>)
 8001818:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800181c:	0a12      	lsrs	r2, r2, #8
 800181e:	b292      	uxth	r2, r2
 8001820:	4313      	orrs	r3, r2
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	e00e      	b.n	8001844 <I2S_readWord+0x60>
	}
	else{
		/* write L ch */
		result_uint32 = (I2S_rxBuff[2+buffer]<<8) | (I2S_rxBuff[3+buffer]>>8);
 8001826:	79bb      	ldrb	r3, [r7, #6]
 8001828:	3302      	adds	r3, #2
 800182a:	4a12      	ldr	r2, [pc, #72]	; (8001874 <I2S_readWord+0x90>)
 800182c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001830:	021b      	lsls	r3, r3, #8
 8001832:	79ba      	ldrb	r2, [r7, #6]
 8001834:	3203      	adds	r2, #3
 8001836:	490f      	ldr	r1, [pc, #60]	; (8001874 <I2S_readWord+0x90>)
 8001838:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800183c:	0a12      	lsrs	r2, r2, #8
 800183e:	b292      	uxth	r2, r2
 8001840:	4313      	orrs	r3, r2
 8001842:	60bb      	str	r3, [r7, #8]
	}

	/* ubah 24bit 2's comp ke int 32 bit */
	if((result_uint32&(1<<23)) != 0){
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d004      	beq.n	8001858 <I2S_readWord+0x74>
		result_int32 = result_uint32 | ~((1<<24)-1);
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	e001      	b.n	800185c <I2S_readWord+0x78>
	}
	else{
		result_int32 = result_uint32;
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	60fb      	str	r3, [r7, #12]
	}
	return (float)result_int32;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	ee07 3a90 	vmov	s15, r3
 8001862:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8001866:	eeb0 0a67 	vmov.f32	s0, s15
 800186a:	3714      	adds	r7, #20
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	200005cc 	.word	0x200005cc

08001878 <I2S_writeWord>:
void I2S_writeWord(float dataf, _Bool ch, uint8_t buffer){
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001882:	4603      	mov	r3, r0
 8001884:	460a      	mov	r2, r1
 8001886:	70fb      	strb	r3, [r7, #3]
 8001888:	4613      	mov	r3, r2
 800188a:	70bb      	strb	r3, [r7, #2]
	uint32_t result_uint32 = 0;
 800188c:	2300      	movs	r3, #0
 800188e:	60fb      	str	r3, [r7, #12]
	/* ubah int 32bit ke 24bit 2's comp */
	if(dataf < 0){
 8001890:	edd7 7a01 	vldr	s15, [r7, #4]
 8001894:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189c:	d50b      	bpl.n	80018b6 <I2S_writeWord+0x3e>
		result_uint32 |= (1<<24) | (int32_t)dataf;
 800189e:	edd7 7a01 	vldr	s15, [r7, #4]
 80018a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018a6:	ee17 2a90 	vmov	r2, s15
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	e006      	b.n	80018c4 <I2S_writeWord+0x4c>
	}
	else{
		result_uint32 = (int32_t)dataf;
 80018b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80018ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018be:	ee17 3a90 	vmov	r3, s15
 80018c2:	60fb      	str	r3, [r7, #12]
	}

	if(!ch){
 80018c4:	78fb      	ldrb	r3, [r7, #3]
 80018c6:	f083 0301 	eor.w	r3, r3, #1
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d010      	beq.n	80018f2 <I2S_writeWord+0x7a>
		/* write L ch */
		I2S_txBuff[0+buffer] = (result_uint32>>8) & 0x0000FFFF;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	0a1a      	lsrs	r2, r3, #8
 80018d4:	78bb      	ldrb	r3, [r7, #2]
 80018d6:	b291      	uxth	r1, r2
 80018d8:	4a11      	ldr	r2, [pc, #68]	; (8001920 <I2S_writeWord+0xa8>)
 80018da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		I2S_txBuff[1+buffer] = (result_uint32<<8) & 0x0000FF00;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	78bb      	ldrb	r3, [r7, #2]
 80018e4:	3301      	adds	r3, #1
 80018e6:	0212      	lsls	r2, r2, #8
 80018e8:	b291      	uxth	r1, r2
 80018ea:	4a0d      	ldr	r2, [pc, #52]	; (8001920 <I2S_writeWord+0xa8>)
 80018ec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	else{
		/* write L ch */
		I2S_txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
		I2S_txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
	}
}
 80018f0:	e010      	b.n	8001914 <I2S_writeWord+0x9c>
		I2S_txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	0a1a      	lsrs	r2, r3, #8
 80018f6:	78bb      	ldrb	r3, [r7, #2]
 80018f8:	3302      	adds	r3, #2
 80018fa:	b291      	uxth	r1, r2
 80018fc:	4a08      	ldr	r2, [pc, #32]	; (8001920 <I2S_writeWord+0xa8>)
 80018fe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		I2S_txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	b29a      	uxth	r2, r3
 8001906:	78bb      	ldrb	r3, [r7, #2]
 8001908:	3303      	adds	r3, #3
 800190a:	0212      	lsls	r2, r2, #8
 800190c:	b291      	uxth	r1, r2
 800190e:	4a04      	ldr	r2, [pc, #16]	; (8001920 <I2S_writeWord+0xa8>)
 8001910:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8001914:	bf00      	nop
 8001916:	3714      	adds	r7, #20
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	20000bfc 	.word	0x20000bfc

08001924 <Calc_Coeff_Filter>:

/* --------------------------------------- EQ PRESET ------------------------------------------ */
void Calc_Coeff_Filter(void){
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
	/* Hitung koefisien filter Kanan */
	shelv(&R_cS1[0], 0, myPreset[EQ_preset].gain_R[0], myPreset[EQ_preset].fc_R[0], FREQSAMPLING);
 8001928:	4bdb      	ldr	r3, [pc, #876]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 800192a:	f993 3000 	ldrsb.w	r3, [r3]
 800192e:	4619      	mov	r1, r3
 8001930:	4ada      	ldr	r2, [pc, #872]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001932:	235c      	movs	r3, #92	; 0x5c
 8001934:	fb03 f301 	mul.w	r3, r3, r1
 8001938:	4413      	add	r3, r2
 800193a:	3304      	adds	r3, #4
 800193c:	edd3 7a00 	vldr	s15, [r3]
 8001940:	4bd5      	ldr	r3, [pc, #852]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001942:	f993 3000 	ldrsb.w	r3, [r3]
 8001946:	4619      	mov	r1, r3
 8001948:	4ad4      	ldr	r2, [pc, #848]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 800194a:	235c      	movs	r3, #92	; 0x5c
 800194c:	fb03 f301 	mul.w	r3, r3, r1
 8001950:	4413      	add	r3, r2
 8001952:	332c      	adds	r3, #44	; 0x2c
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	ee07 3a10 	vmov	s14, r3
 800195a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800195e:	ed9f 1ad0 	vldr	s2, [pc, #832]	; 8001ca0 <Calc_Coeff_Filter+0x37c>
 8001962:	eef0 0a47 	vmov.f32	s1, s14
 8001966:	eeb0 0a67 	vmov.f32	s0, s15
 800196a:	2100      	movs	r1, #0
 800196c:	48cd      	ldr	r0, [pc, #820]	; (8001ca4 <Calc_Coeff_Filter+0x380>)
 800196e:	f002 ffd3 	bl	8004918 <shelv>
	peak(&R_cS2[0], myPreset[EQ_preset].gain_R[1], myPreset[EQ_preset].fc_R[1], myPreset[EQ_preset].bw_R[0], FREQSAMPLING);
 8001972:	4bc9      	ldr	r3, [pc, #804]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001974:	f993 3000 	ldrsb.w	r3, [r3]
 8001978:	4619      	mov	r1, r3
 800197a:	4ac8      	ldr	r2, [pc, #800]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 800197c:	235c      	movs	r3, #92	; 0x5c
 800197e:	fb03 f301 	mul.w	r3, r3, r1
 8001982:	4413      	add	r3, r2
 8001984:	3308      	adds	r3, #8
 8001986:	edd3 7a00 	vldr	s15, [r3]
 800198a:	4bc3      	ldr	r3, [pc, #780]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 800198c:	f993 3000 	ldrsb.w	r3, [r3]
 8001990:	4619      	mov	r1, r3
 8001992:	4ac2      	ldr	r2, [pc, #776]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001994:	235c      	movs	r3, #92	; 0x5c
 8001996:	fb03 f301 	mul.w	r3, r3, r1
 800199a:	4413      	add	r3, r2
 800199c:	3330      	adds	r3, #48	; 0x30
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	ee07 3a10 	vmov	s14, r3
 80019a4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80019a8:	4bbb      	ldr	r3, [pc, #748]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 80019aa:	f993 3000 	ldrsb.w	r3, [r3]
 80019ae:	4619      	mov	r1, r3
 80019b0:	4aba      	ldr	r2, [pc, #744]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 80019b2:	235c      	movs	r3, #92	; 0x5c
 80019b4:	fb03 f301 	mul.w	r3, r3, r1
 80019b8:	4413      	add	r3, r2
 80019ba:	3354      	adds	r3, #84	; 0x54
 80019bc:	f993 3000 	ldrsb.w	r3, [r3]
 80019c0:	ee06 3a90 	vmov	s13, r3
 80019c4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80019c8:	eddf 1ab5 	vldr	s3, [pc, #724]	; 8001ca0 <Calc_Coeff_Filter+0x37c>
 80019cc:	eeb0 1a66 	vmov.f32	s2, s13
 80019d0:	eef0 0a47 	vmov.f32	s1, s14
 80019d4:	eeb0 0a67 	vmov.f32	s0, s15
 80019d8:	48b3      	ldr	r0, [pc, #716]	; (8001ca8 <Calc_Coeff_Filter+0x384>)
 80019da:	f003 fd99 	bl	8005510 <peak>
	peak(&R_cS3[0], myPreset[EQ_preset].gain_R[2], myPreset[EQ_preset].fc_R[2], myPreset[EQ_preset].bw_R[1], FREQSAMPLING);
 80019de:	4bae      	ldr	r3, [pc, #696]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 80019e0:	f993 3000 	ldrsb.w	r3, [r3]
 80019e4:	4619      	mov	r1, r3
 80019e6:	4aad      	ldr	r2, [pc, #692]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 80019e8:	235c      	movs	r3, #92	; 0x5c
 80019ea:	fb03 f301 	mul.w	r3, r3, r1
 80019ee:	4413      	add	r3, r2
 80019f0:	330c      	adds	r3, #12
 80019f2:	edd3 7a00 	vldr	s15, [r3]
 80019f6:	4ba8      	ldr	r3, [pc, #672]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 80019f8:	f993 3000 	ldrsb.w	r3, [r3]
 80019fc:	4619      	mov	r1, r3
 80019fe:	4aa7      	ldr	r2, [pc, #668]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001a00:	235c      	movs	r3, #92	; 0x5c
 8001a02:	fb03 f301 	mul.w	r3, r3, r1
 8001a06:	4413      	add	r3, r2
 8001a08:	3334      	adds	r3, #52	; 0x34
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	ee07 3a10 	vmov	s14, r3
 8001a10:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001a14:	4ba0      	ldr	r3, [pc, #640]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001a16:	f993 3000 	ldrsb.w	r3, [r3]
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4a9f      	ldr	r2, [pc, #636]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001a1e:	235c      	movs	r3, #92	; 0x5c
 8001a20:	fb03 f301 	mul.w	r3, r3, r1
 8001a24:	4413      	add	r3, r2
 8001a26:	3355      	adds	r3, #85	; 0x55
 8001a28:	f993 3000 	ldrsb.w	r3, [r3]
 8001a2c:	ee06 3a90 	vmov	s13, r3
 8001a30:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001a34:	eddf 1a9a 	vldr	s3, [pc, #616]	; 8001ca0 <Calc_Coeff_Filter+0x37c>
 8001a38:	eeb0 1a66 	vmov.f32	s2, s13
 8001a3c:	eef0 0a47 	vmov.f32	s1, s14
 8001a40:	eeb0 0a67 	vmov.f32	s0, s15
 8001a44:	4899      	ldr	r0, [pc, #612]	; (8001cac <Calc_Coeff_Filter+0x388>)
 8001a46:	f003 fd63 	bl	8005510 <peak>
	peak(&R_cS4[0], myPreset[EQ_preset].gain_R[3], myPreset[EQ_preset].fc_R[3], myPreset[EQ_preset].bw_R[2], FREQSAMPLING);
 8001a4a:	4b93      	ldr	r3, [pc, #588]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001a4c:	f993 3000 	ldrsb.w	r3, [r3]
 8001a50:	4619      	mov	r1, r3
 8001a52:	4a92      	ldr	r2, [pc, #584]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001a54:	235c      	movs	r3, #92	; 0x5c
 8001a56:	fb03 f301 	mul.w	r3, r3, r1
 8001a5a:	4413      	add	r3, r2
 8001a5c:	3310      	adds	r3, #16
 8001a5e:	edd3 7a00 	vldr	s15, [r3]
 8001a62:	4b8d      	ldr	r3, [pc, #564]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001a64:	f993 3000 	ldrsb.w	r3, [r3]
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4a8c      	ldr	r2, [pc, #560]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001a6c:	235c      	movs	r3, #92	; 0x5c
 8001a6e:	fb03 f301 	mul.w	r3, r3, r1
 8001a72:	4413      	add	r3, r2
 8001a74:	3338      	adds	r3, #56	; 0x38
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	ee07 3a10 	vmov	s14, r3
 8001a7c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001a80:	4b85      	ldr	r3, [pc, #532]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001a82:	f993 3000 	ldrsb.w	r3, [r3]
 8001a86:	4619      	mov	r1, r3
 8001a88:	4a84      	ldr	r2, [pc, #528]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001a8a:	235c      	movs	r3, #92	; 0x5c
 8001a8c:	fb03 f301 	mul.w	r3, r3, r1
 8001a90:	4413      	add	r3, r2
 8001a92:	3356      	adds	r3, #86	; 0x56
 8001a94:	f993 3000 	ldrsb.w	r3, [r3]
 8001a98:	ee06 3a90 	vmov	s13, r3
 8001a9c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001aa0:	eddf 1a7f 	vldr	s3, [pc, #508]	; 8001ca0 <Calc_Coeff_Filter+0x37c>
 8001aa4:	eeb0 1a66 	vmov.f32	s2, s13
 8001aa8:	eef0 0a47 	vmov.f32	s1, s14
 8001aac:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab0:	487f      	ldr	r0, [pc, #508]	; (8001cb0 <Calc_Coeff_Filter+0x38c>)
 8001ab2:	f003 fd2d 	bl	8005510 <peak>
	shelv(&R_cS5[0], 1, myPreset[EQ_preset].gain_R[4], myPreset[EQ_preset].fc_R[4], FREQSAMPLING);
 8001ab6:	4b78      	ldr	r3, [pc, #480]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001ab8:	f993 3000 	ldrsb.w	r3, [r3]
 8001abc:	4619      	mov	r1, r3
 8001abe:	4a77      	ldr	r2, [pc, #476]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001ac0:	235c      	movs	r3, #92	; 0x5c
 8001ac2:	fb03 f301 	mul.w	r3, r3, r1
 8001ac6:	4413      	add	r3, r2
 8001ac8:	3314      	adds	r3, #20
 8001aca:	edd3 7a00 	vldr	s15, [r3]
 8001ace:	4b72      	ldr	r3, [pc, #456]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001ad0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4a71      	ldr	r2, [pc, #452]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001ad8:	235c      	movs	r3, #92	; 0x5c
 8001ada:	fb03 f301 	mul.w	r3, r3, r1
 8001ade:	4413      	add	r3, r2
 8001ae0:	333c      	adds	r3, #60	; 0x3c
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	ee07 3a10 	vmov	s14, r3
 8001ae8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001aec:	ed9f 1a6c 	vldr	s2, [pc, #432]	; 8001ca0 <Calc_Coeff_Filter+0x37c>
 8001af0:	eef0 0a47 	vmov.f32	s1, s14
 8001af4:	eeb0 0a67 	vmov.f32	s0, s15
 8001af8:	2101      	movs	r1, #1
 8001afa:	486e      	ldr	r0, [pc, #440]	; (8001cb4 <Calc_Coeff_Filter+0x390>)
 8001afc:	f002 ff0c 	bl	8004918 <shelv>

	/* Hitung koefisien filter kiri */
	shelv(&L_cS1[0], 0, myPreset[EQ_preset].gain_L[0], myPreset[EQ_preset].fc_L[0], FREQSAMPLING);
 8001b00:	4b65      	ldr	r3, [pc, #404]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001b02:	f993 3000 	ldrsb.w	r3, [r3]
 8001b06:	4619      	mov	r1, r3
 8001b08:	4a64      	ldr	r2, [pc, #400]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001b0a:	235c      	movs	r3, #92	; 0x5c
 8001b0c:	fb03 f301 	mul.w	r3, r3, r1
 8001b10:	4413      	add	r3, r2
 8001b12:	3318      	adds	r3, #24
 8001b14:	edd3 7a00 	vldr	s15, [r3]
 8001b18:	4b5f      	ldr	r3, [pc, #380]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001b1a:	f993 3000 	ldrsb.w	r3, [r3]
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4a5e      	ldr	r2, [pc, #376]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001b22:	235c      	movs	r3, #92	; 0x5c
 8001b24:	fb03 f301 	mul.w	r3, r3, r1
 8001b28:	4413      	add	r3, r2
 8001b2a:	3340      	adds	r3, #64	; 0x40
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	ee07 3a10 	vmov	s14, r3
 8001b32:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001b36:	ed9f 1a5a 	vldr	s2, [pc, #360]	; 8001ca0 <Calc_Coeff_Filter+0x37c>
 8001b3a:	eef0 0a47 	vmov.f32	s1, s14
 8001b3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b42:	2100      	movs	r1, #0
 8001b44:	485c      	ldr	r0, [pc, #368]	; (8001cb8 <Calc_Coeff_Filter+0x394>)
 8001b46:	f002 fee7 	bl	8004918 <shelv>
	peak(&L_cS2[0], myPreset[EQ_preset].gain_L[1], myPreset[EQ_preset].fc_L[1], myPreset[EQ_preset].bw_L[0], FREQSAMPLING);
 8001b4a:	4b53      	ldr	r3, [pc, #332]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001b4c:	f993 3000 	ldrsb.w	r3, [r3]
 8001b50:	4619      	mov	r1, r3
 8001b52:	4a52      	ldr	r2, [pc, #328]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001b54:	235c      	movs	r3, #92	; 0x5c
 8001b56:	fb03 f301 	mul.w	r3, r3, r1
 8001b5a:	4413      	add	r3, r2
 8001b5c:	331c      	adds	r3, #28
 8001b5e:	edd3 7a00 	vldr	s15, [r3]
 8001b62:	4b4d      	ldr	r3, [pc, #308]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001b64:	f993 3000 	ldrsb.w	r3, [r3]
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4a4c      	ldr	r2, [pc, #304]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001b6c:	235c      	movs	r3, #92	; 0x5c
 8001b6e:	fb03 f301 	mul.w	r3, r3, r1
 8001b72:	4413      	add	r3, r2
 8001b74:	3344      	adds	r3, #68	; 0x44
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	ee07 3a10 	vmov	s14, r3
 8001b7c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001b80:	4b45      	ldr	r3, [pc, #276]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001b82:	f993 3000 	ldrsb.w	r3, [r3]
 8001b86:	4619      	mov	r1, r3
 8001b88:	4a44      	ldr	r2, [pc, #272]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001b8a:	235c      	movs	r3, #92	; 0x5c
 8001b8c:	fb03 f301 	mul.w	r3, r3, r1
 8001b90:	4413      	add	r3, r2
 8001b92:	3357      	adds	r3, #87	; 0x57
 8001b94:	f993 3000 	ldrsb.w	r3, [r3]
 8001b98:	ee06 3a90 	vmov	s13, r3
 8001b9c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001ba0:	eddf 1a3f 	vldr	s3, [pc, #252]	; 8001ca0 <Calc_Coeff_Filter+0x37c>
 8001ba4:	eeb0 1a66 	vmov.f32	s2, s13
 8001ba8:	eef0 0a47 	vmov.f32	s1, s14
 8001bac:	eeb0 0a67 	vmov.f32	s0, s15
 8001bb0:	4842      	ldr	r0, [pc, #264]	; (8001cbc <Calc_Coeff_Filter+0x398>)
 8001bb2:	f003 fcad 	bl	8005510 <peak>
	peak(&L_cS3[0], myPreset[EQ_preset].gain_L[2], myPreset[EQ_preset].fc_L[2], myPreset[EQ_preset].bw_L[1], FREQSAMPLING);
 8001bb6:	4b38      	ldr	r3, [pc, #224]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001bb8:	f993 3000 	ldrsb.w	r3, [r3]
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4a37      	ldr	r2, [pc, #220]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001bc0:	235c      	movs	r3, #92	; 0x5c
 8001bc2:	fb03 f301 	mul.w	r3, r3, r1
 8001bc6:	4413      	add	r3, r2
 8001bc8:	3320      	adds	r3, #32
 8001bca:	edd3 7a00 	vldr	s15, [r3]
 8001bce:	4b32      	ldr	r3, [pc, #200]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001bd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4a31      	ldr	r2, [pc, #196]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001bd8:	235c      	movs	r3, #92	; 0x5c
 8001bda:	fb03 f301 	mul.w	r3, r3, r1
 8001bde:	4413      	add	r3, r2
 8001be0:	3348      	adds	r3, #72	; 0x48
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	ee07 3a10 	vmov	s14, r3
 8001be8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001bec:	4b2a      	ldr	r3, [pc, #168]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001bee:	f993 3000 	ldrsb.w	r3, [r3]
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4a29      	ldr	r2, [pc, #164]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001bf6:	235c      	movs	r3, #92	; 0x5c
 8001bf8:	fb03 f301 	mul.w	r3, r3, r1
 8001bfc:	4413      	add	r3, r2
 8001bfe:	3358      	adds	r3, #88	; 0x58
 8001c00:	f993 3000 	ldrsb.w	r3, [r3]
 8001c04:	ee06 3a90 	vmov	s13, r3
 8001c08:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001c0c:	eddf 1a24 	vldr	s3, [pc, #144]	; 8001ca0 <Calc_Coeff_Filter+0x37c>
 8001c10:	eeb0 1a66 	vmov.f32	s2, s13
 8001c14:	eef0 0a47 	vmov.f32	s1, s14
 8001c18:	eeb0 0a67 	vmov.f32	s0, s15
 8001c1c:	4828      	ldr	r0, [pc, #160]	; (8001cc0 <Calc_Coeff_Filter+0x39c>)
 8001c1e:	f003 fc77 	bl	8005510 <peak>
	peak(&L_cS4[0], myPreset[EQ_preset].gain_L[3], myPreset[EQ_preset].fc_L[3], myPreset[EQ_preset].bw_L[2], FREQSAMPLING);
 8001c22:	4b1d      	ldr	r3, [pc, #116]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001c24:	f993 3000 	ldrsb.w	r3, [r3]
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4a1c      	ldr	r2, [pc, #112]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001c2c:	235c      	movs	r3, #92	; 0x5c
 8001c2e:	fb03 f301 	mul.w	r3, r3, r1
 8001c32:	4413      	add	r3, r2
 8001c34:	3324      	adds	r3, #36	; 0x24
 8001c36:	edd3 7a00 	vldr	s15, [r3]
 8001c3a:	4b17      	ldr	r3, [pc, #92]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001c3c:	f993 3000 	ldrsb.w	r3, [r3]
 8001c40:	4619      	mov	r1, r3
 8001c42:	4a16      	ldr	r2, [pc, #88]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001c44:	235c      	movs	r3, #92	; 0x5c
 8001c46:	fb03 f301 	mul.w	r3, r3, r1
 8001c4a:	4413      	add	r3, r2
 8001c4c:	334c      	adds	r3, #76	; 0x4c
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	ee07 3a10 	vmov	s14, r3
 8001c54:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001c58:	4b0f      	ldr	r3, [pc, #60]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001c5a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4a0e      	ldr	r2, [pc, #56]	; (8001c9c <Calc_Coeff_Filter+0x378>)
 8001c62:	235c      	movs	r3, #92	; 0x5c
 8001c64:	fb03 f301 	mul.w	r3, r3, r1
 8001c68:	4413      	add	r3, r2
 8001c6a:	3359      	adds	r3, #89	; 0x59
 8001c6c:	f993 3000 	ldrsb.w	r3, [r3]
 8001c70:	ee06 3a90 	vmov	s13, r3
 8001c74:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001c78:	eddf 1a09 	vldr	s3, [pc, #36]	; 8001ca0 <Calc_Coeff_Filter+0x37c>
 8001c7c:	eeb0 1a66 	vmov.f32	s2, s13
 8001c80:	eef0 0a47 	vmov.f32	s1, s14
 8001c84:	eeb0 0a67 	vmov.f32	s0, s15
 8001c88:	480e      	ldr	r0, [pc, #56]	; (8001cc4 <Calc_Coeff_Filter+0x3a0>)
 8001c8a:	f003 fc41 	bl	8005510 <peak>
	shelv(&L_cS5[0], 1, myPreset[EQ_preset].gain_L[4], myPreset[EQ_preset].fc_L[4], FREQSAMPLING);
 8001c8e:	4b02      	ldr	r3, [pc, #8]	; (8001c98 <Calc_Coeff_Filter+0x374>)
 8001c90:	f993 3000 	ldrsb.w	r3, [r3]
 8001c94:	4619      	mov	r1, r3
 8001c96:	e017      	b.n	8001cc8 <Calc_Coeff_Filter+0x3a4>
 8001c98:	20000540 	.word	0x20000540
 8001c9c:	20000790 	.word	0x20000790
 8001ca0:	473b8000 	.word	0x473b8000
 8001ca4:	20000b88 	.word	0x20000b88
 8001ca8:	20000560 	.word	0x20000560
 8001cac:	20000b38 	.word	0x20000b38
 8001cb0:	20000728 	.word	0x20000728
 8001cb4:	20000b9c 	.word	0x20000b9c
 8001cb8:	20000d3c 	.word	0x20000d3c
 8001cbc:	20000d20 	.word	0x20000d20
 8001cc0:	20000b74 	.word	0x20000b74
 8001cc4:	200005e8 	.word	0x200005e8
 8001cc8:	4a11      	ldr	r2, [pc, #68]	; (8001d10 <Calc_Coeff_Filter+0x3ec>)
 8001cca:	235c      	movs	r3, #92	; 0x5c
 8001ccc:	fb03 f301 	mul.w	r3, r3, r1
 8001cd0:	4413      	add	r3, r2
 8001cd2:	3328      	adds	r3, #40	; 0x28
 8001cd4:	edd3 7a00 	vldr	s15, [r3]
 8001cd8:	4b0e      	ldr	r3, [pc, #56]	; (8001d14 <Calc_Coeff_Filter+0x3f0>)
 8001cda:	f993 3000 	ldrsb.w	r3, [r3]
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4a0b      	ldr	r2, [pc, #44]	; (8001d10 <Calc_Coeff_Filter+0x3ec>)
 8001ce2:	235c      	movs	r3, #92	; 0x5c
 8001ce4:	fb03 f301 	mul.w	r3, r3, r1
 8001ce8:	4413      	add	r3, r2
 8001cea:	3350      	adds	r3, #80	; 0x50
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	ee07 3a10 	vmov	s14, r3
 8001cf2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001cf6:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8001d18 <Calc_Coeff_Filter+0x3f4>
 8001cfa:	eef0 0a47 	vmov.f32	s1, s14
 8001cfe:	eeb0 0a67 	vmov.f32	s0, s15
 8001d02:	2101      	movs	r1, #1
 8001d04:	4805      	ldr	r0, [pc, #20]	; (8001d1c <Calc_Coeff_Filter+0x3f8>)
 8001d06:	f002 fe07 	bl	8004918 <shelv>
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000790 	.word	0x20000790
 8001d14:	20000540 	.word	0x20000540
 8001d18:	473b8000 	.word	0x473b8000
 8001d1c:	20000614 	.word	0x20000614

08001d20 <Default_Setting>:
void Default_Setting(void){
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
	int8_t i = 0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	71fb      	strb	r3, [r7, #7]
	int8_t j = 0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	71bb      	strb	r3, [r7, #6]

	for(i=0; i<MAX_PRESET; i++){
 8001d2e:	2300      	movs	r3, #0
 8001d30:	71fb      	strb	r3, [r7, #7]
 8001d32:	e0d2      	b.n	8001eda <Default_Setting+0x1ba>
		myPreset[i].level_R = 100;
 8001d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d38:	4a6d      	ldr	r2, [pc, #436]	; (8001ef0 <Default_Setting+0x1d0>)
 8001d3a:	215c      	movs	r1, #92	; 0x5c
 8001d3c:	fb01 f303 	mul.w	r3, r1, r3
 8001d40:	4413      	add	r3, r2
 8001d42:	2264      	movs	r2, #100	; 0x64
 8001d44:	701a      	strb	r2, [r3, #0]
		myPreset[i].level_L = 100;
 8001d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4a:	4a69      	ldr	r2, [pc, #420]	; (8001ef0 <Default_Setting+0x1d0>)
 8001d4c:	215c      	movs	r1, #92	; 0x5c
 8001d4e:	fb01 f303 	mul.w	r3, r1, r3
 8001d52:	4413      	add	r3, r2
 8001d54:	3301      	adds	r3, #1
 8001d56:	2264      	movs	r2, #100	; 0x64
 8001d58:	701a      	strb	r2, [r3, #0]

		for(j=0; j<MAX_BAND; j++){
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	71bb      	strb	r3, [r7, #6]
 8001d5e:	e046      	b.n	8001dee <Default_Setting+0xce>
			myPreset[i].gain_R[j] = 0;
 8001d60:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001d64:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8001d68:	4861      	ldr	r0, [pc, #388]	; (8001ef0 <Default_Setting+0x1d0>)
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	4413      	add	r3, r2
 8001d70:	00db      	lsls	r3, r3, #3
 8001d72:	1a9b      	subs	r3, r3, r2
 8001d74:	440b      	add	r3, r1
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	4403      	add	r3, r0
 8001d7a:	3304      	adds	r3, #4
 8001d7c:	f04f 0200 	mov.w	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
			myPreset[i].gain_L[j] = 0;
 8001d82:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001d86:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8001d8a:	4859      	ldr	r0, [pc, #356]	; (8001ef0 <Default_Setting+0x1d0>)
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	4413      	add	r3, r2
 8001d92:	00db      	lsls	r3, r3, #3
 8001d94:	1a9b      	subs	r3, r3, r2
 8001d96:	440b      	add	r3, r1
 8001d98:	3306      	adds	r3, #6
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4403      	add	r3, r0
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]

			if(EQ_band<3){
 8001da4:	4b53      	ldr	r3, [pc, #332]	; (8001ef4 <Default_Setting+0x1d4>)
 8001da6:	f993 3000 	ldrsb.w	r3, [r3]
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	dc19      	bgt.n	8001de2 <Default_Setting+0xc2>
				myPreset[i].bw_R[j] = 100;
 8001dae:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001db2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001db6:	494e      	ldr	r1, [pc, #312]	; (8001ef0 <Default_Setting+0x1d0>)
 8001db8:	205c      	movs	r0, #92	; 0x5c
 8001dba:	fb00 f202 	mul.w	r2, r0, r2
 8001dbe:	440a      	add	r2, r1
 8001dc0:	4413      	add	r3, r2
 8001dc2:	3354      	adds	r3, #84	; 0x54
 8001dc4:	2264      	movs	r2, #100	; 0x64
 8001dc6:	701a      	strb	r2, [r3, #0]
				myPreset[i].bw_L[j] = 100;
 8001dc8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001dcc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001dd0:	4947      	ldr	r1, [pc, #284]	; (8001ef0 <Default_Setting+0x1d0>)
 8001dd2:	205c      	movs	r0, #92	; 0x5c
 8001dd4:	fb00 f202 	mul.w	r2, r0, r2
 8001dd8:	440a      	add	r2, r1
 8001dda:	4413      	add	r3, r2
 8001ddc:	3357      	adds	r3, #87	; 0x57
 8001dde:	2264      	movs	r2, #100	; 0x64
 8001de0:	701a      	strb	r2, [r3, #0]
		for(j=0; j<MAX_BAND; j++){
 8001de2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	3301      	adds	r3, #1
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	71bb      	strb	r3, [r7, #6]
 8001dee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	ddb4      	ble.n	8001d60 <Default_Setting+0x40>
			}

		}

		myPreset[i].fc_R[0] = 70;
 8001df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfa:	4a3d      	ldr	r2, [pc, #244]	; (8001ef0 <Default_Setting+0x1d0>)
 8001dfc:	215c      	movs	r1, #92	; 0x5c
 8001dfe:	fb01 f303 	mul.w	r3, r1, r3
 8001e02:	4413      	add	r3, r2
 8001e04:	332c      	adds	r3, #44	; 0x2c
 8001e06:	2246      	movs	r2, #70	; 0x46
 8001e08:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[1] = 300;
 8001e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0e:	4a38      	ldr	r2, [pc, #224]	; (8001ef0 <Default_Setting+0x1d0>)
 8001e10:	215c      	movs	r1, #92	; 0x5c
 8001e12:	fb01 f303 	mul.w	r3, r1, r3
 8001e16:	4413      	add	r3, r2
 8001e18:	3330      	adds	r3, #48	; 0x30
 8001e1a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001e1e:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[2] = 1000;
 8001e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e24:	4a32      	ldr	r2, [pc, #200]	; (8001ef0 <Default_Setting+0x1d0>)
 8001e26:	215c      	movs	r1, #92	; 0x5c
 8001e28:	fb01 f303 	mul.w	r3, r1, r3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3334      	adds	r3, #52	; 0x34
 8001e30:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e34:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[3] = 3000;
 8001e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3a:	4a2d      	ldr	r2, [pc, #180]	; (8001ef0 <Default_Setting+0x1d0>)
 8001e3c:	215c      	movs	r1, #92	; 0x5c
 8001e3e:	fb01 f303 	mul.w	r3, r1, r3
 8001e42:	4413      	add	r3, r2
 8001e44:	3338      	adds	r3, #56	; 0x38
 8001e46:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001e4a:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[4] = 12000;
 8001e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e50:	4a27      	ldr	r2, [pc, #156]	; (8001ef0 <Default_Setting+0x1d0>)
 8001e52:	215c      	movs	r1, #92	; 0x5c
 8001e54:	fb01 f303 	mul.w	r3, r1, r3
 8001e58:	4413      	add	r3, r2
 8001e5a:	333c      	adds	r3, #60	; 0x3c
 8001e5c:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8001e60:	601a      	str	r2, [r3, #0]

		myPreset[i].fc_L[0] = 70;
 8001e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e66:	4a22      	ldr	r2, [pc, #136]	; (8001ef0 <Default_Setting+0x1d0>)
 8001e68:	215c      	movs	r1, #92	; 0x5c
 8001e6a:	fb01 f303 	mul.w	r3, r1, r3
 8001e6e:	4413      	add	r3, r2
 8001e70:	3340      	adds	r3, #64	; 0x40
 8001e72:	2246      	movs	r2, #70	; 0x46
 8001e74:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[1] = 300;
 8001e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7a:	4a1d      	ldr	r2, [pc, #116]	; (8001ef0 <Default_Setting+0x1d0>)
 8001e7c:	215c      	movs	r1, #92	; 0x5c
 8001e7e:	fb01 f303 	mul.w	r3, r1, r3
 8001e82:	4413      	add	r3, r2
 8001e84:	3344      	adds	r3, #68	; 0x44
 8001e86:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001e8a:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[2] = 1000;
 8001e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e90:	4a17      	ldr	r2, [pc, #92]	; (8001ef0 <Default_Setting+0x1d0>)
 8001e92:	215c      	movs	r1, #92	; 0x5c
 8001e94:	fb01 f303 	mul.w	r3, r1, r3
 8001e98:	4413      	add	r3, r2
 8001e9a:	3348      	adds	r3, #72	; 0x48
 8001e9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ea0:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[3] = 3000;
 8001ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea6:	4a12      	ldr	r2, [pc, #72]	; (8001ef0 <Default_Setting+0x1d0>)
 8001ea8:	215c      	movs	r1, #92	; 0x5c
 8001eaa:	fb01 f303 	mul.w	r3, r1, r3
 8001eae:	4413      	add	r3, r2
 8001eb0:	334c      	adds	r3, #76	; 0x4c
 8001eb2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001eb6:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[4] = 12000;
 8001eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebc:	4a0c      	ldr	r2, [pc, #48]	; (8001ef0 <Default_Setting+0x1d0>)
 8001ebe:	215c      	movs	r1, #92	; 0x5c
 8001ec0:	fb01 f303 	mul.w	r3, r1, r3
 8001ec4:	4413      	add	r3, r2
 8001ec6:	3350      	adds	r3, #80	; 0x50
 8001ec8:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8001ecc:	601a      	str	r2, [r3, #0]
	for(i=0; i<MAX_PRESET; i++){
 8001ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	71fb      	strb	r3, [r7, #7]
 8001eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ede:	2b09      	cmp	r3, #9
 8001ee0:	f77f af28 	ble.w	8001d34 <Default_Setting+0x14>
	}
}
 8001ee4:	bf00      	nop
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	20000790 	.word	0x20000790
 8001ef4:	20000b34 	.word	0x20000b34

08001ef8 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
	//	for(int i=0; i<strlen(data_serial_rx); i++){
	//		data_serial_rx[i] = 0;
	//	}

	HAL_UART_Receive_IT(&huart1, (uint8_t*)data_serial_rx, LEN_SERIAL);
 8001f00:	2215      	movs	r2, #21
 8001f02:	4904      	ldr	r1, [pc, #16]	; (8001f14 <HAL_UART_RxCpltCallback+0x1c>)
 8001f04:	4804      	ldr	r0, [pc, #16]	; (8001f18 <HAL_UART_RxCpltCallback+0x20>)
 8001f06:	f009 fccd 	bl	800b8a4 <HAL_UART_Receive_IT>
}
 8001f0a:	bf00      	nop
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000000 	.word	0x20000000
 8001f18:	20000740 	.word	0x20000740
 8001f1c:	00000000 	.word	0x00000000

08001f20 <myTask>:

void myTask(void){
 8001f20:	b5b0      	push	{r4, r5, r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af02      	add	r7, sp, #8
	static _Bool l_bw_selected = 0;
	static _Bool r_bw_selected = 0;

	static uint8_t last_state = preset;

	switch(state_home){
 8001f26:	4ba3      	ldr	r3, [pc, #652]	; (80021b4 <myTask+0x294>)
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	2b0f      	cmp	r3, #15
 8001f2c:	f202 83a7 	bhi.w	800467e <myTask+0x275e>
 8001f30:	a201      	add	r2, pc, #4	; (adr r2, 8001f38 <myTask+0x18>)
 8001f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f36:	bf00      	nop
 8001f38:	08001f79 	.word	0x08001f79
 8001f3c:	08001fa9 	.word	0x08001fa9
 8001f40:	080021e1 	.word	0x080021e1
 8001f44:	080022f9 	.word	0x080022f9
 8001f48:	08002475 	.word	0x08002475
 8001f4c:	080025d7 	.word	0x080025d7
 8001f50:	0800260f 	.word	0x0800260f
 8001f54:	0800266d 	.word	0x0800266d
 8001f58:	0800313d 	.word	0x0800313d
 8001f5c:	08003251 	.word	0x08003251
 8001f60:	0800352d 	.word	0x0800352d
 8001f64:	08003809 	.word	0x08003809
 8001f68:	08003d03 	.word	0x08003d03
 8001f6c:	080041df 	.word	0x080041df
 8001f70:	08004435 	.word	0x08004435
 8001f74:	08002631 	.word	0x08002631
	case start:
		Display_GotoXY(6, 2);
 8001f78:	2102      	movs	r1, #2
 8001f7a:	2006      	movs	r0, #6
 8001f7c:	f004 f922 	bl	80061c4 <Display_GotoXY>
		Display_Puts("Selamat Datang ", &Font_7x10, 1);
 8001f80:	2201      	movs	r2, #1
 8001f82:	498d      	ldr	r1, [pc, #564]	; (80021b8 <myTask+0x298>)
 8001f84:	488d      	ldr	r0, [pc, #564]	; (80021bc <myTask+0x29c>)
 8001f86:	f004 f9b3 	bl	80062f0 <Display_Puts>
		Display_UpdateScreen();
 8001f8a:	f004 f875 	bl	8006078 <Display_UpdateScreen>
		/* Baca preset dari EEPROM */
		LoadFromEeprom();
 8001f8e:	f7ff fbe3 	bl	8001758 <LoadFromEeprom>
		/* Hitung koefisien filter untuk pertama kaili on */
		Calc_Coeff_Filter();
 8001f92:	f7ff fcc7 	bl	8001924 <Calc_Coeff_Filter>
		HAL_Delay(1000);
 8001f96:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f9a:	f005 fb41 	bl	8007620 <HAL_Delay>
		state_home = display_home;
 8001f9e:	4b85      	ldr	r3, [pc, #532]	; (80021b4 <myTask+0x294>)
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]
		break;
 8001fa4:	f002 bb6b 	b.w	800467e <myTask+0x275e>

	case display_home:
		/* clear baris 1 */
		Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 8001fa8:	2300      	movs	r3, #0
 8001faa:	9300      	str	r3, [sp, #0]
 8001fac:	230c      	movs	r3, #12
 8001fae:	2280      	movs	r2, #128	; 0x80
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f004 fcf9 	bl	80069aa <Display_DrawFilledRectangle>
		/* tampilan preset */
		preset_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 8001fb8:	4b81      	ldr	r3, [pc, #516]	; (80021c0 <myTask+0x2a0>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d008      	beq.n	8001fd2 <myTask+0xb2>
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	9300      	str	r3, [sp, #0]
 8001fc4:	230c      	movs	r3, #12
 8001fc6:	2280      	movs	r2, #128	; 0x80
 8001fc8:	2100      	movs	r1, #0
 8001fca:	2000      	movs	r0, #0
 8001fcc:	f004 fced 	bl	80069aa <Display_DrawFilledRectangle>
 8001fd0:	e007      	b.n	8001fe2 <myTask+0xc2>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	230c      	movs	r3, #12
 8001fd8:	2280      	movs	r2, #128	; 0x80
 8001fda:	2100      	movs	r1, #0
 8001fdc:	2000      	movs	r0, #0
 8001fde:	f004 fc7a 	bl	80068d6 <Display_DrawRectangle>
		Display_GotoXY((128-(8*7))/2, 2);
 8001fe2:	2102      	movs	r1, #2
 8001fe4:	2024      	movs	r0, #36	; 0x24
 8001fe6:	f004 f8ed 	bl	80061c4 <Display_GotoXY>
		Display_Puts("PRESET ", &Font_7x10, !preset_selected);
 8001fea:	4b75      	ldr	r3, [pc, #468]	; (80021c0 <myTask+0x2a0>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	f083 0301 	eor.w	r3, r3, #1
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4970      	ldr	r1, [pc, #448]	; (80021b8 <myTask+0x298>)
 8001ff8:	4872      	ldr	r0, [pc, #456]	; (80021c4 <myTask+0x2a4>)
 8001ffa:	f004 f979 	bl	80062f0 <Display_Puts>
		Display_PutUint(EQ_preset,&Font_7x10 , !preset_selected);
 8001ffe:	4b72      	ldr	r3, [pc, #456]	; (80021c8 <myTask+0x2a8>)
 8002000:	f993 3000 	ldrsb.w	r3, [r3]
 8002004:	b298      	uxth	r0, r3
 8002006:	4b6e      	ldr	r3, [pc, #440]	; (80021c0 <myTask+0x2a0>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	f083 0301 	eor.w	r3, r3, #1
 800200e:	b2db      	uxtb	r3, r3
 8002010:	461a      	mov	r2, r3
 8002012:	4969      	ldr	r1, [pc, #420]	; (80021b8 <myTask+0x298>)
 8002014:	f004 fa26 	bl	8006464 <Display_PutUint>
		/* clear baris 2 */
		Display_DrawFilledRectangle(0, 17, 128, 21, 0);
 8002018:	2300      	movs	r3, #0
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	2315      	movs	r3, #21
 800201e:	2280      	movs	r2, #128	; 0x80
 8002020:	2111      	movs	r1, #17
 8002022:	2000      	movs	r0, #0
 8002024:	f004 fcc1 	bl	80069aa <Display_DrawFilledRectangle>

		/* tampilan L level */
		l_selected? Display_DrawFilledRectangle(0, 17, 61, 21, 1) : Display_DrawRectangle(0, 17, 61, 21, 1);
 8002028:	4b68      	ldr	r3, [pc, #416]	; (80021cc <myTask+0x2ac>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d008      	beq.n	8002042 <myTask+0x122>
 8002030:	2301      	movs	r3, #1
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	2315      	movs	r3, #21
 8002036:	223d      	movs	r2, #61	; 0x3d
 8002038:	2111      	movs	r1, #17
 800203a:	2000      	movs	r0, #0
 800203c:	f004 fcb5 	bl	80069aa <Display_DrawFilledRectangle>
 8002040:	e007      	b.n	8002052 <myTask+0x132>
 8002042:	2301      	movs	r3, #1
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	2315      	movs	r3, #21
 8002048:	223d      	movs	r2, #61	; 0x3d
 800204a:	2111      	movs	r1, #17
 800204c:	2000      	movs	r0, #0
 800204e:	f004 fc42 	bl	80068d6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_L >= 100)	Display_GotoXY((61-(11*4))/2, 19);
 8002052:	4b5d      	ldr	r3, [pc, #372]	; (80021c8 <myTask+0x2a8>)
 8002054:	f993 3000 	ldrsb.w	r3, [r3]
 8002058:	4619      	mov	r1, r3
 800205a:	4a5d      	ldr	r2, [pc, #372]	; (80021d0 <myTask+0x2b0>)
 800205c:	235c      	movs	r3, #92	; 0x5c
 800205e:	fb03 f301 	mul.w	r3, r3, r1
 8002062:	4413      	add	r3, r2
 8002064:	3301      	adds	r3, #1
 8002066:	f993 3000 	ldrsb.w	r3, [r3]
 800206a:	2b63      	cmp	r3, #99	; 0x63
 800206c:	dd04      	ble.n	8002078 <myTask+0x158>
 800206e:	2113      	movs	r1, #19
 8002070:	2008      	movs	r0, #8
 8002072:	f004 f8a7 	bl	80061c4 <Display_GotoXY>
 8002076:	e016      	b.n	80020a6 <myTask+0x186>
		else if(myPreset[EQ_preset].level_L >= 10)	Display_GotoXY((61-(11*3))/2, 19);
 8002078:	4b53      	ldr	r3, [pc, #332]	; (80021c8 <myTask+0x2a8>)
 800207a:	f993 3000 	ldrsb.w	r3, [r3]
 800207e:	4619      	mov	r1, r3
 8002080:	4a53      	ldr	r2, [pc, #332]	; (80021d0 <myTask+0x2b0>)
 8002082:	235c      	movs	r3, #92	; 0x5c
 8002084:	fb03 f301 	mul.w	r3, r3, r1
 8002088:	4413      	add	r3, r2
 800208a:	3301      	adds	r3, #1
 800208c:	f993 3000 	ldrsb.w	r3, [r3]
 8002090:	2b09      	cmp	r3, #9
 8002092:	dd04      	ble.n	800209e <myTask+0x17e>
 8002094:	2113      	movs	r1, #19
 8002096:	200e      	movs	r0, #14
 8002098:	f004 f894 	bl	80061c4 <Display_GotoXY>
 800209c:	e003      	b.n	80020a6 <myTask+0x186>
		else Display_GotoXY((61-(11*2))/2, 19);
 800209e:	2113      	movs	r1, #19
 80020a0:	2013      	movs	r0, #19
 80020a2:	f004 f88f 	bl	80061c4 <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_L, &Font_11x18, !l_selected);
 80020a6:	4b48      	ldr	r3, [pc, #288]	; (80021c8 <myTask+0x2a8>)
 80020a8:	f993 3000 	ldrsb.w	r3, [r3]
 80020ac:	4619      	mov	r1, r3
 80020ae:	4a48      	ldr	r2, [pc, #288]	; (80021d0 <myTask+0x2b0>)
 80020b0:	235c      	movs	r3, #92	; 0x5c
 80020b2:	fb03 f301 	mul.w	r3, r3, r1
 80020b6:	4413      	add	r3, r2
 80020b8:	3301      	adds	r3, #1
 80020ba:	f993 3000 	ldrsb.w	r3, [r3]
 80020be:	b298      	uxth	r0, r3
 80020c0:	4b42      	ldr	r3, [pc, #264]	; (80021cc <myTask+0x2ac>)
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	f083 0301 	eor.w	r3, r3, #1
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	461a      	mov	r2, r3
 80020cc:	4941      	ldr	r1, [pc, #260]	; (80021d4 <myTask+0x2b4>)
 80020ce:	f004 f9c9 	bl	8006464 <Display_PutUint>
		Display_Putc('%', &Font_11x18, !l_selected);
 80020d2:	4b3e      	ldr	r3, [pc, #248]	; (80021cc <myTask+0x2ac>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	f083 0301 	eor.w	r3, r3, #1
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	461a      	mov	r2, r3
 80020de:	493d      	ldr	r1, [pc, #244]	; (80021d4 <myTask+0x2b4>)
 80020e0:	2025      	movs	r0, #37	; 0x25
 80020e2:	f004 f885 	bl	80061f0 <Display_Putc>

		/* tampilan R level */
		r_selected? Display_DrawFilledRectangle(66, 17, 61, 21, 1) : Display_DrawRectangle(66, 17, 61, 21, 1);
 80020e6:	4b3c      	ldr	r3, [pc, #240]	; (80021d8 <myTask+0x2b8>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d008      	beq.n	8002100 <myTask+0x1e0>
 80020ee:	2301      	movs	r3, #1
 80020f0:	9300      	str	r3, [sp, #0]
 80020f2:	2315      	movs	r3, #21
 80020f4:	223d      	movs	r2, #61	; 0x3d
 80020f6:	2111      	movs	r1, #17
 80020f8:	2042      	movs	r0, #66	; 0x42
 80020fa:	f004 fc56 	bl	80069aa <Display_DrawFilledRectangle>
 80020fe:	e007      	b.n	8002110 <myTask+0x1f0>
 8002100:	2301      	movs	r3, #1
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	2315      	movs	r3, #21
 8002106:	223d      	movs	r2, #61	; 0x3d
 8002108:	2111      	movs	r1, #17
 800210a:	2042      	movs	r0, #66	; 0x42
 800210c:	f004 fbe3 	bl	80068d6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_R >= 100)	Display_GotoXY(66+(61-(11*4))/2, 19);
 8002110:	4b2d      	ldr	r3, [pc, #180]	; (80021c8 <myTask+0x2a8>)
 8002112:	f993 3000 	ldrsb.w	r3, [r3]
 8002116:	4619      	mov	r1, r3
 8002118:	4a2d      	ldr	r2, [pc, #180]	; (80021d0 <myTask+0x2b0>)
 800211a:	235c      	movs	r3, #92	; 0x5c
 800211c:	fb03 f301 	mul.w	r3, r3, r1
 8002120:	4413      	add	r3, r2
 8002122:	f993 3000 	ldrsb.w	r3, [r3]
 8002126:	2b63      	cmp	r3, #99	; 0x63
 8002128:	dd04      	ble.n	8002134 <myTask+0x214>
 800212a:	2113      	movs	r1, #19
 800212c:	204a      	movs	r0, #74	; 0x4a
 800212e:	f004 f849 	bl	80061c4 <Display_GotoXY>
 8002132:	e015      	b.n	8002160 <myTask+0x240>
		else if(myPreset[EQ_preset].level_R >= 10)	Display_GotoXY(66+(61-(11*3))/2, 19);
 8002134:	4b24      	ldr	r3, [pc, #144]	; (80021c8 <myTask+0x2a8>)
 8002136:	f993 3000 	ldrsb.w	r3, [r3]
 800213a:	4619      	mov	r1, r3
 800213c:	4a24      	ldr	r2, [pc, #144]	; (80021d0 <myTask+0x2b0>)
 800213e:	235c      	movs	r3, #92	; 0x5c
 8002140:	fb03 f301 	mul.w	r3, r3, r1
 8002144:	4413      	add	r3, r2
 8002146:	f993 3000 	ldrsb.w	r3, [r3]
 800214a:	2b09      	cmp	r3, #9
 800214c:	dd04      	ble.n	8002158 <myTask+0x238>
 800214e:	2113      	movs	r1, #19
 8002150:	2050      	movs	r0, #80	; 0x50
 8002152:	f004 f837 	bl	80061c4 <Display_GotoXY>
 8002156:	e003      	b.n	8002160 <myTask+0x240>
		else Display_GotoXY(66+(61-(11*2))/2, 19);
 8002158:	2113      	movs	r1, #19
 800215a:	2055      	movs	r0, #85	; 0x55
 800215c:	f004 f832 	bl	80061c4 <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_R, &Font_11x18, !r_selected);
 8002160:	4b19      	ldr	r3, [pc, #100]	; (80021c8 <myTask+0x2a8>)
 8002162:	f993 3000 	ldrsb.w	r3, [r3]
 8002166:	4619      	mov	r1, r3
 8002168:	4a19      	ldr	r2, [pc, #100]	; (80021d0 <myTask+0x2b0>)
 800216a:	235c      	movs	r3, #92	; 0x5c
 800216c:	fb03 f301 	mul.w	r3, r3, r1
 8002170:	4413      	add	r3, r2
 8002172:	f993 3000 	ldrsb.w	r3, [r3]
 8002176:	b298      	uxth	r0, r3
 8002178:	4b17      	ldr	r3, [pc, #92]	; (80021d8 <myTask+0x2b8>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	f083 0301 	eor.w	r3, r3, #1
 8002180:	b2db      	uxtb	r3, r3
 8002182:	461a      	mov	r2, r3
 8002184:	4913      	ldr	r1, [pc, #76]	; (80021d4 <myTask+0x2b4>)
 8002186:	f004 f96d 	bl	8006464 <Display_PutUint>
		Display_Putc('%', &Font_11x18, !r_selected);
 800218a:	4b13      	ldr	r3, [pc, #76]	; (80021d8 <myTask+0x2b8>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	f083 0301 	eor.w	r3, r3, #1
 8002192:	b2db      	uxtb	r3, r3
 8002194:	461a      	mov	r2, r3
 8002196:	490f      	ldr	r1, [pc, #60]	; (80021d4 <myTask+0x2b4>)
 8002198:	2025      	movs	r0, #37	; 0x25
 800219a:	f004 f829 	bl	80061f0 <Display_Putc>

		/* Update semua layar */
		Display_UpdateScreen();
 800219e:	f003 ff6b 	bl	8006078 <Display_UpdateScreen>

		/* Hitung koefisien filter setiap pergantian parameter */
		Calc_Coeff_Filter();
 80021a2:	f7ff fbbf 	bl	8001924 <Calc_Coeff_Filter>

		state_home = last_state;
 80021a6:	4b0d      	ldr	r3, [pc, #52]	; (80021dc <myTask+0x2bc>)
 80021a8:	781a      	ldrb	r2, [r3, #0]
 80021aa:	4b02      	ldr	r3, [pc, #8]	; (80021b4 <myTask+0x294>)
 80021ac:	701a      	strb	r2, [r3, #0]

		break;
 80021ae:	f002 ba66 	b.w	800467e <myTask+0x275e>
 80021b2:	bf00      	nop
 80021b4:	200004e0 	.word	0x200004e0
 80021b8:	20000018 	.word	0x20000018
 80021bc:	0800e338 	.word	0x0800e338
 80021c0:	20000015 	.word	0x20000015
 80021c4:	0800e348 	.word	0x0800e348
 80021c8:	20000540 	.word	0x20000540
 80021cc:	200000c0 	.word	0x200000c0
 80021d0:	20000790 	.word	0x20000790
 80021d4:	20000020 	.word	0x20000020
 80021d8:	200000c1 	.word	0x200000c1
 80021dc:	20000016 	.word	0x20000016

	case preset:
		if(switchUp()==2){
 80021e0:	f004 fdcc 	bl	8006d7c <switchUp>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d102      	bne.n	80021f0 <myTask+0x2d0>
			state_home = set_default;
 80021ea:	4b9b      	ldr	r3, [pc, #620]	; (8002458 <myTask+0x538>)
 80021ec:	220f      	movs	r2, #15
 80021ee:	701a      	strb	r2, [r3, #0]

		}
		if(switchRight()){
 80021f0:	f004 fd98 	bl	8006d24 <switchRight>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d00e      	beq.n	8002218 <myTask+0x2f8>
			preset_selected = 0;
 80021fa:	4b98      	ldr	r3, [pc, #608]	; (800245c <myTask+0x53c>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 8002200:	4b97      	ldr	r3, [pc, #604]	; (8002460 <myTask+0x540>)
 8002202:	2200      	movs	r2, #0
 8002204:	701a      	strb	r2, [r3, #0]
			r_selected = 1;
 8002206:	4b97      	ldr	r3, [pc, #604]	; (8002464 <myTask+0x544>)
 8002208:	2201      	movs	r2, #1
 800220a:	701a      	strb	r2, [r3, #0]
			state_home = save;
 800220c:	4b92      	ldr	r3, [pc, #584]	; (8002458 <myTask+0x538>)
 800220e:	2205      	movs	r2, #5
 8002210:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 8002212:	4b95      	ldr	r3, [pc, #596]	; (8002468 <myTask+0x548>)
 8002214:	2204      	movs	r2, #4
 8002216:	701a      	strb	r2, [r3, #0]
		}
		if(switchLeft()){
 8002218:	f004 fd58 	bl	8006ccc <switchLeft>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00e      	beq.n	8002240 <myTask+0x320>
			preset_selected = 0;
 8002222:	4b8e      	ldr	r3, [pc, #568]	; (800245c <myTask+0x53c>)
 8002224:	2200      	movs	r2, #0
 8002226:	701a      	strb	r2, [r3, #0]
			l_selected = 1;
 8002228:	4b8d      	ldr	r3, [pc, #564]	; (8002460 <myTask+0x540>)
 800222a:	2201      	movs	r2, #1
 800222c:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 800222e:	4b8d      	ldr	r3, [pc, #564]	; (8002464 <myTask+0x544>)
 8002230:	2200      	movs	r2, #0
 8002232:	701a      	strb	r2, [r3, #0]
			state_home = save;
 8002234:	4b88      	ldr	r3, [pc, #544]	; (8002458 <myTask+0x538>)
 8002236:	2205      	movs	r2, #5
 8002238:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 800223a:	4b8b      	ldr	r3, [pc, #556]	; (8002468 <myTask+0x548>)
 800223c:	2203      	movs	r2, #3
 800223e:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCW()){
 8002240:	f004 fcb0 	bl	8006ba4 <encoderCW>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d01f      	beq.n	800228a <myTask+0x36a>
			EQ_preset++;
 800224a:	4b88      	ldr	r3, [pc, #544]	; (800246c <myTask+0x54c>)
 800224c:	f993 3000 	ldrsb.w	r3, [r3]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	3301      	adds	r3, #1
 8002254:	b2db      	uxtb	r3, r3
 8002256:	b25a      	sxtb	r2, r3
 8002258:	4b84      	ldr	r3, [pc, #528]	; (800246c <myTask+0x54c>)
 800225a:	701a      	strb	r2, [r3, #0]
			if(EQ_preset>9) EQ_preset=0;
 800225c:	4b83      	ldr	r3, [pc, #524]	; (800246c <myTask+0x54c>)
 800225e:	f993 3000 	ldrsb.w	r3, [r3]
 8002262:	2b09      	cmp	r3, #9
 8002264:	dd02      	ble.n	800226c <myTask+0x34c>
 8002266:	4b81      	ldr	r3, [pc, #516]	; (800246c <myTask+0x54c>)
 8002268:	2200      	movs	r2, #0
 800226a:	701a      	strb	r2, [r3, #0]
			preset_selected = 1;
 800226c:	4b7b      	ldr	r3, [pc, #492]	; (800245c <myTask+0x53c>)
 800226e:	2201      	movs	r2, #1
 8002270:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 8002272:	4b7b      	ldr	r3, [pc, #492]	; (8002460 <myTask+0x540>)
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 8002278:	4b7a      	ldr	r3, [pc, #488]	; (8002464 <myTask+0x544>)
 800227a:	2200      	movs	r2, #0
 800227c:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 800227e:	4b76      	ldr	r3, [pc, #472]	; (8002458 <myTask+0x538>)
 8002280:	2201      	movs	r2, #1
 8002282:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 8002284:	4b78      	ldr	r3, [pc, #480]	; (8002468 <myTask+0x548>)
 8002286:	2202      	movs	r2, #2
 8002288:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 800228a:	f004 fcbf 	bl	8006c0c <encoderCCW>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d021      	beq.n	80022d8 <myTask+0x3b8>
			EQ_preset--;
 8002294:	4b75      	ldr	r3, [pc, #468]	; (800246c <myTask+0x54c>)
 8002296:	f993 3000 	ldrsb.w	r3, [r3]
 800229a:	b2db      	uxtb	r3, r3
 800229c:	3b01      	subs	r3, #1
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	b25a      	sxtb	r2, r3
 80022a2:	4b72      	ldr	r3, [pc, #456]	; (800246c <myTask+0x54c>)
 80022a4:	701a      	strb	r2, [r3, #0]
			if(EQ_preset<0) EQ_preset=9;
 80022a6:	4b71      	ldr	r3, [pc, #452]	; (800246c <myTask+0x54c>)
 80022a8:	f993 3000 	ldrsb.w	r3, [r3]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	da02      	bge.n	80022b6 <myTask+0x396>
 80022b0:	4b6e      	ldr	r3, [pc, #440]	; (800246c <myTask+0x54c>)
 80022b2:	2209      	movs	r2, #9
 80022b4:	701a      	strb	r2, [r3, #0]
			preset_selected = 1;
 80022b6:	4b69      	ldr	r3, [pc, #420]	; (800245c <myTask+0x53c>)
 80022b8:	2201      	movs	r2, #1
 80022ba:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 80022bc:	4b68      	ldr	r3, [pc, #416]	; (8002460 <myTask+0x540>)
 80022be:	2200      	movs	r2, #0
 80022c0:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 80022c2:	4b68      	ldr	r3, [pc, #416]	; (8002464 <myTask+0x544>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 80022c8:	4b63      	ldr	r3, [pc, #396]	; (8002458 <myTask+0x538>)
 80022ca:	2201      	movs	r2, #1
 80022cc:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 80022ce:	4b66      	ldr	r3, [pc, #408]	; (8002468 <myTask+0x548>)
 80022d0:	2202      	movs	r2, #2
 80022d2:	701a      	strb	r2, [r3, #0]
		else if(switchEncoder()){
			state_home = display_setting;
			last_state = band;
			Display_Clear();
		}
		break;
 80022d4:	f002 b9c0 	b.w	8004658 <myTask+0x2738>
		else if(switchEncoder()){
 80022d8:	f004 fc38 	bl	8006b4c <switchEncoder>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	f002 81ba 	beq.w	8004658 <myTask+0x2738>
			state_home = display_setting;
 80022e4:	4b5c      	ldr	r3, [pc, #368]	; (8002458 <myTask+0x538>)
 80022e6:	2207      	movs	r2, #7
 80022e8:	701a      	strb	r2, [r3, #0]
			last_state = band;
 80022ea:	4b5f      	ldr	r3, [pc, #380]	; (8002468 <myTask+0x548>)
 80022ec:	2208      	movs	r2, #8
 80022ee:	701a      	strb	r2, [r3, #0]
			Display_Clear();
 80022f0:	f004 fba8 	bl	8006a44 <Display_Clear>
		break;
 80022f4:	f002 b9b0 	b.w	8004658 <myTask+0x2738>

	case l_level:
		if(encoderCW()){
 80022f8:	f004 fc54 	bl	8006ba4 <encoderCW>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d03b      	beq.n	800237a <myTask+0x45a>
			myPreset[EQ_preset].level_L += 2;
 8002302:	4b5a      	ldr	r3, [pc, #360]	; (800246c <myTask+0x54c>)
 8002304:	f993 3000 	ldrsb.w	r3, [r3]
 8002308:	4619      	mov	r1, r3
 800230a:	4a59      	ldr	r2, [pc, #356]	; (8002470 <myTask+0x550>)
 800230c:	235c      	movs	r3, #92	; 0x5c
 800230e:	fb03 f301 	mul.w	r3, r3, r1
 8002312:	4413      	add	r3, r2
 8002314:	3301      	adds	r3, #1
 8002316:	f993 3000 	ldrsb.w	r3, [r3]
 800231a:	b2db      	uxtb	r3, r3
 800231c:	3302      	adds	r3, #2
 800231e:	b2da      	uxtb	r2, r3
 8002320:	4b52      	ldr	r3, [pc, #328]	; (800246c <myTask+0x54c>)
 8002322:	f993 3000 	ldrsb.w	r3, [r3]
 8002326:	4618      	mov	r0, r3
 8002328:	b251      	sxtb	r1, r2
 800232a:	4a51      	ldr	r2, [pc, #324]	; (8002470 <myTask+0x550>)
 800232c:	235c      	movs	r3, #92	; 0x5c
 800232e:	fb03 f300 	mul.w	r3, r3, r0
 8002332:	4413      	add	r3, r2
 8002334:	3301      	adds	r3, #1
 8002336:	460a      	mov	r2, r1
 8002338:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_L >= 100) myPreset[EQ_preset].level_L=0;
 800233a:	4b4c      	ldr	r3, [pc, #304]	; (800246c <myTask+0x54c>)
 800233c:	f993 3000 	ldrsb.w	r3, [r3]
 8002340:	4619      	mov	r1, r3
 8002342:	4a4b      	ldr	r2, [pc, #300]	; (8002470 <myTask+0x550>)
 8002344:	235c      	movs	r3, #92	; 0x5c
 8002346:	fb03 f301 	mul.w	r3, r3, r1
 800234a:	4413      	add	r3, r2
 800234c:	3301      	adds	r3, #1
 800234e:	f993 3000 	ldrsb.w	r3, [r3]
 8002352:	2b63      	cmp	r3, #99	; 0x63
 8002354:	dd0b      	ble.n	800236e <myTask+0x44e>
 8002356:	4b45      	ldr	r3, [pc, #276]	; (800246c <myTask+0x54c>)
 8002358:	f993 3000 	ldrsb.w	r3, [r3]
 800235c:	4619      	mov	r1, r3
 800235e:	4a44      	ldr	r2, [pc, #272]	; (8002470 <myTask+0x550>)
 8002360:	235c      	movs	r3, #92	; 0x5c
 8002362:	fb03 f301 	mul.w	r3, r3, r1
 8002366:	4413      	add	r3, r2
 8002368:	3301      	adds	r3, #1
 800236a:	2200      	movs	r2, #0
 800236c:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 800236e:	4b3a      	ldr	r3, [pc, #232]	; (8002458 <myTask+0x538>)
 8002370:	2201      	movs	r2, #1
 8002372:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 8002374:	4b3c      	ldr	r3, [pc, #240]	; (8002468 <myTask+0x548>)
 8002376:	2203      	movs	r2, #3
 8002378:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 800237a:	f004 fc47 	bl	8006c0c <encoderCCW>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d03b      	beq.n	80023fc <myTask+0x4dc>
			myPreset[EQ_preset].level_L -= 2;
 8002384:	4b39      	ldr	r3, [pc, #228]	; (800246c <myTask+0x54c>)
 8002386:	f993 3000 	ldrsb.w	r3, [r3]
 800238a:	4619      	mov	r1, r3
 800238c:	4a38      	ldr	r2, [pc, #224]	; (8002470 <myTask+0x550>)
 800238e:	235c      	movs	r3, #92	; 0x5c
 8002390:	fb03 f301 	mul.w	r3, r3, r1
 8002394:	4413      	add	r3, r2
 8002396:	3301      	adds	r3, #1
 8002398:	f993 3000 	ldrsb.w	r3, [r3]
 800239c:	b2db      	uxtb	r3, r3
 800239e:	3b02      	subs	r3, #2
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	4b32      	ldr	r3, [pc, #200]	; (800246c <myTask+0x54c>)
 80023a4:	f993 3000 	ldrsb.w	r3, [r3]
 80023a8:	4618      	mov	r0, r3
 80023aa:	b251      	sxtb	r1, r2
 80023ac:	4a30      	ldr	r2, [pc, #192]	; (8002470 <myTask+0x550>)
 80023ae:	235c      	movs	r3, #92	; 0x5c
 80023b0:	fb03 f300 	mul.w	r3, r3, r0
 80023b4:	4413      	add	r3, r2
 80023b6:	3301      	adds	r3, #1
 80023b8:	460a      	mov	r2, r1
 80023ba:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_L < 0) myPreset[EQ_preset].level_L=100;
 80023bc:	4b2b      	ldr	r3, [pc, #172]	; (800246c <myTask+0x54c>)
 80023be:	f993 3000 	ldrsb.w	r3, [r3]
 80023c2:	4619      	mov	r1, r3
 80023c4:	4a2a      	ldr	r2, [pc, #168]	; (8002470 <myTask+0x550>)
 80023c6:	235c      	movs	r3, #92	; 0x5c
 80023c8:	fb03 f301 	mul.w	r3, r3, r1
 80023cc:	4413      	add	r3, r2
 80023ce:	3301      	adds	r3, #1
 80023d0:	f993 3000 	ldrsb.w	r3, [r3]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	da0b      	bge.n	80023f0 <myTask+0x4d0>
 80023d8:	4b24      	ldr	r3, [pc, #144]	; (800246c <myTask+0x54c>)
 80023da:	f993 3000 	ldrsb.w	r3, [r3]
 80023de:	4619      	mov	r1, r3
 80023e0:	4a23      	ldr	r2, [pc, #140]	; (8002470 <myTask+0x550>)
 80023e2:	235c      	movs	r3, #92	; 0x5c
 80023e4:	fb03 f301 	mul.w	r3, r3, r1
 80023e8:	4413      	add	r3, r2
 80023ea:	3301      	adds	r3, #1
 80023ec:	2264      	movs	r2, #100	; 0x64
 80023ee:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 80023f0:	4b19      	ldr	r3, [pc, #100]	; (8002458 <myTask+0x538>)
 80023f2:	2201      	movs	r2, #1
 80023f4:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 80023f6:	4b1c      	ldr	r3, [pc, #112]	; (8002468 <myTask+0x548>)
 80023f8:	2203      	movs	r2, #3
 80023fa:	701a      	strb	r2, [r3, #0]
		}
		if(switchLeft()){
 80023fc:	f004 fc66 	bl	8006ccc <switchLeft>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d010      	beq.n	8002428 <myTask+0x508>
			preset_selected = 1;
 8002406:	4b15      	ldr	r3, [pc, #84]	; (800245c <myTask+0x53c>)
 8002408:	2201      	movs	r2, #1
 800240a:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 800240c:	4b14      	ldr	r3, [pc, #80]	; (8002460 <myTask+0x540>)
 800240e:	2200      	movs	r2, #0
 8002410:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 8002412:	4b14      	ldr	r3, [pc, #80]	; (8002464 <myTask+0x544>)
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
			state_home = save;
 8002418:	4b0f      	ldr	r3, [pc, #60]	; (8002458 <myTask+0x538>)
 800241a:	2205      	movs	r2, #5
 800241c:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 800241e:	4b12      	ldr	r3, [pc, #72]	; (8002468 <myTask+0x548>)
 8002420:	2202      	movs	r2, #2
 8002422:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
			r_selected = 1;
			state_home = save;
			last_state = r_level;
		}
		break;
 8002424:	f002 b91a 	b.w	800465c <myTask+0x273c>
		else if(switchRight()){
 8002428:	f004 fc7c 	bl	8006d24 <switchRight>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	f002 8114 	beq.w	800465c <myTask+0x273c>
			preset_selected = 0;
 8002434:	4b09      	ldr	r3, [pc, #36]	; (800245c <myTask+0x53c>)
 8002436:	2200      	movs	r2, #0
 8002438:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 800243a:	4b09      	ldr	r3, [pc, #36]	; (8002460 <myTask+0x540>)
 800243c:	2200      	movs	r2, #0
 800243e:	701a      	strb	r2, [r3, #0]
			r_selected = 1;
 8002440:	4b08      	ldr	r3, [pc, #32]	; (8002464 <myTask+0x544>)
 8002442:	2201      	movs	r2, #1
 8002444:	701a      	strb	r2, [r3, #0]
			state_home = save;
 8002446:	4b04      	ldr	r3, [pc, #16]	; (8002458 <myTask+0x538>)
 8002448:	2205      	movs	r2, #5
 800244a:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 800244c:	4b06      	ldr	r3, [pc, #24]	; (8002468 <myTask+0x548>)
 800244e:	2204      	movs	r2, #4
 8002450:	701a      	strb	r2, [r3, #0]
		break;
 8002452:	f002 b903 	b.w	800465c <myTask+0x273c>
 8002456:	bf00      	nop
 8002458:	200004e0 	.word	0x200004e0
 800245c:	20000015 	.word	0x20000015
 8002460:	200000c0 	.word	0x200000c0
 8002464:	200000c1 	.word	0x200000c1
 8002468:	20000016 	.word	0x20000016
 800246c:	20000540 	.word	0x20000540
 8002470:	20000790 	.word	0x20000790

	case r_level:
		if(encoderCW()){
 8002474:	f004 fb96 	bl	8006ba4 <encoderCW>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d037      	beq.n	80024ee <myTask+0x5ce>
			myPreset[EQ_preset].level_R += 2;
 800247e:	4bc3      	ldr	r3, [pc, #780]	; (800278c <myTask+0x86c>)
 8002480:	f993 3000 	ldrsb.w	r3, [r3]
 8002484:	4619      	mov	r1, r3
 8002486:	4ac2      	ldr	r2, [pc, #776]	; (8002790 <myTask+0x870>)
 8002488:	235c      	movs	r3, #92	; 0x5c
 800248a:	fb03 f301 	mul.w	r3, r3, r1
 800248e:	4413      	add	r3, r2
 8002490:	f993 3000 	ldrsb.w	r3, [r3]
 8002494:	b2db      	uxtb	r3, r3
 8002496:	3302      	adds	r3, #2
 8002498:	b2da      	uxtb	r2, r3
 800249a:	4bbc      	ldr	r3, [pc, #752]	; (800278c <myTask+0x86c>)
 800249c:	f993 3000 	ldrsb.w	r3, [r3]
 80024a0:	4618      	mov	r0, r3
 80024a2:	b251      	sxtb	r1, r2
 80024a4:	4aba      	ldr	r2, [pc, #744]	; (8002790 <myTask+0x870>)
 80024a6:	235c      	movs	r3, #92	; 0x5c
 80024a8:	fb03 f300 	mul.w	r3, r3, r0
 80024ac:	4413      	add	r3, r2
 80024ae:	460a      	mov	r2, r1
 80024b0:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_R >= 100) myPreset[EQ_preset].level_R=0;
 80024b2:	4bb6      	ldr	r3, [pc, #728]	; (800278c <myTask+0x86c>)
 80024b4:	f993 3000 	ldrsb.w	r3, [r3]
 80024b8:	4619      	mov	r1, r3
 80024ba:	4ab5      	ldr	r2, [pc, #724]	; (8002790 <myTask+0x870>)
 80024bc:	235c      	movs	r3, #92	; 0x5c
 80024be:	fb03 f301 	mul.w	r3, r3, r1
 80024c2:	4413      	add	r3, r2
 80024c4:	f993 3000 	ldrsb.w	r3, [r3]
 80024c8:	2b63      	cmp	r3, #99	; 0x63
 80024ca:	dd0a      	ble.n	80024e2 <myTask+0x5c2>
 80024cc:	4baf      	ldr	r3, [pc, #700]	; (800278c <myTask+0x86c>)
 80024ce:	f993 3000 	ldrsb.w	r3, [r3]
 80024d2:	4619      	mov	r1, r3
 80024d4:	4aae      	ldr	r2, [pc, #696]	; (8002790 <myTask+0x870>)
 80024d6:	235c      	movs	r3, #92	; 0x5c
 80024d8:	fb03 f301 	mul.w	r3, r3, r1
 80024dc:	4413      	add	r3, r2
 80024de:	2200      	movs	r2, #0
 80024e0:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 80024e2:	4bac      	ldr	r3, [pc, #688]	; (8002794 <myTask+0x874>)
 80024e4:	2201      	movs	r2, #1
 80024e6:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 80024e8:	4bab      	ldr	r3, [pc, #684]	; (8002798 <myTask+0x878>)
 80024ea:	2204      	movs	r2, #4
 80024ec:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 80024ee:	f004 fb8d 	bl	8006c0c <encoderCCW>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d037      	beq.n	8002568 <myTask+0x648>
			myPreset[EQ_preset].level_R -= 2;
 80024f8:	4ba4      	ldr	r3, [pc, #656]	; (800278c <myTask+0x86c>)
 80024fa:	f993 3000 	ldrsb.w	r3, [r3]
 80024fe:	4619      	mov	r1, r3
 8002500:	4aa3      	ldr	r2, [pc, #652]	; (8002790 <myTask+0x870>)
 8002502:	235c      	movs	r3, #92	; 0x5c
 8002504:	fb03 f301 	mul.w	r3, r3, r1
 8002508:	4413      	add	r3, r2
 800250a:	f993 3000 	ldrsb.w	r3, [r3]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	3b02      	subs	r3, #2
 8002512:	b2da      	uxtb	r2, r3
 8002514:	4b9d      	ldr	r3, [pc, #628]	; (800278c <myTask+0x86c>)
 8002516:	f993 3000 	ldrsb.w	r3, [r3]
 800251a:	4618      	mov	r0, r3
 800251c:	b251      	sxtb	r1, r2
 800251e:	4a9c      	ldr	r2, [pc, #624]	; (8002790 <myTask+0x870>)
 8002520:	235c      	movs	r3, #92	; 0x5c
 8002522:	fb03 f300 	mul.w	r3, r3, r0
 8002526:	4413      	add	r3, r2
 8002528:	460a      	mov	r2, r1
 800252a:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_R < 0) myPreset[EQ_preset].level_R=100;
 800252c:	4b97      	ldr	r3, [pc, #604]	; (800278c <myTask+0x86c>)
 800252e:	f993 3000 	ldrsb.w	r3, [r3]
 8002532:	4619      	mov	r1, r3
 8002534:	4a96      	ldr	r2, [pc, #600]	; (8002790 <myTask+0x870>)
 8002536:	235c      	movs	r3, #92	; 0x5c
 8002538:	fb03 f301 	mul.w	r3, r3, r1
 800253c:	4413      	add	r3, r2
 800253e:	f993 3000 	ldrsb.w	r3, [r3]
 8002542:	2b00      	cmp	r3, #0
 8002544:	da0a      	bge.n	800255c <myTask+0x63c>
 8002546:	4b91      	ldr	r3, [pc, #580]	; (800278c <myTask+0x86c>)
 8002548:	f993 3000 	ldrsb.w	r3, [r3]
 800254c:	4619      	mov	r1, r3
 800254e:	4a90      	ldr	r2, [pc, #576]	; (8002790 <myTask+0x870>)
 8002550:	235c      	movs	r3, #92	; 0x5c
 8002552:	fb03 f301 	mul.w	r3, r3, r1
 8002556:	4413      	add	r3, r2
 8002558:	2264      	movs	r2, #100	; 0x64
 800255a:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 800255c:	4b8d      	ldr	r3, [pc, #564]	; (8002794 <myTask+0x874>)
 800255e:	2201      	movs	r2, #1
 8002560:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 8002562:	4b8d      	ldr	r3, [pc, #564]	; (8002798 <myTask+0x878>)
 8002564:	2204      	movs	r2, #4
 8002566:	701a      	strb	r2, [r3, #0]
		}
		if(switchLeft()){
 8002568:	f004 fbb0 	bl	8006ccc <switchLeft>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00f      	beq.n	8002592 <myTask+0x672>
			preset_selected = 0;
 8002572:	4b8a      	ldr	r3, [pc, #552]	; (800279c <myTask+0x87c>)
 8002574:	2200      	movs	r2, #0
 8002576:	701a      	strb	r2, [r3, #0]
			l_selected = 1;
 8002578:	4b89      	ldr	r3, [pc, #548]	; (80027a0 <myTask+0x880>)
 800257a:	2201      	movs	r2, #1
 800257c:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 800257e:	4b89      	ldr	r3, [pc, #548]	; (80027a4 <myTask+0x884>)
 8002580:	2200      	movs	r2, #0
 8002582:	701a      	strb	r2, [r3, #0]
			state_home = save;
 8002584:	4b83      	ldr	r3, [pc, #524]	; (8002794 <myTask+0x874>)
 8002586:	2205      	movs	r2, #5
 8002588:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 800258a:	4b83      	ldr	r3, [pc, #524]	; (8002798 <myTask+0x878>)
 800258c:	2203      	movs	r2, #3
 800258e:	701a      	strb	r2, [r3, #0]
 8002590:	e013      	b.n	80025ba <myTask+0x69a>
		}
		else if(switchRight()){
 8002592:	f004 fbc7 	bl	8006d24 <switchRight>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d00e      	beq.n	80025ba <myTask+0x69a>
			preset_selected = 1;
 800259c:	4b7f      	ldr	r3, [pc, #508]	; (800279c <myTask+0x87c>)
 800259e:	2201      	movs	r2, #1
 80025a0:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 80025a2:	4b7f      	ldr	r3, [pc, #508]	; (80027a0 <myTask+0x880>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 80025a8:	4b7e      	ldr	r3, [pc, #504]	; (80027a4 <myTask+0x884>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	701a      	strb	r2, [r3, #0]
			state_home = save;
 80025ae:	4b79      	ldr	r3, [pc, #484]	; (8002794 <myTask+0x874>)
 80025b0:	2205      	movs	r2, #5
 80025b2:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 80025b4:	4b78      	ldr	r3, [pc, #480]	; (8002798 <myTask+0x878>)
 80025b6:	2202      	movs	r2, #2
 80025b8:	701a      	strb	r2, [r3, #0]
		}
		if(switchEncoder()==1){
 80025ba:	f004 fac7 	bl	8006b4c <switchEncoder>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f002 804d 	beq.w	8004660 <myTask+0x2740>
			state_home = save;
 80025c6:	4b73      	ldr	r3, [pc, #460]	; (8002794 <myTask+0x874>)
 80025c8:	2205      	movs	r2, #5
 80025ca:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 80025cc:	4b72      	ldr	r3, [pc, #456]	; (8002798 <myTask+0x878>)
 80025ce:	2202      	movs	r2, #2
 80025d0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80025d2:	f002 b845 	b.w	8004660 <myTask+0x2740>

	case save:
		Display_GotoXY(3, 50);
 80025d6:	2132      	movs	r1, #50	; 0x32
 80025d8:	2003      	movs	r0, #3
 80025da:	f003 fdf3 	bl	80061c4 <Display_GotoXY>
		Display_Puts("Saved !", &Font_7x10, 1);
 80025de:	2201      	movs	r2, #1
 80025e0:	4971      	ldr	r1, [pc, #452]	; (80027a8 <myTask+0x888>)
 80025e2:	4872      	ldr	r0, [pc, #456]	; (80027ac <myTask+0x88c>)
 80025e4:	f003 fe84 	bl	80062f0 <Display_Puts>
		/* Update semua layar */
		Display_UpdateScreen();
 80025e8:	f003 fd46 	bl	8006078 <Display_UpdateScreen>
		/* Simpan data di EEPROM */
		saveToEeprom();
 80025ec:	f7ff f898 	bl	8001720 <saveToEeprom>
		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 80025f0:	2300      	movs	r3, #0
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	230c      	movs	r3, #12
 80025f6:	2280      	movs	r2, #128	; 0x80
 80025f8:	2131      	movs	r1, #49	; 0x31
 80025fa:	2000      	movs	r0, #0
 80025fc:	f004 f9d5 	bl	80069aa <Display_DrawFilledRectangle>
		Display_UpdateScreen();
 8002600:	f003 fd3a 	bl	8006078 <Display_UpdateScreen>
		state_home = display_home;
 8002604:	4b63      	ldr	r3, [pc, #396]	; (8002794 <myTask+0x874>)
 8002606:	2201      	movs	r2, #1
 8002608:	701a      	strb	r2, [r3, #0]
		break;
 800260a:	f002 b838 	b.w	800467e <myTask+0x275e>

	case save2:
		/* Simpan data di EEPROM */
		saveToEeprom();
 800260e:	f7ff f887 	bl	8001720 <saveToEeprom>
		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 8002612:	2300      	movs	r3, #0
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	230c      	movs	r3, #12
 8002618:	2280      	movs	r2, #128	; 0x80
 800261a:	2131      	movs	r1, #49	; 0x31
 800261c:	2000      	movs	r0, #0
 800261e:	f004 f9c4 	bl	80069aa <Display_DrawFilledRectangle>
		Display_UpdateScreen();
 8002622:	f003 fd29 	bl	8006078 <Display_UpdateScreen>
		state_home = display_setting;
 8002626:	4b5b      	ldr	r3, [pc, #364]	; (8002794 <myTask+0x874>)
 8002628:	2207      	movs	r2, #7
 800262a:	701a      	strb	r2, [r3, #0]
		break;
 800262c:	f002 b827 	b.w	800467e <myTask+0x275e>

	case set_default:
		Display_GotoXY(3, 50);
 8002630:	2132      	movs	r1, #50	; 0x32
 8002632:	2003      	movs	r0, #3
 8002634:	f003 fdc6 	bl	80061c4 <Display_GotoXY>
		Display_Puts("Set to Default !", &Font_7x10, 1);
 8002638:	2201      	movs	r2, #1
 800263a:	495b      	ldr	r1, [pc, #364]	; (80027a8 <myTask+0x888>)
 800263c:	485c      	ldr	r0, [pc, #368]	; (80027b0 <myTask+0x890>)
 800263e:	f003 fe57 	bl	80062f0 <Display_Puts>
		/* Update semua layar */
		Display_UpdateScreen();
 8002642:	f003 fd19 	bl	8006078 <Display_UpdateScreen>
		/* panggil fungsi default */
		Default_Setting();
 8002646:	f7ff fb6b 	bl	8001d20 <Default_Setting>
		/* Simpan data di EEPROM */
		saveToEeprom();
 800264a:	f7ff f869 	bl	8001720 <saveToEeprom>
		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 800264e:	2300      	movs	r3, #0
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	230c      	movs	r3, #12
 8002654:	2280      	movs	r2, #128	; 0x80
 8002656:	2131      	movs	r1, #49	; 0x31
 8002658:	2000      	movs	r0, #0
 800265a:	f004 f9a6 	bl	80069aa <Display_DrawFilledRectangle>
		Display_UpdateScreen();
 800265e:	f003 fd0b 	bl	8006078 <Display_UpdateScreen>
		state_home = display_home;
 8002662:	4b4c      	ldr	r3, [pc, #304]	; (8002794 <myTask+0x874>)
 8002664:	2201      	movs	r2, #1
 8002666:	701a      	strb	r2, [r3, #0]
		break;
 8002668:	f002 b809 	b.w	800467e <myTask+0x275e>

	case display_setting:
		/* clear baris 1 */
		Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 800266c:	2300      	movs	r3, #0
 800266e:	9300      	str	r3, [sp, #0]
 8002670:	230c      	movs	r3, #12
 8002672:	2280      	movs	r2, #128	; 0x80
 8002674:	2100      	movs	r1, #0
 8002676:	2000      	movs	r0, #0
 8002678:	f004 f997 	bl	80069aa <Display_DrawFilledRectangle>
		/* tampilan band */
		band_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 800267c:	4b4d      	ldr	r3, [pc, #308]	; (80027b4 <myTask+0x894>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d008      	beq.n	8002696 <myTask+0x776>
 8002684:	2301      	movs	r3, #1
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	230c      	movs	r3, #12
 800268a:	2280      	movs	r2, #128	; 0x80
 800268c:	2100      	movs	r1, #0
 800268e:	2000      	movs	r0, #0
 8002690:	f004 f98b 	bl	80069aa <Display_DrawFilledRectangle>
 8002694:	e007      	b.n	80026a6 <myTask+0x786>
 8002696:	2301      	movs	r3, #1
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	230c      	movs	r3, #12
 800269c:	2280      	movs	r2, #128	; 0x80
 800269e:	2100      	movs	r1, #0
 80026a0:	2000      	movs	r0, #0
 80026a2:	f004 f918 	bl	80068d6 <Display_DrawRectangle>
		switch(EQ_band){
 80026a6:	4b44      	ldr	r3, [pc, #272]	; (80027b8 <myTask+0x898>)
 80026a8:	f993 3000 	ldrsb.w	r3, [r3]
 80026ac:	2b04      	cmp	r3, #4
 80026ae:	d858      	bhi.n	8002762 <myTask+0x842>
 80026b0:	a201      	add	r2, pc, #4	; (adr r2, 80026b8 <myTask+0x798>)
 80026b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b6:	bf00      	nop
 80026b8:	080026cd 	.word	0x080026cd
 80026bc:	080026eb 	.word	0x080026eb
 80026c0:	08002709 	.word	0x08002709
 80026c4:	08002727 	.word	0x08002727
 80026c8:	08002745 	.word	0x08002745
		case 0:
			Display_GotoXY((128-7*8)/2, 2);
 80026cc:	2102      	movs	r1, #2
 80026ce:	2024      	movs	r0, #36	; 0x24
 80026d0:	f003 fd78 	bl	80061c4 <Display_GotoXY>
			Display_Puts("LOW FREQ", &Font_7x10, !band_selected); break;
 80026d4:	4b37      	ldr	r3, [pc, #220]	; (80027b4 <myTask+0x894>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	f083 0301 	eor.w	r3, r3, #1
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	461a      	mov	r2, r3
 80026e0:	4931      	ldr	r1, [pc, #196]	; (80027a8 <myTask+0x888>)
 80026e2:	4836      	ldr	r0, [pc, #216]	; (80027bc <myTask+0x89c>)
 80026e4:	f003 fe04 	bl	80062f0 <Display_Puts>
 80026e8:	e03b      	b.n	8002762 <myTask+0x842>
		case 1:
			Display_GotoXY((128-7*12)/2, 2);
 80026ea:	2102      	movs	r1, #2
 80026ec:	2016      	movs	r0, #22
 80026ee:	f003 fd69 	bl	80061c4 <Display_GotoXY>
			Display_Puts("LOW-MID FREQ", &Font_7x10, !band_selected); break;
 80026f2:	4b30      	ldr	r3, [pc, #192]	; (80027b4 <myTask+0x894>)
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	f083 0301 	eor.w	r3, r3, #1
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	461a      	mov	r2, r3
 80026fe:	492a      	ldr	r1, [pc, #168]	; (80027a8 <myTask+0x888>)
 8002700:	482f      	ldr	r0, [pc, #188]	; (80027c0 <myTask+0x8a0>)
 8002702:	f003 fdf5 	bl	80062f0 <Display_Puts>
 8002706:	e02c      	b.n	8002762 <myTask+0x842>
		case 2:
			Display_GotoXY((128-7*8)/2, 2);
 8002708:	2102      	movs	r1, #2
 800270a:	2024      	movs	r0, #36	; 0x24
 800270c:	f003 fd5a 	bl	80061c4 <Display_GotoXY>
			Display_Puts("MID FREQ", &Font_7x10, !band_selected); break;
 8002710:	4b28      	ldr	r3, [pc, #160]	; (80027b4 <myTask+0x894>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	f083 0301 	eor.w	r3, r3, #1
 8002718:	b2db      	uxtb	r3, r3
 800271a:	461a      	mov	r2, r3
 800271c:	4922      	ldr	r1, [pc, #136]	; (80027a8 <myTask+0x888>)
 800271e:	4829      	ldr	r0, [pc, #164]	; (80027c4 <myTask+0x8a4>)
 8002720:	f003 fde6 	bl	80062f0 <Display_Puts>
 8002724:	e01d      	b.n	8002762 <myTask+0x842>
		case 3:
			Display_GotoXY((128-7*13)/2, 2);
 8002726:	2102      	movs	r1, #2
 8002728:	2012      	movs	r0, #18
 800272a:	f003 fd4b 	bl	80061c4 <Display_GotoXY>
			Display_Puts("MID-HIGH FREQ", &Font_7x10, !band_selected); break;
 800272e:	4b21      	ldr	r3, [pc, #132]	; (80027b4 <myTask+0x894>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	f083 0301 	eor.w	r3, r3, #1
 8002736:	b2db      	uxtb	r3, r3
 8002738:	461a      	mov	r2, r3
 800273a:	491b      	ldr	r1, [pc, #108]	; (80027a8 <myTask+0x888>)
 800273c:	4822      	ldr	r0, [pc, #136]	; (80027c8 <myTask+0x8a8>)
 800273e:	f003 fdd7 	bl	80062f0 <Display_Puts>
 8002742:	e00e      	b.n	8002762 <myTask+0x842>
		case 4:
			Display_GotoXY((128-7*9)/2, 2);
 8002744:	2102      	movs	r1, #2
 8002746:	2020      	movs	r0, #32
 8002748:	f003 fd3c 	bl	80061c4 <Display_GotoXY>
			Display_Puts("HIGH FREQ", &Font_7x10, !band_selected); break;
 800274c:	4b19      	ldr	r3, [pc, #100]	; (80027b4 <myTask+0x894>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	f083 0301 	eor.w	r3, r3, #1
 8002754:	b2db      	uxtb	r3, r3
 8002756:	461a      	mov	r2, r3
 8002758:	4913      	ldr	r1, [pc, #76]	; (80027a8 <myTask+0x888>)
 800275a:	481c      	ldr	r0, [pc, #112]	; (80027cc <myTask+0x8ac>)
 800275c:	f003 fdc8 	bl	80062f0 <Display_Puts>
 8002760:	bf00      	nop
		}

		/* clear baris 2 */
		Display_DrawFilledRectangle(0, 17, 128, 12, 0);
 8002762:	2300      	movs	r3, #0
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	230c      	movs	r3, #12
 8002768:	2280      	movs	r2, #128	; 0x80
 800276a:	2111      	movs	r1, #17
 800276c:	2000      	movs	r0, #0
 800276e:	f004 f91c 	bl	80069aa <Display_DrawFilledRectangle>
		/* tampilan gain L */
		l_gain_selected? Display_DrawFilledRectangle(0, 17, 61, 12, 1) : Display_DrawRectangle(0, 17, 61, 12, 1);
 8002772:	4b17      	ldr	r3, [pc, #92]	; (80027d0 <myTask+0x8b0>)
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d02c      	beq.n	80027d4 <myTask+0x8b4>
 800277a:	2301      	movs	r3, #1
 800277c:	9300      	str	r3, [sp, #0]
 800277e:	230c      	movs	r3, #12
 8002780:	223d      	movs	r2, #61	; 0x3d
 8002782:	2111      	movs	r1, #17
 8002784:	2000      	movs	r0, #0
 8002786:	f004 f910 	bl	80069aa <Display_DrawFilledRectangle>
 800278a:	e02b      	b.n	80027e4 <myTask+0x8c4>
 800278c:	20000540 	.word	0x20000540
 8002790:	20000790 	.word	0x20000790
 8002794:	200004e0 	.word	0x200004e0
 8002798:	20000016 	.word	0x20000016
 800279c:	20000015 	.word	0x20000015
 80027a0:	200000c0 	.word	0x200000c0
 80027a4:	200000c1 	.word	0x200000c1
 80027a8:	20000018 	.word	0x20000018
 80027ac:	0800e350 	.word	0x0800e350
 80027b0:	0800e358 	.word	0x0800e358
 80027b4:	20000017 	.word	0x20000017
 80027b8:	20000b34 	.word	0x20000b34
 80027bc:	0800e36c 	.word	0x0800e36c
 80027c0:	0800e378 	.word	0x0800e378
 80027c4:	0800e388 	.word	0x0800e388
 80027c8:	0800e394 	.word	0x0800e394
 80027cc:	0800e3a4 	.word	0x0800e3a4
 80027d0:	200000c2 	.word	0x200000c2
 80027d4:	2301      	movs	r3, #1
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	230c      	movs	r3, #12
 80027da:	223d      	movs	r2, #61	; 0x3d
 80027dc:	2111      	movs	r1, #17
 80027de:	2000      	movs	r0, #0
 80027e0:	f004 f879 	bl	80068d6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].gain_L[EQ_band]>=10) Display_GotoXY((61-7*6)/2, 19);
 80027e4:	4bca      	ldr	r3, [pc, #808]	; (8002b10 <myTask+0xbf0>)
 80027e6:	f993 3000 	ldrsb.w	r3, [r3]
 80027ea:	461a      	mov	r2, r3
 80027ec:	4bc9      	ldr	r3, [pc, #804]	; (8002b14 <myTask+0xbf4>)
 80027ee:	f993 3000 	ldrsb.w	r3, [r3]
 80027f2:	4618      	mov	r0, r3
 80027f4:	49c8      	ldr	r1, [pc, #800]	; (8002b18 <myTask+0xbf8>)
 80027f6:	4613      	mov	r3, r2
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	4413      	add	r3, r2
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	1a9b      	subs	r3, r3, r2
 8002800:	4403      	add	r3, r0
 8002802:	3306      	adds	r3, #6
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	440b      	add	r3, r1
 8002808:	edd3 7a00 	vldr	s15, [r3]
 800280c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002810:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002818:	db04      	blt.n	8002824 <myTask+0x904>
 800281a:	2113      	movs	r1, #19
 800281c:	2009      	movs	r0, #9
 800281e:	f003 fcd1 	bl	80061c4 <Display_GotoXY>
 8002822:	e041      	b.n	80028a8 <myTask+0x988>
		else if(myPreset[EQ_preset].gain_L[EQ_band]>=0) Display_GotoXY((61-7*5)/2, 19);
 8002824:	4bba      	ldr	r3, [pc, #744]	; (8002b10 <myTask+0xbf0>)
 8002826:	f993 3000 	ldrsb.w	r3, [r3]
 800282a:	461a      	mov	r2, r3
 800282c:	4bb9      	ldr	r3, [pc, #740]	; (8002b14 <myTask+0xbf4>)
 800282e:	f993 3000 	ldrsb.w	r3, [r3]
 8002832:	4618      	mov	r0, r3
 8002834:	49b8      	ldr	r1, [pc, #736]	; (8002b18 <myTask+0xbf8>)
 8002836:	4613      	mov	r3, r2
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	4413      	add	r3, r2
 800283c:	00db      	lsls	r3, r3, #3
 800283e:	1a9b      	subs	r3, r3, r2
 8002840:	4403      	add	r3, r0
 8002842:	3306      	adds	r3, #6
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	440b      	add	r3, r1
 8002848:	edd3 7a00 	vldr	s15, [r3]
 800284c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002854:	db04      	blt.n	8002860 <myTask+0x940>
 8002856:	2113      	movs	r1, #19
 8002858:	200d      	movs	r0, #13
 800285a:	f003 fcb3 	bl	80061c4 <Display_GotoXY>
 800285e:	e023      	b.n	80028a8 <myTask+0x988>
		else if(myPreset[EQ_preset].gain_L[EQ_band]>= -10) Display_GotoXY((61-7*6)/2, 19);
 8002860:	4bab      	ldr	r3, [pc, #684]	; (8002b10 <myTask+0xbf0>)
 8002862:	f993 3000 	ldrsb.w	r3, [r3]
 8002866:	461a      	mov	r2, r3
 8002868:	4baa      	ldr	r3, [pc, #680]	; (8002b14 <myTask+0xbf4>)
 800286a:	f993 3000 	ldrsb.w	r3, [r3]
 800286e:	4618      	mov	r0, r3
 8002870:	49a9      	ldr	r1, [pc, #676]	; (8002b18 <myTask+0xbf8>)
 8002872:	4613      	mov	r3, r2
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	4413      	add	r3, r2
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	1a9b      	subs	r3, r3, r2
 800287c:	4403      	add	r3, r0
 800287e:	3306      	adds	r3, #6
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	440b      	add	r3, r1
 8002884:	edd3 7a00 	vldr	s15, [r3]
 8002888:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 800288c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002894:	db04      	blt.n	80028a0 <myTask+0x980>
 8002896:	2113      	movs	r1, #19
 8002898:	2009      	movs	r0, #9
 800289a:	f003 fc93 	bl	80061c4 <Display_GotoXY>
 800289e:	e003      	b.n	80028a8 <myTask+0x988>
		else Display_GotoXY((61-7*7)/2, 19);
 80028a0:	2113      	movs	r1, #19
 80028a2:	2006      	movs	r0, #6
 80028a4:	f003 fc8e 	bl	80061c4 <Display_GotoXY>
		Display_PutFloat(myPreset[EQ_preset].gain_L[EQ_band], 1, &Font_7x10, !l_gain_selected);
 80028a8:	4b99      	ldr	r3, [pc, #612]	; (8002b10 <myTask+0xbf0>)
 80028aa:	f993 3000 	ldrsb.w	r3, [r3]
 80028ae:	461a      	mov	r2, r3
 80028b0:	4b98      	ldr	r3, [pc, #608]	; (8002b14 <myTask+0xbf4>)
 80028b2:	f993 3000 	ldrsb.w	r3, [r3]
 80028b6:	4618      	mov	r0, r3
 80028b8:	4997      	ldr	r1, [pc, #604]	; (8002b18 <myTask+0xbf8>)
 80028ba:	4613      	mov	r3, r2
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	4413      	add	r3, r2
 80028c0:	00db      	lsls	r3, r3, #3
 80028c2:	1a9b      	subs	r3, r3, r2
 80028c4:	4403      	add	r3, r0
 80028c6:	3306      	adds	r3, #6
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	440b      	add	r3, r1
 80028cc:	edd3 7a00 	vldr	s15, [r3]
 80028d0:	4b92      	ldr	r3, [pc, #584]	; (8002b1c <myTask+0xbfc>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	f083 0301 	eor.w	r3, r3, #1
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	461a      	mov	r2, r3
 80028dc:	4990      	ldr	r1, [pc, #576]	; (8002b20 <myTask+0xc00>)
 80028de:	2001      	movs	r0, #1
 80028e0:	eeb0 0a67 	vmov.f32	s0, s15
 80028e4:	f003 fe88 	bl	80065f8 <Display_PutFloat>
		Display_Puts("dB", &Font_7x10, !l_gain_selected);
 80028e8:	4b8c      	ldr	r3, [pc, #560]	; (8002b1c <myTask+0xbfc>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	f083 0301 	eor.w	r3, r3, #1
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	461a      	mov	r2, r3
 80028f4:	498a      	ldr	r1, [pc, #552]	; (8002b20 <myTask+0xc00>)
 80028f6:	488b      	ldr	r0, [pc, #556]	; (8002b24 <myTask+0xc04>)
 80028f8:	f003 fcfa 	bl	80062f0 <Display_Puts>

		/* tampilan gain R */
		r_gain_selected? Display_DrawFilledRectangle(66, 17, 61, 12, 1) : Display_DrawRectangle(66, 17, 61, 12, 1);
 80028fc:	4b8a      	ldr	r3, [pc, #552]	; (8002b28 <myTask+0xc08>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d008      	beq.n	8002916 <myTask+0x9f6>
 8002904:	2301      	movs	r3, #1
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	230c      	movs	r3, #12
 800290a:	223d      	movs	r2, #61	; 0x3d
 800290c:	2111      	movs	r1, #17
 800290e:	2042      	movs	r0, #66	; 0x42
 8002910:	f004 f84b 	bl	80069aa <Display_DrawFilledRectangle>
 8002914:	e007      	b.n	8002926 <myTask+0xa06>
 8002916:	2301      	movs	r3, #1
 8002918:	9300      	str	r3, [sp, #0]
 800291a:	230c      	movs	r3, #12
 800291c:	223d      	movs	r2, #61	; 0x3d
 800291e:	2111      	movs	r1, #17
 8002920:	2042      	movs	r0, #66	; 0x42
 8002922:	f003 ffd8 	bl	80068d6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].gain_R[EQ_band]>=10) Display_GotoXY(66+(61-7*6)/2, 19);
 8002926:	4b7a      	ldr	r3, [pc, #488]	; (8002b10 <myTask+0xbf0>)
 8002928:	f993 3000 	ldrsb.w	r3, [r3]
 800292c:	461a      	mov	r2, r3
 800292e:	4b79      	ldr	r3, [pc, #484]	; (8002b14 <myTask+0xbf4>)
 8002930:	f993 3000 	ldrsb.w	r3, [r3]
 8002934:	4618      	mov	r0, r3
 8002936:	4978      	ldr	r1, [pc, #480]	; (8002b18 <myTask+0xbf8>)
 8002938:	4613      	mov	r3, r2
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4413      	add	r3, r2
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	1a9b      	subs	r3, r3, r2
 8002942:	4403      	add	r3, r0
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	440b      	add	r3, r1
 8002948:	3304      	adds	r3, #4
 800294a:	edd3 7a00 	vldr	s15, [r3]
 800294e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002952:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295a:	db04      	blt.n	8002966 <myTask+0xa46>
 800295c:	2113      	movs	r1, #19
 800295e:	204b      	movs	r0, #75	; 0x4b
 8002960:	f003 fc30 	bl	80061c4 <Display_GotoXY>
 8002964:	e041      	b.n	80029ea <myTask+0xaca>
		else if(myPreset[EQ_preset].gain_R[EQ_band]>=0) Display_GotoXY(66+(61-7*5)/2, 19);
 8002966:	4b6a      	ldr	r3, [pc, #424]	; (8002b10 <myTask+0xbf0>)
 8002968:	f993 3000 	ldrsb.w	r3, [r3]
 800296c:	461a      	mov	r2, r3
 800296e:	4b69      	ldr	r3, [pc, #420]	; (8002b14 <myTask+0xbf4>)
 8002970:	f993 3000 	ldrsb.w	r3, [r3]
 8002974:	4618      	mov	r0, r3
 8002976:	4968      	ldr	r1, [pc, #416]	; (8002b18 <myTask+0xbf8>)
 8002978:	4613      	mov	r3, r2
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	4413      	add	r3, r2
 800297e:	00db      	lsls	r3, r3, #3
 8002980:	1a9b      	subs	r3, r3, r2
 8002982:	4403      	add	r3, r0
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	440b      	add	r3, r1
 8002988:	3304      	adds	r3, #4
 800298a:	edd3 7a00 	vldr	s15, [r3]
 800298e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002996:	db04      	blt.n	80029a2 <myTask+0xa82>
 8002998:	2113      	movs	r1, #19
 800299a:	204f      	movs	r0, #79	; 0x4f
 800299c:	f003 fc12 	bl	80061c4 <Display_GotoXY>
 80029a0:	e023      	b.n	80029ea <myTask+0xaca>
		else if(myPreset[EQ_preset].gain_R[EQ_band]>= -10) Display_GotoXY(66+(61-7*6)/2, 19);
 80029a2:	4b5b      	ldr	r3, [pc, #364]	; (8002b10 <myTask+0xbf0>)
 80029a4:	f993 3000 	ldrsb.w	r3, [r3]
 80029a8:	461a      	mov	r2, r3
 80029aa:	4b5a      	ldr	r3, [pc, #360]	; (8002b14 <myTask+0xbf4>)
 80029ac:	f993 3000 	ldrsb.w	r3, [r3]
 80029b0:	4618      	mov	r0, r3
 80029b2:	4959      	ldr	r1, [pc, #356]	; (8002b18 <myTask+0xbf8>)
 80029b4:	4613      	mov	r3, r2
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	4413      	add	r3, r2
 80029ba:	00db      	lsls	r3, r3, #3
 80029bc:	1a9b      	subs	r3, r3, r2
 80029be:	4403      	add	r3, r0
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	440b      	add	r3, r1
 80029c4:	3304      	adds	r3, #4
 80029c6:	edd3 7a00 	vldr	s15, [r3]
 80029ca:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 80029ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029d6:	db04      	blt.n	80029e2 <myTask+0xac2>
 80029d8:	2113      	movs	r1, #19
 80029da:	204b      	movs	r0, #75	; 0x4b
 80029dc:	f003 fbf2 	bl	80061c4 <Display_GotoXY>
 80029e0:	e003      	b.n	80029ea <myTask+0xaca>
		else Display_GotoXY(66+(61-7*7)/2, 19);
 80029e2:	2113      	movs	r1, #19
 80029e4:	2048      	movs	r0, #72	; 0x48
 80029e6:	f003 fbed 	bl	80061c4 <Display_GotoXY>
		Display_PutFloat(myPreset[EQ_preset].gain_R[EQ_band], 1, &Font_7x10, !r_gain_selected);
 80029ea:	4b49      	ldr	r3, [pc, #292]	; (8002b10 <myTask+0xbf0>)
 80029ec:	f993 3000 	ldrsb.w	r3, [r3]
 80029f0:	461a      	mov	r2, r3
 80029f2:	4b48      	ldr	r3, [pc, #288]	; (8002b14 <myTask+0xbf4>)
 80029f4:	f993 3000 	ldrsb.w	r3, [r3]
 80029f8:	4618      	mov	r0, r3
 80029fa:	4947      	ldr	r1, [pc, #284]	; (8002b18 <myTask+0xbf8>)
 80029fc:	4613      	mov	r3, r2
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	4413      	add	r3, r2
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	1a9b      	subs	r3, r3, r2
 8002a06:	4403      	add	r3, r0
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	440b      	add	r3, r1
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	edd3 7a00 	vldr	s15, [r3]
 8002a12:	4b45      	ldr	r3, [pc, #276]	; (8002b28 <myTask+0xc08>)
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	f083 0301 	eor.w	r3, r3, #1
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4940      	ldr	r1, [pc, #256]	; (8002b20 <myTask+0xc00>)
 8002a20:	2001      	movs	r0, #1
 8002a22:	eeb0 0a67 	vmov.f32	s0, s15
 8002a26:	f003 fde7 	bl	80065f8 <Display_PutFloat>
		Display_Puts("dB", &Font_7x10, !r_gain_selected);
 8002a2a:	4b3f      	ldr	r3, [pc, #252]	; (8002b28 <myTask+0xc08>)
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	f083 0301 	eor.w	r3, r3, #1
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	461a      	mov	r2, r3
 8002a36:	493a      	ldr	r1, [pc, #232]	; (8002b20 <myTask+0xc00>)
 8002a38:	483a      	ldr	r0, [pc, #232]	; (8002b24 <myTask+0xc04>)
 8002a3a:	f003 fc59 	bl	80062f0 <Display_Puts>

		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 34, 128, 12, 0);
 8002a3e:	2300      	movs	r3, #0
 8002a40:	9300      	str	r3, [sp, #0]
 8002a42:	230c      	movs	r3, #12
 8002a44:	2280      	movs	r2, #128	; 0x80
 8002a46:	2122      	movs	r1, #34	; 0x22
 8002a48:	2000      	movs	r0, #0
 8002a4a:	f003 ffae 	bl	80069aa <Display_DrawFilledRectangle>
		/* tampilan fc L */
		l_fc_selected? Display_DrawFilledRectangle(0, 34, 61, 12, 1) : Display_DrawRectangle(0, 34, 61, 12, 1);
 8002a4e:	4b37      	ldr	r3, [pc, #220]	; (8002b2c <myTask+0xc0c>)
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d008      	beq.n	8002a68 <myTask+0xb48>
 8002a56:	2301      	movs	r3, #1
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	230c      	movs	r3, #12
 8002a5c:	223d      	movs	r2, #61	; 0x3d
 8002a5e:	2122      	movs	r1, #34	; 0x22
 8002a60:	2000      	movs	r0, #0
 8002a62:	f003 ffa2 	bl	80069aa <Display_DrawFilledRectangle>
 8002a66:	e007      	b.n	8002a78 <myTask+0xb58>
 8002a68:	2301      	movs	r3, #1
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	230c      	movs	r3, #12
 8002a6e:	223d      	movs	r2, #61	; 0x3d
 8002a70:	2122      	movs	r1, #34	; 0x22
 8002a72:	2000      	movs	r0, #0
 8002a74:	f003 ff2f 	bl	80068d6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].fc_L[EQ_band] >= 10000){
 8002a78:	4b25      	ldr	r3, [pc, #148]	; (8002b10 <myTask+0xbf0>)
 8002a7a:	f993 3000 	ldrsb.w	r3, [r3]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	4b24      	ldr	r3, [pc, #144]	; (8002b14 <myTask+0xbf4>)
 8002a82:	f993 3000 	ldrsb.w	r3, [r3]
 8002a86:	4618      	mov	r0, r3
 8002a88:	4923      	ldr	r1, [pc, #140]	; (8002b18 <myTask+0xbf8>)
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	4413      	add	r3, r2
 8002a90:	00db      	lsls	r3, r3, #3
 8002a92:	1a9b      	subs	r3, r3, r2
 8002a94:	4403      	add	r3, r0
 8002a96:	3310      	adds	r3, #16
 8002a98:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a9c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d949      	bls.n	8002b38 <myTask+0xc18>
			Display_GotoXY((61-7*8)/2, 36);
 8002aa4:	2124      	movs	r1, #36	; 0x24
 8002aa6:	2002      	movs	r0, #2
 8002aa8:	f003 fb8c 	bl	80061c4 <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 2, 2, &Font_7x10, !l_fc_selected);
 8002aac:	4b18      	ldr	r3, [pc, #96]	; (8002b10 <myTask+0xbf0>)
 8002aae:	f993 3000 	ldrsb.w	r3, [r3]
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	4b17      	ldr	r3, [pc, #92]	; (8002b14 <myTask+0xbf4>)
 8002ab6:	f993 3000 	ldrsb.w	r3, [r3]
 8002aba:	4618      	mov	r0, r3
 8002abc:	4916      	ldr	r1, [pc, #88]	; (8002b18 <myTask+0xbf8>)
 8002abe:	4613      	mov	r3, r2
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	4413      	add	r3, r2
 8002ac4:	00db      	lsls	r3, r3, #3
 8002ac6:	1a9b      	subs	r3, r3, r2
 8002ac8:	4403      	add	r3, r0
 8002aca:	3310      	adds	r3, #16
 8002acc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ad0:	ee07 3a90 	vmov	s15, r3
 8002ad4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ad8:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002b30 <myTask+0xc10>
 8002adc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002ae0:	4b12      	ldr	r3, [pc, #72]	; (8002b2c <myTask+0xc0c>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	f083 0301 	eor.w	r3, r3, #1
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	4a0d      	ldr	r2, [pc, #52]	; (8002b20 <myTask+0xc00>)
 8002aec:	2102      	movs	r1, #2
 8002aee:	2002      	movs	r0, #2
 8002af0:	eeb0 0a66 	vmov.f32	s0, s13
 8002af4:	f003 fd08 	bl	8006508 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 8002af8:	4b0c      	ldr	r3, [pc, #48]	; (8002b2c <myTask+0xc0c>)
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	f083 0301 	eor.w	r3, r3, #1
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	461a      	mov	r2, r3
 8002b04:	4906      	ldr	r1, [pc, #24]	; (8002b20 <myTask+0xc00>)
 8002b06:	480b      	ldr	r0, [pc, #44]	; (8002b34 <myTask+0xc14>)
 8002b08:	f003 fbf2 	bl	80062f0 <Display_Puts>
 8002b0c:	e0cb      	b.n	8002ca6 <myTask+0xd86>
 8002b0e:	bf00      	nop
 8002b10:	20000540 	.word	0x20000540
 8002b14:	20000b34 	.word	0x20000b34
 8002b18:	20000790 	.word	0x20000790
 8002b1c:	200000c2 	.word	0x200000c2
 8002b20:	20000018 	.word	0x20000018
 8002b24:	0800e3b0 	.word	0x0800e3b0
 8002b28:	200000c3 	.word	0x200000c3
 8002b2c:	200000c4 	.word	0x200000c4
 8002b30:	447a0000 	.word	0x447a0000
 8002b34:	0800e3b4 	.word	0x0800e3b4
		}
		else if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 8002b38:	4bb4      	ldr	r3, [pc, #720]	; (8002e0c <myTask+0xeec>)
 8002b3a:	f993 3000 	ldrsb.w	r3, [r3]
 8002b3e:	461a      	mov	r2, r3
 8002b40:	4bb3      	ldr	r3, [pc, #716]	; (8002e10 <myTask+0xef0>)
 8002b42:	f993 3000 	ldrsb.w	r3, [r3]
 8002b46:	4618      	mov	r0, r3
 8002b48:	49b2      	ldr	r1, [pc, #712]	; (8002e14 <myTask+0xef4>)
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	4413      	add	r3, r2
 8002b50:	00db      	lsls	r3, r3, #3
 8002b52:	1a9b      	subs	r3, r3, r2
 8002b54:	4403      	add	r3, r0
 8002b56:	3310      	adds	r3, #16
 8002b58:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002b5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b60:	d334      	bcc.n	8002bcc <myTask+0xcac>
			Display_GotoXY((61-7*7)/2, 36);
 8002b62:	2124      	movs	r1, #36	; 0x24
 8002b64:	2006      	movs	r0, #6
 8002b66:	f003 fb2d 	bl	80061c4 <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 1, 2, &Font_7x10, !l_fc_selected);
 8002b6a:	4ba8      	ldr	r3, [pc, #672]	; (8002e0c <myTask+0xeec>)
 8002b6c:	f993 3000 	ldrsb.w	r3, [r3]
 8002b70:	461a      	mov	r2, r3
 8002b72:	4ba7      	ldr	r3, [pc, #668]	; (8002e10 <myTask+0xef0>)
 8002b74:	f993 3000 	ldrsb.w	r3, [r3]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	49a6      	ldr	r1, [pc, #664]	; (8002e14 <myTask+0xef4>)
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	4413      	add	r3, r2
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	1a9b      	subs	r3, r3, r2
 8002b86:	4403      	add	r3, r0
 8002b88:	3310      	adds	r3, #16
 8002b8a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002b8e:	ee07 3a90 	vmov	s15, r3
 8002b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b96:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 8002e18 <myTask+0xef8>
 8002b9a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002b9e:	4b9f      	ldr	r3, [pc, #636]	; (8002e1c <myTask+0xefc>)
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	f083 0301 	eor.w	r3, r3, #1
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	4a9d      	ldr	r2, [pc, #628]	; (8002e20 <myTask+0xf00>)
 8002baa:	2102      	movs	r1, #2
 8002bac:	2001      	movs	r0, #1
 8002bae:	eeb0 0a66 	vmov.f32	s0, s13
 8002bb2:	f003 fca9 	bl	8006508 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 8002bb6:	4b99      	ldr	r3, [pc, #612]	; (8002e1c <myTask+0xefc>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	f083 0301 	eor.w	r3, r3, #1
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	4997      	ldr	r1, [pc, #604]	; (8002e20 <myTask+0xf00>)
 8002bc4:	4897      	ldr	r0, [pc, #604]	; (8002e24 <myTask+0xf04>)
 8002bc6:	f003 fb93 	bl	80062f0 <Display_Puts>
 8002bca:	e06c      	b.n	8002ca6 <myTask+0xd86>
		}
		else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 8002bcc:	4b8f      	ldr	r3, [pc, #572]	; (8002e0c <myTask+0xeec>)
 8002bce:	f993 3000 	ldrsb.w	r3, [r3]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	4b8e      	ldr	r3, [pc, #568]	; (8002e10 <myTask+0xef0>)
 8002bd6:	f993 3000 	ldrsb.w	r3, [r3]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	498d      	ldr	r1, [pc, #564]	; (8002e14 <myTask+0xef4>)
 8002bde:	4613      	mov	r3, r2
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	4413      	add	r3, r2
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	1a9b      	subs	r3, r3, r2
 8002be8:	4403      	add	r3, r0
 8002bea:	3310      	adds	r3, #16
 8002bec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002bf0:	2b63      	cmp	r3, #99	; 0x63
 8002bf2:	d92c      	bls.n	8002c4e <myTask+0xd2e>
			Display_GotoXY((61-7*5)/2, 36);
 8002bf4:	2124      	movs	r1, #36	; 0x24
 8002bf6:	200d      	movs	r0, #13
 8002bf8:	f003 fae4 	bl	80061c4 <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 3,0, &Font_7x10, !l_fc_selected);
 8002bfc:	4b83      	ldr	r3, [pc, #524]	; (8002e0c <myTask+0xeec>)
 8002bfe:	f993 3000 	ldrsb.w	r3, [r3]
 8002c02:	461a      	mov	r2, r3
 8002c04:	4b82      	ldr	r3, [pc, #520]	; (8002e10 <myTask+0xef0>)
 8002c06:	f993 3000 	ldrsb.w	r3, [r3]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	4981      	ldr	r1, [pc, #516]	; (8002e14 <myTask+0xef4>)
 8002c0e:	4613      	mov	r3, r2
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	4413      	add	r3, r2
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	1a9b      	subs	r3, r3, r2
 8002c18:	4403      	add	r3, r0
 8002c1a:	3310      	adds	r3, #16
 8002c1c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002c20:	b218      	sxth	r0, r3
 8002c22:	4b7e      	ldr	r3, [pc, #504]	; (8002e1c <myTask+0xefc>)
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	f083 0301 	eor.w	r3, r3, #1
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	4b7c      	ldr	r3, [pc, #496]	; (8002e20 <myTask+0xf00>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	2103      	movs	r1, #3
 8002c34:	f003 fc3c 	bl	80064b0 <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 8002c38:	4b78      	ldr	r3, [pc, #480]	; (8002e1c <myTask+0xefc>)
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	f083 0301 	eor.w	r3, r3, #1
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	461a      	mov	r2, r3
 8002c44:	4976      	ldr	r1, [pc, #472]	; (8002e20 <myTask+0xf00>)
 8002c46:	4878      	ldr	r0, [pc, #480]	; (8002e28 <myTask+0xf08>)
 8002c48:	f003 fb52 	bl	80062f0 <Display_Puts>
 8002c4c:	e02b      	b.n	8002ca6 <myTask+0xd86>
		}
		else{
			Display_GotoXY((61-7*4)/2, 36);
 8002c4e:	2124      	movs	r1, #36	; 0x24
 8002c50:	2010      	movs	r0, #16
 8002c52:	f003 fab7 	bl	80061c4 <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 2,0, &Font_7x10, !l_fc_selected);
 8002c56:	4b6d      	ldr	r3, [pc, #436]	; (8002e0c <myTask+0xeec>)
 8002c58:	f993 3000 	ldrsb.w	r3, [r3]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	4b6c      	ldr	r3, [pc, #432]	; (8002e10 <myTask+0xef0>)
 8002c60:	f993 3000 	ldrsb.w	r3, [r3]
 8002c64:	4618      	mov	r0, r3
 8002c66:	496b      	ldr	r1, [pc, #428]	; (8002e14 <myTask+0xef4>)
 8002c68:	4613      	mov	r3, r2
 8002c6a:	005b      	lsls	r3, r3, #1
 8002c6c:	4413      	add	r3, r2
 8002c6e:	00db      	lsls	r3, r3, #3
 8002c70:	1a9b      	subs	r3, r3, r2
 8002c72:	4403      	add	r3, r0
 8002c74:	3310      	adds	r3, #16
 8002c76:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002c7a:	b218      	sxth	r0, r3
 8002c7c:	4b67      	ldr	r3, [pc, #412]	; (8002e1c <myTask+0xefc>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	f083 0301 	eor.w	r3, r3, #1
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	4b65      	ldr	r3, [pc, #404]	; (8002e20 <myTask+0xf00>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	2102      	movs	r1, #2
 8002c8e:	f003 fc0f 	bl	80064b0 <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 8002c92:	4b62      	ldr	r3, [pc, #392]	; (8002e1c <myTask+0xefc>)
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	f083 0301 	eor.w	r3, r3, #1
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	4960      	ldr	r1, [pc, #384]	; (8002e20 <myTask+0xf00>)
 8002ca0:	4861      	ldr	r0, [pc, #388]	; (8002e28 <myTask+0xf08>)
 8002ca2:	f003 fb25 	bl	80062f0 <Display_Puts>
		}

		/* tampilan fc R */
		r_fc_selected? Display_DrawFilledRectangle(66, 34, 61, 12, 1) : Display_DrawRectangle(66, 34, 61, 12, 1);
 8002ca6:	4b61      	ldr	r3, [pc, #388]	; (8002e2c <myTask+0xf0c>)
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d008      	beq.n	8002cc0 <myTask+0xda0>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	9300      	str	r3, [sp, #0]
 8002cb2:	230c      	movs	r3, #12
 8002cb4:	223d      	movs	r2, #61	; 0x3d
 8002cb6:	2122      	movs	r1, #34	; 0x22
 8002cb8:	2042      	movs	r0, #66	; 0x42
 8002cba:	f003 fe76 	bl	80069aa <Display_DrawFilledRectangle>
 8002cbe:	e007      	b.n	8002cd0 <myTask+0xdb0>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	9300      	str	r3, [sp, #0]
 8002cc4:	230c      	movs	r3, #12
 8002cc6:	223d      	movs	r2, #61	; 0x3d
 8002cc8:	2122      	movs	r1, #34	; 0x22
 8002cca:	2042      	movs	r0, #66	; 0x42
 8002ccc:	f003 fe03 	bl	80068d6 <Display_DrawRectangle>
		Display_GotoXY(69, 36);
 8002cd0:	2124      	movs	r1, #36	; 0x24
 8002cd2:	2045      	movs	r0, #69	; 0x45
 8002cd4:	f003 fa76 	bl	80061c4 <Display_GotoXY>
		if(myPreset[EQ_preset].fc_R[EQ_band] >= 10000){
 8002cd8:	4b4c      	ldr	r3, [pc, #304]	; (8002e0c <myTask+0xeec>)
 8002cda:	f993 3000 	ldrsb.w	r3, [r3]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	4b4b      	ldr	r3, [pc, #300]	; (8002e10 <myTask+0xef0>)
 8002ce2:	f993 3000 	ldrsb.w	r3, [r3]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	494a      	ldr	r1, [pc, #296]	; (8002e14 <myTask+0xef4>)
 8002cea:	4613      	mov	r3, r2
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	4413      	add	r3, r2
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	1a9b      	subs	r3, r3, r2
 8002cf4:	4403      	add	r3, r0
 8002cf6:	330a      	adds	r3, #10
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	440b      	add	r3, r1
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f242 720f 	movw	r2, #9999	; 0x270f
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d935      	bls.n	8002d72 <myTask+0xe52>
			Display_GotoXY(66+(61-7*8)/2, 36);
 8002d06:	2124      	movs	r1, #36	; 0x24
 8002d08:	2044      	movs	r0, #68	; 0x44
 8002d0a:	f003 fa5b 	bl	80061c4 <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 2, 2, &Font_7x10, !r_fc_selected);
 8002d0e:	4b3f      	ldr	r3, [pc, #252]	; (8002e0c <myTask+0xeec>)
 8002d10:	f993 3000 	ldrsb.w	r3, [r3]
 8002d14:	461a      	mov	r2, r3
 8002d16:	4b3e      	ldr	r3, [pc, #248]	; (8002e10 <myTask+0xef0>)
 8002d18:	f993 3000 	ldrsb.w	r3, [r3]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	493d      	ldr	r1, [pc, #244]	; (8002e14 <myTask+0xef4>)
 8002d20:	4613      	mov	r3, r2
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4413      	add	r3, r2
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	1a9b      	subs	r3, r3, r2
 8002d2a:	4403      	add	r3, r0
 8002d2c:	330a      	adds	r3, #10
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	440b      	add	r3, r1
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	ee07 3a90 	vmov	s15, r3
 8002d38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d3c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002e18 <myTask+0xef8>
 8002d40:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002d44:	4b39      	ldr	r3, [pc, #228]	; (8002e2c <myTask+0xf0c>)
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	f083 0301 	eor.w	r3, r3, #1
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	4a34      	ldr	r2, [pc, #208]	; (8002e20 <myTask+0xf00>)
 8002d50:	2102      	movs	r1, #2
 8002d52:	2002      	movs	r0, #2
 8002d54:	eeb0 0a66 	vmov.f32	s0, s13
 8002d58:	f003 fbd6 	bl	8006508 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 8002d5c:	4b33      	ldr	r3, [pc, #204]	; (8002e2c <myTask+0xf0c>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	f083 0301 	eor.w	r3, r3, #1
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	461a      	mov	r2, r3
 8002d68:	492d      	ldr	r1, [pc, #180]	; (8002e20 <myTask+0xf00>)
 8002d6a:	482e      	ldr	r0, [pc, #184]	; (8002e24 <myTask+0xf04>)
 8002d6c:	f003 fac0 	bl	80062f0 <Display_Puts>
 8002d70:	e0ce      	b.n	8002f10 <myTask+0xff0>
		}
		else if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 8002d72:	4b26      	ldr	r3, [pc, #152]	; (8002e0c <myTask+0xeec>)
 8002d74:	f993 3000 	ldrsb.w	r3, [r3]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4b25      	ldr	r3, [pc, #148]	; (8002e10 <myTask+0xef0>)
 8002d7c:	f993 3000 	ldrsb.w	r3, [r3]
 8002d80:	4618      	mov	r0, r3
 8002d82:	4924      	ldr	r1, [pc, #144]	; (8002e14 <myTask+0xef4>)
 8002d84:	4613      	mov	r3, r2
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	4413      	add	r3, r2
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	1a9b      	subs	r3, r3, r2
 8002d8e:	4403      	add	r3, r0
 8002d90:	330a      	adds	r3, #10
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d9c:	d348      	bcc.n	8002e30 <myTask+0xf10>
			Display_GotoXY(66+(61-7*7)/2, 36);
 8002d9e:	2124      	movs	r1, #36	; 0x24
 8002da0:	2048      	movs	r0, #72	; 0x48
 8002da2:	f003 fa0f 	bl	80061c4 <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 1, 2, &Font_7x10, !r_fc_selected);
 8002da6:	4b19      	ldr	r3, [pc, #100]	; (8002e0c <myTask+0xeec>)
 8002da8:	f993 3000 	ldrsb.w	r3, [r3]
 8002dac:	461a      	mov	r2, r3
 8002dae:	4b18      	ldr	r3, [pc, #96]	; (8002e10 <myTask+0xef0>)
 8002db0:	f993 3000 	ldrsb.w	r3, [r3]
 8002db4:	4618      	mov	r0, r3
 8002db6:	4917      	ldr	r1, [pc, #92]	; (8002e14 <myTask+0xef4>)
 8002db8:	4613      	mov	r3, r2
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	4413      	add	r3, r2
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	1a9b      	subs	r3, r3, r2
 8002dc2:	4403      	add	r3, r0
 8002dc4:	330a      	adds	r3, #10
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	440b      	add	r3, r1
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	ee07 3a90 	vmov	s15, r3
 8002dd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dd4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002e18 <myTask+0xef8>
 8002dd8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002ddc:	4b13      	ldr	r3, [pc, #76]	; (8002e2c <myTask+0xf0c>)
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	f083 0301 	eor.w	r3, r3, #1
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	4a0e      	ldr	r2, [pc, #56]	; (8002e20 <myTask+0xf00>)
 8002de8:	2102      	movs	r1, #2
 8002dea:	2001      	movs	r0, #1
 8002dec:	eeb0 0a66 	vmov.f32	s0, s13
 8002df0:	f003 fb8a 	bl	8006508 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 8002df4:	4b0d      	ldr	r3, [pc, #52]	; (8002e2c <myTask+0xf0c>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	f083 0301 	eor.w	r3, r3, #1
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	461a      	mov	r2, r3
 8002e00:	4907      	ldr	r1, [pc, #28]	; (8002e20 <myTask+0xf00>)
 8002e02:	4808      	ldr	r0, [pc, #32]	; (8002e24 <myTask+0xf04>)
 8002e04:	f003 fa74 	bl	80062f0 <Display_Puts>
 8002e08:	e082      	b.n	8002f10 <myTask+0xff0>
 8002e0a:	bf00      	nop
 8002e0c:	20000540 	.word	0x20000540
 8002e10:	20000b34 	.word	0x20000b34
 8002e14:	20000790 	.word	0x20000790
 8002e18:	447a0000 	.word	0x447a0000
 8002e1c:	200000c4 	.word	0x200000c4
 8002e20:	20000018 	.word	0x20000018
 8002e24:	0800e3b4 	.word	0x0800e3b4
 8002e28:	0800e3b8 	.word	0x0800e3b8
 8002e2c:	200000c5 	.word	0x200000c5
		}
		else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8002e30:	4bb7      	ldr	r3, [pc, #732]	; (8003110 <myTask+0x11f0>)
 8002e32:	f993 3000 	ldrsb.w	r3, [r3]
 8002e36:	461a      	mov	r2, r3
 8002e38:	4bb6      	ldr	r3, [pc, #728]	; (8003114 <myTask+0x11f4>)
 8002e3a:	f993 3000 	ldrsb.w	r3, [r3]
 8002e3e:	4618      	mov	r0, r3
 8002e40:	49b5      	ldr	r1, [pc, #724]	; (8003118 <myTask+0x11f8>)
 8002e42:	4613      	mov	r3, r2
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	4413      	add	r3, r2
 8002e48:	00db      	lsls	r3, r3, #3
 8002e4a:	1a9b      	subs	r3, r3, r2
 8002e4c:	4403      	add	r3, r0
 8002e4e:	330a      	adds	r3, #10
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	440b      	add	r3, r1
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	2b63      	cmp	r3, #99	; 0x63
 8002e58:	d92d      	bls.n	8002eb6 <myTask+0xf96>
			Display_GotoXY(66+(61-7*5)/2, 36);
 8002e5a:	2124      	movs	r1, #36	; 0x24
 8002e5c:	204f      	movs	r0, #79	; 0x4f
 8002e5e:	f003 f9b1 	bl	80061c4 <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 3,0, &Font_7x10, !r_fc_selected);
 8002e62:	4bab      	ldr	r3, [pc, #684]	; (8003110 <myTask+0x11f0>)
 8002e64:	f993 3000 	ldrsb.w	r3, [r3]
 8002e68:	461a      	mov	r2, r3
 8002e6a:	4baa      	ldr	r3, [pc, #680]	; (8003114 <myTask+0x11f4>)
 8002e6c:	f993 3000 	ldrsb.w	r3, [r3]
 8002e70:	4618      	mov	r0, r3
 8002e72:	49a9      	ldr	r1, [pc, #676]	; (8003118 <myTask+0x11f8>)
 8002e74:	4613      	mov	r3, r2
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	4413      	add	r3, r2
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	1a9b      	subs	r3, r3, r2
 8002e7e:	4403      	add	r3, r0
 8002e80:	330a      	adds	r3, #10
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	440b      	add	r3, r1
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	b218      	sxth	r0, r3
 8002e8a:	4ba4      	ldr	r3, [pc, #656]	; (800311c <myTask+0x11fc>)
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	f083 0301 	eor.w	r3, r3, #1
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	9300      	str	r3, [sp, #0]
 8002e96:	4ba2      	ldr	r3, [pc, #648]	; (8003120 <myTask+0x1200>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	2103      	movs	r1, #3
 8002e9c:	f003 fb08 	bl	80064b0 <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 8002ea0:	4b9e      	ldr	r3, [pc, #632]	; (800311c <myTask+0x11fc>)
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	f083 0301 	eor.w	r3, r3, #1
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	461a      	mov	r2, r3
 8002eac:	499c      	ldr	r1, [pc, #624]	; (8003120 <myTask+0x1200>)
 8002eae:	489d      	ldr	r0, [pc, #628]	; (8003124 <myTask+0x1204>)
 8002eb0:	f003 fa1e 	bl	80062f0 <Display_Puts>
 8002eb4:	e02c      	b.n	8002f10 <myTask+0xff0>
		}
		else{
			Display_GotoXY(66+(61-7*4)/2, 36);
 8002eb6:	2124      	movs	r1, #36	; 0x24
 8002eb8:	2052      	movs	r0, #82	; 0x52
 8002eba:	f003 f983 	bl	80061c4 <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 2,0, &Font_7x10, !r_fc_selected);
 8002ebe:	4b94      	ldr	r3, [pc, #592]	; (8003110 <myTask+0x11f0>)
 8002ec0:	f993 3000 	ldrsb.w	r3, [r3]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	4b93      	ldr	r3, [pc, #588]	; (8003114 <myTask+0x11f4>)
 8002ec8:	f993 3000 	ldrsb.w	r3, [r3]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	4992      	ldr	r1, [pc, #584]	; (8003118 <myTask+0x11f8>)
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	4413      	add	r3, r2
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	1a9b      	subs	r3, r3, r2
 8002eda:	4403      	add	r3, r0
 8002edc:	330a      	adds	r3, #10
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	440b      	add	r3, r1
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	b218      	sxth	r0, r3
 8002ee6:	4b8d      	ldr	r3, [pc, #564]	; (800311c <myTask+0x11fc>)
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	f083 0301 	eor.w	r3, r3, #1
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	9300      	str	r3, [sp, #0]
 8002ef2:	4b8b      	ldr	r3, [pc, #556]	; (8003120 <myTask+0x1200>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	2102      	movs	r1, #2
 8002ef8:	f003 fada 	bl	80064b0 <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 8002efc:	4b87      	ldr	r3, [pc, #540]	; (800311c <myTask+0x11fc>)
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	f083 0301 	eor.w	r3, r3, #1
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	461a      	mov	r2, r3
 8002f08:	4985      	ldr	r1, [pc, #532]	; (8003120 <myTask+0x1200>)
 8002f0a:	4886      	ldr	r0, [pc, #536]	; (8003124 <myTask+0x1204>)
 8002f0c:	f003 f9f0 	bl	80062f0 <Display_Puts>
		}

		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 51, 128, 12, 0);
 8002f10:	2300      	movs	r3, #0
 8002f12:	9300      	str	r3, [sp, #0]
 8002f14:	230c      	movs	r3, #12
 8002f16:	2280      	movs	r2, #128	; 0x80
 8002f18:	2133      	movs	r1, #51	; 0x33
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	f003 fd45 	bl	80069aa <Display_DrawFilledRectangle>
		/* tampilan bw L */
		l_bw_selected? Display_DrawFilledRectangle(0, 51, 61, 12, 1) : Display_DrawRectangle(0, 51, 61, 12, 1);
 8002f20:	4b81      	ldr	r3, [pc, #516]	; (8003128 <myTask+0x1208>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d008      	beq.n	8002f3a <myTask+0x101a>
 8002f28:	2301      	movs	r3, #1
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	230c      	movs	r3, #12
 8002f2e:	223d      	movs	r2, #61	; 0x3d
 8002f30:	2133      	movs	r1, #51	; 0x33
 8002f32:	2000      	movs	r0, #0
 8002f34:	f003 fd39 	bl	80069aa <Display_DrawFilledRectangle>
 8002f38:	e007      	b.n	8002f4a <myTask+0x102a>
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	9300      	str	r3, [sp, #0]
 8002f3e:	230c      	movs	r3, #12
 8002f40:	223d      	movs	r2, #61	; 0x3d
 8002f42:	2133      	movs	r1, #51	; 0x33
 8002f44:	2000      	movs	r0, #0
 8002f46:	f003 fcc6 	bl	80068d6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].bw_L[EQ_band] >= 100)	Display_GotoXY((61-(7*4))/2, 53);
 8002f4a:	4b71      	ldr	r3, [pc, #452]	; (8003110 <myTask+0x11f0>)
 8002f4c:	f993 3000 	ldrsb.w	r3, [r3]
 8002f50:	4618      	mov	r0, r3
 8002f52:	4b70      	ldr	r3, [pc, #448]	; (8003114 <myTask+0x11f4>)
 8002f54:	f993 3000 	ldrsb.w	r3, [r3]
 8002f58:	4619      	mov	r1, r3
 8002f5a:	4a6f      	ldr	r2, [pc, #444]	; (8003118 <myTask+0x11f8>)
 8002f5c:	235c      	movs	r3, #92	; 0x5c
 8002f5e:	fb03 f300 	mul.w	r3, r3, r0
 8002f62:	4413      	add	r3, r2
 8002f64:	440b      	add	r3, r1
 8002f66:	3357      	adds	r3, #87	; 0x57
 8002f68:	f993 3000 	ldrsb.w	r3, [r3]
 8002f6c:	2b63      	cmp	r3, #99	; 0x63
 8002f6e:	dd04      	ble.n	8002f7a <myTask+0x105a>
 8002f70:	2135      	movs	r1, #53	; 0x35
 8002f72:	2010      	movs	r0, #16
 8002f74:	f003 f926 	bl	80061c4 <Display_GotoXY>
 8002f78:	e01b      	b.n	8002fb2 <myTask+0x1092>
		else if(myPreset[EQ_preset].bw_L[EQ_band] >= 10)	Display_GotoXY((61-(7*3))/2, 53);
 8002f7a:	4b65      	ldr	r3, [pc, #404]	; (8003110 <myTask+0x11f0>)
 8002f7c:	f993 3000 	ldrsb.w	r3, [r3]
 8002f80:	4618      	mov	r0, r3
 8002f82:	4b64      	ldr	r3, [pc, #400]	; (8003114 <myTask+0x11f4>)
 8002f84:	f993 3000 	ldrsb.w	r3, [r3]
 8002f88:	4619      	mov	r1, r3
 8002f8a:	4a63      	ldr	r2, [pc, #396]	; (8003118 <myTask+0x11f8>)
 8002f8c:	235c      	movs	r3, #92	; 0x5c
 8002f8e:	fb03 f300 	mul.w	r3, r3, r0
 8002f92:	4413      	add	r3, r2
 8002f94:	440b      	add	r3, r1
 8002f96:	3357      	adds	r3, #87	; 0x57
 8002f98:	f993 3000 	ldrsb.w	r3, [r3]
 8002f9c:	2b09      	cmp	r3, #9
 8002f9e:	dd04      	ble.n	8002faa <myTask+0x108a>
 8002fa0:	2135      	movs	r1, #53	; 0x35
 8002fa2:	2014      	movs	r0, #20
 8002fa4:	f003 f90e 	bl	80061c4 <Display_GotoXY>
 8002fa8:	e003      	b.n	8002fb2 <myTask+0x1092>
		else Display_GotoXY((61-(7*2))/2, 53);
 8002faa:	2135      	movs	r1, #53	; 0x35
 8002fac:	2017      	movs	r0, #23
 8002fae:	f003 f909 	bl	80061c4 <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].bw_L[EQ_band], &Font_7x10, !l_bw_selected);
 8002fb2:	4b57      	ldr	r3, [pc, #348]	; (8003110 <myTask+0x11f0>)
 8002fb4:	f993 3000 	ldrsb.w	r3, [r3]
 8002fb8:	4618      	mov	r0, r3
 8002fba:	4b56      	ldr	r3, [pc, #344]	; (8003114 <myTask+0x11f4>)
 8002fbc:	f993 3000 	ldrsb.w	r3, [r3]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4a55      	ldr	r2, [pc, #340]	; (8003118 <myTask+0x11f8>)
 8002fc4:	235c      	movs	r3, #92	; 0x5c
 8002fc6:	fb03 f300 	mul.w	r3, r3, r0
 8002fca:	4413      	add	r3, r2
 8002fcc:	440b      	add	r3, r1
 8002fce:	3357      	adds	r3, #87	; 0x57
 8002fd0:	f993 3000 	ldrsb.w	r3, [r3]
 8002fd4:	b298      	uxth	r0, r3
 8002fd6:	4b54      	ldr	r3, [pc, #336]	; (8003128 <myTask+0x1208>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	f083 0301 	eor.w	r3, r3, #1
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	494f      	ldr	r1, [pc, #316]	; (8003120 <myTask+0x1200>)
 8002fe4:	f003 fa3e 	bl	8006464 <Display_PutUint>
		Display_Puts("%", &Font_7x10, !l_bw_selected);
 8002fe8:	4b4f      	ldr	r3, [pc, #316]	; (8003128 <myTask+0x1208>)
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	f083 0301 	eor.w	r3, r3, #1
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	494a      	ldr	r1, [pc, #296]	; (8003120 <myTask+0x1200>)
 8002ff6:	484d      	ldr	r0, [pc, #308]	; (800312c <myTask+0x120c>)
 8002ff8:	f003 f97a 	bl	80062f0 <Display_Puts>

		/* tampilan bw R */
		r_bw_selected? Display_DrawFilledRectangle(66, 51, 61, 12, 1) : Display_DrawRectangle(66, 51, 61, 12, 1);
 8002ffc:	4b4c      	ldr	r3, [pc, #304]	; (8003130 <myTask+0x1210>)
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d008      	beq.n	8003016 <myTask+0x10f6>
 8003004:	2301      	movs	r3, #1
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	230c      	movs	r3, #12
 800300a:	223d      	movs	r2, #61	; 0x3d
 800300c:	2133      	movs	r1, #51	; 0x33
 800300e:	2042      	movs	r0, #66	; 0x42
 8003010:	f003 fccb 	bl	80069aa <Display_DrawFilledRectangle>
 8003014:	e007      	b.n	8003026 <myTask+0x1106>
 8003016:	2301      	movs	r3, #1
 8003018:	9300      	str	r3, [sp, #0]
 800301a:	230c      	movs	r3, #12
 800301c:	223d      	movs	r2, #61	; 0x3d
 800301e:	2133      	movs	r1, #51	; 0x33
 8003020:	2042      	movs	r0, #66	; 0x42
 8003022:	f003 fc58 	bl	80068d6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].bw_R[EQ_band] >= 100)	Display_GotoXY(66+(61-(7*4))/2, 53);
 8003026:	4b3a      	ldr	r3, [pc, #232]	; (8003110 <myTask+0x11f0>)
 8003028:	f993 3000 	ldrsb.w	r3, [r3]
 800302c:	4618      	mov	r0, r3
 800302e:	4b39      	ldr	r3, [pc, #228]	; (8003114 <myTask+0x11f4>)
 8003030:	f993 3000 	ldrsb.w	r3, [r3]
 8003034:	4619      	mov	r1, r3
 8003036:	4a38      	ldr	r2, [pc, #224]	; (8003118 <myTask+0x11f8>)
 8003038:	235c      	movs	r3, #92	; 0x5c
 800303a:	fb03 f300 	mul.w	r3, r3, r0
 800303e:	4413      	add	r3, r2
 8003040:	440b      	add	r3, r1
 8003042:	3354      	adds	r3, #84	; 0x54
 8003044:	f993 3000 	ldrsb.w	r3, [r3]
 8003048:	2b63      	cmp	r3, #99	; 0x63
 800304a:	dd04      	ble.n	8003056 <myTask+0x1136>
 800304c:	2135      	movs	r1, #53	; 0x35
 800304e:	2052      	movs	r0, #82	; 0x52
 8003050:	f003 f8b8 	bl	80061c4 <Display_GotoXY>
 8003054:	e01b      	b.n	800308e <myTask+0x116e>
		else if(myPreset[EQ_preset].bw_R[EQ_band] >= 10)	Display_GotoXY(66+(61-(7*3))/2, 53);
 8003056:	4b2e      	ldr	r3, [pc, #184]	; (8003110 <myTask+0x11f0>)
 8003058:	f993 3000 	ldrsb.w	r3, [r3]
 800305c:	4618      	mov	r0, r3
 800305e:	4b2d      	ldr	r3, [pc, #180]	; (8003114 <myTask+0x11f4>)
 8003060:	f993 3000 	ldrsb.w	r3, [r3]
 8003064:	4619      	mov	r1, r3
 8003066:	4a2c      	ldr	r2, [pc, #176]	; (8003118 <myTask+0x11f8>)
 8003068:	235c      	movs	r3, #92	; 0x5c
 800306a:	fb03 f300 	mul.w	r3, r3, r0
 800306e:	4413      	add	r3, r2
 8003070:	440b      	add	r3, r1
 8003072:	3354      	adds	r3, #84	; 0x54
 8003074:	f993 3000 	ldrsb.w	r3, [r3]
 8003078:	2b09      	cmp	r3, #9
 800307a:	dd04      	ble.n	8003086 <myTask+0x1166>
 800307c:	2135      	movs	r1, #53	; 0x35
 800307e:	2056      	movs	r0, #86	; 0x56
 8003080:	f003 f8a0 	bl	80061c4 <Display_GotoXY>
 8003084:	e003      	b.n	800308e <myTask+0x116e>
		else Display_GotoXY(66+(61-(7*2))/2, 53);
 8003086:	2135      	movs	r1, #53	; 0x35
 8003088:	2059      	movs	r0, #89	; 0x59
 800308a:	f003 f89b 	bl	80061c4 <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].bw_R[EQ_band], &Font_7x10, !r_bw_selected);
 800308e:	4b20      	ldr	r3, [pc, #128]	; (8003110 <myTask+0x11f0>)
 8003090:	f993 3000 	ldrsb.w	r3, [r3]
 8003094:	4618      	mov	r0, r3
 8003096:	4b1f      	ldr	r3, [pc, #124]	; (8003114 <myTask+0x11f4>)
 8003098:	f993 3000 	ldrsb.w	r3, [r3]
 800309c:	4619      	mov	r1, r3
 800309e:	4a1e      	ldr	r2, [pc, #120]	; (8003118 <myTask+0x11f8>)
 80030a0:	235c      	movs	r3, #92	; 0x5c
 80030a2:	fb03 f300 	mul.w	r3, r3, r0
 80030a6:	4413      	add	r3, r2
 80030a8:	440b      	add	r3, r1
 80030aa:	3354      	adds	r3, #84	; 0x54
 80030ac:	f993 3000 	ldrsb.w	r3, [r3]
 80030b0:	b298      	uxth	r0, r3
 80030b2:	4b1f      	ldr	r3, [pc, #124]	; (8003130 <myTask+0x1210>)
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	f083 0301 	eor.w	r3, r3, #1
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	461a      	mov	r2, r3
 80030be:	4918      	ldr	r1, [pc, #96]	; (8003120 <myTask+0x1200>)
 80030c0:	f003 f9d0 	bl	8006464 <Display_PutUint>
		Display_Puts("%", &Font_7x10, !r_bw_selected);
 80030c4:	4b1a      	ldr	r3, [pc, #104]	; (8003130 <myTask+0x1210>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	f083 0301 	eor.w	r3, r3, #1
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	461a      	mov	r2, r3
 80030d0:	4913      	ldr	r1, [pc, #76]	; (8003120 <myTask+0x1200>)
 80030d2:	4816      	ldr	r0, [pc, #88]	; (800312c <myTask+0x120c>)
 80030d4:	f003 f90c 	bl	80062f0 <Display_Puts>

		if(EQ_band<1 || EQ_band>3) Display_DrawFilledRectangle(0, 51, 128, 12, 0);
 80030d8:	4b0e      	ldr	r3, [pc, #56]	; (8003114 <myTask+0x11f4>)
 80030da:	f993 3000 	ldrsb.w	r3, [r3]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	dd04      	ble.n	80030ec <myTask+0x11cc>
 80030e2:	4b0c      	ldr	r3, [pc, #48]	; (8003114 <myTask+0x11f4>)
 80030e4:	f993 3000 	ldrsb.w	r3, [r3]
 80030e8:	2b03      	cmp	r3, #3
 80030ea:	dd07      	ble.n	80030fc <myTask+0x11dc>
 80030ec:	2300      	movs	r3, #0
 80030ee:	9300      	str	r3, [sp, #0]
 80030f0:	230c      	movs	r3, #12
 80030f2:	2280      	movs	r2, #128	; 0x80
 80030f4:	2133      	movs	r1, #51	; 0x33
 80030f6:	2000      	movs	r0, #0
 80030f8:	f003 fc57 	bl	80069aa <Display_DrawFilledRectangle>

		/* Hitung koefisien filter setiap pergantian parameter */
		Calc_Coeff_Filter();
 80030fc:	f7fe fc12 	bl	8001924 <Calc_Coeff_Filter>

		/* update screen */
		Display_UpdateScreen();
 8003100:	f002 ffba 	bl	8006078 <Display_UpdateScreen>
		state_home = last_state;
 8003104:	4b0b      	ldr	r3, [pc, #44]	; (8003134 <myTask+0x1214>)
 8003106:	781a      	ldrb	r2, [r3, #0]
 8003108:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <myTask+0x1218>)
 800310a:	701a      	strb	r2, [r3, #0]
		break;
 800310c:	f001 bab7 	b.w	800467e <myTask+0x275e>
 8003110:	20000540 	.word	0x20000540
 8003114:	20000b34 	.word	0x20000b34
 8003118:	20000790 	.word	0x20000790
 800311c:	200000c5 	.word	0x200000c5
 8003120:	20000018 	.word	0x20000018
 8003124:	0800e3b8 	.word	0x0800e3b8
 8003128:	200000c6 	.word	0x200000c6
 800312c:	0800e3bc 	.word	0x0800e3bc
 8003130:	200000c7 	.word	0x200000c7
 8003134:	20000016 	.word	0x20000016
 8003138:	200004e0 	.word	0x200004e0

	case band:
		if(encoderCW()){
 800313c:	f003 fd32 	bl	8006ba4 <encoderCW>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d016      	beq.n	8003174 <myTask+0x1254>
			EQ_band++;
 8003146:	4bc6      	ldr	r3, [pc, #792]	; (8003460 <myTask+0x1540>)
 8003148:	f993 3000 	ldrsb.w	r3, [r3]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	3301      	adds	r3, #1
 8003150:	b2db      	uxtb	r3, r3
 8003152:	b25a      	sxtb	r2, r3
 8003154:	4bc2      	ldr	r3, [pc, #776]	; (8003460 <myTask+0x1540>)
 8003156:	701a      	strb	r2, [r3, #0]
			if(EQ_band>4) EQ_band = 0;
 8003158:	4bc1      	ldr	r3, [pc, #772]	; (8003460 <myTask+0x1540>)
 800315a:	f993 3000 	ldrsb.w	r3, [r3]
 800315e:	2b04      	cmp	r3, #4
 8003160:	dd02      	ble.n	8003168 <myTask+0x1248>
 8003162:	4bbf      	ldr	r3, [pc, #764]	; (8003460 <myTask+0x1540>)
 8003164:	2200      	movs	r2, #0
 8003166:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8003168:	4bbe      	ldr	r3, [pc, #760]	; (8003464 <myTask+0x1544>)
 800316a:	2207      	movs	r2, #7
 800316c:	701a      	strb	r2, [r3, #0]
			last_state = band;
 800316e:	4bbe      	ldr	r3, [pc, #760]	; (8003468 <myTask+0x1548>)
 8003170:	2208      	movs	r2, #8
 8003172:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8003174:	f003 fd4a 	bl	8006c0c <encoderCCW>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d016      	beq.n	80031ac <myTask+0x128c>
			EQ_band--;
 800317e:	4bb8      	ldr	r3, [pc, #736]	; (8003460 <myTask+0x1540>)
 8003180:	f993 3000 	ldrsb.w	r3, [r3]
 8003184:	b2db      	uxtb	r3, r3
 8003186:	3b01      	subs	r3, #1
 8003188:	b2db      	uxtb	r3, r3
 800318a:	b25a      	sxtb	r2, r3
 800318c:	4bb4      	ldr	r3, [pc, #720]	; (8003460 <myTask+0x1540>)
 800318e:	701a      	strb	r2, [r3, #0]
			if(EQ_band<0) EQ_band = 4;
 8003190:	4bb3      	ldr	r3, [pc, #716]	; (8003460 <myTask+0x1540>)
 8003192:	f993 3000 	ldrsb.w	r3, [r3]
 8003196:	2b00      	cmp	r3, #0
 8003198:	da02      	bge.n	80031a0 <myTask+0x1280>
 800319a:	4bb1      	ldr	r3, [pc, #708]	; (8003460 <myTask+0x1540>)
 800319c:	2204      	movs	r2, #4
 800319e:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 80031a0:	4bb0      	ldr	r3, [pc, #704]	; (8003464 <myTask+0x1544>)
 80031a2:	2207      	movs	r2, #7
 80031a4:	701a      	strb	r2, [r3, #0]
			last_state = band;
 80031a6:	4bb0      	ldr	r3, [pc, #704]	; (8003468 <myTask+0x1548>)
 80031a8:	2208      	movs	r2, #8
 80031aa:	701a      	strb	r2, [r3, #0]
		}
		if(switchEncoder()){
 80031ac:	f003 fcce 	bl	8006b4c <switchEncoder>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d007      	beq.n	80031c6 <myTask+0x12a6>
			state_home = display_home;
 80031b6:	4bab      	ldr	r3, [pc, #684]	; (8003464 <myTask+0x1544>)
 80031b8:	2201      	movs	r2, #1
 80031ba:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 80031bc:	4baa      	ldr	r3, [pc, #680]	; (8003468 <myTask+0x1548>)
 80031be:	2202      	movs	r2, #2
 80031c0:	701a      	strb	r2, [r3, #0]
			Display_Clear();
 80031c2:	f003 fc3f 	bl	8006a44 <Display_Clear>
		}
		if(switchLeft()){
 80031c6:	f003 fd81 	bl	8006ccc <switchLeft>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d01c      	beq.n	800320a <myTask+0x12ea>
			band_selected = 0;
 80031d0:	4ba6      	ldr	r3, [pc, #664]	; (800346c <myTask+0x154c>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 1;
 80031d6:	4ba6      	ldr	r3, [pc, #664]	; (8003470 <myTask+0x1550>)
 80031d8:	2201      	movs	r2, #1
 80031da:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 80031dc:	4ba5      	ldr	r3, [pc, #660]	; (8003474 <myTask+0x1554>)
 80031de:	2200      	movs	r2, #0
 80031e0:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80031e2:	4ba5      	ldr	r3, [pc, #660]	; (8003478 <myTask+0x1558>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80031e8:	4ba4      	ldr	r3, [pc, #656]	; (800347c <myTask+0x155c>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80031ee:	4ba4      	ldr	r3, [pc, #656]	; (8003480 <myTask+0x1560>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80031f4:	4ba3      	ldr	r3, [pc, #652]	; (8003484 <myTask+0x1564>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	701a      	strb	r2, [r3, #0]

			state_home = save2;
 80031fa:	4b9a      	ldr	r3, [pc, #616]	; (8003464 <myTask+0x1544>)
 80031fc:	2206      	movs	r2, #6
 80031fe:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 8003200:	4b99      	ldr	r3, [pc, #612]	; (8003468 <myTask+0x1548>)
 8003202:	2209      	movs	r2, #9
 8003204:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = save2;
			last_state = r_gain;
		}
		break;
 8003206:	f001 ba2d 	b.w	8004664 <myTask+0x2744>
		else if(switchRight()){
 800320a:	f003 fd8b 	bl	8006d24 <switchRight>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	f001 8227 	beq.w	8004664 <myTask+0x2744>
			band_selected = 0;
 8003216:	4b95      	ldr	r3, [pc, #596]	; (800346c <myTask+0x154c>)
 8003218:	2200      	movs	r2, #0
 800321a:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 800321c:	4b94      	ldr	r3, [pc, #592]	; (8003470 <myTask+0x1550>)
 800321e:	2200      	movs	r2, #0
 8003220:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 1;
 8003222:	4b94      	ldr	r3, [pc, #592]	; (8003474 <myTask+0x1554>)
 8003224:	2201      	movs	r2, #1
 8003226:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003228:	4b93      	ldr	r3, [pc, #588]	; (8003478 <myTask+0x1558>)
 800322a:	2200      	movs	r2, #0
 800322c:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 800322e:	4b93      	ldr	r3, [pc, #588]	; (800347c <myTask+0x155c>)
 8003230:	2200      	movs	r2, #0
 8003232:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003234:	4b92      	ldr	r3, [pc, #584]	; (8003480 <myTask+0x1560>)
 8003236:	2200      	movs	r2, #0
 8003238:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 800323a:	4b92      	ldr	r3, [pc, #584]	; (8003484 <myTask+0x1564>)
 800323c:	2200      	movs	r2, #0
 800323e:	701a      	strb	r2, [r3, #0]
			state_home = save2;
 8003240:	4b88      	ldr	r3, [pc, #544]	; (8003464 <myTask+0x1544>)
 8003242:	2206      	movs	r2, #6
 8003244:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 8003246:	4b88      	ldr	r3, [pc, #544]	; (8003468 <myTask+0x1548>)
 8003248:	220a      	movs	r2, #10
 800324a:	701a      	strb	r2, [r3, #0]
		break;
 800324c:	f001 ba0a 	b.w	8004664 <myTask+0x2744>

	case l_gain:
		if(encoderCW()){
 8003250:	f003 fca8 	bl	8006ba4 <encoderCW>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d06b      	beq.n	8003332 <myTask+0x1412>
			myPreset[EQ_preset].gain_L[EQ_band] += 0.1;
 800325a:	4b8b      	ldr	r3, [pc, #556]	; (8003488 <myTask+0x1568>)
 800325c:	f993 3000 	ldrsb.w	r3, [r3]
 8003260:	461a      	mov	r2, r3
 8003262:	4b7f      	ldr	r3, [pc, #508]	; (8003460 <myTask+0x1540>)
 8003264:	f993 3000 	ldrsb.w	r3, [r3]
 8003268:	4618      	mov	r0, r3
 800326a:	4988      	ldr	r1, [pc, #544]	; (800348c <myTask+0x156c>)
 800326c:	4613      	mov	r3, r2
 800326e:	005b      	lsls	r3, r3, #1
 8003270:	4413      	add	r3, r2
 8003272:	00db      	lsls	r3, r3, #3
 8003274:	1a9b      	subs	r3, r3, r2
 8003276:	4403      	add	r3, r0
 8003278:	3306      	adds	r3, #6
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	440b      	add	r3, r1
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f7fd f905 	bl	8000490 <__aeabi_f2d>
 8003286:	a374      	add	r3, pc, #464	; (adr r3, 8003458 <myTask+0x1538>)
 8003288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328c:	f7fc ffa2 	bl	80001d4 <__adddf3>
 8003290:	4603      	mov	r3, r0
 8003292:	460c      	mov	r4, r1
 8003294:	4619      	mov	r1, r3
 8003296:	4622      	mov	r2, r4
 8003298:	4b7b      	ldr	r3, [pc, #492]	; (8003488 <myTask+0x1568>)
 800329a:	f993 3000 	ldrsb.w	r3, [r3]
 800329e:	461c      	mov	r4, r3
 80032a0:	4b6f      	ldr	r3, [pc, #444]	; (8003460 <myTask+0x1540>)
 80032a2:	f993 3000 	ldrsb.w	r3, [r3]
 80032a6:	461d      	mov	r5, r3
 80032a8:	4608      	mov	r0, r1
 80032aa:	4611      	mov	r1, r2
 80032ac:	f7fd fc40 	bl	8000b30 <__aeabi_d2f>
 80032b0:	4601      	mov	r1, r0
 80032b2:	4a76      	ldr	r2, [pc, #472]	; (800348c <myTask+0x156c>)
 80032b4:	4623      	mov	r3, r4
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	4423      	add	r3, r4
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	1b1b      	subs	r3, r3, r4
 80032be:	442b      	add	r3, r5
 80032c0:	3306      	adds	r3, #6
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_L[EQ_band] > 12.0){
 80032c8:	4b6f      	ldr	r3, [pc, #444]	; (8003488 <myTask+0x1568>)
 80032ca:	f993 3000 	ldrsb.w	r3, [r3]
 80032ce:	461a      	mov	r2, r3
 80032d0:	4b63      	ldr	r3, [pc, #396]	; (8003460 <myTask+0x1540>)
 80032d2:	f993 3000 	ldrsb.w	r3, [r3]
 80032d6:	4618      	mov	r0, r3
 80032d8:	496c      	ldr	r1, [pc, #432]	; (800348c <myTask+0x156c>)
 80032da:	4613      	mov	r3, r2
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	4413      	add	r3, r2
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	1a9b      	subs	r3, r3, r2
 80032e4:	4403      	add	r3, r0
 80032e6:	3306      	adds	r3, #6
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	440b      	add	r3, r1
 80032ec:	edd3 7a00 	vldr	s15, [r3]
 80032f0:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 80032f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032fc:	dd13      	ble.n	8003326 <myTask+0x1406>
				myPreset[EQ_preset].gain_L[EQ_band] = -12.0;
 80032fe:	4b62      	ldr	r3, [pc, #392]	; (8003488 <myTask+0x1568>)
 8003300:	f993 3000 	ldrsb.w	r3, [r3]
 8003304:	461a      	mov	r2, r3
 8003306:	4b56      	ldr	r3, [pc, #344]	; (8003460 <myTask+0x1540>)
 8003308:	f993 3000 	ldrsb.w	r3, [r3]
 800330c:	4618      	mov	r0, r3
 800330e:	495f      	ldr	r1, [pc, #380]	; (800348c <myTask+0x156c>)
 8003310:	4613      	mov	r3, r2
 8003312:	005b      	lsls	r3, r3, #1
 8003314:	4413      	add	r3, r2
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	1a9b      	subs	r3, r3, r2
 800331a:	4403      	add	r3, r0
 800331c:	3306      	adds	r3, #6
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	440b      	add	r3, r1
 8003322:	4a5b      	ldr	r2, [pc, #364]	; (8003490 <myTask+0x1570>)
 8003324:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 8003326:	4b4f      	ldr	r3, [pc, #316]	; (8003464 <myTask+0x1544>)
 8003328:	2207      	movs	r2, #7
 800332a:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 800332c:	4b4e      	ldr	r3, [pc, #312]	; (8003468 <myTask+0x1548>)
 800332e:	2209      	movs	r2, #9
 8003330:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8003332:	f003 fc6b 	bl	8006c0c <encoderCCW>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d06b      	beq.n	8003414 <myTask+0x14f4>
			myPreset[EQ_preset].gain_L[EQ_band] -= 0.1;
 800333c:	4b52      	ldr	r3, [pc, #328]	; (8003488 <myTask+0x1568>)
 800333e:	f993 3000 	ldrsb.w	r3, [r3]
 8003342:	461a      	mov	r2, r3
 8003344:	4b46      	ldr	r3, [pc, #280]	; (8003460 <myTask+0x1540>)
 8003346:	f993 3000 	ldrsb.w	r3, [r3]
 800334a:	4618      	mov	r0, r3
 800334c:	494f      	ldr	r1, [pc, #316]	; (800348c <myTask+0x156c>)
 800334e:	4613      	mov	r3, r2
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	4413      	add	r3, r2
 8003354:	00db      	lsls	r3, r3, #3
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	4403      	add	r3, r0
 800335a:	3306      	adds	r3, #6
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	440b      	add	r3, r1
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4618      	mov	r0, r3
 8003364:	f7fd f894 	bl	8000490 <__aeabi_f2d>
 8003368:	a33b      	add	r3, pc, #236	; (adr r3, 8003458 <myTask+0x1538>)
 800336a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800336e:	f7fc ff2f 	bl	80001d0 <__aeabi_dsub>
 8003372:	4603      	mov	r3, r0
 8003374:	460c      	mov	r4, r1
 8003376:	4619      	mov	r1, r3
 8003378:	4622      	mov	r2, r4
 800337a:	4b43      	ldr	r3, [pc, #268]	; (8003488 <myTask+0x1568>)
 800337c:	f993 3000 	ldrsb.w	r3, [r3]
 8003380:	461c      	mov	r4, r3
 8003382:	4b37      	ldr	r3, [pc, #220]	; (8003460 <myTask+0x1540>)
 8003384:	f993 3000 	ldrsb.w	r3, [r3]
 8003388:	461d      	mov	r5, r3
 800338a:	4608      	mov	r0, r1
 800338c:	4611      	mov	r1, r2
 800338e:	f7fd fbcf 	bl	8000b30 <__aeabi_d2f>
 8003392:	4601      	mov	r1, r0
 8003394:	4a3d      	ldr	r2, [pc, #244]	; (800348c <myTask+0x156c>)
 8003396:	4623      	mov	r3, r4
 8003398:	005b      	lsls	r3, r3, #1
 800339a:	4423      	add	r3, r4
 800339c:	00db      	lsls	r3, r3, #3
 800339e:	1b1b      	subs	r3, r3, r4
 80033a0:	442b      	add	r3, r5
 80033a2:	3306      	adds	r3, #6
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_L[EQ_band] < -12.0){
 80033aa:	4b37      	ldr	r3, [pc, #220]	; (8003488 <myTask+0x1568>)
 80033ac:	f993 3000 	ldrsb.w	r3, [r3]
 80033b0:	461a      	mov	r2, r3
 80033b2:	4b2b      	ldr	r3, [pc, #172]	; (8003460 <myTask+0x1540>)
 80033b4:	f993 3000 	ldrsb.w	r3, [r3]
 80033b8:	4618      	mov	r0, r3
 80033ba:	4934      	ldr	r1, [pc, #208]	; (800348c <myTask+0x156c>)
 80033bc:	4613      	mov	r3, r2
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	4413      	add	r3, r2
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	1a9b      	subs	r3, r3, r2
 80033c6:	4403      	add	r3, r0
 80033c8:	3306      	adds	r3, #6
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	edd3 7a00 	vldr	s15, [r3]
 80033d2:	eeba 7a08 	vmov.f32	s14, #168	; 0xc1400000 -12.0
 80033d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033de:	d513      	bpl.n	8003408 <myTask+0x14e8>
				myPreset[EQ_preset].gain_L[EQ_band] = 12.0;
 80033e0:	4b29      	ldr	r3, [pc, #164]	; (8003488 <myTask+0x1568>)
 80033e2:	f993 3000 	ldrsb.w	r3, [r3]
 80033e6:	461a      	mov	r2, r3
 80033e8:	4b1d      	ldr	r3, [pc, #116]	; (8003460 <myTask+0x1540>)
 80033ea:	f993 3000 	ldrsb.w	r3, [r3]
 80033ee:	4618      	mov	r0, r3
 80033f0:	4926      	ldr	r1, [pc, #152]	; (800348c <myTask+0x156c>)
 80033f2:	4613      	mov	r3, r2
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	4413      	add	r3, r2
 80033f8:	00db      	lsls	r3, r3, #3
 80033fa:	1a9b      	subs	r3, r3, r2
 80033fc:	4403      	add	r3, r0
 80033fe:	3306      	adds	r3, #6
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	4a23      	ldr	r2, [pc, #140]	; (8003494 <myTask+0x1574>)
 8003406:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 8003408:	4b16      	ldr	r3, [pc, #88]	; (8003464 <myTask+0x1544>)
 800340a:	2207      	movs	r2, #7
 800340c:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 800340e:	4b16      	ldr	r3, [pc, #88]	; (8003468 <myTask+0x1548>)
 8003410:	2209      	movs	r2, #9
 8003412:	701a      	strb	r2, [r3, #0]
		}

		if(switchUp()){
 8003414:	f003 fcb2 	bl	8006d7c <switchUp>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d03c      	beq.n	8003498 <myTask+0x1578>
			band_selected = 1;
 800341e:	4b13      	ldr	r3, [pc, #76]	; (800346c <myTask+0x154c>)
 8003420:	2201      	movs	r2, #1
 8003422:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003424:	4b12      	ldr	r3, [pc, #72]	; (8003470 <myTask+0x1550>)
 8003426:	2200      	movs	r2, #0
 8003428:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800342a:	4b12      	ldr	r3, [pc, #72]	; (8003474 <myTask+0x1554>)
 800342c:	2200      	movs	r2, #0
 800342e:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003430:	4b11      	ldr	r3, [pc, #68]	; (8003478 <myTask+0x1558>)
 8003432:	2200      	movs	r2, #0
 8003434:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003436:	4b11      	ldr	r3, [pc, #68]	; (800347c <myTask+0x155c>)
 8003438:	2200      	movs	r2, #0
 800343a:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800343c:	4b10      	ldr	r3, [pc, #64]	; (8003480 <myTask+0x1560>)
 800343e:	2200      	movs	r2, #0
 8003440:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003442:	4b10      	ldr	r3, [pc, #64]	; (8003484 <myTask+0x1564>)
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]

			state_home = save2;
 8003448:	4b06      	ldr	r3, [pc, #24]	; (8003464 <myTask+0x1544>)
 800344a:	2206      	movs	r2, #6
 800344c:	701a      	strb	r2, [r3, #0]
			last_state = band;
 800344e:	4b06      	ldr	r3, [pc, #24]	; (8003468 <myTask+0x1548>)
 8003450:	2208      	movs	r2, #8
 8003452:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = save2;
			last_state = r_gain;
		}
		break;
 8003454:	f001 b908 	b.w	8004668 <myTask+0x2748>
 8003458:	9999999a 	.word	0x9999999a
 800345c:	3fb99999 	.word	0x3fb99999
 8003460:	20000b34 	.word	0x20000b34
 8003464:	200004e0 	.word	0x200004e0
 8003468:	20000016 	.word	0x20000016
 800346c:	20000017 	.word	0x20000017
 8003470:	200000c2 	.word	0x200000c2
 8003474:	200000c3 	.word	0x200000c3
 8003478:	200000c4 	.word	0x200000c4
 800347c:	200000c5 	.word	0x200000c5
 8003480:	200000c6 	.word	0x200000c6
 8003484:	200000c7 	.word	0x200000c7
 8003488:	20000540 	.word	0x20000540
 800348c:	20000790 	.word	0x20000790
 8003490:	c1400000 	.word	0xc1400000
 8003494:	41400000 	.word	0x41400000
		else if(switchDown()){
 8003498:	f003 fbec 	bl	8006c74 <switchDown>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d01c      	beq.n	80034dc <myTask+0x15bc>
			band_selected = 0;
 80034a2:	4bcb      	ldr	r3, [pc, #812]	; (80037d0 <myTask+0x18b0>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80034a8:	4bca      	ldr	r3, [pc, #808]	; (80037d4 <myTask+0x18b4>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 80034ae:	4bca      	ldr	r3, [pc, #808]	; (80037d8 <myTask+0x18b8>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 1;
 80034b4:	4bc9      	ldr	r3, [pc, #804]	; (80037dc <myTask+0x18bc>)
 80034b6:	2201      	movs	r2, #1
 80034b8:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80034ba:	4bc9      	ldr	r3, [pc, #804]	; (80037e0 <myTask+0x18c0>)
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80034c0:	4bc8      	ldr	r3, [pc, #800]	; (80037e4 <myTask+0x18c4>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80034c6:	4bc8      	ldr	r3, [pc, #800]	; (80037e8 <myTask+0x18c8>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	701a      	strb	r2, [r3, #0]
			state_home = save2;
 80034cc:	4bc7      	ldr	r3, [pc, #796]	; (80037ec <myTask+0x18cc>)
 80034ce:	2206      	movs	r2, #6
 80034d0:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 80034d2:	4bc7      	ldr	r3, [pc, #796]	; (80037f0 <myTask+0x18d0>)
 80034d4:	220b      	movs	r2, #11
 80034d6:	701a      	strb	r2, [r3, #0]
		break;
 80034d8:	f001 b8c6 	b.w	8004668 <myTask+0x2748>
		else if(switchLeft() || switchRight()){
 80034dc:	f003 fbf6 	bl	8006ccc <switchLeft>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d105      	bne.n	80034f2 <myTask+0x15d2>
 80034e6:	f003 fc1d 	bl	8006d24 <switchRight>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	f001 80bb 	beq.w	8004668 <myTask+0x2748>
			band_selected = 0;
 80034f2:	4bb7      	ldr	r3, [pc, #732]	; (80037d0 <myTask+0x18b0>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80034f8:	4bb6      	ldr	r3, [pc, #728]	; (80037d4 <myTask+0x18b4>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 1;
 80034fe:	4bb6      	ldr	r3, [pc, #728]	; (80037d8 <myTask+0x18b8>)
 8003500:	2201      	movs	r2, #1
 8003502:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003504:	4bb5      	ldr	r3, [pc, #724]	; (80037dc <myTask+0x18bc>)
 8003506:	2200      	movs	r2, #0
 8003508:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 800350a:	4bb5      	ldr	r3, [pc, #724]	; (80037e0 <myTask+0x18c0>)
 800350c:	2200      	movs	r2, #0
 800350e:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003510:	4bb4      	ldr	r3, [pc, #720]	; (80037e4 <myTask+0x18c4>)
 8003512:	2200      	movs	r2, #0
 8003514:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003516:	4bb4      	ldr	r3, [pc, #720]	; (80037e8 <myTask+0x18c8>)
 8003518:	2200      	movs	r2, #0
 800351a:	701a      	strb	r2, [r3, #0]
			state_home = save2;
 800351c:	4bb3      	ldr	r3, [pc, #716]	; (80037ec <myTask+0x18cc>)
 800351e:	2206      	movs	r2, #6
 8003520:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 8003522:	4bb3      	ldr	r3, [pc, #716]	; (80037f0 <myTask+0x18d0>)
 8003524:	220a      	movs	r2, #10
 8003526:	701a      	strb	r2, [r3, #0]
		break;
 8003528:	f001 b89e 	b.w	8004668 <myTask+0x2748>

	case r_gain:
		if(encoderCW()){
 800352c:	f003 fb3a 	bl	8006ba4 <encoderCW>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d06b      	beq.n	800360e <myTask+0x16ee>
			myPreset[EQ_preset].gain_R[EQ_band] += 0.1;
 8003536:	4baf      	ldr	r3, [pc, #700]	; (80037f4 <myTask+0x18d4>)
 8003538:	f993 3000 	ldrsb.w	r3, [r3]
 800353c:	461a      	mov	r2, r3
 800353e:	4bae      	ldr	r3, [pc, #696]	; (80037f8 <myTask+0x18d8>)
 8003540:	f993 3000 	ldrsb.w	r3, [r3]
 8003544:	4618      	mov	r0, r3
 8003546:	49ad      	ldr	r1, [pc, #692]	; (80037fc <myTask+0x18dc>)
 8003548:	4613      	mov	r3, r2
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	4413      	add	r3, r2
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	1a9b      	subs	r3, r3, r2
 8003552:	4403      	add	r3, r0
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	440b      	add	r3, r1
 8003558:	3304      	adds	r3, #4
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f7fc ff97 	bl	8000490 <__aeabi_f2d>
 8003562:	a399      	add	r3, pc, #612	; (adr r3, 80037c8 <myTask+0x18a8>)
 8003564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003568:	f7fc fe34 	bl	80001d4 <__adddf3>
 800356c:	4603      	mov	r3, r0
 800356e:	460c      	mov	r4, r1
 8003570:	4619      	mov	r1, r3
 8003572:	4622      	mov	r2, r4
 8003574:	4b9f      	ldr	r3, [pc, #636]	; (80037f4 <myTask+0x18d4>)
 8003576:	f993 3000 	ldrsb.w	r3, [r3]
 800357a:	461c      	mov	r4, r3
 800357c:	4b9e      	ldr	r3, [pc, #632]	; (80037f8 <myTask+0x18d8>)
 800357e:	f993 3000 	ldrsb.w	r3, [r3]
 8003582:	461d      	mov	r5, r3
 8003584:	4608      	mov	r0, r1
 8003586:	4611      	mov	r1, r2
 8003588:	f7fd fad2 	bl	8000b30 <__aeabi_d2f>
 800358c:	4601      	mov	r1, r0
 800358e:	4a9b      	ldr	r2, [pc, #620]	; (80037fc <myTask+0x18dc>)
 8003590:	4623      	mov	r3, r4
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	4423      	add	r3, r4
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	1b1b      	subs	r3, r3, r4
 800359a:	442b      	add	r3, r5
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4413      	add	r3, r2
 80035a0:	3304      	adds	r3, #4
 80035a2:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_R[EQ_band] > 12.0){
 80035a4:	4b93      	ldr	r3, [pc, #588]	; (80037f4 <myTask+0x18d4>)
 80035a6:	f993 3000 	ldrsb.w	r3, [r3]
 80035aa:	461a      	mov	r2, r3
 80035ac:	4b92      	ldr	r3, [pc, #584]	; (80037f8 <myTask+0x18d8>)
 80035ae:	f993 3000 	ldrsb.w	r3, [r3]
 80035b2:	4618      	mov	r0, r3
 80035b4:	4991      	ldr	r1, [pc, #580]	; (80037fc <myTask+0x18dc>)
 80035b6:	4613      	mov	r3, r2
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	4413      	add	r3, r2
 80035bc:	00db      	lsls	r3, r3, #3
 80035be:	1a9b      	subs	r3, r3, r2
 80035c0:	4403      	add	r3, r0
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	440b      	add	r3, r1
 80035c6:	3304      	adds	r3, #4
 80035c8:	edd3 7a00 	vldr	s15, [r3]
 80035cc:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 80035d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035d8:	dd13      	ble.n	8003602 <myTask+0x16e2>
				myPreset[EQ_preset].gain_R[EQ_band] = -12.0;
 80035da:	4b86      	ldr	r3, [pc, #536]	; (80037f4 <myTask+0x18d4>)
 80035dc:	f993 3000 	ldrsb.w	r3, [r3]
 80035e0:	461a      	mov	r2, r3
 80035e2:	4b85      	ldr	r3, [pc, #532]	; (80037f8 <myTask+0x18d8>)
 80035e4:	f993 3000 	ldrsb.w	r3, [r3]
 80035e8:	4618      	mov	r0, r3
 80035ea:	4984      	ldr	r1, [pc, #528]	; (80037fc <myTask+0x18dc>)
 80035ec:	4613      	mov	r3, r2
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	4413      	add	r3, r2
 80035f2:	00db      	lsls	r3, r3, #3
 80035f4:	1a9b      	subs	r3, r3, r2
 80035f6:	4403      	add	r3, r0
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	440b      	add	r3, r1
 80035fc:	3304      	adds	r3, #4
 80035fe:	4a80      	ldr	r2, [pc, #512]	; (8003800 <myTask+0x18e0>)
 8003600:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 8003602:	4b7a      	ldr	r3, [pc, #488]	; (80037ec <myTask+0x18cc>)
 8003604:	2207      	movs	r2, #7
 8003606:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 8003608:	4b79      	ldr	r3, [pc, #484]	; (80037f0 <myTask+0x18d0>)
 800360a:	220a      	movs	r2, #10
 800360c:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 800360e:	f003 fafd 	bl	8006c0c <encoderCCW>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d06b      	beq.n	80036f0 <myTask+0x17d0>
			myPreset[EQ_preset].gain_R[EQ_band] -= 0.1;
 8003618:	4b76      	ldr	r3, [pc, #472]	; (80037f4 <myTask+0x18d4>)
 800361a:	f993 3000 	ldrsb.w	r3, [r3]
 800361e:	461a      	mov	r2, r3
 8003620:	4b75      	ldr	r3, [pc, #468]	; (80037f8 <myTask+0x18d8>)
 8003622:	f993 3000 	ldrsb.w	r3, [r3]
 8003626:	4618      	mov	r0, r3
 8003628:	4974      	ldr	r1, [pc, #464]	; (80037fc <myTask+0x18dc>)
 800362a:	4613      	mov	r3, r2
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	4413      	add	r3, r2
 8003630:	00db      	lsls	r3, r3, #3
 8003632:	1a9b      	subs	r3, r3, r2
 8003634:	4403      	add	r3, r0
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	3304      	adds	r3, #4
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4618      	mov	r0, r3
 8003640:	f7fc ff26 	bl	8000490 <__aeabi_f2d>
 8003644:	a360      	add	r3, pc, #384	; (adr r3, 80037c8 <myTask+0x18a8>)
 8003646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800364a:	f7fc fdc1 	bl	80001d0 <__aeabi_dsub>
 800364e:	4603      	mov	r3, r0
 8003650:	460c      	mov	r4, r1
 8003652:	4619      	mov	r1, r3
 8003654:	4622      	mov	r2, r4
 8003656:	4b67      	ldr	r3, [pc, #412]	; (80037f4 <myTask+0x18d4>)
 8003658:	f993 3000 	ldrsb.w	r3, [r3]
 800365c:	461c      	mov	r4, r3
 800365e:	4b66      	ldr	r3, [pc, #408]	; (80037f8 <myTask+0x18d8>)
 8003660:	f993 3000 	ldrsb.w	r3, [r3]
 8003664:	461d      	mov	r5, r3
 8003666:	4608      	mov	r0, r1
 8003668:	4611      	mov	r1, r2
 800366a:	f7fd fa61 	bl	8000b30 <__aeabi_d2f>
 800366e:	4601      	mov	r1, r0
 8003670:	4a62      	ldr	r2, [pc, #392]	; (80037fc <myTask+0x18dc>)
 8003672:	4623      	mov	r3, r4
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	4423      	add	r3, r4
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	1b1b      	subs	r3, r3, r4
 800367c:	442b      	add	r3, r5
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	4413      	add	r3, r2
 8003682:	3304      	adds	r3, #4
 8003684:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_R[EQ_band] < -12.0){
 8003686:	4b5b      	ldr	r3, [pc, #364]	; (80037f4 <myTask+0x18d4>)
 8003688:	f993 3000 	ldrsb.w	r3, [r3]
 800368c:	461a      	mov	r2, r3
 800368e:	4b5a      	ldr	r3, [pc, #360]	; (80037f8 <myTask+0x18d8>)
 8003690:	f993 3000 	ldrsb.w	r3, [r3]
 8003694:	4618      	mov	r0, r3
 8003696:	4959      	ldr	r1, [pc, #356]	; (80037fc <myTask+0x18dc>)
 8003698:	4613      	mov	r3, r2
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	4413      	add	r3, r2
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	1a9b      	subs	r3, r3, r2
 80036a2:	4403      	add	r3, r0
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	440b      	add	r3, r1
 80036a8:	3304      	adds	r3, #4
 80036aa:	edd3 7a00 	vldr	s15, [r3]
 80036ae:	eeba 7a08 	vmov.f32	s14, #168	; 0xc1400000 -12.0
 80036b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ba:	d513      	bpl.n	80036e4 <myTask+0x17c4>
				myPreset[EQ_preset].gain_R[EQ_band] = 12.0;
 80036bc:	4b4d      	ldr	r3, [pc, #308]	; (80037f4 <myTask+0x18d4>)
 80036be:	f993 3000 	ldrsb.w	r3, [r3]
 80036c2:	461a      	mov	r2, r3
 80036c4:	4b4c      	ldr	r3, [pc, #304]	; (80037f8 <myTask+0x18d8>)
 80036c6:	f993 3000 	ldrsb.w	r3, [r3]
 80036ca:	4618      	mov	r0, r3
 80036cc:	494b      	ldr	r1, [pc, #300]	; (80037fc <myTask+0x18dc>)
 80036ce:	4613      	mov	r3, r2
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	4413      	add	r3, r2
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	1a9b      	subs	r3, r3, r2
 80036d8:	4403      	add	r3, r0
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	3304      	adds	r3, #4
 80036e0:	4a48      	ldr	r2, [pc, #288]	; (8003804 <myTask+0x18e4>)
 80036e2:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 80036e4:	4b41      	ldr	r3, [pc, #260]	; (80037ec <myTask+0x18cc>)
 80036e6:	2207      	movs	r2, #7
 80036e8:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 80036ea:	4b41      	ldr	r3, [pc, #260]	; (80037f0 <myTask+0x18d0>)
 80036ec:	220a      	movs	r2, #10
 80036ee:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 80036f0:	f003 fb44 	bl	8006d7c <switchUp>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d01c      	beq.n	8003734 <myTask+0x1814>
			band_selected = 1;
 80036fa:	4b35      	ldr	r3, [pc, #212]	; (80037d0 <myTask+0x18b0>)
 80036fc:	2201      	movs	r2, #1
 80036fe:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003700:	4b34      	ldr	r3, [pc, #208]	; (80037d4 <myTask+0x18b4>)
 8003702:	2200      	movs	r2, #0
 8003704:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8003706:	4b34      	ldr	r3, [pc, #208]	; (80037d8 <myTask+0x18b8>)
 8003708:	2200      	movs	r2, #0
 800370a:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 800370c:	4b33      	ldr	r3, [pc, #204]	; (80037dc <myTask+0x18bc>)
 800370e:	2200      	movs	r2, #0
 8003710:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003712:	4b33      	ldr	r3, [pc, #204]	; (80037e0 <myTask+0x18c0>)
 8003714:	2200      	movs	r2, #0
 8003716:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003718:	4b32      	ldr	r3, [pc, #200]	; (80037e4 <myTask+0x18c4>)
 800371a:	2200      	movs	r2, #0
 800371c:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 800371e:	4b32      	ldr	r3, [pc, #200]	; (80037e8 <myTask+0x18c8>)
 8003720:	2200      	movs	r2, #0
 8003722:	701a      	strb	r2, [r3, #0]

			state_home = save2;
 8003724:	4b31      	ldr	r3, [pc, #196]	; (80037ec <myTask+0x18cc>)
 8003726:	2206      	movs	r2, #6
 8003728:	701a      	strb	r2, [r3, #0]
			last_state = band;
 800372a:	4b31      	ldr	r3, [pc, #196]	; (80037f0 <myTask+0x18d0>)
 800372c:	2208      	movs	r2, #8
 800372e:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = save2;
			last_state = l_gain;
		}
		break;
 8003730:	f000 bf9c 	b.w	800466c <myTask+0x274c>
		else if(switchDown()){
 8003734:	f003 fa9e 	bl	8006c74 <switchDown>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d01c      	beq.n	8003778 <myTask+0x1858>
			band_selected = 0;
 800373e:	4b24      	ldr	r3, [pc, #144]	; (80037d0 <myTask+0x18b0>)
 8003740:	2200      	movs	r2, #0
 8003742:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003744:	4b23      	ldr	r3, [pc, #140]	; (80037d4 <myTask+0x18b4>)
 8003746:	2200      	movs	r2, #0
 8003748:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800374a:	4b23      	ldr	r3, [pc, #140]	; (80037d8 <myTask+0x18b8>)
 800374c:	2200      	movs	r2, #0
 800374e:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003750:	4b22      	ldr	r3, [pc, #136]	; (80037dc <myTask+0x18bc>)
 8003752:	2200      	movs	r2, #0
 8003754:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 1;
 8003756:	4b22      	ldr	r3, [pc, #136]	; (80037e0 <myTask+0x18c0>)
 8003758:	2201      	movs	r2, #1
 800375a:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800375c:	4b21      	ldr	r3, [pc, #132]	; (80037e4 <myTask+0x18c4>)
 800375e:	2200      	movs	r2, #0
 8003760:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003762:	4b21      	ldr	r3, [pc, #132]	; (80037e8 <myTask+0x18c8>)
 8003764:	2200      	movs	r2, #0
 8003766:	701a      	strb	r2, [r3, #0]
			state_home = save2;
 8003768:	4b20      	ldr	r3, [pc, #128]	; (80037ec <myTask+0x18cc>)
 800376a:	2206      	movs	r2, #6
 800376c:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 800376e:	4b20      	ldr	r3, [pc, #128]	; (80037f0 <myTask+0x18d0>)
 8003770:	220c      	movs	r2, #12
 8003772:	701a      	strb	r2, [r3, #0]
		break;
 8003774:	f000 bf7a 	b.w	800466c <myTask+0x274c>
		else if(switchLeft() || switchRight()){
 8003778:	f003 faa8 	bl	8006ccc <switchLeft>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d105      	bne.n	800378e <myTask+0x186e>
 8003782:	f003 facf 	bl	8006d24 <switchRight>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 876f 	beq.w	800466c <myTask+0x274c>
			band_selected = 0;
 800378e:	4b10      	ldr	r3, [pc, #64]	; (80037d0 <myTask+0x18b0>)
 8003790:	2200      	movs	r2, #0
 8003792:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 1;
 8003794:	4b0f      	ldr	r3, [pc, #60]	; (80037d4 <myTask+0x18b4>)
 8003796:	2201      	movs	r2, #1
 8003798:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800379a:	4b0f      	ldr	r3, [pc, #60]	; (80037d8 <myTask+0x18b8>)
 800379c:	2200      	movs	r2, #0
 800379e:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80037a0:	4b0e      	ldr	r3, [pc, #56]	; (80037dc <myTask+0x18bc>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80037a6:	4b0e      	ldr	r3, [pc, #56]	; (80037e0 <myTask+0x18c0>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80037ac:	4b0d      	ldr	r3, [pc, #52]	; (80037e4 <myTask+0x18c4>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80037b2:	4b0d      	ldr	r3, [pc, #52]	; (80037e8 <myTask+0x18c8>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	701a      	strb	r2, [r3, #0]
			state_home = save2;
 80037b8:	4b0c      	ldr	r3, [pc, #48]	; (80037ec <myTask+0x18cc>)
 80037ba:	2206      	movs	r2, #6
 80037bc:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 80037be:	4b0c      	ldr	r3, [pc, #48]	; (80037f0 <myTask+0x18d0>)
 80037c0:	2209      	movs	r2, #9
 80037c2:	701a      	strb	r2, [r3, #0]
		break;
 80037c4:	f000 bf52 	b.w	800466c <myTask+0x274c>
 80037c8:	9999999a 	.word	0x9999999a
 80037cc:	3fb99999 	.word	0x3fb99999
 80037d0:	20000017 	.word	0x20000017
 80037d4:	200000c2 	.word	0x200000c2
 80037d8:	200000c3 	.word	0x200000c3
 80037dc:	200000c4 	.word	0x200000c4
 80037e0:	200000c5 	.word	0x200000c5
 80037e4:	200000c6 	.word	0x200000c6
 80037e8:	200000c7 	.word	0x200000c7
 80037ec:	200004e0 	.word	0x200004e0
 80037f0:	20000016 	.word	0x20000016
 80037f4:	20000540 	.word	0x20000540
 80037f8:	20000b34 	.word	0x20000b34
 80037fc:	20000790 	.word	0x20000790
 8003800:	c1400000 	.word	0xc1400000
 8003804:	41400000 	.word	0x41400000

	case l_fc:
		if(encoderCW()){
 8003808:	f003 f9cc 	bl	8006ba4 <encoderCW>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	f000 80e9 	beq.w	80039e6 <myTask+0x1ac6>
			if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 8003814:	4bbc      	ldr	r3, [pc, #752]	; (8003b08 <myTask+0x1be8>)
 8003816:	f993 3000 	ldrsb.w	r3, [r3]
 800381a:	461a      	mov	r2, r3
 800381c:	4bbb      	ldr	r3, [pc, #748]	; (8003b0c <myTask+0x1bec>)
 800381e:	f993 3000 	ldrsb.w	r3, [r3]
 8003822:	4618      	mov	r0, r3
 8003824:	49ba      	ldr	r1, [pc, #744]	; (8003b10 <myTask+0x1bf0>)
 8003826:	4613      	mov	r3, r2
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	4413      	add	r3, r2
 800382c:	00db      	lsls	r3, r3, #3
 800382e:	1a9b      	subs	r3, r3, r2
 8003830:	4403      	add	r3, r0
 8003832:	3310      	adds	r3, #16
 8003834:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003838:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800383c:	d330      	bcc.n	80038a0 <myTask+0x1980>
				myPreset[EQ_preset].fc_L[EQ_band] += 100.0000000f;
 800383e:	4bb2      	ldr	r3, [pc, #712]	; (8003b08 <myTask+0x1be8>)
 8003840:	f993 3000 	ldrsb.w	r3, [r3]
 8003844:	461a      	mov	r2, r3
 8003846:	4bb1      	ldr	r3, [pc, #708]	; (8003b0c <myTask+0x1bec>)
 8003848:	f993 3000 	ldrsb.w	r3, [r3]
 800384c:	4618      	mov	r0, r3
 800384e:	49b0      	ldr	r1, [pc, #704]	; (8003b10 <myTask+0x1bf0>)
 8003850:	4613      	mov	r3, r2
 8003852:	005b      	lsls	r3, r3, #1
 8003854:	4413      	add	r3, r2
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	1a9b      	subs	r3, r3, r2
 800385a:	4403      	add	r3, r0
 800385c:	3310      	adds	r3, #16
 800385e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003862:	ee07 3a90 	vmov	s15, r3
 8003866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800386a:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 8003b14 <myTask+0x1bf4>
 800386e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003872:	4ba5      	ldr	r3, [pc, #660]	; (8003b08 <myTask+0x1be8>)
 8003874:	f993 3000 	ldrsb.w	r3, [r3]
 8003878:	461a      	mov	r2, r3
 800387a:	4ba4      	ldr	r3, [pc, #656]	; (8003b0c <myTask+0x1bec>)
 800387c:	f993 3000 	ldrsb.w	r3, [r3]
 8003880:	4618      	mov	r0, r3
 8003882:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003886:	ee17 4a90 	vmov	r4, s15
 800388a:	49a1      	ldr	r1, [pc, #644]	; (8003b10 <myTask+0x1bf0>)
 800388c:	4613      	mov	r3, r2
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	4413      	add	r3, r2
 8003892:	00db      	lsls	r3, r3, #3
 8003894:	1a9b      	subs	r3, r3, r2
 8003896:	4403      	add	r3, r0
 8003898:	3310      	adds	r3, #16
 800389a:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 800389e:	e074      	b.n	800398a <myTask+0x1a6a>
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 80038a0:	4b99      	ldr	r3, [pc, #612]	; (8003b08 <myTask+0x1be8>)
 80038a2:	f993 3000 	ldrsb.w	r3, [r3]
 80038a6:	461a      	mov	r2, r3
 80038a8:	4b98      	ldr	r3, [pc, #608]	; (8003b0c <myTask+0x1bec>)
 80038aa:	f993 3000 	ldrsb.w	r3, [r3]
 80038ae:	4618      	mov	r0, r3
 80038b0:	4997      	ldr	r1, [pc, #604]	; (8003b10 <myTask+0x1bf0>)
 80038b2:	4613      	mov	r3, r2
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	4413      	add	r3, r2
 80038b8:	00db      	lsls	r3, r3, #3
 80038ba:	1a9b      	subs	r3, r3, r2
 80038bc:	4403      	add	r3, r0
 80038be:	3310      	adds	r3, #16
 80038c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80038c4:	2b63      	cmp	r3, #99	; 0x63
 80038c6:	d930      	bls.n	800392a <myTask+0x1a0a>
				myPreset[EQ_preset].fc_L[EQ_band] += 10.0000000f;
 80038c8:	4b8f      	ldr	r3, [pc, #572]	; (8003b08 <myTask+0x1be8>)
 80038ca:	f993 3000 	ldrsb.w	r3, [r3]
 80038ce:	461a      	mov	r2, r3
 80038d0:	4b8e      	ldr	r3, [pc, #568]	; (8003b0c <myTask+0x1bec>)
 80038d2:	f993 3000 	ldrsb.w	r3, [r3]
 80038d6:	4618      	mov	r0, r3
 80038d8:	498d      	ldr	r1, [pc, #564]	; (8003b10 <myTask+0x1bf0>)
 80038da:	4613      	mov	r3, r2
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	4413      	add	r3, r2
 80038e0:	00db      	lsls	r3, r3, #3
 80038e2:	1a9b      	subs	r3, r3, r2
 80038e4:	4403      	add	r3, r0
 80038e6:	3310      	adds	r3, #16
 80038e8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80038ec:	ee07 3a90 	vmov	s15, r3
 80038f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038f4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80038f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80038fc:	4b82      	ldr	r3, [pc, #520]	; (8003b08 <myTask+0x1be8>)
 80038fe:	f993 3000 	ldrsb.w	r3, [r3]
 8003902:	461a      	mov	r2, r3
 8003904:	4b81      	ldr	r3, [pc, #516]	; (8003b0c <myTask+0x1bec>)
 8003906:	f993 3000 	ldrsb.w	r3, [r3]
 800390a:	4618      	mov	r0, r3
 800390c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003910:	ee17 4a90 	vmov	r4, s15
 8003914:	497e      	ldr	r1, [pc, #504]	; (8003b10 <myTask+0x1bf0>)
 8003916:	4613      	mov	r3, r2
 8003918:	005b      	lsls	r3, r3, #1
 800391a:	4413      	add	r3, r2
 800391c:	00db      	lsls	r3, r3, #3
 800391e:	1a9b      	subs	r3, r3, r2
 8003920:	4403      	add	r3, r0
 8003922:	3310      	adds	r3, #16
 8003924:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8003928:	e02f      	b.n	800398a <myTask+0x1a6a>
			}
			else{
				myPreset[EQ_preset].fc_L[EQ_band] += 1.0000000f;
 800392a:	4b77      	ldr	r3, [pc, #476]	; (8003b08 <myTask+0x1be8>)
 800392c:	f993 3000 	ldrsb.w	r3, [r3]
 8003930:	461a      	mov	r2, r3
 8003932:	4b76      	ldr	r3, [pc, #472]	; (8003b0c <myTask+0x1bec>)
 8003934:	f993 3000 	ldrsb.w	r3, [r3]
 8003938:	4618      	mov	r0, r3
 800393a:	4975      	ldr	r1, [pc, #468]	; (8003b10 <myTask+0x1bf0>)
 800393c:	4613      	mov	r3, r2
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	4413      	add	r3, r2
 8003942:	00db      	lsls	r3, r3, #3
 8003944:	1a9b      	subs	r3, r3, r2
 8003946:	4403      	add	r3, r0
 8003948:	3310      	adds	r3, #16
 800394a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800394e:	ee07 3a90 	vmov	s15, r3
 8003952:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003956:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800395a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800395e:	4b6a      	ldr	r3, [pc, #424]	; (8003b08 <myTask+0x1be8>)
 8003960:	f993 3000 	ldrsb.w	r3, [r3]
 8003964:	461a      	mov	r2, r3
 8003966:	4b69      	ldr	r3, [pc, #420]	; (8003b0c <myTask+0x1bec>)
 8003968:	f993 3000 	ldrsb.w	r3, [r3]
 800396c:	4618      	mov	r0, r3
 800396e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003972:	ee17 4a90 	vmov	r4, s15
 8003976:	4966      	ldr	r1, [pc, #408]	; (8003b10 <myTask+0x1bf0>)
 8003978:	4613      	mov	r3, r2
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	4413      	add	r3, r2
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	1a9b      	subs	r3, r3, r2
 8003982:	4403      	add	r3, r0
 8003984:	3310      	adds	r3, #16
 8003986:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
			}

			if(myPreset[EQ_preset].fc_L[EQ_band] > 16000){
 800398a:	4b5f      	ldr	r3, [pc, #380]	; (8003b08 <myTask+0x1be8>)
 800398c:	f993 3000 	ldrsb.w	r3, [r3]
 8003990:	461a      	mov	r2, r3
 8003992:	4b5e      	ldr	r3, [pc, #376]	; (8003b0c <myTask+0x1bec>)
 8003994:	f993 3000 	ldrsb.w	r3, [r3]
 8003998:	4618      	mov	r0, r3
 800399a:	495d      	ldr	r1, [pc, #372]	; (8003b10 <myTask+0x1bf0>)
 800399c:	4613      	mov	r3, r2
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	4413      	add	r3, r2
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	1a9b      	subs	r3, r3, r2
 80039a6:	4403      	add	r3, r0
 80039a8:	3310      	adds	r3, #16
 80039aa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80039ae:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80039b2:	d912      	bls.n	80039da <myTask+0x1aba>
				myPreset[EQ_preset].fc_L[EQ_band] = 50;
 80039b4:	4b54      	ldr	r3, [pc, #336]	; (8003b08 <myTask+0x1be8>)
 80039b6:	f993 3000 	ldrsb.w	r3, [r3]
 80039ba:	461a      	mov	r2, r3
 80039bc:	4b53      	ldr	r3, [pc, #332]	; (8003b0c <myTask+0x1bec>)
 80039be:	f993 3000 	ldrsb.w	r3, [r3]
 80039c2:	4618      	mov	r0, r3
 80039c4:	4952      	ldr	r1, [pc, #328]	; (8003b10 <myTask+0x1bf0>)
 80039c6:	4613      	mov	r3, r2
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	4413      	add	r3, r2
 80039cc:	00db      	lsls	r3, r3, #3
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	4403      	add	r3, r0
 80039d2:	3310      	adds	r3, #16
 80039d4:	2232      	movs	r2, #50	; 0x32
 80039d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			}

			state_home = display_setting;
 80039da:	4b4f      	ldr	r3, [pc, #316]	; (8003b18 <myTask+0x1bf8>)
 80039dc:	2207      	movs	r2, #7
 80039de:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 80039e0:	4b4e      	ldr	r3, [pc, #312]	; (8003b1c <myTask+0x1bfc>)
 80039e2:	220b      	movs	r2, #11
 80039e4:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 80039e6:	f003 f911 	bl	8006c0c <encoderCCW>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	f000 80f5 	beq.w	8003bdc <myTask+0x1cbc>
			if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 80039f2:	4b45      	ldr	r3, [pc, #276]	; (8003b08 <myTask+0x1be8>)
 80039f4:	f993 3000 	ldrsb.w	r3, [r3]
 80039f8:	461a      	mov	r2, r3
 80039fa:	4b44      	ldr	r3, [pc, #272]	; (8003b0c <myTask+0x1bec>)
 80039fc:	f993 3000 	ldrsb.w	r3, [r3]
 8003a00:	4618      	mov	r0, r3
 8003a02:	4943      	ldr	r1, [pc, #268]	; (8003b10 <myTask+0x1bf0>)
 8003a04:	4613      	mov	r3, r2
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	4413      	add	r3, r2
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	1a9b      	subs	r3, r3, r2
 8003a0e:	4403      	add	r3, r0
 8003a10:	3310      	adds	r3, #16
 8003a12:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003a16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a1a:	d330      	bcc.n	8003a7e <myTask+0x1b5e>
				myPreset[EQ_preset].fc_L[EQ_band] -= 100.0000000f;
 8003a1c:	4b3a      	ldr	r3, [pc, #232]	; (8003b08 <myTask+0x1be8>)
 8003a1e:	f993 3000 	ldrsb.w	r3, [r3]
 8003a22:	461a      	mov	r2, r3
 8003a24:	4b39      	ldr	r3, [pc, #228]	; (8003b0c <myTask+0x1bec>)
 8003a26:	f993 3000 	ldrsb.w	r3, [r3]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	4938      	ldr	r1, [pc, #224]	; (8003b10 <myTask+0x1bf0>)
 8003a2e:	4613      	mov	r3, r2
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	4413      	add	r3, r2
 8003a34:	00db      	lsls	r3, r3, #3
 8003a36:	1a9b      	subs	r3, r3, r2
 8003a38:	4403      	add	r3, r0
 8003a3a:	3310      	adds	r3, #16
 8003a3c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003a40:	ee07 3a90 	vmov	s15, r3
 8003a44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a48:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8003b14 <myTask+0x1bf4>
 8003a4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a50:	4b2d      	ldr	r3, [pc, #180]	; (8003b08 <myTask+0x1be8>)
 8003a52:	f993 3000 	ldrsb.w	r3, [r3]
 8003a56:	461a      	mov	r2, r3
 8003a58:	4b2c      	ldr	r3, [pc, #176]	; (8003b0c <myTask+0x1bec>)
 8003a5a:	f993 3000 	ldrsb.w	r3, [r3]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a64:	ee17 4a90 	vmov	r4, s15
 8003a68:	4929      	ldr	r1, [pc, #164]	; (8003b10 <myTask+0x1bf0>)
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	4413      	add	r3, r2
 8003a70:	00db      	lsls	r3, r3, #3
 8003a72:	1a9b      	subs	r3, r3, r2
 8003a74:	4403      	add	r3, r0
 8003a76:	3310      	adds	r3, #16
 8003a78:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8003a7c:	e080      	b.n	8003b80 <myTask+0x1c60>
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 8003a7e:	4b22      	ldr	r3, [pc, #136]	; (8003b08 <myTask+0x1be8>)
 8003a80:	f993 3000 	ldrsb.w	r3, [r3]
 8003a84:	461a      	mov	r2, r3
 8003a86:	4b21      	ldr	r3, [pc, #132]	; (8003b0c <myTask+0x1bec>)
 8003a88:	f993 3000 	ldrsb.w	r3, [r3]
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	4920      	ldr	r1, [pc, #128]	; (8003b10 <myTask+0x1bf0>)
 8003a90:	4613      	mov	r3, r2
 8003a92:	005b      	lsls	r3, r3, #1
 8003a94:	4413      	add	r3, r2
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	1a9b      	subs	r3, r3, r2
 8003a9a:	4403      	add	r3, r0
 8003a9c:	3310      	adds	r3, #16
 8003a9e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003aa2:	2b63      	cmp	r3, #99	; 0x63
 8003aa4:	d93c      	bls.n	8003b20 <myTask+0x1c00>
				myPreset[EQ_preset].fc_L[EQ_band] -= 10.0000000f;
 8003aa6:	4b18      	ldr	r3, [pc, #96]	; (8003b08 <myTask+0x1be8>)
 8003aa8:	f993 3000 	ldrsb.w	r3, [r3]
 8003aac:	461a      	mov	r2, r3
 8003aae:	4b17      	ldr	r3, [pc, #92]	; (8003b0c <myTask+0x1bec>)
 8003ab0:	f993 3000 	ldrsb.w	r3, [r3]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	4916      	ldr	r1, [pc, #88]	; (8003b10 <myTask+0x1bf0>)
 8003ab8:	4613      	mov	r3, r2
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	4413      	add	r3, r2
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	1a9b      	subs	r3, r3, r2
 8003ac2:	4403      	add	r3, r0
 8003ac4:	3310      	adds	r3, #16
 8003ac6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003aca:	ee07 3a90 	vmov	s15, r3
 8003ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ad2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003ad6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ada:	4b0b      	ldr	r3, [pc, #44]	; (8003b08 <myTask+0x1be8>)
 8003adc:	f993 3000 	ldrsb.w	r3, [r3]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4b0a      	ldr	r3, [pc, #40]	; (8003b0c <myTask+0x1bec>)
 8003ae4:	f993 3000 	ldrsb.w	r3, [r3]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003aee:	ee17 4a90 	vmov	r4, s15
 8003af2:	4907      	ldr	r1, [pc, #28]	; (8003b10 <myTask+0x1bf0>)
 8003af4:	4613      	mov	r3, r2
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	4413      	add	r3, r2
 8003afa:	00db      	lsls	r3, r3, #3
 8003afc:	1a9b      	subs	r3, r3, r2
 8003afe:	4403      	add	r3, r0
 8003b00:	3310      	adds	r3, #16
 8003b02:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8003b06:	e03b      	b.n	8003b80 <myTask+0x1c60>
 8003b08:	20000540 	.word	0x20000540
 8003b0c:	20000b34 	.word	0x20000b34
 8003b10:	20000790 	.word	0x20000790
 8003b14:	42c80000 	.word	0x42c80000
 8003b18:	200004e0 	.word	0x200004e0
 8003b1c:	20000016 	.word	0x20000016
			}
			else{
				myPreset[EQ_preset].fc_L[EQ_band] -= 1.0000000f;
 8003b20:	4bb8      	ldr	r3, [pc, #736]	; (8003e04 <myTask+0x1ee4>)
 8003b22:	f993 3000 	ldrsb.w	r3, [r3]
 8003b26:	461a      	mov	r2, r3
 8003b28:	4bb7      	ldr	r3, [pc, #732]	; (8003e08 <myTask+0x1ee8>)
 8003b2a:	f993 3000 	ldrsb.w	r3, [r3]
 8003b2e:	4618      	mov	r0, r3
 8003b30:	49b6      	ldr	r1, [pc, #728]	; (8003e0c <myTask+0x1eec>)
 8003b32:	4613      	mov	r3, r2
 8003b34:	005b      	lsls	r3, r3, #1
 8003b36:	4413      	add	r3, r2
 8003b38:	00db      	lsls	r3, r3, #3
 8003b3a:	1a9b      	subs	r3, r3, r2
 8003b3c:	4403      	add	r3, r0
 8003b3e:	3310      	adds	r3, #16
 8003b40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003b44:	ee07 3a90 	vmov	s15, r3
 8003b48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b4c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b50:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003b54:	4bab      	ldr	r3, [pc, #684]	; (8003e04 <myTask+0x1ee4>)
 8003b56:	f993 3000 	ldrsb.w	r3, [r3]
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	4baa      	ldr	r3, [pc, #680]	; (8003e08 <myTask+0x1ee8>)
 8003b5e:	f993 3000 	ldrsb.w	r3, [r3]
 8003b62:	4618      	mov	r0, r3
 8003b64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b68:	ee17 4a90 	vmov	r4, s15
 8003b6c:	49a7      	ldr	r1, [pc, #668]	; (8003e0c <myTask+0x1eec>)
 8003b6e:	4613      	mov	r3, r2
 8003b70:	005b      	lsls	r3, r3, #1
 8003b72:	4413      	add	r3, r2
 8003b74:	00db      	lsls	r3, r3, #3
 8003b76:	1a9b      	subs	r3, r3, r2
 8003b78:	4403      	add	r3, r0
 8003b7a:	3310      	adds	r3, #16
 8003b7c:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
			}

			if(myPreset[EQ_preset].fc_L[EQ_band] < 50){
 8003b80:	4ba0      	ldr	r3, [pc, #640]	; (8003e04 <myTask+0x1ee4>)
 8003b82:	f993 3000 	ldrsb.w	r3, [r3]
 8003b86:	461a      	mov	r2, r3
 8003b88:	4b9f      	ldr	r3, [pc, #636]	; (8003e08 <myTask+0x1ee8>)
 8003b8a:	f993 3000 	ldrsb.w	r3, [r3]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	499e      	ldr	r1, [pc, #632]	; (8003e0c <myTask+0x1eec>)
 8003b92:	4613      	mov	r3, r2
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	4413      	add	r3, r2
 8003b98:	00db      	lsls	r3, r3, #3
 8003b9a:	1a9b      	subs	r3, r3, r2
 8003b9c:	4403      	add	r3, r0
 8003b9e:	3310      	adds	r3, #16
 8003ba0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003ba4:	2b31      	cmp	r3, #49	; 0x31
 8003ba6:	d813      	bhi.n	8003bd0 <myTask+0x1cb0>
				myPreset[EQ_preset].fc_L[EQ_band] = 16000;
 8003ba8:	4b96      	ldr	r3, [pc, #600]	; (8003e04 <myTask+0x1ee4>)
 8003baa:	f993 3000 	ldrsb.w	r3, [r3]
 8003bae:	461a      	mov	r2, r3
 8003bb0:	4b95      	ldr	r3, [pc, #596]	; (8003e08 <myTask+0x1ee8>)
 8003bb2:	f993 3000 	ldrsb.w	r3, [r3]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	4994      	ldr	r1, [pc, #592]	; (8003e0c <myTask+0x1eec>)
 8003bba:	4613      	mov	r3, r2
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	4413      	add	r3, r2
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	1a9b      	subs	r3, r3, r2
 8003bc4:	4403      	add	r3, r0
 8003bc6:	3310      	adds	r3, #16
 8003bc8:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8003bcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			}
			state_home = display_setting;
 8003bd0:	4b8f      	ldr	r3, [pc, #572]	; (8003e10 <myTask+0x1ef0>)
 8003bd2:	2207      	movs	r2, #7
 8003bd4:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 8003bd6:	4b8f      	ldr	r3, [pc, #572]	; (8003e14 <myTask+0x1ef4>)
 8003bd8:	220b      	movs	r2, #11
 8003bda:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8003bdc:	f003 f8ce 	bl	8006d7c <switchUp>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d01c      	beq.n	8003c20 <myTask+0x1d00>
			band_selected = 0;
 8003be6:	4b8c      	ldr	r3, [pc, #560]	; (8003e18 <myTask+0x1ef8>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 1;
 8003bec:	4b8b      	ldr	r3, [pc, #556]	; (8003e1c <myTask+0x1efc>)
 8003bee:	2201      	movs	r2, #1
 8003bf0:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8003bf2:	4b8b      	ldr	r3, [pc, #556]	; (8003e20 <myTask+0x1f00>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003bf8:	4b8a      	ldr	r3, [pc, #552]	; (8003e24 <myTask+0x1f04>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003bfe:	4b8a      	ldr	r3, [pc, #552]	; (8003e28 <myTask+0x1f08>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003c04:	4b89      	ldr	r3, [pc, #548]	; (8003e2c <myTask+0x1f0c>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003c0a:	4b89      	ldr	r3, [pc, #548]	; (8003e30 <myTask+0x1f10>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	701a      	strb	r2, [r3, #0]

			state_home = save2;
 8003c10:	4b7f      	ldr	r3, [pc, #508]	; (8003e10 <myTask+0x1ef0>)
 8003c12:	2206      	movs	r2, #6
 8003c14:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 8003c16:	4b7f      	ldr	r3, [pc, #508]	; (8003e14 <myTask+0x1ef4>)
 8003c18:	2209      	movs	r2, #9
 8003c1a:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = save2;
			last_state = r_fc;
		}
		break;
 8003c1c:	f000 bd28 	b.w	8004670 <myTask+0x2750>
		else if(switchDown()){
 8003c20:	f003 f828 	bl	8006c74 <switchDown>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d043      	beq.n	8003cb2 <myTask+0x1d92>
			if((EQ_band > 0) && (EQ_band <4)){
 8003c2a:	4b77      	ldr	r3, [pc, #476]	; (8003e08 <myTask+0x1ee8>)
 8003c2c:	f993 3000 	ldrsb.w	r3, [r3]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	dd21      	ble.n	8003c78 <myTask+0x1d58>
 8003c34:	4b74      	ldr	r3, [pc, #464]	; (8003e08 <myTask+0x1ee8>)
 8003c36:	f993 3000 	ldrsb.w	r3, [r3]
 8003c3a:	2b03      	cmp	r3, #3
 8003c3c:	dc1c      	bgt.n	8003c78 <myTask+0x1d58>
				band_selected = 0;
 8003c3e:	4b76      	ldr	r3, [pc, #472]	; (8003e18 <myTask+0x1ef8>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	701a      	strb	r2, [r3, #0]
				l_gain_selected = 0;
 8003c44:	4b75      	ldr	r3, [pc, #468]	; (8003e1c <myTask+0x1efc>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	701a      	strb	r2, [r3, #0]
				r_gain_selected = 0;
 8003c4a:	4b75      	ldr	r3, [pc, #468]	; (8003e20 <myTask+0x1f00>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	701a      	strb	r2, [r3, #0]
				l_fc_selected = 0;
 8003c50:	4b74      	ldr	r3, [pc, #464]	; (8003e24 <myTask+0x1f04>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	701a      	strb	r2, [r3, #0]
				r_fc_selected = 0;
 8003c56:	4b74      	ldr	r3, [pc, #464]	; (8003e28 <myTask+0x1f08>)
 8003c58:	2200      	movs	r2, #0
 8003c5a:	701a      	strb	r2, [r3, #0]
				l_bw_selected = 1;
 8003c5c:	4b73      	ldr	r3, [pc, #460]	; (8003e2c <myTask+0x1f0c>)
 8003c5e:	2201      	movs	r2, #1
 8003c60:	701a      	strb	r2, [r3, #0]
				r_bw_selected = 0;
 8003c62:	4b73      	ldr	r3, [pc, #460]	; (8003e30 <myTask+0x1f10>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	701a      	strb	r2, [r3, #0]
				state_home = save2;
 8003c68:	4b69      	ldr	r3, [pc, #420]	; (8003e10 <myTask+0x1ef0>)
 8003c6a:	2206      	movs	r2, #6
 8003c6c:	701a      	strb	r2, [r3, #0]
				last_state = l_bw;
 8003c6e:	4b69      	ldr	r3, [pc, #420]	; (8003e14 <myTask+0x1ef4>)
 8003c70:	220d      	movs	r2, #13
 8003c72:	701a      	strb	r2, [r3, #0]
		break;
 8003c74:	f000 bcfc 	b.w	8004670 <myTask+0x2750>
				band_selected = 1;
 8003c78:	4b67      	ldr	r3, [pc, #412]	; (8003e18 <myTask+0x1ef8>)
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	701a      	strb	r2, [r3, #0]
				l_gain_selected = 0;
 8003c7e:	4b67      	ldr	r3, [pc, #412]	; (8003e1c <myTask+0x1efc>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	701a      	strb	r2, [r3, #0]
				r_gain_selected = 0;
 8003c84:	4b66      	ldr	r3, [pc, #408]	; (8003e20 <myTask+0x1f00>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	701a      	strb	r2, [r3, #0]
				l_fc_selected = 0;
 8003c8a:	4b66      	ldr	r3, [pc, #408]	; (8003e24 <myTask+0x1f04>)
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	701a      	strb	r2, [r3, #0]
				r_fc_selected = 0;
 8003c90:	4b65      	ldr	r3, [pc, #404]	; (8003e28 <myTask+0x1f08>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	701a      	strb	r2, [r3, #0]
				l_bw_selected = 0;
 8003c96:	4b65      	ldr	r3, [pc, #404]	; (8003e2c <myTask+0x1f0c>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	701a      	strb	r2, [r3, #0]
				r_bw_selected = 0;
 8003c9c:	4b64      	ldr	r3, [pc, #400]	; (8003e30 <myTask+0x1f10>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	701a      	strb	r2, [r3, #0]
				state_home = save2;
 8003ca2:	4b5b      	ldr	r3, [pc, #364]	; (8003e10 <myTask+0x1ef0>)
 8003ca4:	2206      	movs	r2, #6
 8003ca6:	701a      	strb	r2, [r3, #0]
				last_state = band;
 8003ca8:	4b5a      	ldr	r3, [pc, #360]	; (8003e14 <myTask+0x1ef4>)
 8003caa:	2208      	movs	r2, #8
 8003cac:	701a      	strb	r2, [r3, #0]
		break;
 8003cae:	f000 bcdf 	b.w	8004670 <myTask+0x2750>
		else if(switchLeft() || switchRight()){
 8003cb2:	f003 f80b 	bl	8006ccc <switchLeft>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d105      	bne.n	8003cc8 <myTask+0x1da8>
 8003cbc:	f003 f832 	bl	8006d24 <switchRight>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 84d4 	beq.w	8004670 <myTask+0x2750>
			band_selected = 0;
 8003cc8:	4b53      	ldr	r3, [pc, #332]	; (8003e18 <myTask+0x1ef8>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003cce:	4b53      	ldr	r3, [pc, #332]	; (8003e1c <myTask+0x1efc>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8003cd4:	4b52      	ldr	r3, [pc, #328]	; (8003e20 <myTask+0x1f00>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003cda:	4b52      	ldr	r3, [pc, #328]	; (8003e24 <myTask+0x1f04>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 1;
 8003ce0:	4b51      	ldr	r3, [pc, #324]	; (8003e28 <myTask+0x1f08>)
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003ce6:	4b51      	ldr	r3, [pc, #324]	; (8003e2c <myTask+0x1f0c>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003cec:	4b50      	ldr	r3, [pc, #320]	; (8003e30 <myTask+0x1f10>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	701a      	strb	r2, [r3, #0]
			state_home = save2;
 8003cf2:	4b47      	ldr	r3, [pc, #284]	; (8003e10 <myTask+0x1ef0>)
 8003cf4:	2206      	movs	r2, #6
 8003cf6:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8003cf8:	4b46      	ldr	r3, [pc, #280]	; (8003e14 <myTask+0x1ef4>)
 8003cfa:	220c      	movs	r2, #12
 8003cfc:	701a      	strb	r2, [r3, #0]
		break;
 8003cfe:	f000 bcb7 	b.w	8004670 <myTask+0x2750>

	case r_fc:
		if(encoderCW()){
 8003d02:	f002 ff4f 	bl	8006ba4 <encoderCW>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 80e9 	beq.w	8003ee0 <myTask+0x1fc0>
			if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 8003d0e:	4b3d      	ldr	r3, [pc, #244]	; (8003e04 <myTask+0x1ee4>)
 8003d10:	f993 3000 	ldrsb.w	r3, [r3]
 8003d14:	461a      	mov	r2, r3
 8003d16:	4b3c      	ldr	r3, [pc, #240]	; (8003e08 <myTask+0x1ee8>)
 8003d18:	f993 3000 	ldrsb.w	r3, [r3]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	493b      	ldr	r1, [pc, #236]	; (8003e0c <myTask+0x1eec>)
 8003d20:	4613      	mov	r3, r2
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	4413      	add	r3, r2
 8003d26:	00db      	lsls	r3, r3, #3
 8003d28:	1a9b      	subs	r3, r3, r2
 8003d2a:	4403      	add	r3, r0
 8003d2c:	330a      	adds	r3, #10
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	440b      	add	r3, r1
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d38:	d327      	bcc.n	8003d8a <myTask+0x1e6a>
				myPreset[EQ_preset].fc_R[EQ_band] += 100;
 8003d3a:	4b32      	ldr	r3, [pc, #200]	; (8003e04 <myTask+0x1ee4>)
 8003d3c:	f993 3000 	ldrsb.w	r3, [r3]
 8003d40:	461a      	mov	r2, r3
 8003d42:	4b31      	ldr	r3, [pc, #196]	; (8003e08 <myTask+0x1ee8>)
 8003d44:	f993 3000 	ldrsb.w	r3, [r3]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	4930      	ldr	r1, [pc, #192]	; (8003e0c <myTask+0x1eec>)
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	4413      	add	r3, r2
 8003d52:	00db      	lsls	r3, r3, #3
 8003d54:	1a9b      	subs	r3, r3, r2
 8003d56:	4403      	add	r3, r0
 8003d58:	330a      	adds	r3, #10
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	440b      	add	r3, r1
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	4a28      	ldr	r2, [pc, #160]	; (8003e04 <myTask+0x1ee4>)
 8003d62:	f992 2000 	ldrsb.w	r2, [r2]
 8003d66:	4928      	ldr	r1, [pc, #160]	; (8003e08 <myTask+0x1ee8>)
 8003d68:	f991 1000 	ldrsb.w	r1, [r1]
 8003d6c:	460c      	mov	r4, r1
 8003d6e:	f103 0164 	add.w	r1, r3, #100	; 0x64
 8003d72:	4826      	ldr	r0, [pc, #152]	; (8003e0c <myTask+0x1eec>)
 8003d74:	4613      	mov	r3, r2
 8003d76:	005b      	lsls	r3, r3, #1
 8003d78:	4413      	add	r3, r2
 8003d7a:	00db      	lsls	r3, r3, #3
 8003d7c:	1a9b      	subs	r3, r3, r2
 8003d7e:	4423      	add	r3, r4
 8003d80:	330a      	adds	r3, #10
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	4403      	add	r3, r0
 8003d86:	6059      	str	r1, [r3, #4]
 8003d88:	e07a      	b.n	8003e80 <myTask+0x1f60>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8003d8a:	4b1e      	ldr	r3, [pc, #120]	; (8003e04 <myTask+0x1ee4>)
 8003d8c:	f993 3000 	ldrsb.w	r3, [r3]
 8003d90:	461a      	mov	r2, r3
 8003d92:	4b1d      	ldr	r3, [pc, #116]	; (8003e08 <myTask+0x1ee8>)
 8003d94:	f993 3000 	ldrsb.w	r3, [r3]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	491c      	ldr	r1, [pc, #112]	; (8003e0c <myTask+0x1eec>)
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	005b      	lsls	r3, r3, #1
 8003da0:	4413      	add	r3, r2
 8003da2:	00db      	lsls	r3, r3, #3
 8003da4:	1a9b      	subs	r3, r3, r2
 8003da6:	4403      	add	r3, r0
 8003da8:	330a      	adds	r3, #10
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	440b      	add	r3, r1
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	2b63      	cmp	r3, #99	; 0x63
 8003db2:	d93f      	bls.n	8003e34 <myTask+0x1f14>
				myPreset[EQ_preset].fc_R[EQ_band] += 10;
 8003db4:	4b13      	ldr	r3, [pc, #76]	; (8003e04 <myTask+0x1ee4>)
 8003db6:	f993 3000 	ldrsb.w	r3, [r3]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	4b12      	ldr	r3, [pc, #72]	; (8003e08 <myTask+0x1ee8>)
 8003dbe:	f993 3000 	ldrsb.w	r3, [r3]
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	4911      	ldr	r1, [pc, #68]	; (8003e0c <myTask+0x1eec>)
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	005b      	lsls	r3, r3, #1
 8003dca:	4413      	add	r3, r2
 8003dcc:	00db      	lsls	r3, r3, #3
 8003dce:	1a9b      	subs	r3, r3, r2
 8003dd0:	4403      	add	r3, r0
 8003dd2:	330a      	adds	r3, #10
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	440b      	add	r3, r1
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	4a0a      	ldr	r2, [pc, #40]	; (8003e04 <myTask+0x1ee4>)
 8003ddc:	f992 2000 	ldrsb.w	r2, [r2]
 8003de0:	4909      	ldr	r1, [pc, #36]	; (8003e08 <myTask+0x1ee8>)
 8003de2:	f991 1000 	ldrsb.w	r1, [r1]
 8003de6:	460c      	mov	r4, r1
 8003de8:	f103 010a 	add.w	r1, r3, #10
 8003dec:	4807      	ldr	r0, [pc, #28]	; (8003e0c <myTask+0x1eec>)
 8003dee:	4613      	mov	r3, r2
 8003df0:	005b      	lsls	r3, r3, #1
 8003df2:	4413      	add	r3, r2
 8003df4:	00db      	lsls	r3, r3, #3
 8003df6:	1a9b      	subs	r3, r3, r2
 8003df8:	4423      	add	r3, r4
 8003dfa:	330a      	adds	r3, #10
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	4403      	add	r3, r0
 8003e00:	6059      	str	r1, [r3, #4]
 8003e02:	e03d      	b.n	8003e80 <myTask+0x1f60>
 8003e04:	20000540 	.word	0x20000540
 8003e08:	20000b34 	.word	0x20000b34
 8003e0c:	20000790 	.word	0x20000790
 8003e10:	200004e0 	.word	0x200004e0
 8003e14:	20000016 	.word	0x20000016
 8003e18:	20000017 	.word	0x20000017
 8003e1c:	200000c2 	.word	0x200000c2
 8003e20:	200000c3 	.word	0x200000c3
 8003e24:	200000c4 	.word	0x200000c4
 8003e28:	200000c5 	.word	0x200000c5
 8003e2c:	200000c6 	.word	0x200000c6
 8003e30:	200000c7 	.word	0x200000c7
			}
			else{
				myPreset[EQ_preset].fc_R[EQ_band] += 1;
 8003e34:	4bbc      	ldr	r3, [pc, #752]	; (8004128 <myTask+0x2208>)
 8003e36:	f993 3000 	ldrsb.w	r3, [r3]
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	4bbb      	ldr	r3, [pc, #748]	; (800412c <myTask+0x220c>)
 8003e3e:	f993 3000 	ldrsb.w	r3, [r3]
 8003e42:	4618      	mov	r0, r3
 8003e44:	49ba      	ldr	r1, [pc, #744]	; (8004130 <myTask+0x2210>)
 8003e46:	4613      	mov	r3, r2
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	4413      	add	r3, r2
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	4403      	add	r3, r0
 8003e52:	330a      	adds	r3, #10
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	440b      	add	r3, r1
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	4ab3      	ldr	r2, [pc, #716]	; (8004128 <myTask+0x2208>)
 8003e5c:	f992 2000 	ldrsb.w	r2, [r2]
 8003e60:	49b2      	ldr	r1, [pc, #712]	; (800412c <myTask+0x220c>)
 8003e62:	f991 1000 	ldrsb.w	r1, [r1]
 8003e66:	460c      	mov	r4, r1
 8003e68:	1c59      	adds	r1, r3, #1
 8003e6a:	48b1      	ldr	r0, [pc, #708]	; (8004130 <myTask+0x2210>)
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	005b      	lsls	r3, r3, #1
 8003e70:	4413      	add	r3, r2
 8003e72:	00db      	lsls	r3, r3, #3
 8003e74:	1a9b      	subs	r3, r3, r2
 8003e76:	4423      	add	r3, r4
 8003e78:	330a      	adds	r3, #10
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	4403      	add	r3, r0
 8003e7e:	6059      	str	r1, [r3, #4]
			}

			if(myPreset[EQ_preset].fc_R[EQ_band] > 16000){
 8003e80:	4ba9      	ldr	r3, [pc, #676]	; (8004128 <myTask+0x2208>)
 8003e82:	f993 3000 	ldrsb.w	r3, [r3]
 8003e86:	461a      	mov	r2, r3
 8003e88:	4ba8      	ldr	r3, [pc, #672]	; (800412c <myTask+0x220c>)
 8003e8a:	f993 3000 	ldrsb.w	r3, [r3]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	49a7      	ldr	r1, [pc, #668]	; (8004130 <myTask+0x2210>)
 8003e92:	4613      	mov	r3, r2
 8003e94:	005b      	lsls	r3, r3, #1
 8003e96:	4413      	add	r3, r2
 8003e98:	00db      	lsls	r3, r3, #3
 8003e9a:	1a9b      	subs	r3, r3, r2
 8003e9c:	4403      	add	r3, r0
 8003e9e:	330a      	adds	r3, #10
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8003eaa:	d913      	bls.n	8003ed4 <myTask+0x1fb4>
				myPreset[EQ_preset].fc_R[EQ_band] = 50;
 8003eac:	4b9e      	ldr	r3, [pc, #632]	; (8004128 <myTask+0x2208>)
 8003eae:	f993 3000 	ldrsb.w	r3, [r3]
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	4b9d      	ldr	r3, [pc, #628]	; (800412c <myTask+0x220c>)
 8003eb6:	f993 3000 	ldrsb.w	r3, [r3]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	499c      	ldr	r1, [pc, #624]	; (8004130 <myTask+0x2210>)
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	4413      	add	r3, r2
 8003ec4:	00db      	lsls	r3, r3, #3
 8003ec6:	1a9b      	subs	r3, r3, r2
 8003ec8:	4403      	add	r3, r0
 8003eca:	330a      	adds	r3, #10
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	440b      	add	r3, r1
 8003ed0:	2232      	movs	r2, #50	; 0x32
 8003ed2:	605a      	str	r2, [r3, #4]
			}

			state_home = display_setting;
 8003ed4:	4b97      	ldr	r3, [pc, #604]	; (8004134 <myTask+0x2214>)
 8003ed6:	2207      	movs	r2, #7
 8003ed8:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8003eda:	4b97      	ldr	r3, [pc, #604]	; (8004138 <myTask+0x2218>)
 8003edc:	220c      	movs	r2, #12
 8003ede:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8003ee0:	f002 fe94 	bl	8006c0c <encoderCCW>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	f000 80d1 	beq.w	800408e <myTask+0x216e>
			if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 8003eec:	4b8e      	ldr	r3, [pc, #568]	; (8004128 <myTask+0x2208>)
 8003eee:	f993 3000 	ldrsb.w	r3, [r3]
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	4b8d      	ldr	r3, [pc, #564]	; (800412c <myTask+0x220c>)
 8003ef6:	f993 3000 	ldrsb.w	r3, [r3]
 8003efa:	4618      	mov	r0, r3
 8003efc:	498c      	ldr	r1, [pc, #560]	; (8004130 <myTask+0x2210>)
 8003efe:	4613      	mov	r3, r2
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	4413      	add	r3, r2
 8003f04:	00db      	lsls	r3, r3, #3
 8003f06:	1a9b      	subs	r3, r3, r2
 8003f08:	4403      	add	r3, r0
 8003f0a:	330a      	adds	r3, #10
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	440b      	add	r3, r1
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f16:	d327      	bcc.n	8003f68 <myTask+0x2048>
				myPreset[EQ_preset].fc_R[EQ_band] -= 100;
 8003f18:	4b83      	ldr	r3, [pc, #524]	; (8004128 <myTask+0x2208>)
 8003f1a:	f993 3000 	ldrsb.w	r3, [r3]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	4b82      	ldr	r3, [pc, #520]	; (800412c <myTask+0x220c>)
 8003f22:	f993 3000 	ldrsb.w	r3, [r3]
 8003f26:	4618      	mov	r0, r3
 8003f28:	4981      	ldr	r1, [pc, #516]	; (8004130 <myTask+0x2210>)
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	4413      	add	r3, r2
 8003f30:	00db      	lsls	r3, r3, #3
 8003f32:	1a9b      	subs	r3, r3, r2
 8003f34:	4403      	add	r3, r0
 8003f36:	330a      	adds	r3, #10
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	440b      	add	r3, r1
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	4a7a      	ldr	r2, [pc, #488]	; (8004128 <myTask+0x2208>)
 8003f40:	f992 2000 	ldrsb.w	r2, [r2]
 8003f44:	4979      	ldr	r1, [pc, #484]	; (800412c <myTask+0x220c>)
 8003f46:	f991 1000 	ldrsb.w	r1, [r1]
 8003f4a:	460c      	mov	r4, r1
 8003f4c:	f1a3 0164 	sub.w	r1, r3, #100	; 0x64
 8003f50:	4877      	ldr	r0, [pc, #476]	; (8004130 <myTask+0x2210>)
 8003f52:	4613      	mov	r3, r2
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	4413      	add	r3, r2
 8003f58:	00db      	lsls	r3, r3, #3
 8003f5a:	1a9b      	subs	r3, r3, r2
 8003f5c:	4423      	add	r3, r4
 8003f5e:	330a      	adds	r3, #10
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	4403      	add	r3, r0
 8003f64:	6059      	str	r1, [r3, #4]
 8003f66:	e062      	b.n	800402e <myTask+0x210e>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8003f68:	4b6f      	ldr	r3, [pc, #444]	; (8004128 <myTask+0x2208>)
 8003f6a:	f993 3000 	ldrsb.w	r3, [r3]
 8003f6e:	461a      	mov	r2, r3
 8003f70:	4b6e      	ldr	r3, [pc, #440]	; (800412c <myTask+0x220c>)
 8003f72:	f993 3000 	ldrsb.w	r3, [r3]
 8003f76:	4618      	mov	r0, r3
 8003f78:	496d      	ldr	r1, [pc, #436]	; (8004130 <myTask+0x2210>)
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	4413      	add	r3, r2
 8003f80:	00db      	lsls	r3, r3, #3
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	4403      	add	r3, r0
 8003f86:	330a      	adds	r3, #10
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	440b      	add	r3, r1
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	2b63      	cmp	r3, #99	; 0x63
 8003f90:	d927      	bls.n	8003fe2 <myTask+0x20c2>
				myPreset[EQ_preset].fc_R[EQ_band] -= 10;
 8003f92:	4b65      	ldr	r3, [pc, #404]	; (8004128 <myTask+0x2208>)
 8003f94:	f993 3000 	ldrsb.w	r3, [r3]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	4b64      	ldr	r3, [pc, #400]	; (800412c <myTask+0x220c>)
 8003f9c:	f993 3000 	ldrsb.w	r3, [r3]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	4963      	ldr	r1, [pc, #396]	; (8004130 <myTask+0x2210>)
 8003fa4:	4613      	mov	r3, r2
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	4413      	add	r3, r2
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	4403      	add	r3, r0
 8003fb0:	330a      	adds	r3, #10
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	4a5b      	ldr	r2, [pc, #364]	; (8004128 <myTask+0x2208>)
 8003fba:	f992 2000 	ldrsb.w	r2, [r2]
 8003fbe:	495b      	ldr	r1, [pc, #364]	; (800412c <myTask+0x220c>)
 8003fc0:	f991 1000 	ldrsb.w	r1, [r1]
 8003fc4:	460c      	mov	r4, r1
 8003fc6:	f1a3 010a 	sub.w	r1, r3, #10
 8003fca:	4859      	ldr	r0, [pc, #356]	; (8004130 <myTask+0x2210>)
 8003fcc:	4613      	mov	r3, r2
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	4413      	add	r3, r2
 8003fd2:	00db      	lsls	r3, r3, #3
 8003fd4:	1a9b      	subs	r3, r3, r2
 8003fd6:	4423      	add	r3, r4
 8003fd8:	330a      	adds	r3, #10
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	4403      	add	r3, r0
 8003fde:	6059      	str	r1, [r3, #4]
 8003fe0:	e025      	b.n	800402e <myTask+0x210e>
			}
			else{
				myPreset[EQ_preset].fc_R[EQ_band] -= 1;
 8003fe2:	4b51      	ldr	r3, [pc, #324]	; (8004128 <myTask+0x2208>)
 8003fe4:	f993 3000 	ldrsb.w	r3, [r3]
 8003fe8:	461a      	mov	r2, r3
 8003fea:	4b50      	ldr	r3, [pc, #320]	; (800412c <myTask+0x220c>)
 8003fec:	f993 3000 	ldrsb.w	r3, [r3]
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	494f      	ldr	r1, [pc, #316]	; (8004130 <myTask+0x2210>)
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	005b      	lsls	r3, r3, #1
 8003ff8:	4413      	add	r3, r2
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	1a9b      	subs	r3, r3, r2
 8003ffe:	4403      	add	r3, r0
 8004000:	330a      	adds	r3, #10
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	440b      	add	r3, r1
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	4a47      	ldr	r2, [pc, #284]	; (8004128 <myTask+0x2208>)
 800400a:	f992 2000 	ldrsb.w	r2, [r2]
 800400e:	4947      	ldr	r1, [pc, #284]	; (800412c <myTask+0x220c>)
 8004010:	f991 1000 	ldrsb.w	r1, [r1]
 8004014:	460c      	mov	r4, r1
 8004016:	1e59      	subs	r1, r3, #1
 8004018:	4845      	ldr	r0, [pc, #276]	; (8004130 <myTask+0x2210>)
 800401a:	4613      	mov	r3, r2
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	4413      	add	r3, r2
 8004020:	00db      	lsls	r3, r3, #3
 8004022:	1a9b      	subs	r3, r3, r2
 8004024:	4423      	add	r3, r4
 8004026:	330a      	adds	r3, #10
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	4403      	add	r3, r0
 800402c:	6059      	str	r1, [r3, #4]
			}

			if(myPreset[EQ_preset].fc_R[EQ_band] < 50){
 800402e:	4b3e      	ldr	r3, [pc, #248]	; (8004128 <myTask+0x2208>)
 8004030:	f993 3000 	ldrsb.w	r3, [r3]
 8004034:	461a      	mov	r2, r3
 8004036:	4b3d      	ldr	r3, [pc, #244]	; (800412c <myTask+0x220c>)
 8004038:	f993 3000 	ldrsb.w	r3, [r3]
 800403c:	4618      	mov	r0, r3
 800403e:	493c      	ldr	r1, [pc, #240]	; (8004130 <myTask+0x2210>)
 8004040:	4613      	mov	r3, r2
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	4413      	add	r3, r2
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	1a9b      	subs	r3, r3, r2
 800404a:	4403      	add	r3, r0
 800404c:	330a      	adds	r3, #10
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	440b      	add	r3, r1
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	2b31      	cmp	r3, #49	; 0x31
 8004056:	d814      	bhi.n	8004082 <myTask+0x2162>
				myPreset[EQ_preset].fc_R[EQ_band] = 16000;
 8004058:	4b33      	ldr	r3, [pc, #204]	; (8004128 <myTask+0x2208>)
 800405a:	f993 3000 	ldrsb.w	r3, [r3]
 800405e:	461a      	mov	r2, r3
 8004060:	4b32      	ldr	r3, [pc, #200]	; (800412c <myTask+0x220c>)
 8004062:	f993 3000 	ldrsb.w	r3, [r3]
 8004066:	4618      	mov	r0, r3
 8004068:	4931      	ldr	r1, [pc, #196]	; (8004130 <myTask+0x2210>)
 800406a:	4613      	mov	r3, r2
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	4413      	add	r3, r2
 8004070:	00db      	lsls	r3, r3, #3
 8004072:	1a9b      	subs	r3, r3, r2
 8004074:	4403      	add	r3, r0
 8004076:	330a      	adds	r3, #10
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	440b      	add	r3, r1
 800407c:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8004080:	605a      	str	r2, [r3, #4]
			}
			state_home = display_setting;
 8004082:	4b2c      	ldr	r3, [pc, #176]	; (8004134 <myTask+0x2214>)
 8004084:	2207      	movs	r2, #7
 8004086:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8004088:	4b2b      	ldr	r3, [pc, #172]	; (8004138 <myTask+0x2218>)
 800408a:	220c      	movs	r2, #12
 800408c:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 800408e:	f002 fe75 	bl	8006d7c <switchUp>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d01b      	beq.n	80040d0 <myTask+0x21b0>
			band_selected = 0;
 8004098:	4b28      	ldr	r3, [pc, #160]	; (800413c <myTask+0x221c>)
 800409a:	2200      	movs	r2, #0
 800409c:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 800409e:	4b28      	ldr	r3, [pc, #160]	; (8004140 <myTask+0x2220>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 1;
 80040a4:	4b27      	ldr	r3, [pc, #156]	; (8004144 <myTask+0x2224>)
 80040a6:	2201      	movs	r2, #1
 80040a8:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80040aa:	4b27      	ldr	r3, [pc, #156]	; (8004148 <myTask+0x2228>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80040b0:	4b26      	ldr	r3, [pc, #152]	; (800414c <myTask+0x222c>)
 80040b2:	2200      	movs	r2, #0
 80040b4:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80040b6:	4b26      	ldr	r3, [pc, #152]	; (8004150 <myTask+0x2230>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80040bc:	4b25      	ldr	r3, [pc, #148]	; (8004154 <myTask+0x2234>)
 80040be:	2200      	movs	r2, #0
 80040c0:	701a      	strb	r2, [r3, #0]

			state_home = save2;
 80040c2:	4b1c      	ldr	r3, [pc, #112]	; (8004134 <myTask+0x2214>)
 80040c4:	2206      	movs	r2, #6
 80040c6:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 80040c8:	4b1b      	ldr	r3, [pc, #108]	; (8004138 <myTask+0x2218>)
 80040ca:	220a      	movs	r2, #10
 80040cc:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = save2;
			last_state = l_fc;
		}
		break;
 80040ce:	e2d1      	b.n	8004674 <myTask+0x2754>
		else if(switchDown()){
 80040d0:	f002 fdd0 	bl	8006c74 <switchDown>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d05a      	beq.n	8004190 <myTask+0x2270>
			if((EQ_band > 0) && (EQ_band <4)){
 80040da:	4b14      	ldr	r3, [pc, #80]	; (800412c <myTask+0x220c>)
 80040dc:	f993 3000 	ldrsb.w	r3, [r3]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	dd39      	ble.n	8004158 <myTask+0x2238>
 80040e4:	4b11      	ldr	r3, [pc, #68]	; (800412c <myTask+0x220c>)
 80040e6:	f993 3000 	ldrsb.w	r3, [r3]
 80040ea:	2b03      	cmp	r3, #3
 80040ec:	dc34      	bgt.n	8004158 <myTask+0x2238>
				band_selected = 0;
 80040ee:	4b13      	ldr	r3, [pc, #76]	; (800413c <myTask+0x221c>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	701a      	strb	r2, [r3, #0]
				l_gain_selected = 0;
 80040f4:	4b12      	ldr	r3, [pc, #72]	; (8004140 <myTask+0x2220>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	701a      	strb	r2, [r3, #0]
				r_gain_selected = 0;
 80040fa:	4b12      	ldr	r3, [pc, #72]	; (8004144 <myTask+0x2224>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	701a      	strb	r2, [r3, #0]
				l_fc_selected = 0;
 8004100:	4b11      	ldr	r3, [pc, #68]	; (8004148 <myTask+0x2228>)
 8004102:	2200      	movs	r2, #0
 8004104:	701a      	strb	r2, [r3, #0]
				r_fc_selected = 0;
 8004106:	4b11      	ldr	r3, [pc, #68]	; (800414c <myTask+0x222c>)
 8004108:	2200      	movs	r2, #0
 800410a:	701a      	strb	r2, [r3, #0]
				l_bw_selected = 0;
 800410c:	4b10      	ldr	r3, [pc, #64]	; (8004150 <myTask+0x2230>)
 800410e:	2200      	movs	r2, #0
 8004110:	701a      	strb	r2, [r3, #0]
				r_bw_selected = 1;
 8004112:	4b10      	ldr	r3, [pc, #64]	; (8004154 <myTask+0x2234>)
 8004114:	2201      	movs	r2, #1
 8004116:	701a      	strb	r2, [r3, #0]
				state_home = save2;
 8004118:	4b06      	ldr	r3, [pc, #24]	; (8004134 <myTask+0x2214>)
 800411a:	2206      	movs	r2, #6
 800411c:	701a      	strb	r2, [r3, #0]
				last_state = r_bw;
 800411e:	4b06      	ldr	r3, [pc, #24]	; (8004138 <myTask+0x2218>)
 8004120:	220e      	movs	r2, #14
 8004122:	701a      	strb	r2, [r3, #0]
		break;
 8004124:	e2a6      	b.n	8004674 <myTask+0x2754>
 8004126:	bf00      	nop
 8004128:	20000540 	.word	0x20000540
 800412c:	20000b34 	.word	0x20000b34
 8004130:	20000790 	.word	0x20000790
 8004134:	200004e0 	.word	0x200004e0
 8004138:	20000016 	.word	0x20000016
 800413c:	20000017 	.word	0x20000017
 8004140:	200000c2 	.word	0x200000c2
 8004144:	200000c3 	.word	0x200000c3
 8004148:	200000c4 	.word	0x200000c4
 800414c:	200000c5 	.word	0x200000c5
 8004150:	200000c6 	.word	0x200000c6
 8004154:	200000c7 	.word	0x200000c7
				band_selected = 1;
 8004158:	4baa      	ldr	r3, [pc, #680]	; (8004404 <myTask+0x24e4>)
 800415a:	2201      	movs	r2, #1
 800415c:	701a      	strb	r2, [r3, #0]
				l_gain_selected = 0;
 800415e:	4baa      	ldr	r3, [pc, #680]	; (8004408 <myTask+0x24e8>)
 8004160:	2200      	movs	r2, #0
 8004162:	701a      	strb	r2, [r3, #0]
				r_gain_selected = 0;
 8004164:	4ba9      	ldr	r3, [pc, #676]	; (800440c <myTask+0x24ec>)
 8004166:	2200      	movs	r2, #0
 8004168:	701a      	strb	r2, [r3, #0]
				l_fc_selected = 0;
 800416a:	4ba9      	ldr	r3, [pc, #676]	; (8004410 <myTask+0x24f0>)
 800416c:	2200      	movs	r2, #0
 800416e:	701a      	strb	r2, [r3, #0]
				r_fc_selected = 0;
 8004170:	4ba8      	ldr	r3, [pc, #672]	; (8004414 <myTask+0x24f4>)
 8004172:	2200      	movs	r2, #0
 8004174:	701a      	strb	r2, [r3, #0]
				l_bw_selected = 0;
 8004176:	4ba8      	ldr	r3, [pc, #672]	; (8004418 <myTask+0x24f8>)
 8004178:	2200      	movs	r2, #0
 800417a:	701a      	strb	r2, [r3, #0]
				r_bw_selected = 0;
 800417c:	4ba7      	ldr	r3, [pc, #668]	; (800441c <myTask+0x24fc>)
 800417e:	2200      	movs	r2, #0
 8004180:	701a      	strb	r2, [r3, #0]
				state_home = save2;
 8004182:	4ba7      	ldr	r3, [pc, #668]	; (8004420 <myTask+0x2500>)
 8004184:	2206      	movs	r2, #6
 8004186:	701a      	strb	r2, [r3, #0]
				last_state = band;
 8004188:	4ba6      	ldr	r3, [pc, #664]	; (8004424 <myTask+0x2504>)
 800418a:	2208      	movs	r2, #8
 800418c:	701a      	strb	r2, [r3, #0]
		break;
 800418e:	e271      	b.n	8004674 <myTask+0x2754>
		else if(switchLeft() || switchRight()){
 8004190:	f002 fd9c 	bl	8006ccc <switchLeft>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d105      	bne.n	80041a6 <myTask+0x2286>
 800419a:	f002 fdc3 	bl	8006d24 <switchRight>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f000 8267 	beq.w	8004674 <myTask+0x2754>
			band_selected = 0;
 80041a6:	4b97      	ldr	r3, [pc, #604]	; (8004404 <myTask+0x24e4>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80041ac:	4b96      	ldr	r3, [pc, #600]	; (8004408 <myTask+0x24e8>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 80041b2:	4b96      	ldr	r3, [pc, #600]	; (800440c <myTask+0x24ec>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 1;
 80041b8:	4b95      	ldr	r3, [pc, #596]	; (8004410 <myTask+0x24f0>)
 80041ba:	2201      	movs	r2, #1
 80041bc:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80041be:	4b95      	ldr	r3, [pc, #596]	; (8004414 <myTask+0x24f4>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80041c4:	4b94      	ldr	r3, [pc, #592]	; (8004418 <myTask+0x24f8>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80041ca:	4b94      	ldr	r3, [pc, #592]	; (800441c <myTask+0x24fc>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	701a      	strb	r2, [r3, #0]
			state_home = save2;
 80041d0:	4b93      	ldr	r3, [pc, #588]	; (8004420 <myTask+0x2500>)
 80041d2:	2206      	movs	r2, #6
 80041d4:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 80041d6:	4b93      	ldr	r3, [pc, #588]	; (8004424 <myTask+0x2504>)
 80041d8:	220b      	movs	r2, #11
 80041da:	701a      	strb	r2, [r3, #0]
		break;
 80041dc:	e24a      	b.n	8004674 <myTask+0x2754>

	case l_bw:
		if(encoderCW()){
 80041de:	f002 fce1 	bl	8006ba4 <encoderCW>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d04f      	beq.n	8004288 <myTask+0x2368>
			myPreset[EQ_preset].bw_L[EQ_band] += 1;
 80041e8:	4b8f      	ldr	r3, [pc, #572]	; (8004428 <myTask+0x2508>)
 80041ea:	f993 3000 	ldrsb.w	r3, [r3]
 80041ee:	4618      	mov	r0, r3
 80041f0:	4b8e      	ldr	r3, [pc, #568]	; (800442c <myTask+0x250c>)
 80041f2:	f993 3000 	ldrsb.w	r3, [r3]
 80041f6:	4619      	mov	r1, r3
 80041f8:	4a8d      	ldr	r2, [pc, #564]	; (8004430 <myTask+0x2510>)
 80041fa:	235c      	movs	r3, #92	; 0x5c
 80041fc:	fb03 f300 	mul.w	r3, r3, r0
 8004200:	4413      	add	r3, r2
 8004202:	440b      	add	r3, r1
 8004204:	3357      	adds	r3, #87	; 0x57
 8004206:	f993 3000 	ldrsb.w	r3, [r3]
 800420a:	b2db      	uxtb	r3, r3
 800420c:	3301      	adds	r3, #1
 800420e:	b2da      	uxtb	r2, r3
 8004210:	4b85      	ldr	r3, [pc, #532]	; (8004428 <myTask+0x2508>)
 8004212:	f993 3000 	ldrsb.w	r3, [r3]
 8004216:	461c      	mov	r4, r3
 8004218:	4b84      	ldr	r3, [pc, #528]	; (800442c <myTask+0x250c>)
 800421a:	f993 3000 	ldrsb.w	r3, [r3]
 800421e:	4618      	mov	r0, r3
 8004220:	b251      	sxtb	r1, r2
 8004222:	4a83      	ldr	r2, [pc, #524]	; (8004430 <myTask+0x2510>)
 8004224:	235c      	movs	r3, #92	; 0x5c
 8004226:	fb03 f304 	mul.w	r3, r3, r4
 800422a:	4413      	add	r3, r2
 800422c:	4403      	add	r3, r0
 800422e:	3357      	adds	r3, #87	; 0x57
 8004230:	460a      	mov	r2, r1
 8004232:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_L[EQ_band] > 100){
 8004234:	4b7c      	ldr	r3, [pc, #496]	; (8004428 <myTask+0x2508>)
 8004236:	f993 3000 	ldrsb.w	r3, [r3]
 800423a:	4618      	mov	r0, r3
 800423c:	4b7b      	ldr	r3, [pc, #492]	; (800442c <myTask+0x250c>)
 800423e:	f993 3000 	ldrsb.w	r3, [r3]
 8004242:	4619      	mov	r1, r3
 8004244:	4a7a      	ldr	r2, [pc, #488]	; (8004430 <myTask+0x2510>)
 8004246:	235c      	movs	r3, #92	; 0x5c
 8004248:	fb03 f300 	mul.w	r3, r3, r0
 800424c:	4413      	add	r3, r2
 800424e:	440b      	add	r3, r1
 8004250:	3357      	adds	r3, #87	; 0x57
 8004252:	f993 3000 	ldrsb.w	r3, [r3]
 8004256:	2b64      	cmp	r3, #100	; 0x64
 8004258:	dd10      	ble.n	800427c <myTask+0x235c>
				myPreset[EQ_preset].bw_L[EQ_band] = 0;
 800425a:	4b73      	ldr	r3, [pc, #460]	; (8004428 <myTask+0x2508>)
 800425c:	f993 3000 	ldrsb.w	r3, [r3]
 8004260:	4618      	mov	r0, r3
 8004262:	4b72      	ldr	r3, [pc, #456]	; (800442c <myTask+0x250c>)
 8004264:	f993 3000 	ldrsb.w	r3, [r3]
 8004268:	4619      	mov	r1, r3
 800426a:	4a71      	ldr	r2, [pc, #452]	; (8004430 <myTask+0x2510>)
 800426c:	235c      	movs	r3, #92	; 0x5c
 800426e:	fb03 f300 	mul.w	r3, r3, r0
 8004272:	4413      	add	r3, r2
 8004274:	440b      	add	r3, r1
 8004276:	3357      	adds	r3, #87	; 0x57
 8004278:	2200      	movs	r2, #0
 800427a:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 800427c:	4b68      	ldr	r3, [pc, #416]	; (8004420 <myTask+0x2500>)
 800427e:	2207      	movs	r2, #7
 8004280:	701a      	strb	r2, [r3, #0]
			last_state = l_bw;
 8004282:	4b68      	ldr	r3, [pc, #416]	; (8004424 <myTask+0x2504>)
 8004284:	220d      	movs	r2, #13
 8004286:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8004288:	f002 fcc0 	bl	8006c0c <encoderCCW>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d04f      	beq.n	8004332 <myTask+0x2412>
			myPreset[EQ_preset].bw_L[EQ_band] -= 1;
 8004292:	4b65      	ldr	r3, [pc, #404]	; (8004428 <myTask+0x2508>)
 8004294:	f993 3000 	ldrsb.w	r3, [r3]
 8004298:	4618      	mov	r0, r3
 800429a:	4b64      	ldr	r3, [pc, #400]	; (800442c <myTask+0x250c>)
 800429c:	f993 3000 	ldrsb.w	r3, [r3]
 80042a0:	4619      	mov	r1, r3
 80042a2:	4a63      	ldr	r2, [pc, #396]	; (8004430 <myTask+0x2510>)
 80042a4:	235c      	movs	r3, #92	; 0x5c
 80042a6:	fb03 f300 	mul.w	r3, r3, r0
 80042aa:	4413      	add	r3, r2
 80042ac:	440b      	add	r3, r1
 80042ae:	3357      	adds	r3, #87	; 0x57
 80042b0:	f993 3000 	ldrsb.w	r3, [r3]
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	3b01      	subs	r3, #1
 80042b8:	b2da      	uxtb	r2, r3
 80042ba:	4b5b      	ldr	r3, [pc, #364]	; (8004428 <myTask+0x2508>)
 80042bc:	f993 3000 	ldrsb.w	r3, [r3]
 80042c0:	461c      	mov	r4, r3
 80042c2:	4b5a      	ldr	r3, [pc, #360]	; (800442c <myTask+0x250c>)
 80042c4:	f993 3000 	ldrsb.w	r3, [r3]
 80042c8:	4618      	mov	r0, r3
 80042ca:	b251      	sxtb	r1, r2
 80042cc:	4a58      	ldr	r2, [pc, #352]	; (8004430 <myTask+0x2510>)
 80042ce:	235c      	movs	r3, #92	; 0x5c
 80042d0:	fb03 f304 	mul.w	r3, r3, r4
 80042d4:	4413      	add	r3, r2
 80042d6:	4403      	add	r3, r0
 80042d8:	3357      	adds	r3, #87	; 0x57
 80042da:	460a      	mov	r2, r1
 80042dc:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_L[EQ_band] < 0){
 80042de:	4b52      	ldr	r3, [pc, #328]	; (8004428 <myTask+0x2508>)
 80042e0:	f993 3000 	ldrsb.w	r3, [r3]
 80042e4:	4618      	mov	r0, r3
 80042e6:	4b51      	ldr	r3, [pc, #324]	; (800442c <myTask+0x250c>)
 80042e8:	f993 3000 	ldrsb.w	r3, [r3]
 80042ec:	4619      	mov	r1, r3
 80042ee:	4a50      	ldr	r2, [pc, #320]	; (8004430 <myTask+0x2510>)
 80042f0:	235c      	movs	r3, #92	; 0x5c
 80042f2:	fb03 f300 	mul.w	r3, r3, r0
 80042f6:	4413      	add	r3, r2
 80042f8:	440b      	add	r3, r1
 80042fa:	3357      	adds	r3, #87	; 0x57
 80042fc:	f993 3000 	ldrsb.w	r3, [r3]
 8004300:	2b00      	cmp	r3, #0
 8004302:	da10      	bge.n	8004326 <myTask+0x2406>
				myPreset[EQ_preset].bw_L[EQ_band] = 100;
 8004304:	4b48      	ldr	r3, [pc, #288]	; (8004428 <myTask+0x2508>)
 8004306:	f993 3000 	ldrsb.w	r3, [r3]
 800430a:	4618      	mov	r0, r3
 800430c:	4b47      	ldr	r3, [pc, #284]	; (800442c <myTask+0x250c>)
 800430e:	f993 3000 	ldrsb.w	r3, [r3]
 8004312:	4619      	mov	r1, r3
 8004314:	4a46      	ldr	r2, [pc, #280]	; (8004430 <myTask+0x2510>)
 8004316:	235c      	movs	r3, #92	; 0x5c
 8004318:	fb03 f300 	mul.w	r3, r3, r0
 800431c:	4413      	add	r3, r2
 800431e:	440b      	add	r3, r1
 8004320:	3357      	adds	r3, #87	; 0x57
 8004322:	2264      	movs	r2, #100	; 0x64
 8004324:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 8004326:	4b3e      	ldr	r3, [pc, #248]	; (8004420 <myTask+0x2500>)
 8004328:	2207      	movs	r2, #7
 800432a:	701a      	strb	r2, [r3, #0]
			last_state = l_bw;
 800432c:	4b3d      	ldr	r3, [pc, #244]	; (8004424 <myTask+0x2504>)
 800432e:	220d      	movs	r2, #13
 8004330:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8004332:	f002 fd23 	bl	8006d7c <switchUp>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d01b      	beq.n	8004374 <myTask+0x2454>
			band_selected = 0;
 800433c:	4b31      	ldr	r3, [pc, #196]	; (8004404 <myTask+0x24e4>)
 800433e:	2200      	movs	r2, #0
 8004340:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8004342:	4b31      	ldr	r3, [pc, #196]	; (8004408 <myTask+0x24e8>)
 8004344:	2200      	movs	r2, #0
 8004346:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8004348:	4b30      	ldr	r3, [pc, #192]	; (800440c <myTask+0x24ec>)
 800434a:	2200      	movs	r2, #0
 800434c:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 1;
 800434e:	4b30      	ldr	r3, [pc, #192]	; (8004410 <myTask+0x24f0>)
 8004350:	2201      	movs	r2, #1
 8004352:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8004354:	4b2f      	ldr	r3, [pc, #188]	; (8004414 <myTask+0x24f4>)
 8004356:	2200      	movs	r2, #0
 8004358:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800435a:	4b2f      	ldr	r3, [pc, #188]	; (8004418 <myTask+0x24f8>)
 800435c:	2200      	movs	r2, #0
 800435e:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8004360:	4b2e      	ldr	r3, [pc, #184]	; (800441c <myTask+0x24fc>)
 8004362:	2200      	movs	r2, #0
 8004364:	701a      	strb	r2, [r3, #0]

			state_home = save2;
 8004366:	4b2e      	ldr	r3, [pc, #184]	; (8004420 <myTask+0x2500>)
 8004368:	2206      	movs	r2, #6
 800436a:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 800436c:	4b2d      	ldr	r3, [pc, #180]	; (8004424 <myTask+0x2504>)
 800436e:	220b      	movs	r2, #11
 8004370:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 1;

			state_home = save2;
			last_state = r_bw;
		}
		break;
 8004372:	e181      	b.n	8004678 <myTask+0x2758>
		else if(switchDown()){
 8004374:	f002 fc7e 	bl	8006c74 <switchDown>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d01b      	beq.n	80043b6 <myTask+0x2496>
			band_selected = 1;
 800437e:	4b21      	ldr	r3, [pc, #132]	; (8004404 <myTask+0x24e4>)
 8004380:	2201      	movs	r2, #1
 8004382:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8004384:	4b20      	ldr	r3, [pc, #128]	; (8004408 <myTask+0x24e8>)
 8004386:	2200      	movs	r2, #0
 8004388:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800438a:	4b20      	ldr	r3, [pc, #128]	; (800440c <myTask+0x24ec>)
 800438c:	2200      	movs	r2, #0
 800438e:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8004390:	4b1f      	ldr	r3, [pc, #124]	; (8004410 <myTask+0x24f0>)
 8004392:	2200      	movs	r2, #0
 8004394:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8004396:	4b1f      	ldr	r3, [pc, #124]	; (8004414 <myTask+0x24f4>)
 8004398:	2200      	movs	r2, #0
 800439a:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800439c:	4b1e      	ldr	r3, [pc, #120]	; (8004418 <myTask+0x24f8>)
 800439e:	2200      	movs	r2, #0
 80043a0:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80043a2:	4b1e      	ldr	r3, [pc, #120]	; (800441c <myTask+0x24fc>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	701a      	strb	r2, [r3, #0]
			state_home = save2;
 80043a8:	4b1d      	ldr	r3, [pc, #116]	; (8004420 <myTask+0x2500>)
 80043aa:	2206      	movs	r2, #6
 80043ac:	701a      	strb	r2, [r3, #0]
			last_state = band;
 80043ae:	4b1d      	ldr	r3, [pc, #116]	; (8004424 <myTask+0x2504>)
 80043b0:	2208      	movs	r2, #8
 80043b2:	701a      	strb	r2, [r3, #0]
		break;
 80043b4:	e160      	b.n	8004678 <myTask+0x2758>
		else if(switchLeft() || switchRight()){
 80043b6:	f002 fc89 	bl	8006ccc <switchLeft>
 80043ba:	4603      	mov	r3, r0
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d105      	bne.n	80043cc <myTask+0x24ac>
 80043c0:	f002 fcb0 	bl	8006d24 <switchRight>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f000 8156 	beq.w	8004678 <myTask+0x2758>
			band_selected = 0;
 80043cc:	4b0d      	ldr	r3, [pc, #52]	; (8004404 <myTask+0x24e4>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80043d2:	4b0d      	ldr	r3, [pc, #52]	; (8004408 <myTask+0x24e8>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 80043d8:	4b0c      	ldr	r3, [pc, #48]	; (800440c <myTask+0x24ec>)
 80043da:	2200      	movs	r2, #0
 80043dc:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80043de:	4b0c      	ldr	r3, [pc, #48]	; (8004410 <myTask+0x24f0>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80043e4:	4b0b      	ldr	r3, [pc, #44]	; (8004414 <myTask+0x24f4>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80043ea:	4b0b      	ldr	r3, [pc, #44]	; (8004418 <myTask+0x24f8>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 1;
 80043f0:	4b0a      	ldr	r3, [pc, #40]	; (800441c <myTask+0x24fc>)
 80043f2:	2201      	movs	r2, #1
 80043f4:	701a      	strb	r2, [r3, #0]
			state_home = save2;
 80043f6:	4b0a      	ldr	r3, [pc, #40]	; (8004420 <myTask+0x2500>)
 80043f8:	2206      	movs	r2, #6
 80043fa:	701a      	strb	r2, [r3, #0]
			last_state = r_bw;
 80043fc:	4b09      	ldr	r3, [pc, #36]	; (8004424 <myTask+0x2504>)
 80043fe:	220e      	movs	r2, #14
 8004400:	701a      	strb	r2, [r3, #0]
		break;
 8004402:	e139      	b.n	8004678 <myTask+0x2758>
 8004404:	20000017 	.word	0x20000017
 8004408:	200000c2 	.word	0x200000c2
 800440c:	200000c3 	.word	0x200000c3
 8004410:	200000c4 	.word	0x200000c4
 8004414:	200000c5 	.word	0x200000c5
 8004418:	200000c6 	.word	0x200000c6
 800441c:	200000c7 	.word	0x200000c7
 8004420:	200004e0 	.word	0x200004e0
 8004424:	20000016 	.word	0x20000016
 8004428:	20000540 	.word	0x20000540
 800442c:	20000b34 	.word	0x20000b34
 8004430:	20000790 	.word	0x20000790

	case r_bw:
		if(encoderCW()){
 8004434:	f002 fbb6 	bl	8006ba4 <encoderCW>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d04f      	beq.n	80044de <myTask+0x25be>
			myPreset[EQ_preset].bw_R[EQ_band] += 1;
 800443e:	4b91      	ldr	r3, [pc, #580]	; (8004684 <myTask+0x2764>)
 8004440:	f993 3000 	ldrsb.w	r3, [r3]
 8004444:	4618      	mov	r0, r3
 8004446:	4b90      	ldr	r3, [pc, #576]	; (8004688 <myTask+0x2768>)
 8004448:	f993 3000 	ldrsb.w	r3, [r3]
 800444c:	4619      	mov	r1, r3
 800444e:	4a8f      	ldr	r2, [pc, #572]	; (800468c <myTask+0x276c>)
 8004450:	235c      	movs	r3, #92	; 0x5c
 8004452:	fb03 f300 	mul.w	r3, r3, r0
 8004456:	4413      	add	r3, r2
 8004458:	440b      	add	r3, r1
 800445a:	3354      	adds	r3, #84	; 0x54
 800445c:	f993 3000 	ldrsb.w	r3, [r3]
 8004460:	b2db      	uxtb	r3, r3
 8004462:	3301      	adds	r3, #1
 8004464:	b2da      	uxtb	r2, r3
 8004466:	4b87      	ldr	r3, [pc, #540]	; (8004684 <myTask+0x2764>)
 8004468:	f993 3000 	ldrsb.w	r3, [r3]
 800446c:	461c      	mov	r4, r3
 800446e:	4b86      	ldr	r3, [pc, #536]	; (8004688 <myTask+0x2768>)
 8004470:	f993 3000 	ldrsb.w	r3, [r3]
 8004474:	4618      	mov	r0, r3
 8004476:	b251      	sxtb	r1, r2
 8004478:	4a84      	ldr	r2, [pc, #528]	; (800468c <myTask+0x276c>)
 800447a:	235c      	movs	r3, #92	; 0x5c
 800447c:	fb03 f304 	mul.w	r3, r3, r4
 8004480:	4413      	add	r3, r2
 8004482:	4403      	add	r3, r0
 8004484:	3354      	adds	r3, #84	; 0x54
 8004486:	460a      	mov	r2, r1
 8004488:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_R[EQ_band] > 100){
 800448a:	4b7e      	ldr	r3, [pc, #504]	; (8004684 <myTask+0x2764>)
 800448c:	f993 3000 	ldrsb.w	r3, [r3]
 8004490:	4618      	mov	r0, r3
 8004492:	4b7d      	ldr	r3, [pc, #500]	; (8004688 <myTask+0x2768>)
 8004494:	f993 3000 	ldrsb.w	r3, [r3]
 8004498:	4619      	mov	r1, r3
 800449a:	4a7c      	ldr	r2, [pc, #496]	; (800468c <myTask+0x276c>)
 800449c:	235c      	movs	r3, #92	; 0x5c
 800449e:	fb03 f300 	mul.w	r3, r3, r0
 80044a2:	4413      	add	r3, r2
 80044a4:	440b      	add	r3, r1
 80044a6:	3354      	adds	r3, #84	; 0x54
 80044a8:	f993 3000 	ldrsb.w	r3, [r3]
 80044ac:	2b64      	cmp	r3, #100	; 0x64
 80044ae:	dd10      	ble.n	80044d2 <myTask+0x25b2>
				myPreset[EQ_preset].bw_R[EQ_band] = 0;
 80044b0:	4b74      	ldr	r3, [pc, #464]	; (8004684 <myTask+0x2764>)
 80044b2:	f993 3000 	ldrsb.w	r3, [r3]
 80044b6:	4618      	mov	r0, r3
 80044b8:	4b73      	ldr	r3, [pc, #460]	; (8004688 <myTask+0x2768>)
 80044ba:	f993 3000 	ldrsb.w	r3, [r3]
 80044be:	4619      	mov	r1, r3
 80044c0:	4a72      	ldr	r2, [pc, #456]	; (800468c <myTask+0x276c>)
 80044c2:	235c      	movs	r3, #92	; 0x5c
 80044c4:	fb03 f300 	mul.w	r3, r3, r0
 80044c8:	4413      	add	r3, r2
 80044ca:	440b      	add	r3, r1
 80044cc:	3354      	adds	r3, #84	; 0x54
 80044ce:	2200      	movs	r2, #0
 80044d0:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 80044d2:	4b6f      	ldr	r3, [pc, #444]	; (8004690 <myTask+0x2770>)
 80044d4:	2207      	movs	r2, #7
 80044d6:	701a      	strb	r2, [r3, #0]
			last_state = r_bw;
 80044d8:	4b6e      	ldr	r3, [pc, #440]	; (8004694 <myTask+0x2774>)
 80044da:	220e      	movs	r2, #14
 80044dc:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 80044de:	f002 fb95 	bl	8006c0c <encoderCCW>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d04f      	beq.n	8004588 <myTask+0x2668>
			myPreset[EQ_preset].bw_R[EQ_band] -= 1;
 80044e8:	4b66      	ldr	r3, [pc, #408]	; (8004684 <myTask+0x2764>)
 80044ea:	f993 3000 	ldrsb.w	r3, [r3]
 80044ee:	4618      	mov	r0, r3
 80044f0:	4b65      	ldr	r3, [pc, #404]	; (8004688 <myTask+0x2768>)
 80044f2:	f993 3000 	ldrsb.w	r3, [r3]
 80044f6:	4619      	mov	r1, r3
 80044f8:	4a64      	ldr	r2, [pc, #400]	; (800468c <myTask+0x276c>)
 80044fa:	235c      	movs	r3, #92	; 0x5c
 80044fc:	fb03 f300 	mul.w	r3, r3, r0
 8004500:	4413      	add	r3, r2
 8004502:	440b      	add	r3, r1
 8004504:	3354      	adds	r3, #84	; 0x54
 8004506:	f993 3000 	ldrsb.w	r3, [r3]
 800450a:	b2db      	uxtb	r3, r3
 800450c:	3b01      	subs	r3, #1
 800450e:	b2da      	uxtb	r2, r3
 8004510:	4b5c      	ldr	r3, [pc, #368]	; (8004684 <myTask+0x2764>)
 8004512:	f993 3000 	ldrsb.w	r3, [r3]
 8004516:	461c      	mov	r4, r3
 8004518:	4b5b      	ldr	r3, [pc, #364]	; (8004688 <myTask+0x2768>)
 800451a:	f993 3000 	ldrsb.w	r3, [r3]
 800451e:	4618      	mov	r0, r3
 8004520:	b251      	sxtb	r1, r2
 8004522:	4a5a      	ldr	r2, [pc, #360]	; (800468c <myTask+0x276c>)
 8004524:	235c      	movs	r3, #92	; 0x5c
 8004526:	fb03 f304 	mul.w	r3, r3, r4
 800452a:	4413      	add	r3, r2
 800452c:	4403      	add	r3, r0
 800452e:	3354      	adds	r3, #84	; 0x54
 8004530:	460a      	mov	r2, r1
 8004532:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_R[EQ_band] < 0){
 8004534:	4b53      	ldr	r3, [pc, #332]	; (8004684 <myTask+0x2764>)
 8004536:	f993 3000 	ldrsb.w	r3, [r3]
 800453a:	4618      	mov	r0, r3
 800453c:	4b52      	ldr	r3, [pc, #328]	; (8004688 <myTask+0x2768>)
 800453e:	f993 3000 	ldrsb.w	r3, [r3]
 8004542:	4619      	mov	r1, r3
 8004544:	4a51      	ldr	r2, [pc, #324]	; (800468c <myTask+0x276c>)
 8004546:	235c      	movs	r3, #92	; 0x5c
 8004548:	fb03 f300 	mul.w	r3, r3, r0
 800454c:	4413      	add	r3, r2
 800454e:	440b      	add	r3, r1
 8004550:	3354      	adds	r3, #84	; 0x54
 8004552:	f993 3000 	ldrsb.w	r3, [r3]
 8004556:	2b00      	cmp	r3, #0
 8004558:	da10      	bge.n	800457c <myTask+0x265c>
				myPreset[EQ_preset].bw_R[EQ_band] = 100;
 800455a:	4b4a      	ldr	r3, [pc, #296]	; (8004684 <myTask+0x2764>)
 800455c:	f993 3000 	ldrsb.w	r3, [r3]
 8004560:	4618      	mov	r0, r3
 8004562:	4b49      	ldr	r3, [pc, #292]	; (8004688 <myTask+0x2768>)
 8004564:	f993 3000 	ldrsb.w	r3, [r3]
 8004568:	4619      	mov	r1, r3
 800456a:	4a48      	ldr	r2, [pc, #288]	; (800468c <myTask+0x276c>)
 800456c:	235c      	movs	r3, #92	; 0x5c
 800456e:	fb03 f300 	mul.w	r3, r3, r0
 8004572:	4413      	add	r3, r2
 8004574:	440b      	add	r3, r1
 8004576:	3354      	adds	r3, #84	; 0x54
 8004578:	2264      	movs	r2, #100	; 0x64
 800457a:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 800457c:	4b44      	ldr	r3, [pc, #272]	; (8004690 <myTask+0x2770>)
 800457e:	2207      	movs	r2, #7
 8004580:	701a      	strb	r2, [r3, #0]
			last_state = r_bw;
 8004582:	4b44      	ldr	r3, [pc, #272]	; (8004694 <myTask+0x2774>)
 8004584:	220e      	movs	r2, #14
 8004586:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8004588:	f002 fbf8 	bl	8006d7c <switchUp>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d01b      	beq.n	80045ca <myTask+0x26aa>
			band_selected = 0;
 8004592:	4b41      	ldr	r3, [pc, #260]	; (8004698 <myTask+0x2778>)
 8004594:	2200      	movs	r2, #0
 8004596:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8004598:	4b40      	ldr	r3, [pc, #256]	; (800469c <myTask+0x277c>)
 800459a:	2200      	movs	r2, #0
 800459c:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800459e:	4b40      	ldr	r3, [pc, #256]	; (80046a0 <myTask+0x2780>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80045a4:	4b3f      	ldr	r3, [pc, #252]	; (80046a4 <myTask+0x2784>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 1;
 80045aa:	4b3f      	ldr	r3, [pc, #252]	; (80046a8 <myTask+0x2788>)
 80045ac:	2201      	movs	r2, #1
 80045ae:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80045b0:	4b3e      	ldr	r3, [pc, #248]	; (80046ac <myTask+0x278c>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80045b6:	4b3e      	ldr	r3, [pc, #248]	; (80046b0 <myTask+0x2790>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	701a      	strb	r2, [r3, #0]

			state_home = save2;
 80045bc:	4b34      	ldr	r3, [pc, #208]	; (8004690 <myTask+0x2770>)
 80045be:	2206      	movs	r2, #6
 80045c0:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 80045c2:	4b34      	ldr	r3, [pc, #208]	; (8004694 <myTask+0x2774>)
 80045c4:	220c      	movs	r2, #12
 80045c6:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = save2;
			last_state = l_bw;
		}
		break;
 80045c8:	e058      	b.n	800467c <myTask+0x275c>
		else if(switchDown()){
 80045ca:	f002 fb53 	bl	8006c74 <switchDown>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d01b      	beq.n	800460c <myTask+0x26ec>
			band_selected = 1;
 80045d4:	4b30      	ldr	r3, [pc, #192]	; (8004698 <myTask+0x2778>)
 80045d6:	2201      	movs	r2, #1
 80045d8:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80045da:	4b30      	ldr	r3, [pc, #192]	; (800469c <myTask+0x277c>)
 80045dc:	2200      	movs	r2, #0
 80045de:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 80045e0:	4b2f      	ldr	r3, [pc, #188]	; (80046a0 <myTask+0x2780>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80045e6:	4b2f      	ldr	r3, [pc, #188]	; (80046a4 <myTask+0x2784>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80045ec:	4b2e      	ldr	r3, [pc, #184]	; (80046a8 <myTask+0x2788>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80045f2:	4b2e      	ldr	r3, [pc, #184]	; (80046ac <myTask+0x278c>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80045f8:	4b2d      	ldr	r3, [pc, #180]	; (80046b0 <myTask+0x2790>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	701a      	strb	r2, [r3, #0]
			state_home = save2;
 80045fe:	4b24      	ldr	r3, [pc, #144]	; (8004690 <myTask+0x2770>)
 8004600:	2206      	movs	r2, #6
 8004602:	701a      	strb	r2, [r3, #0]
			last_state = band;
 8004604:	4b23      	ldr	r3, [pc, #140]	; (8004694 <myTask+0x2774>)
 8004606:	2208      	movs	r2, #8
 8004608:	701a      	strb	r2, [r3, #0]
		break;
 800460a:	e037      	b.n	800467c <myTask+0x275c>
		else if(switchLeft() || switchRight()){
 800460c:	f002 fb5e 	bl	8006ccc <switchLeft>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d104      	bne.n	8004620 <myTask+0x2700>
 8004616:	f002 fb85 	bl	8006d24 <switchRight>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d02d      	beq.n	800467c <myTask+0x275c>
			band_selected = 0;
 8004620:	4b1d      	ldr	r3, [pc, #116]	; (8004698 <myTask+0x2778>)
 8004622:	2200      	movs	r2, #0
 8004624:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8004626:	4b1d      	ldr	r3, [pc, #116]	; (800469c <myTask+0x277c>)
 8004628:	2200      	movs	r2, #0
 800462a:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800462c:	4b1c      	ldr	r3, [pc, #112]	; (80046a0 <myTask+0x2780>)
 800462e:	2200      	movs	r2, #0
 8004630:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8004632:	4b1c      	ldr	r3, [pc, #112]	; (80046a4 <myTask+0x2784>)
 8004634:	2200      	movs	r2, #0
 8004636:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8004638:	4b1b      	ldr	r3, [pc, #108]	; (80046a8 <myTask+0x2788>)
 800463a:	2200      	movs	r2, #0
 800463c:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 1;
 800463e:	4b1b      	ldr	r3, [pc, #108]	; (80046ac <myTask+0x278c>)
 8004640:	2201      	movs	r2, #1
 8004642:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8004644:	4b1a      	ldr	r3, [pc, #104]	; (80046b0 <myTask+0x2790>)
 8004646:	2200      	movs	r2, #0
 8004648:	701a      	strb	r2, [r3, #0]
			state_home = save2;
 800464a:	4b11      	ldr	r3, [pc, #68]	; (8004690 <myTask+0x2770>)
 800464c:	2206      	movs	r2, #6
 800464e:	701a      	strb	r2, [r3, #0]
			last_state = l_bw;
 8004650:	4b10      	ldr	r3, [pc, #64]	; (8004694 <myTask+0x2774>)
 8004652:	220d      	movs	r2, #13
 8004654:	701a      	strb	r2, [r3, #0]
		break;
 8004656:	e011      	b.n	800467c <myTask+0x275c>
		break;
 8004658:	bf00      	nop
 800465a:	e010      	b.n	800467e <myTask+0x275e>
		break;
 800465c:	bf00      	nop
 800465e:	e00e      	b.n	800467e <myTask+0x275e>
		break;
 8004660:	bf00      	nop
 8004662:	e00c      	b.n	800467e <myTask+0x275e>
		break;
 8004664:	bf00      	nop
 8004666:	e00a      	b.n	800467e <myTask+0x275e>
		break;
 8004668:	bf00      	nop
 800466a:	e008      	b.n	800467e <myTask+0x275e>
		break;
 800466c:	bf00      	nop
 800466e:	e006      	b.n	800467e <myTask+0x275e>
		break;
 8004670:	bf00      	nop
 8004672:	e004      	b.n	800467e <myTask+0x275e>
		break;
 8004674:	bf00      	nop
 8004676:	e002      	b.n	800467e <myTask+0x275e>
		break;
 8004678:	bf00      	nop
 800467a:	e000      	b.n	800467e <myTask+0x275e>
		break;
 800467c:	bf00      	nop
	}
}
 800467e:	bf00      	nop
 8004680:	46bd      	mov	sp, r7
 8004682:	bdb0      	pop	{r4, r5, r7, pc}
 8004684:	20000540 	.word	0x20000540
 8004688:	20000b34 	.word	0x20000b34
 800468c:	20000790 	.word	0x20000790
 8004690:	200004e0 	.word	0x200004e0
 8004694:	20000016 	.word	0x20000016
 8004698:	20000017 	.word	0x20000017
 800469c:	200000c2 	.word	0x200000c2
 80046a0:	200000c3 	.word	0x200000c3
 80046a4:	200000c4 	.word	0x200000c4
 80046a8:	200000c5 	.word	0x200000c5
 80046ac:	200000c6 	.word	0x200000c6
 80046b0:	200000c7 	.word	0x200000c7

080046b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80046b4:	b480      	push	{r7}
 80046b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80046b8:	bf00      	nop
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr

080046c2 <bytesToWrite>:
 *  Created on: Mar 11, 2021
 *      Author: Andi
 */
#include "myEEPROM.h"

uint16_t bytesToWrite(uint16_t size, uint16_t offset){
 80046c2:	b480      	push	{r7}
 80046c4:	b083      	sub	sp, #12
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	4603      	mov	r3, r0
 80046ca:	460a      	mov	r2, r1
 80046cc:	80fb      	strh	r3, [r7, #6]
 80046ce:	4613      	mov	r3, r2
 80046d0:	80bb      	strh	r3, [r7, #4]
	if((size+offset)<32){
 80046d2:	88fa      	ldrh	r2, [r7, #6]
 80046d4:	88bb      	ldrh	r3, [r7, #4]
 80046d6:	4413      	add	r3, r2
 80046d8:	2b1f      	cmp	r3, #31
 80046da:	dc01      	bgt.n	80046e0 <bytesToWrite+0x1e>
		return size;
 80046dc:	88fb      	ldrh	r3, [r7, #6]
 80046de:	e003      	b.n	80046e8 <bytesToWrite+0x26>
	} else{
		return 32 - offset;
 80046e0:	88bb      	ldrh	r3, [r7, #4]
 80046e2:	f1c3 0320 	rsb	r3, r3, #32
 80046e6:	b29b      	uxth	r3, r3
	}
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <EEPROM_Write>:

void EEPROM_Write(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b08e      	sub	sp, #56	; 0x38
 80046f8:	af04      	add	r7, sp, #16
 80046fa:	60ba      	str	r2, [r7, #8]
 80046fc:	461a      	mov	r2, r3
 80046fe:	4603      	mov	r3, r0
 8004700:	81fb      	strh	r3, [r7, #14]
 8004702:	460b      	mov	r3, r1
 8004704:	81bb      	strh	r3, [r7, #12]
 8004706:	4613      	mov	r3, r2
 8004708:	80fb      	strh	r3, [r7, #6]
	int pAddrPos = log(32)/log(2);
 800470a:	2305      	movs	r3, #5
 800470c:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 800470e:	89fb      	ldrh	r3, [r7, #14]
 8004710:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t endPage = page + ((size+offset)/32);
 8004712:	88fa      	ldrh	r2, [r7, #6]
 8004714:	89bb      	ldrh	r3, [r7, #12]
 8004716:	4413      	add	r3, r2
 8004718:	2b00      	cmp	r3, #0
 800471a:	da00      	bge.n	800471e <EEPROM_Write+0x2a>
 800471c:	331f      	adds	r3, #31
 800471e:	115b      	asrs	r3, r3, #5
 8004720:	b29a      	uxth	r2, r3
 8004722:	89fb      	ldrh	r3, [r7, #14]
 8004724:	4413      	add	r3, r2
 8004726:	837b      	strh	r3, [r7, #26]

	uint16_t numOfPages = endPage - startPage;
 8004728:	8b7a      	ldrh	r2, [r7, #26]
 800472a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	833b      	strh	r3, [r7, #24]
	uint16_t pos = 0;
 8004730:	2300      	movs	r3, #0
 8004732:	84bb      	strh	r3, [r7, #36]	; 0x24

	for(int16_t i=0; i<numOfPages; i++){
 8004734:	2300      	movs	r3, #0
 8004736:	847b      	strh	r3, [r7, #34]	; 0x22
 8004738:	e034      	b.n	80047a4 <EEPROM_Write+0xb0>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 800473a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800473c:	89b9      	ldrh	r1, [r7, #12]
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	430b      	orrs	r3, r1
 8004742:	fa02 f303 	lsl.w	r3, r2, r3
 8004746:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 8004748:	89ba      	ldrh	r2, [r7, #12]
 800474a:	88fb      	ldrh	r3, [r7, #6]
 800474c:	4611      	mov	r1, r2
 800474e:	4618      	mov	r0, r3
 8004750:	f7ff ffb7 	bl	80046c2 <bytesToWrite>
 8004754:	4603      	mov	r3, r0
 8004756:	82bb      	strh	r3, [r7, #20]

		HAL_I2C_Mem_Write(&hi2c3, 0xA0, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 8004758:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800475a:	68ba      	ldr	r2, [r7, #8]
 800475c:	4413      	add	r3, r2
 800475e:	8af9      	ldrh	r1, [r7, #22]
 8004760:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004764:	9202      	str	r2, [sp, #8]
 8004766:	8aba      	ldrh	r2, [r7, #20]
 8004768:	9201      	str	r2, [sp, #4]
 800476a:	9300      	str	r3, [sp, #0]
 800476c:	2310      	movs	r3, #16
 800476e:	460a      	mov	r2, r1
 8004770:	21a0      	movs	r1, #160	; 0xa0
 8004772:	4811      	ldr	r0, [pc, #68]	; (80047b8 <EEPROM_Write+0xc4>)
 8004774:	f004 f812 	bl	800879c <HAL_I2C_Mem_Write>

		startPage += 1;
 8004778:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800477a:	3301      	adds	r3, #1
 800477c:	84fb      	strh	r3, [r7, #38]	; 0x26
		offset = 0;
 800477e:	2300      	movs	r3, #0
 8004780:	81bb      	strh	r3, [r7, #12]

		size = size - bytesRemaining;
 8004782:	88fa      	ldrh	r2, [r7, #6]
 8004784:	8abb      	ldrh	r3, [r7, #20]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	80fb      	strh	r3, [r7, #6]
		pos += bytesRemaining;
 800478a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800478c:	8abb      	ldrh	r3, [r7, #20]
 800478e:	4413      	add	r3, r2
 8004790:	84bb      	strh	r3, [r7, #36]	; 0x24

		HAL_Delay(5);
 8004792:	2005      	movs	r0, #5
 8004794:	f002 ff44 	bl	8007620 <HAL_Delay>
	for(int16_t i=0; i<numOfPages; i++){
 8004798:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800479c:	b29b      	uxth	r3, r3
 800479e:	3301      	adds	r3, #1
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	847b      	strh	r3, [r7, #34]	; 0x22
 80047a4:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 80047a8:	8b3b      	ldrh	r3, [r7, #24]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	dbc5      	blt.n	800473a <EEPROM_Write+0x46>
	}
}
 80047ae:	bf00      	nop
 80047b0:	3728      	adds	r7, #40	; 0x28
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	200004e8 	.word	0x200004e8

080047bc <EEPROM_Read>:

void EEPROM_Read(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 80047bc:	b580      	push	{r7, lr}
 80047be:	b08c      	sub	sp, #48	; 0x30
 80047c0:	af04      	add	r7, sp, #16
 80047c2:	60ba      	str	r2, [r7, #8]
 80047c4:	461a      	mov	r2, r3
 80047c6:	4603      	mov	r3, r0
 80047c8:	81fb      	strh	r3, [r7, #14]
 80047ca:	460b      	mov	r3, r1
 80047cc:	81bb      	strh	r3, [r7, #12]
 80047ce:	4613      	mov	r3, r2
 80047d0:	80fb      	strh	r3, [r7, #6]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 80047d2:	2305      	movs	r3, #5
 80047d4:	833b      	strh	r3, [r7, #24]

	uint16_t startPage = page;
 80047d6:	89fb      	ldrh	r3, [r7, #14]
 80047d8:	83fb      	strh	r3, [r7, #30]
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 80047da:	88fa      	ldrh	r2, [r7, #6]
 80047dc:	89bb      	ldrh	r3, [r7, #12]
 80047de:	4413      	add	r3, r2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	da00      	bge.n	80047e6 <EEPROM_Read+0x2a>
 80047e4:	331f      	adds	r3, #31
 80047e6:	115b      	asrs	r3, r3, #5
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	89fb      	ldrh	r3, [r7, #14]
 80047ec:	4413      	add	r3, r2
 80047ee:	82fb      	strh	r3, [r7, #22]

	uint16_t numOfPages = endPage - startPage;
 80047f0:	8afa      	ldrh	r2, [r7, #22]
 80047f2:	8bfb      	ldrh	r3, [r7, #30]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	82bb      	strh	r3, [r7, #20]
	uint16_t pos = 0;
 80047f8:	2300      	movs	r3, #0
 80047fa:	83bb      	strh	r3, [r7, #28]

	for(int16_t i=0; i<numOfPages; i++){
 80047fc:	2300      	movs	r3, #0
 80047fe:	837b      	strh	r3, [r7, #26]
 8004800:	e032      	b.n	8004868 <EEPROM_Read+0xac>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 8004802:	8bfa      	ldrh	r2, [r7, #30]
 8004804:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
 8004808:	89bb      	ldrh	r3, [r7, #12]
 800480a:	430b      	orrs	r3, r1
 800480c:	fa02 f303 	lsl.w	r3, r2, r3
 8004810:	827b      	strh	r3, [r7, #18]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 8004812:	89ba      	ldrh	r2, [r7, #12]
 8004814:	88fb      	ldrh	r3, [r7, #6]
 8004816:	4611      	mov	r1, r2
 8004818:	4618      	mov	r0, r3
 800481a:	f7ff ff52 	bl	80046c2 <bytesToWrite>
 800481e:	4603      	mov	r3, r0
 8004820:	823b      	strh	r3, [r7, #16]

		HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 8004822:	8bbb      	ldrh	r3, [r7, #28]
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	4413      	add	r3, r2
 8004828:	8a79      	ldrh	r1, [r7, #18]
 800482a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800482e:	9202      	str	r2, [sp, #8]
 8004830:	8a3a      	ldrh	r2, [r7, #16]
 8004832:	9201      	str	r2, [sp, #4]
 8004834:	9300      	str	r3, [sp, #0]
 8004836:	2310      	movs	r3, #16
 8004838:	460a      	mov	r2, r1
 800483a:	21a0      	movs	r1, #160	; 0xa0
 800483c:	480f      	ldr	r0, [pc, #60]	; (800487c <EEPROM_Read+0xc0>)
 800483e:	f004 f8a7 	bl	8008990 <HAL_I2C_Mem_Read>

		startPage += 1;
 8004842:	8bfb      	ldrh	r3, [r7, #30]
 8004844:	3301      	adds	r3, #1
 8004846:	83fb      	strh	r3, [r7, #30]
		offset = 0;
 8004848:	2300      	movs	r3, #0
 800484a:	81bb      	strh	r3, [r7, #12]
		size = size - bytesRemaining;
 800484c:	88fa      	ldrh	r2, [r7, #6]
 800484e:	8a3b      	ldrh	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	80fb      	strh	r3, [r7, #6]
		pos  = pos + bytesRemaining;
 8004854:	8bba      	ldrh	r2, [r7, #28]
 8004856:	8a3b      	ldrh	r3, [r7, #16]
 8004858:	4413      	add	r3, r2
 800485a:	83bb      	strh	r3, [r7, #28]
	for(int16_t i=0; i<numOfPages; i++){
 800485c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004860:	b29b      	uxth	r3, r3
 8004862:	3301      	adds	r3, #1
 8004864:	b29b      	uxth	r3, r3
 8004866:	837b      	strh	r3, [r7, #26]
 8004868:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800486c:	8abb      	ldrh	r3, [r7, #20]
 800486e:	429a      	cmp	r2, r3
 8004870:	dbc7      	blt.n	8004802 <EEPROM_Read+0x46>
	}
}
 8004872:	bf00      	nop
 8004874:	3720      	adds	r7, #32
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	200004e8 	.word	0x200004e8

08004880 <EEPROM_WriteByte>:

void EEPROM_WriteByte(uint16_t page, uint16_t address, uint8_t *pData){
 8004880:	b580      	push	{r7, lr}
 8004882:	b088      	sub	sp, #32
 8004884:	af04      	add	r7, sp, #16
 8004886:	4603      	mov	r3, r0
 8004888:	603a      	str	r2, [r7, #0]
 800488a:	80fb      	strh	r3, [r7, #6]
 800488c:	460b      	mov	r3, r1
 800488e:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 8004890:	2305      	movs	r3, #5
 8004892:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 8004894:	88fa      	ldrh	r2, [r7, #6]
 8004896:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Write(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 80048a0:	89ba      	ldrh	r2, [r7, #12]
 80048a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80048a6:	9302      	str	r3, [sp, #8]
 80048a8:	2301      	movs	r3, #1
 80048aa:	9301      	str	r3, [sp, #4]
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	2310      	movs	r3, #16
 80048b2:	21a0      	movs	r1, #160	; 0xa0
 80048b4:	4804      	ldr	r0, [pc, #16]	; (80048c8 <EEPROM_WriteByte+0x48>)
 80048b6:	f003 ff71 	bl	800879c <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 80048ba:	2005      	movs	r0, #5
 80048bc:	f002 feb0 	bl	8007620 <HAL_Delay>
}
 80048c0:	bf00      	nop
 80048c2:	3710      	adds	r7, #16
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	200004e8 	.word	0x200004e8

080048cc <EEPROM_ReadByte>:

void EEPROM_ReadByte(uint16_t page, uint16_t address, uint8_t *pData){
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b088      	sub	sp, #32
 80048d0:	af04      	add	r7, sp, #16
 80048d2:	4603      	mov	r3, r0
 80048d4:	603a      	str	r2, [r7, #0]
 80048d6:	80fb      	strh	r3, [r7, #6]
 80048d8:	460b      	mov	r3, r1
 80048da:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 80048dc:	2305      	movs	r3, #5
 80048de:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 80048e0:	88fa      	ldrh	r2, [r7, #6]
 80048e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80048e6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ea:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 80048ec:	89ba      	ldrh	r2, [r7, #12]
 80048ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80048f2:	9302      	str	r3, [sp, #8]
 80048f4:	2301      	movs	r3, #1
 80048f6:	9301      	str	r3, [sp, #4]
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	9300      	str	r3, [sp, #0]
 80048fc:	2310      	movs	r3, #16
 80048fe:	21a0      	movs	r1, #160	; 0xa0
 8004900:	4803      	ldr	r0, [pc, #12]	; (8004910 <EEPROM_ReadByte+0x44>)
 8004902:	f004 f845 	bl	8008990 <HAL_I2C_Mem_Read>
}
 8004906:	bf00      	nop
 8004908:	3710      	adds	r7, #16
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	200004e8 	.word	0x200004e8
 8004914:	00000000 	.word	0x00000000

08004918 <shelv>:
 */

#include "myFilter.h"


void shelv(float *pCoeffs, _Bool type, float gain, float fc, float fs){
 8004918:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800491c:	b08b      	sub	sp, #44	; 0x2c
 800491e:	af00      	add	r7, sp, #0
 8004920:	6178      	str	r0, [r7, #20]
 8004922:	460b      	mov	r3, r1
 8004924:	ed87 0a03 	vstr	s0, [r7, #12]
 8004928:	edc7 0a02 	vstr	s1, [r7, #8]
 800492c:	ed87 1a01 	vstr	s2, [r7, #4]
 8004930:	74fb      	strb	r3, [r7, #19]
	float cf_PI = 3.14159265359;
 8004932:	4bcf      	ldr	r3, [pc, #828]	; (8004c70 <shelv+0x358>)
 8004934:	627b      	str	r3, [r7, #36]	; 0x24
	float V = pow(10,gain/20.0);
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f7fb fdaa 	bl	8000490 <__aeabi_f2d>
 800493c:	f04f 0200 	mov.w	r2, #0
 8004940:	4bcc      	ldr	r3, [pc, #816]	; (8004c74 <shelv+0x35c>)
 8004942:	f7fb ff27 	bl	8000794 <__aeabi_ddiv>
 8004946:	4603      	mov	r3, r0
 8004948:	460c      	mov	r4, r1
 800494a:	ec44 3b17 	vmov	d7, r3, r4
 800494e:	eeb0 1a47 	vmov.f32	s2, s14
 8004952:	eef0 1a67 	vmov.f32	s3, s15
 8004956:	ed9f 0bc2 	vldr	d0, [pc, #776]	; 8004c60 <shelv+0x348>
 800495a:	f007 fca5 	bl	800c2a8 <pow>
 800495e:	ec54 3b10 	vmov	r3, r4, d0
 8004962:	4618      	mov	r0, r3
 8004964:	4621      	mov	r1, r4
 8004966:	f7fc f8e3 	bl	8000b30 <__aeabi_d2f>
 800496a:	4603      	mov	r3, r0
 800496c:	623b      	str	r3, [r7, #32]
	float K = tan(cf_PI*fc/fs);
 800496e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004972:	edd7 7a02 	vldr	s15, [r7, #8]
 8004976:	ee27 7a27 	vmul.f32	s14, s14, s15
 800497a:	edd7 7a01 	vldr	s15, [r7, #4]
 800497e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004982:	ee16 0a90 	vmov	r0, s13
 8004986:	f7fb fd83 	bl	8000490 <__aeabi_f2d>
 800498a:	4603      	mov	r3, r0
 800498c:	460c      	mov	r4, r1
 800498e:	ec44 3b10 	vmov	d0, r3, r4
 8004992:	f007 fc59 	bl	800c248 <tan>
 8004996:	ec54 3b10 	vmov	r3, r4, d0
 800499a:	4618      	mov	r0, r3
 800499c:	4621      	mov	r1, r4
 800499e:	f7fc f8c7 	bl	8000b30 <__aeabi_d2f>
 80049a2:	4603      	mov	r3, r0
 80049a4:	61fb      	str	r3, [r7, #28]
	float norm = 0;
 80049a6:	f04f 0300 	mov.w	r3, #0
 80049aa:	61bb      	str	r3, [r7, #24]

	/* Low Shelving Filter*/
	if(!type){
 80049ac:	7cfb      	ldrb	r3, [r7, #19]
 80049ae:	f083 0301 	eor.w	r3, r3, #1
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	f000 82dd 	beq.w	8004f74 <shelv+0x65c>
		/* Boost*/
		if(gain > 0){
 80049ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80049be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80049c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c6:	f340 8159 	ble.w	8004c7c <shelv+0x364>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 80049ca:	69f8      	ldr	r0, [r7, #28]
 80049cc:	f7fb fd60 	bl	8000490 <__aeabi_f2d>
 80049d0:	a3a5      	add	r3, pc, #660	; (adr r3, 8004c68 <shelv+0x350>)
 80049d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d6:	f7fb fdb3 	bl	8000540 <__aeabi_dmul>
 80049da:	4603      	mov	r3, r0
 80049dc:	460c      	mov	r4, r1
 80049de:	4618      	mov	r0, r3
 80049e0:	4621      	mov	r1, r4
 80049e2:	f04f 0200 	mov.w	r2, #0
 80049e6:	4ba4      	ldr	r3, [pc, #656]	; (8004c78 <shelv+0x360>)
 80049e8:	f7fb fbf4 	bl	80001d4 <__adddf3>
 80049ec:	4603      	mov	r3, r0
 80049ee:	460c      	mov	r4, r1
 80049f0:	4625      	mov	r5, r4
 80049f2:	461c      	mov	r4, r3
 80049f4:	ed97 7a07 	vldr	s14, [r7, #28]
 80049f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80049fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a00:	ee17 0a90 	vmov	r0, s15
 8004a04:	f7fb fd44 	bl	8000490 <__aeabi_f2d>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	460b      	mov	r3, r1
 8004a0c:	4620      	mov	r0, r4
 8004a0e:	4629      	mov	r1, r5
 8004a10:	f7fb fbe0 	bl	80001d4 <__adddf3>
 8004a14:	4603      	mov	r3, r0
 8004a16:	460c      	mov	r4, r1
 8004a18:	461a      	mov	r2, r3
 8004a1a:	4623      	mov	r3, r4
 8004a1c:	f04f 0000 	mov.w	r0, #0
 8004a20:	4995      	ldr	r1, [pc, #596]	; (8004c78 <shelv+0x360>)
 8004a22:	f7fb feb7 	bl	8000794 <__aeabi_ddiv>
 8004a26:	4603      	mov	r3, r0
 8004a28:	460c      	mov	r4, r1
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	4621      	mov	r1, r4
 8004a2e:	f7fc f87f 	bl	8000b30 <__aeabi_d2f>
 8004a32:	4603      	mov	r3, r0
 8004a34:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (1 + sqrt(2*V)*K + V * K * K) * norm;
 8004a36:	edd7 7a08 	vldr	s15, [r7, #32]
 8004a3a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004a3e:	ee17 0a90 	vmov	r0, s15
 8004a42:	f7fb fd25 	bl	8000490 <__aeabi_f2d>
 8004a46:	4603      	mov	r3, r0
 8004a48:	460c      	mov	r4, r1
 8004a4a:	ec44 3b10 	vmov	d0, r3, r4
 8004a4e:	f007 fd9b 	bl	800c588 <sqrt>
 8004a52:	ec56 5b10 	vmov	r5, r6, d0
 8004a56:	69f8      	ldr	r0, [r7, #28]
 8004a58:	f7fb fd1a 	bl	8000490 <__aeabi_f2d>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	460c      	mov	r4, r1
 8004a60:	461a      	mov	r2, r3
 8004a62:	4623      	mov	r3, r4
 8004a64:	4628      	mov	r0, r5
 8004a66:	4631      	mov	r1, r6
 8004a68:	f7fb fd6a 	bl	8000540 <__aeabi_dmul>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	460c      	mov	r4, r1
 8004a70:	4618      	mov	r0, r3
 8004a72:	4621      	mov	r1, r4
 8004a74:	f04f 0200 	mov.w	r2, #0
 8004a78:	4b7f      	ldr	r3, [pc, #508]	; (8004c78 <shelv+0x360>)
 8004a7a:	f7fb fbab 	bl	80001d4 <__adddf3>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	460c      	mov	r4, r1
 8004a82:	4625      	mov	r5, r4
 8004a84:	461c      	mov	r4, r3
 8004a86:	ed97 7a08 	vldr	s14, [r7, #32]
 8004a8a:	edd7 7a07 	vldr	s15, [r7, #28]
 8004a8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a92:	edd7 7a07 	vldr	s15, [r7, #28]
 8004a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a9a:	ee17 0a90 	vmov	r0, s15
 8004a9e:	f7fb fcf7 	bl	8000490 <__aeabi_f2d>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	4620      	mov	r0, r4
 8004aa8:	4629      	mov	r1, r5
 8004aaa:	f7fb fb93 	bl	80001d4 <__adddf3>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	460c      	mov	r4, r1
 8004ab2:	4625      	mov	r5, r4
 8004ab4:	461c      	mov	r4, r3
 8004ab6:	69b8      	ldr	r0, [r7, #24]
 8004ab8:	f7fb fcea 	bl	8000490 <__aeabi_f2d>
 8004abc:	4602      	mov	r2, r0
 8004abe:	460b      	mov	r3, r1
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	4629      	mov	r1, r5
 8004ac4:	f7fb fd3c 	bl	8000540 <__aeabi_dmul>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	460c      	mov	r4, r1
 8004acc:	4618      	mov	r0, r3
 8004ace:	4621      	mov	r1, r4
 8004ad0:	f7fc f82e 	bl	8000b30 <__aeabi_d2f>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (V * K * K - 1)) * norm;
 8004ada:	ed97 7a08 	vldr	s14, [r7, #32]
 8004ade:	edd7 7a07 	vldr	s15, [r7, #28]
 8004ae2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ae6:	edd7 7a07 	vldr	s15, [r7, #28]
 8004aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004af2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004af6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	3304      	adds	r3, #4
 8004afe:	edd7 7a06 	vldr	s15, [r7, #24]
 8004b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b06:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (1 - sqrt(2*V)*K + V * K * K) * norm;
 8004b0a:	edd7 7a08 	vldr	s15, [r7, #32]
 8004b0e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004b12:	ee17 0a90 	vmov	r0, s15
 8004b16:	f7fb fcbb 	bl	8000490 <__aeabi_f2d>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	460c      	mov	r4, r1
 8004b1e:	ec44 3b10 	vmov	d0, r3, r4
 8004b22:	f007 fd31 	bl	800c588 <sqrt>
 8004b26:	ec56 5b10 	vmov	r5, r6, d0
 8004b2a:	69f8      	ldr	r0, [r7, #28]
 8004b2c:	f7fb fcb0 	bl	8000490 <__aeabi_f2d>
 8004b30:	4603      	mov	r3, r0
 8004b32:	460c      	mov	r4, r1
 8004b34:	461a      	mov	r2, r3
 8004b36:	4623      	mov	r3, r4
 8004b38:	4628      	mov	r0, r5
 8004b3a:	4631      	mov	r1, r6
 8004b3c:	f7fb fd00 	bl	8000540 <__aeabi_dmul>
 8004b40:	4603      	mov	r3, r0
 8004b42:	460c      	mov	r4, r1
 8004b44:	461a      	mov	r2, r3
 8004b46:	4623      	mov	r3, r4
 8004b48:	f04f 0000 	mov.w	r0, #0
 8004b4c:	494a      	ldr	r1, [pc, #296]	; (8004c78 <shelv+0x360>)
 8004b4e:	f7fb fb3f 	bl	80001d0 <__aeabi_dsub>
 8004b52:	4603      	mov	r3, r0
 8004b54:	460c      	mov	r4, r1
 8004b56:	4625      	mov	r5, r4
 8004b58:	461c      	mov	r4, r3
 8004b5a:	ed97 7a08 	vldr	s14, [r7, #32]
 8004b5e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004b62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b66:	edd7 7a07 	vldr	s15, [r7, #28]
 8004b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b6e:	ee17 0a90 	vmov	r0, s15
 8004b72:	f7fb fc8d 	bl	8000490 <__aeabi_f2d>
 8004b76:	4602      	mov	r2, r0
 8004b78:	460b      	mov	r3, r1
 8004b7a:	4620      	mov	r0, r4
 8004b7c:	4629      	mov	r1, r5
 8004b7e:	f7fb fb29 	bl	80001d4 <__adddf3>
 8004b82:	4603      	mov	r3, r0
 8004b84:	460c      	mov	r4, r1
 8004b86:	4625      	mov	r5, r4
 8004b88:	461c      	mov	r4, r3
 8004b8a:	69b8      	ldr	r0, [r7, #24]
 8004b8c:	f7fb fc80 	bl	8000490 <__aeabi_f2d>
 8004b90:	4602      	mov	r2, r0
 8004b92:	460b      	mov	r3, r1
 8004b94:	4620      	mov	r0, r4
 8004b96:	4629      	mov	r1, r5
 8004b98:	f7fb fcd2 	bl	8000540 <__aeabi_dmul>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	460c      	mov	r4, r1
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	4622      	mov	r2, r4
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	f103 0408 	add.w	r4, r3, #8
 8004baa:	4608      	mov	r0, r1
 8004bac:	4611      	mov	r1, r2
 8004bae:	f7fb ffbf 	bl	8000b30 <__aeabi_d2f>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8004bb6:	ed97 7a07 	vldr	s14, [r7, #28]
 8004bba:	edd7 7a07 	vldr	s15, [r7, #28]
 8004bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004bc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004bca:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	330c      	adds	r3, #12
 8004bd2:	edd7 7a06 	vldr	s15, [r7, #24]
 8004bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bda:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K) * norm;
 8004bde:	69f8      	ldr	r0, [r7, #28]
 8004be0:	f7fb fc56 	bl	8000490 <__aeabi_f2d>
 8004be4:	a320      	add	r3, pc, #128	; (adr r3, 8004c68 <shelv+0x350>)
 8004be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bea:	f7fb fca9 	bl	8000540 <__aeabi_dmul>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	460c      	mov	r4, r1
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	4623      	mov	r3, r4
 8004bf6:	f04f 0000 	mov.w	r0, #0
 8004bfa:	491f      	ldr	r1, [pc, #124]	; (8004c78 <shelv+0x360>)
 8004bfc:	f7fb fae8 	bl	80001d0 <__aeabi_dsub>
 8004c00:	4603      	mov	r3, r0
 8004c02:	460c      	mov	r4, r1
 8004c04:	4625      	mov	r5, r4
 8004c06:	461c      	mov	r4, r3
 8004c08:	ed97 7a07 	vldr	s14, [r7, #28]
 8004c0c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004c10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c14:	ee17 0a90 	vmov	r0, s15
 8004c18:	f7fb fc3a 	bl	8000490 <__aeabi_f2d>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	460b      	mov	r3, r1
 8004c20:	4620      	mov	r0, r4
 8004c22:	4629      	mov	r1, r5
 8004c24:	f7fb fad6 	bl	80001d4 <__adddf3>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	460c      	mov	r4, r1
 8004c2c:	4625      	mov	r5, r4
 8004c2e:	461c      	mov	r4, r3
 8004c30:	69b8      	ldr	r0, [r7, #24]
 8004c32:	f7fb fc2d 	bl	8000490 <__aeabi_f2d>
 8004c36:	4602      	mov	r2, r0
 8004c38:	460b      	mov	r3, r1
 8004c3a:	4620      	mov	r0, r4
 8004c3c:	4629      	mov	r1, r5
 8004c3e:	f7fb fc7f 	bl	8000540 <__aeabi_dmul>
 8004c42:	4603      	mov	r3, r0
 8004c44:	460c      	mov	r4, r1
 8004c46:	4619      	mov	r1, r3
 8004c48:	4622      	mov	r2, r4
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	f103 0410 	add.w	r4, r3, #16
 8004c50:	4608      	mov	r0, r1
 8004c52:	4611      	mov	r1, r2
 8004c54:	f7fb ff6c 	bl	8000b30 <__aeabi_d2f>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	6023      	str	r3, [r4, #0]
			pCoeffs[2] = 0.0f;
			pCoeffs[3] = 0.0f;
			pCoeffs[4] = 0.0f;
		}
	}
}
 8004c5c:	f000 bc4a 	b.w	80054f4 <shelv+0xbdc>
 8004c60:	00000000 	.word	0x00000000
 8004c64:	40240000 	.word	0x40240000
 8004c68:	667f3bcd 	.word	0x667f3bcd
 8004c6c:	3ff6a09e 	.word	0x3ff6a09e
 8004c70:	40490fdb 	.word	0x40490fdb
 8004c74:	40340000 	.word	0x40340000
 8004c78:	3ff00000 	.word	0x3ff00000
		else if(gain < 0){
 8004c7c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c88:	f140 8156 	bpl.w	8004f38 <shelv+0x620>
			norm = 1.0f / (V + sqrt(2*V) * K + K * K);
 8004c8c:	6a38      	ldr	r0, [r7, #32]
 8004c8e:	f7fb fbff 	bl	8000490 <__aeabi_f2d>
 8004c92:	4604      	mov	r4, r0
 8004c94:	460d      	mov	r5, r1
 8004c96:	edd7 7a08 	vldr	s15, [r7, #32]
 8004c9a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004c9e:	ee17 0a90 	vmov	r0, s15
 8004ca2:	f7fb fbf5 	bl	8000490 <__aeabi_f2d>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	460b      	mov	r3, r1
 8004caa:	ec43 2b10 	vmov	d0, r2, r3
 8004cae:	f007 fc6b 	bl	800c588 <sqrt>
 8004cb2:	ec59 8b10 	vmov	r8, r9, d0
 8004cb6:	69f8      	ldr	r0, [r7, #28]
 8004cb8:	f7fb fbea 	bl	8000490 <__aeabi_f2d>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4640      	mov	r0, r8
 8004cc2:	4649      	mov	r1, r9
 8004cc4:	f7fb fc3c 	bl	8000540 <__aeabi_dmul>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4620      	mov	r0, r4
 8004cce:	4629      	mov	r1, r5
 8004cd0:	f7fb fa80 	bl	80001d4 <__adddf3>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	460c      	mov	r4, r1
 8004cd8:	4625      	mov	r5, r4
 8004cda:	461c      	mov	r4, r3
 8004cdc:	ed97 7a07 	vldr	s14, [r7, #28]
 8004ce0:	edd7 7a07 	vldr	s15, [r7, #28]
 8004ce4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ce8:	ee17 0a90 	vmov	r0, s15
 8004cec:	f7fb fbd0 	bl	8000490 <__aeabi_f2d>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4620      	mov	r0, r4
 8004cf6:	4629      	mov	r1, r5
 8004cf8:	f7fb fa6c 	bl	80001d4 <__adddf3>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	460c      	mov	r4, r1
 8004d00:	461a      	mov	r2, r3
 8004d02:	4623      	mov	r3, r4
 8004d04:	f04f 0000 	mov.w	r0, #0
 8004d08:	4999      	ldr	r1, [pc, #612]	; (8004f70 <shelv+0x658>)
 8004d0a:	f7fb fd43 	bl	8000794 <__aeabi_ddiv>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	460c      	mov	r4, r1
 8004d12:	4618      	mov	r0, r3
 8004d14:	4621      	mov	r1, r4
 8004d16:	f7fb ff0b 	bl	8000b30 <__aeabi_d2f>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 8004d1e:	6a38      	ldr	r0, [r7, #32]
 8004d20:	f7fb fbb6 	bl	8000490 <__aeabi_f2d>
 8004d24:	4604      	mov	r4, r0
 8004d26:	460d      	mov	r5, r1
 8004d28:	69f8      	ldr	r0, [r7, #28]
 8004d2a:	f7fb fbb1 	bl	8000490 <__aeabi_f2d>
 8004d2e:	a38e      	add	r3, pc, #568	; (adr r3, 8004f68 <shelv+0x650>)
 8004d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d34:	f7fb fc04 	bl	8000540 <__aeabi_dmul>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	4610      	mov	r0, r2
 8004d3e:	4619      	mov	r1, r3
 8004d40:	f04f 0200 	mov.w	r2, #0
 8004d44:	4b8a      	ldr	r3, [pc, #552]	; (8004f70 <shelv+0x658>)
 8004d46:	f7fb fa45 	bl	80001d4 <__adddf3>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	4690      	mov	r8, r2
 8004d50:	4699      	mov	r9, r3
 8004d52:	ed97 7a07 	vldr	s14, [r7, #28]
 8004d56:	edd7 7a07 	vldr	s15, [r7, #28]
 8004d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d5e:	ee17 0a90 	vmov	r0, s15
 8004d62:	f7fb fb95 	bl	8000490 <__aeabi_f2d>
 8004d66:	4602      	mov	r2, r0
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4640      	mov	r0, r8
 8004d6c:	4649      	mov	r1, r9
 8004d6e:	f7fb fa31 	bl	80001d4 <__adddf3>
 8004d72:	4602      	mov	r2, r0
 8004d74:	460b      	mov	r3, r1
 8004d76:	4620      	mov	r0, r4
 8004d78:	4629      	mov	r1, r5
 8004d7a:	f7fb fbe1 	bl	8000540 <__aeabi_dmul>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	460c      	mov	r4, r1
 8004d82:	4625      	mov	r5, r4
 8004d84:	461c      	mov	r4, r3
 8004d86:	69b8      	ldr	r0, [r7, #24]
 8004d88:	f7fb fb82 	bl	8000490 <__aeabi_f2d>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	460b      	mov	r3, r1
 8004d90:	4620      	mov	r0, r4
 8004d92:	4629      	mov	r1, r5
 8004d94:	f7fb fbd4 	bl	8000540 <__aeabi_dmul>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	460c      	mov	r4, r1
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	4621      	mov	r1, r4
 8004da0:	f7fb fec6 	bl	8000b30 <__aeabi_d2f>
 8004da4:	4602      	mov	r2, r0
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 8004daa:	edd7 7a08 	vldr	s15, [r7, #32]
 8004dae:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004db2:	edd7 6a07 	vldr	s13, [r7, #28]
 8004db6:	edd7 7a07 	vldr	s15, [r7, #28]
 8004dba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004dbe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004dc2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	3304      	adds	r3, #4
 8004dce:	edd7 7a06 	vldr	s15, [r7, #24]
 8004dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dd6:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 8004dda:	6a38      	ldr	r0, [r7, #32]
 8004ddc:	f7fb fb58 	bl	8000490 <__aeabi_f2d>
 8004de0:	4604      	mov	r4, r0
 8004de2:	460d      	mov	r5, r1
 8004de4:	69f8      	ldr	r0, [r7, #28]
 8004de6:	f7fb fb53 	bl	8000490 <__aeabi_f2d>
 8004dea:	a35f      	add	r3, pc, #380	; (adr r3, 8004f68 <shelv+0x650>)
 8004dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df0:	f7fb fba6 	bl	8000540 <__aeabi_dmul>
 8004df4:	4602      	mov	r2, r0
 8004df6:	460b      	mov	r3, r1
 8004df8:	f04f 0000 	mov.w	r0, #0
 8004dfc:	495c      	ldr	r1, [pc, #368]	; (8004f70 <shelv+0x658>)
 8004dfe:	f7fb f9e7 	bl	80001d0 <__aeabi_dsub>
 8004e02:	4602      	mov	r2, r0
 8004e04:	460b      	mov	r3, r1
 8004e06:	4690      	mov	r8, r2
 8004e08:	4699      	mov	r9, r3
 8004e0a:	ed97 7a07 	vldr	s14, [r7, #28]
 8004e0e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e16:	ee17 0a90 	vmov	r0, s15
 8004e1a:	f7fb fb39 	bl	8000490 <__aeabi_f2d>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	460b      	mov	r3, r1
 8004e22:	4640      	mov	r0, r8
 8004e24:	4649      	mov	r1, r9
 8004e26:	f7fb f9d5 	bl	80001d4 <__adddf3>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	4620      	mov	r0, r4
 8004e30:	4629      	mov	r1, r5
 8004e32:	f7fb fb85 	bl	8000540 <__aeabi_dmul>
 8004e36:	4603      	mov	r3, r0
 8004e38:	460c      	mov	r4, r1
 8004e3a:	4625      	mov	r5, r4
 8004e3c:	461c      	mov	r4, r3
 8004e3e:	69b8      	ldr	r0, [r7, #24]
 8004e40:	f7fb fb26 	bl	8000490 <__aeabi_f2d>
 8004e44:	4602      	mov	r2, r0
 8004e46:	460b      	mov	r3, r1
 8004e48:	4620      	mov	r0, r4
 8004e4a:	4629      	mov	r1, r5
 8004e4c:	f7fb fb78 	bl	8000540 <__aeabi_dmul>
 8004e50:	4603      	mov	r3, r0
 8004e52:	460c      	mov	r4, r1
 8004e54:	4619      	mov	r1, r3
 8004e56:	4622      	mov	r2, r4
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	f103 0408 	add.w	r4, r3, #8
 8004e5e:	4608      	mov	r0, r1
 8004e60:	4611      	mov	r1, r2
 8004e62:	f7fb fe65 	bl	8000b30 <__aeabi_d2f>
 8004e66:	4603      	mov	r3, r0
 8004e68:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - V) ) * norm;
 8004e6a:	ed97 7a07 	vldr	s14, [r7, #28]
 8004e6e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004e72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e76:	edd7 7a08 	vldr	s15, [r7, #32]
 8004e7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e7e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	330c      	adds	r3, #12
 8004e86:	edd7 7a06 	vldr	s15, [r7, #24]
 8004e8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e8e:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (V - sqrt(2 * V) * K + K * K) * norm;
 8004e92:	6a38      	ldr	r0, [r7, #32]
 8004e94:	f7fb fafc 	bl	8000490 <__aeabi_f2d>
 8004e98:	4604      	mov	r4, r0
 8004e9a:	460d      	mov	r5, r1
 8004e9c:	edd7 7a08 	vldr	s15, [r7, #32]
 8004ea0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004ea4:	ee17 0a90 	vmov	r0, s15
 8004ea8:	f7fb faf2 	bl	8000490 <__aeabi_f2d>
 8004eac:	4602      	mov	r2, r0
 8004eae:	460b      	mov	r3, r1
 8004eb0:	ec43 2b10 	vmov	d0, r2, r3
 8004eb4:	f007 fb68 	bl	800c588 <sqrt>
 8004eb8:	ec59 8b10 	vmov	r8, r9, d0
 8004ebc:	69f8      	ldr	r0, [r7, #28]
 8004ebe:	f7fb fae7 	bl	8000490 <__aeabi_f2d>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	4640      	mov	r0, r8
 8004ec8:	4649      	mov	r1, r9
 8004eca:	f7fb fb39 	bl	8000540 <__aeabi_dmul>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	4620      	mov	r0, r4
 8004ed4:	4629      	mov	r1, r5
 8004ed6:	f7fb f97b 	bl	80001d0 <__aeabi_dsub>
 8004eda:	4603      	mov	r3, r0
 8004edc:	460c      	mov	r4, r1
 8004ede:	4625      	mov	r5, r4
 8004ee0:	461c      	mov	r4, r3
 8004ee2:	ed97 7a07 	vldr	s14, [r7, #28]
 8004ee6:	edd7 7a07 	vldr	s15, [r7, #28]
 8004eea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eee:	ee17 0a90 	vmov	r0, s15
 8004ef2:	f7fb facd 	bl	8000490 <__aeabi_f2d>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	460b      	mov	r3, r1
 8004efa:	4620      	mov	r0, r4
 8004efc:	4629      	mov	r1, r5
 8004efe:	f7fb f969 	bl	80001d4 <__adddf3>
 8004f02:	4603      	mov	r3, r0
 8004f04:	460c      	mov	r4, r1
 8004f06:	4625      	mov	r5, r4
 8004f08:	461c      	mov	r4, r3
 8004f0a:	69b8      	ldr	r0, [r7, #24]
 8004f0c:	f7fb fac0 	bl	8000490 <__aeabi_f2d>
 8004f10:	4602      	mov	r2, r0
 8004f12:	460b      	mov	r3, r1
 8004f14:	4620      	mov	r0, r4
 8004f16:	4629      	mov	r1, r5
 8004f18:	f7fb fb12 	bl	8000540 <__aeabi_dmul>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	460c      	mov	r4, r1
 8004f20:	4619      	mov	r1, r3
 8004f22:	4622      	mov	r2, r4
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	f103 0410 	add.w	r4, r3, #16
 8004f2a:	4608      	mov	r0, r1
 8004f2c:	4611      	mov	r1, r2
 8004f2e:	f7fb fdff 	bl	8000b30 <__aeabi_d2f>
 8004f32:	4603      	mov	r3, r0
 8004f34:	6023      	str	r3, [r4, #0]
}
 8004f36:	e2dd      	b.n	80054f4 <shelv+0xbdc>
			pCoeffs[0] = V;
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	6a3a      	ldr	r2, [r7, #32]
 8004f3c:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0.0f;
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	3304      	adds	r3, #4
 8004f42:	f04f 0200 	mov.w	r2, #0
 8004f46:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0.0f;
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	3308      	adds	r3, #8
 8004f4c:	f04f 0200 	mov.w	r2, #0
 8004f50:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0.0f;
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	330c      	adds	r3, #12
 8004f56:	f04f 0200 	mov.w	r2, #0
 8004f5a:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0.0f;
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	3310      	adds	r3, #16
 8004f60:	f04f 0200 	mov.w	r2, #0
 8004f64:	601a      	str	r2, [r3, #0]
}
 8004f66:	e2c5      	b.n	80054f4 <shelv+0xbdc>
 8004f68:	667f3bcd 	.word	0x667f3bcd
 8004f6c:	3ff6a09e 	.word	0x3ff6a09e
 8004f70:	3ff00000 	.word	0x3ff00000
		if(gain > 0){
 8004f74:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f80:	f340 8130 	ble.w	80051e4 <shelv+0x8cc>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 8004f84:	69f8      	ldr	r0, [r7, #28]
 8004f86:	f7fb fa83 	bl	8000490 <__aeabi_f2d>
 8004f8a:	a3ed      	add	r3, pc, #948	; (adr r3, 8005340 <shelv+0xa28>)
 8004f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f90:	f7fb fad6 	bl	8000540 <__aeabi_dmul>
 8004f94:	4603      	mov	r3, r0
 8004f96:	460c      	mov	r4, r1
 8004f98:	4618      	mov	r0, r3
 8004f9a:	4621      	mov	r1, r4
 8004f9c:	f04f 0200 	mov.w	r2, #0
 8004fa0:	4be9      	ldr	r3, [pc, #932]	; (8005348 <shelv+0xa30>)
 8004fa2:	f7fb f917 	bl	80001d4 <__adddf3>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	460c      	mov	r4, r1
 8004faa:	4625      	mov	r5, r4
 8004fac:	461c      	mov	r4, r3
 8004fae:	ed97 7a07 	vldr	s14, [r7, #28]
 8004fb2:	edd7 7a07 	vldr	s15, [r7, #28]
 8004fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fba:	ee17 0a90 	vmov	r0, s15
 8004fbe:	f7fb fa67 	bl	8000490 <__aeabi_f2d>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	4620      	mov	r0, r4
 8004fc8:	4629      	mov	r1, r5
 8004fca:	f7fb f903 	bl	80001d4 <__adddf3>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	460c      	mov	r4, r1
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	4623      	mov	r3, r4
 8004fd6:	f04f 0000 	mov.w	r0, #0
 8004fda:	49db      	ldr	r1, [pc, #876]	; (8005348 <shelv+0xa30>)
 8004fdc:	f7fb fbda 	bl	8000794 <__aeabi_ddiv>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	460c      	mov	r4, r1
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	4621      	mov	r1, r4
 8004fe8:	f7fb fda2 	bl	8000b30 <__aeabi_d2f>
 8004fec:	4603      	mov	r3, r0
 8004fee:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V + sqrt(2 * V) * K + K * K) * norm;
 8004ff0:	6a38      	ldr	r0, [r7, #32]
 8004ff2:	f7fb fa4d 	bl	8000490 <__aeabi_f2d>
 8004ff6:	4604      	mov	r4, r0
 8004ff8:	460d      	mov	r5, r1
 8004ffa:	edd7 7a08 	vldr	s15, [r7, #32]
 8004ffe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005002:	ee17 0a90 	vmov	r0, s15
 8005006:	f7fb fa43 	bl	8000490 <__aeabi_f2d>
 800500a:	4602      	mov	r2, r0
 800500c:	460b      	mov	r3, r1
 800500e:	ec43 2b10 	vmov	d0, r2, r3
 8005012:	f007 fab9 	bl	800c588 <sqrt>
 8005016:	ec59 8b10 	vmov	r8, r9, d0
 800501a:	69f8      	ldr	r0, [r7, #28]
 800501c:	f7fb fa38 	bl	8000490 <__aeabi_f2d>
 8005020:	4602      	mov	r2, r0
 8005022:	460b      	mov	r3, r1
 8005024:	4640      	mov	r0, r8
 8005026:	4649      	mov	r1, r9
 8005028:	f7fb fa8a 	bl	8000540 <__aeabi_dmul>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	4620      	mov	r0, r4
 8005032:	4629      	mov	r1, r5
 8005034:	f7fb f8ce 	bl	80001d4 <__adddf3>
 8005038:	4603      	mov	r3, r0
 800503a:	460c      	mov	r4, r1
 800503c:	4625      	mov	r5, r4
 800503e:	461c      	mov	r4, r3
 8005040:	ed97 7a07 	vldr	s14, [r7, #28]
 8005044:	edd7 7a07 	vldr	s15, [r7, #28]
 8005048:	ee67 7a27 	vmul.f32	s15, s14, s15
 800504c:	ee17 0a90 	vmov	r0, s15
 8005050:	f7fb fa1e 	bl	8000490 <__aeabi_f2d>
 8005054:	4602      	mov	r2, r0
 8005056:	460b      	mov	r3, r1
 8005058:	4620      	mov	r0, r4
 800505a:	4629      	mov	r1, r5
 800505c:	f7fb f8ba 	bl	80001d4 <__adddf3>
 8005060:	4603      	mov	r3, r0
 8005062:	460c      	mov	r4, r1
 8005064:	4625      	mov	r5, r4
 8005066:	461c      	mov	r4, r3
 8005068:	69b8      	ldr	r0, [r7, #24]
 800506a:	f7fb fa11 	bl	8000490 <__aeabi_f2d>
 800506e:	4602      	mov	r2, r0
 8005070:	460b      	mov	r3, r1
 8005072:	4620      	mov	r0, r4
 8005074:	4629      	mov	r1, r5
 8005076:	f7fb fa63 	bl	8000540 <__aeabi_dmul>
 800507a:	4603      	mov	r3, r0
 800507c:	460c      	mov	r4, r1
 800507e:	4618      	mov	r0, r3
 8005080:	4621      	mov	r1, r4
 8005082:	f7fb fd55 	bl	8000b30 <__aeabi_d2f>
 8005086:	4602      	mov	r2, r0
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (K * K - V)) * norm;
 800508c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005090:	edd7 7a07 	vldr	s15, [r7, #28]
 8005094:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005098:	edd7 7a08 	vldr	s15, [r7, #32]
 800509c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050a0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	3304      	adds	r3, #4
 80050a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80050ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050b0:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V - sqrt(2 * V) * K + K * K) * norm;
 80050b4:	6a38      	ldr	r0, [r7, #32]
 80050b6:	f7fb f9eb 	bl	8000490 <__aeabi_f2d>
 80050ba:	4604      	mov	r4, r0
 80050bc:	460d      	mov	r5, r1
 80050be:	edd7 7a08 	vldr	s15, [r7, #32]
 80050c2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80050c6:	ee17 0a90 	vmov	r0, s15
 80050ca:	f7fb f9e1 	bl	8000490 <__aeabi_f2d>
 80050ce:	4602      	mov	r2, r0
 80050d0:	460b      	mov	r3, r1
 80050d2:	ec43 2b10 	vmov	d0, r2, r3
 80050d6:	f007 fa57 	bl	800c588 <sqrt>
 80050da:	ec59 8b10 	vmov	r8, r9, d0
 80050de:	69f8      	ldr	r0, [r7, #28]
 80050e0:	f7fb f9d6 	bl	8000490 <__aeabi_f2d>
 80050e4:	4602      	mov	r2, r0
 80050e6:	460b      	mov	r3, r1
 80050e8:	4640      	mov	r0, r8
 80050ea:	4649      	mov	r1, r9
 80050ec:	f7fb fa28 	bl	8000540 <__aeabi_dmul>
 80050f0:	4602      	mov	r2, r0
 80050f2:	460b      	mov	r3, r1
 80050f4:	4620      	mov	r0, r4
 80050f6:	4629      	mov	r1, r5
 80050f8:	f7fb f86a 	bl	80001d0 <__aeabi_dsub>
 80050fc:	4603      	mov	r3, r0
 80050fe:	460c      	mov	r4, r1
 8005100:	4625      	mov	r5, r4
 8005102:	461c      	mov	r4, r3
 8005104:	ed97 7a07 	vldr	s14, [r7, #28]
 8005108:	edd7 7a07 	vldr	s15, [r7, #28]
 800510c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005110:	ee17 0a90 	vmov	r0, s15
 8005114:	f7fb f9bc 	bl	8000490 <__aeabi_f2d>
 8005118:	4602      	mov	r2, r0
 800511a:	460b      	mov	r3, r1
 800511c:	4620      	mov	r0, r4
 800511e:	4629      	mov	r1, r5
 8005120:	f7fb f858 	bl	80001d4 <__adddf3>
 8005124:	4603      	mov	r3, r0
 8005126:	460c      	mov	r4, r1
 8005128:	4625      	mov	r5, r4
 800512a:	461c      	mov	r4, r3
 800512c:	69b8      	ldr	r0, [r7, #24]
 800512e:	f7fb f9af 	bl	8000490 <__aeabi_f2d>
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	4620      	mov	r0, r4
 8005138:	4629      	mov	r1, r5
 800513a:	f7fb fa01 	bl	8000540 <__aeabi_dmul>
 800513e:	4603      	mov	r3, r0
 8005140:	460c      	mov	r4, r1
 8005142:	4619      	mov	r1, r3
 8005144:	4622      	mov	r2, r4
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	f103 0408 	add.w	r4, r3, #8
 800514c:	4608      	mov	r0, r1
 800514e:	4611      	mov	r1, r2
 8005150:	f7fb fcee 	bl	8000b30 <__aeabi_d2f>
 8005154:	4603      	mov	r3, r0
 8005156:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8005158:	ed97 7a07 	vldr	s14, [r7, #28]
 800515c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005160:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005164:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005168:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800516c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	330c      	adds	r3, #12
 8005174:	edd7 7a06 	vldr	s15, [r7, #24]
 8005178:	ee67 7a27 	vmul.f32	s15, s14, s15
 800517c:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K);
 8005180:	69f8      	ldr	r0, [r7, #28]
 8005182:	f7fb f985 	bl	8000490 <__aeabi_f2d>
 8005186:	a36e      	add	r3, pc, #440	; (adr r3, 8005340 <shelv+0xa28>)
 8005188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518c:	f7fb f9d8 	bl	8000540 <__aeabi_dmul>
 8005190:	4603      	mov	r3, r0
 8005192:	460c      	mov	r4, r1
 8005194:	461a      	mov	r2, r3
 8005196:	4623      	mov	r3, r4
 8005198:	f04f 0000 	mov.w	r0, #0
 800519c:	496a      	ldr	r1, [pc, #424]	; (8005348 <shelv+0xa30>)
 800519e:	f7fb f817 	bl	80001d0 <__aeabi_dsub>
 80051a2:	4603      	mov	r3, r0
 80051a4:	460c      	mov	r4, r1
 80051a6:	4625      	mov	r5, r4
 80051a8:	461c      	mov	r4, r3
 80051aa:	ed97 7a07 	vldr	s14, [r7, #28]
 80051ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80051b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051b6:	ee17 0a90 	vmov	r0, s15
 80051ba:	f7fb f969 	bl	8000490 <__aeabi_f2d>
 80051be:	4602      	mov	r2, r0
 80051c0:	460b      	mov	r3, r1
 80051c2:	4620      	mov	r0, r4
 80051c4:	4629      	mov	r1, r5
 80051c6:	f7fb f805 	bl	80001d4 <__adddf3>
 80051ca:	4603      	mov	r3, r0
 80051cc:	460c      	mov	r4, r1
 80051ce:	4619      	mov	r1, r3
 80051d0:	4622      	mov	r2, r4
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	f103 0410 	add.w	r4, r3, #16
 80051d8:	4608      	mov	r0, r1
 80051da:	4611      	mov	r1, r2
 80051dc:	f7fb fca8 	bl	8000b30 <__aeabi_d2f>
 80051e0:	4603      	mov	r3, r0
 80051e2:	6023      	str	r3, [r4, #0]
		if(gain < 0){
 80051e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80051e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80051ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051f0:	f140 8169 	bpl.w	80054c6 <shelv+0xbae>
			norm = 1.0f / (1 + sqrt(2*V) * K + V * K * K);
 80051f4:	edd7 7a08 	vldr	s15, [r7, #32]
 80051f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80051fc:	ee17 0a90 	vmov	r0, s15
 8005200:	f7fb f946 	bl	8000490 <__aeabi_f2d>
 8005204:	4603      	mov	r3, r0
 8005206:	460c      	mov	r4, r1
 8005208:	ec44 3b10 	vmov	d0, r3, r4
 800520c:	f007 f9bc 	bl	800c588 <sqrt>
 8005210:	ec56 5b10 	vmov	r5, r6, d0
 8005214:	69f8      	ldr	r0, [r7, #28]
 8005216:	f7fb f93b 	bl	8000490 <__aeabi_f2d>
 800521a:	4603      	mov	r3, r0
 800521c:	460c      	mov	r4, r1
 800521e:	461a      	mov	r2, r3
 8005220:	4623      	mov	r3, r4
 8005222:	4628      	mov	r0, r5
 8005224:	4631      	mov	r1, r6
 8005226:	f7fb f98b 	bl	8000540 <__aeabi_dmul>
 800522a:	4603      	mov	r3, r0
 800522c:	460c      	mov	r4, r1
 800522e:	4618      	mov	r0, r3
 8005230:	4621      	mov	r1, r4
 8005232:	f04f 0200 	mov.w	r2, #0
 8005236:	4b44      	ldr	r3, [pc, #272]	; (8005348 <shelv+0xa30>)
 8005238:	f7fa ffcc 	bl	80001d4 <__adddf3>
 800523c:	4603      	mov	r3, r0
 800523e:	460c      	mov	r4, r1
 8005240:	4625      	mov	r5, r4
 8005242:	461c      	mov	r4, r3
 8005244:	ed97 7a08 	vldr	s14, [r7, #32]
 8005248:	edd7 7a07 	vldr	s15, [r7, #28]
 800524c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005250:	edd7 7a07 	vldr	s15, [r7, #28]
 8005254:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005258:	ee17 0a90 	vmov	r0, s15
 800525c:	f7fb f918 	bl	8000490 <__aeabi_f2d>
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	4620      	mov	r0, r4
 8005266:	4629      	mov	r1, r5
 8005268:	f7fa ffb4 	bl	80001d4 <__adddf3>
 800526c:	4603      	mov	r3, r0
 800526e:	460c      	mov	r4, r1
 8005270:	461a      	mov	r2, r3
 8005272:	4623      	mov	r3, r4
 8005274:	f04f 0000 	mov.w	r0, #0
 8005278:	4933      	ldr	r1, [pc, #204]	; (8005348 <shelv+0xa30>)
 800527a:	f7fb fa8b 	bl	8000794 <__aeabi_ddiv>
 800527e:	4603      	mov	r3, r0
 8005280:	460c      	mov	r4, r1
 8005282:	4618      	mov	r0, r3
 8005284:	4621      	mov	r1, r4
 8005286:	f7fb fc53 	bl	8000b30 <__aeabi_d2f>
 800528a:	4603      	mov	r3, r0
 800528c:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 800528e:	6a38      	ldr	r0, [r7, #32]
 8005290:	f7fb f8fe 	bl	8000490 <__aeabi_f2d>
 8005294:	4604      	mov	r4, r0
 8005296:	460d      	mov	r5, r1
 8005298:	69f8      	ldr	r0, [r7, #28]
 800529a:	f7fb f8f9 	bl	8000490 <__aeabi_f2d>
 800529e:	a328      	add	r3, pc, #160	; (adr r3, 8005340 <shelv+0xa28>)
 80052a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a4:	f7fb f94c 	bl	8000540 <__aeabi_dmul>
 80052a8:	4602      	mov	r2, r0
 80052aa:	460b      	mov	r3, r1
 80052ac:	4610      	mov	r0, r2
 80052ae:	4619      	mov	r1, r3
 80052b0:	f04f 0200 	mov.w	r2, #0
 80052b4:	4b24      	ldr	r3, [pc, #144]	; (8005348 <shelv+0xa30>)
 80052b6:	f7fa ff8d 	bl	80001d4 <__adddf3>
 80052ba:	4602      	mov	r2, r0
 80052bc:	460b      	mov	r3, r1
 80052be:	4690      	mov	r8, r2
 80052c0:	4699      	mov	r9, r3
 80052c2:	ed97 7a07 	vldr	s14, [r7, #28]
 80052c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80052ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052ce:	ee17 0a90 	vmov	r0, s15
 80052d2:	f7fb f8dd 	bl	8000490 <__aeabi_f2d>
 80052d6:	4602      	mov	r2, r0
 80052d8:	460b      	mov	r3, r1
 80052da:	4640      	mov	r0, r8
 80052dc:	4649      	mov	r1, r9
 80052de:	f7fa ff79 	bl	80001d4 <__adddf3>
 80052e2:	4602      	mov	r2, r0
 80052e4:	460b      	mov	r3, r1
 80052e6:	4620      	mov	r0, r4
 80052e8:	4629      	mov	r1, r5
 80052ea:	f7fb f929 	bl	8000540 <__aeabi_dmul>
 80052ee:	4603      	mov	r3, r0
 80052f0:	460c      	mov	r4, r1
 80052f2:	4625      	mov	r5, r4
 80052f4:	461c      	mov	r4, r3
 80052f6:	69b8      	ldr	r0, [r7, #24]
 80052f8:	f7fb f8ca 	bl	8000490 <__aeabi_f2d>
 80052fc:	4602      	mov	r2, r0
 80052fe:	460b      	mov	r3, r1
 8005300:	4620      	mov	r0, r4
 8005302:	4629      	mov	r1, r5
 8005304:	f7fb f91c 	bl	8000540 <__aeabi_dmul>
 8005308:	4603      	mov	r3, r0
 800530a:	460c      	mov	r4, r1
 800530c:	4618      	mov	r0, r3
 800530e:	4621      	mov	r1, r4
 8005310:	f7fb fc0e 	bl	8000b30 <__aeabi_d2f>
 8005314:	4602      	mov	r2, r0
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 800531a:	edd7 7a08 	vldr	s15, [r7, #32]
 800531e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005322:	edd7 6a07 	vldr	s13, [r7, #28]
 8005326:	edd7 7a07 	vldr	s15, [r7, #28]
 800532a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800532e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005332:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005336:	ee27 7a27 	vmul.f32	s14, s14, s15
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	3304      	adds	r3, #4
 800533e:	e005      	b.n	800534c <shelv+0xa34>
 8005340:	667f3bcd 	.word	0x667f3bcd
 8005344:	3ff6a09e 	.word	0x3ff6a09e
 8005348:	3ff00000 	.word	0x3ff00000
 800534c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005350:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005354:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 8005358:	6a38      	ldr	r0, [r7, #32]
 800535a:	f7fb f899 	bl	8000490 <__aeabi_f2d>
 800535e:	4604      	mov	r4, r0
 8005360:	460d      	mov	r5, r1
 8005362:	69f8      	ldr	r0, [r7, #28]
 8005364:	f7fb f894 	bl	8000490 <__aeabi_f2d>
 8005368:	a366      	add	r3, pc, #408	; (adr r3, 8005504 <shelv+0xbec>)
 800536a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536e:	f7fb f8e7 	bl	8000540 <__aeabi_dmul>
 8005372:	4602      	mov	r2, r0
 8005374:	460b      	mov	r3, r1
 8005376:	f04f 0000 	mov.w	r0, #0
 800537a:	4961      	ldr	r1, [pc, #388]	; (8005500 <shelv+0xbe8>)
 800537c:	f7fa ff28 	bl	80001d0 <__aeabi_dsub>
 8005380:	4602      	mov	r2, r0
 8005382:	460b      	mov	r3, r1
 8005384:	4690      	mov	r8, r2
 8005386:	4699      	mov	r9, r3
 8005388:	ed97 7a07 	vldr	s14, [r7, #28]
 800538c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005390:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005394:	ee17 0a90 	vmov	r0, s15
 8005398:	f7fb f87a 	bl	8000490 <__aeabi_f2d>
 800539c:	4602      	mov	r2, r0
 800539e:	460b      	mov	r3, r1
 80053a0:	4640      	mov	r0, r8
 80053a2:	4649      	mov	r1, r9
 80053a4:	f7fa ff16 	bl	80001d4 <__adddf3>
 80053a8:	4602      	mov	r2, r0
 80053aa:	460b      	mov	r3, r1
 80053ac:	4620      	mov	r0, r4
 80053ae:	4629      	mov	r1, r5
 80053b0:	f7fb f8c6 	bl	8000540 <__aeabi_dmul>
 80053b4:	4603      	mov	r3, r0
 80053b6:	460c      	mov	r4, r1
 80053b8:	4625      	mov	r5, r4
 80053ba:	461c      	mov	r4, r3
 80053bc:	69b8      	ldr	r0, [r7, #24]
 80053be:	f7fb f867 	bl	8000490 <__aeabi_f2d>
 80053c2:	4602      	mov	r2, r0
 80053c4:	460b      	mov	r3, r1
 80053c6:	4620      	mov	r0, r4
 80053c8:	4629      	mov	r1, r5
 80053ca:	f7fb f8b9 	bl	8000540 <__aeabi_dmul>
 80053ce:	4603      	mov	r3, r0
 80053d0:	460c      	mov	r4, r1
 80053d2:	4619      	mov	r1, r3
 80053d4:	4622      	mov	r2, r4
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f103 0408 	add.w	r4, r3, #8
 80053dc:	4608      	mov	r0, r1
 80053de:	4611      	mov	r1, r2
 80053e0:	f7fb fba6 	bl	8000b30 <__aeabi_d2f>
 80053e4:	4603      	mov	r3, r0
 80053e6:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (V * K * K - 1)) * norm;
 80053e8:	ed97 7a08 	vldr	s14, [r7, #32]
 80053ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80053f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80053f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005400:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005404:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	330c      	adds	r3, #12
 800540c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005410:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005414:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2 * V) * K + V * K * K) * norm;
 8005418:	edd7 7a08 	vldr	s15, [r7, #32]
 800541c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005420:	ee17 0a90 	vmov	r0, s15
 8005424:	f7fb f834 	bl	8000490 <__aeabi_f2d>
 8005428:	4603      	mov	r3, r0
 800542a:	460c      	mov	r4, r1
 800542c:	ec44 3b10 	vmov	d0, r3, r4
 8005430:	f007 f8aa 	bl	800c588 <sqrt>
 8005434:	ec56 5b10 	vmov	r5, r6, d0
 8005438:	69f8      	ldr	r0, [r7, #28]
 800543a:	f7fb f829 	bl	8000490 <__aeabi_f2d>
 800543e:	4603      	mov	r3, r0
 8005440:	460c      	mov	r4, r1
 8005442:	461a      	mov	r2, r3
 8005444:	4623      	mov	r3, r4
 8005446:	4628      	mov	r0, r5
 8005448:	4631      	mov	r1, r6
 800544a:	f7fb f879 	bl	8000540 <__aeabi_dmul>
 800544e:	4603      	mov	r3, r0
 8005450:	460c      	mov	r4, r1
 8005452:	461a      	mov	r2, r3
 8005454:	4623      	mov	r3, r4
 8005456:	f04f 0000 	mov.w	r0, #0
 800545a:	4929      	ldr	r1, [pc, #164]	; (8005500 <shelv+0xbe8>)
 800545c:	f7fa feb8 	bl	80001d0 <__aeabi_dsub>
 8005460:	4603      	mov	r3, r0
 8005462:	460c      	mov	r4, r1
 8005464:	4625      	mov	r5, r4
 8005466:	461c      	mov	r4, r3
 8005468:	ed97 7a08 	vldr	s14, [r7, #32]
 800546c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005470:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005474:	edd7 7a07 	vldr	s15, [r7, #28]
 8005478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800547c:	ee17 0a90 	vmov	r0, s15
 8005480:	f7fb f806 	bl	8000490 <__aeabi_f2d>
 8005484:	4602      	mov	r2, r0
 8005486:	460b      	mov	r3, r1
 8005488:	4620      	mov	r0, r4
 800548a:	4629      	mov	r1, r5
 800548c:	f7fa fea2 	bl	80001d4 <__adddf3>
 8005490:	4603      	mov	r3, r0
 8005492:	460c      	mov	r4, r1
 8005494:	4625      	mov	r5, r4
 8005496:	461c      	mov	r4, r3
 8005498:	69b8      	ldr	r0, [r7, #24]
 800549a:	f7fa fff9 	bl	8000490 <__aeabi_f2d>
 800549e:	4602      	mov	r2, r0
 80054a0:	460b      	mov	r3, r1
 80054a2:	4620      	mov	r0, r4
 80054a4:	4629      	mov	r1, r5
 80054a6:	f7fb f84b 	bl	8000540 <__aeabi_dmul>
 80054aa:	4603      	mov	r3, r0
 80054ac:	460c      	mov	r4, r1
 80054ae:	4619      	mov	r1, r3
 80054b0:	4622      	mov	r2, r4
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	f103 0410 	add.w	r4, r3, #16
 80054b8:	4608      	mov	r0, r1
 80054ba:	4611      	mov	r1, r2
 80054bc:	f7fb fb38 	bl	8000b30 <__aeabi_d2f>
 80054c0:	4603      	mov	r3, r0
 80054c2:	6023      	str	r3, [r4, #0]
}
 80054c4:	e016      	b.n	80054f4 <shelv+0xbdc>
			pCoeffs[0] = V;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	6a3a      	ldr	r2, [r7, #32]
 80054ca:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0.0f;
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	3304      	adds	r3, #4
 80054d0:	f04f 0200 	mov.w	r2, #0
 80054d4:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0.0f;
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	3308      	adds	r3, #8
 80054da:	f04f 0200 	mov.w	r2, #0
 80054de:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0.0f;
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	330c      	adds	r3, #12
 80054e4:	f04f 0200 	mov.w	r2, #0
 80054e8:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0.0f;
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	3310      	adds	r3, #16
 80054ee:	f04f 0200 	mov.w	r2, #0
 80054f2:	601a      	str	r2, [r3, #0]
}
 80054f4:	bf00      	nop
 80054f6:	372c      	adds	r7, #44	; 0x2c
 80054f8:	46bd      	mov	sp, r7
 80054fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80054fe:	bf00      	nop
 8005500:	3ff00000 	.word	0x3ff00000
 8005504:	667f3bcd 	.word	0x667f3bcd
 8005508:	3ff6a09e 	.word	0x3ff6a09e
 800550c:	00000000 	.word	0x00000000

08005510 <peak>:


void peak(float *pCoeffs, float gain, float fc, float bw, float fs){
 8005510:	b590      	push	{r4, r7, lr}
 8005512:	b08d      	sub	sp, #52	; 0x34
 8005514:	af00      	add	r7, sp, #0
 8005516:	6178      	str	r0, [r7, #20]
 8005518:	ed87 0a04 	vstr	s0, [r7, #16]
 800551c:	edc7 0a03 	vstr	s1, [r7, #12]
 8005520:	ed87 1a02 	vstr	s2, [r7, #8]
 8005524:	edc7 1a01 	vstr	s3, [r7, #4]
	float cf_PI = 3.14159265359;
 8005528:	4bcf      	ldr	r3, [pc, #828]	; (8005868 <peak+0x358>)
 800552a:	62fb      	str	r3, [r7, #44]	; 0x2c
	float V = pow(10,gain/20.0);
 800552c:	6938      	ldr	r0, [r7, #16]
 800552e:	f7fa ffaf 	bl	8000490 <__aeabi_f2d>
 8005532:	f04f 0200 	mov.w	r2, #0
 8005536:	4bcd      	ldr	r3, [pc, #820]	; (800586c <peak+0x35c>)
 8005538:	f7fb f92c 	bl	8000794 <__aeabi_ddiv>
 800553c:	4603      	mov	r3, r0
 800553e:	460c      	mov	r4, r1
 8005540:	ec44 3b17 	vmov	d7, r3, r4
 8005544:	eeb0 1a47 	vmov.f32	s2, s14
 8005548:	eef0 1a67 	vmov.f32	s3, s15
 800554c:	ed9f 0bc4 	vldr	d0, [pc, #784]	; 8005860 <peak+0x350>
 8005550:	f006 feaa 	bl	800c2a8 <pow>
 8005554:	ec54 3b10 	vmov	r3, r4, d0
 8005558:	4618      	mov	r0, r3
 800555a:	4621      	mov	r1, r4
 800555c:	f7fb fae8 	bl	8000b30 <__aeabi_d2f>
 8005560:	4603      	mov	r3, r0
 8005562:	62bb      	str	r3, [r7, #40]	; 0x28
	float K = tan(cf_PI*fc/fs);
 8005564:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8005568:	edd7 7a03 	vldr	s15, [r7, #12]
 800556c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005570:	edd7 7a01 	vldr	s15, [r7, #4]
 8005574:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005578:	ee16 0a90 	vmov	r0, s13
 800557c:	f7fa ff88 	bl	8000490 <__aeabi_f2d>
 8005580:	4603      	mov	r3, r0
 8005582:	460c      	mov	r4, r1
 8005584:	ec44 3b10 	vmov	d0, r3, r4
 8005588:	f006 fe5e 	bl	800c248 <tan>
 800558c:	ec54 3b10 	vmov	r3, r4, d0
 8005590:	4618      	mov	r0, r3
 8005592:	4621      	mov	r1, r4
 8005594:	f7fb facc 	bl	8000b30 <__aeabi_d2f>
 8005598:	4603      	mov	r3, r0
 800559a:	627b      	str	r3, [r7, #36]	; 0x24
	float Q = fc / bw;
 800559c:	edd7 6a03 	vldr	s13, [r7, #12]
 80055a0:	ed97 7a02 	vldr	s14, [r7, #8]
 80055a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055a8:	edc7 7a08 	vstr	s15, [r7, #32]
	float norm = 0;
 80055ac:	f04f 0300 	mov.w	r3, #0
 80055b0:	61fb      	str	r3, [r7, #28]

	/* Boost */
	if(gain > 0){
 80055b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80055b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80055ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055be:	f340 8096 	ble.w	80056ee <peak+0x1de>
		norm = 1.0f / (1 + K / Q + K * K);
 80055c2:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80055c6:	ed97 7a08 	vldr	s14, [r7, #32]
 80055ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80055d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055d6:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80055da:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80055de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80055e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80055e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80055ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055ee:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + (V / Q) * K + K * K) * norm;
 80055f2:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80055f6:	edd7 7a08 	vldr	s15, [r7, #32]
 80055fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055fe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005606:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800560a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800560e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005612:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005616:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800561a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800561e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005622:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 800562c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005630:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005638:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800563c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005640:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	3304      	adds	r3, #4
 8005648:	edd7 7a07 	vldr	s15, [r7, #28]
 800564c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005650:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - (V / Q) * K + K * K) * norm;
 8005654:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8005658:	edd7 7a08 	vldr	s15, [r7, #32]
 800565c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005660:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005664:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005668:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800566c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005670:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005674:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005678:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800567c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	3308      	adds	r3, #8
 8005684:	edd7 7a07 	vldr	s15, [r7, #28]
 8005688:	ee67 7a27 	vmul.f32	s15, s14, s15
 800568c:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8005690:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005694:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005698:	ee67 7a27 	vmul.f32	s15, s14, s15
 800569c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80056a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80056a4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	330c      	adds	r3, #12
 80056ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80056b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056b4:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / Q + K * K) * norm;
 80056b8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80056bc:	ed97 7a08 	vldr	s14, [r7, #32]
 80056c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056c4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80056c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80056cc:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80056d0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80056d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	3310      	adds	r3, #16
 80056e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80056e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056e8:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = 0;
		pCoeffs[2] = 0;
		pCoeffs[3] = 0;
		pCoeffs[4] = 0;
	}
}
 80056ec:	e0b4      	b.n	8005858 <peak+0x348>
	else if(gain < 0){
 80056ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80056f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80056f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056fa:	f140 8096 	bpl.w	800582a <peak+0x31a>
		norm = 1.0f / (1 + K / (V * Q) + K * K);
 80056fe:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8005702:	edd7 7a08 	vldr	s15, [r7, #32]
 8005706:	ee27 7a27 	vmul.f32	s14, s14, s15
 800570a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800570e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005712:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005716:	ee37 7a87 	vadd.f32	s14, s15, s14
 800571a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800571e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005722:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005726:	ee37 7a27 	vadd.f32	s14, s14, s15
 800572a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800572e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005732:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + K / Q + K * K) * norm;
 8005736:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800573a:	ed97 7a08 	vldr	s14, [r7, #32]
 800573e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005742:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005746:	ee37 7a87 	vadd.f32	s14, s15, s14
 800574a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800574e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005752:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005756:	ee37 7a27 	vadd.f32	s14, s14, s15
 800575a:	edd7 7a07 	vldr	s15, [r7, #28]
 800575e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 8005768:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800576c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005770:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005774:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005778:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800577c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	3304      	adds	r3, #4
 8005784:	edd7 7a07 	vldr	s15, [r7, #28]
 8005788:	ee67 7a27 	vmul.f32	s15, s14, s15
 800578c:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - K / Q + K * K) * norm;
 8005790:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005794:	ed97 7a08 	vldr	s14, [r7, #32]
 8005798:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800579c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80057a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80057a4:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80057a8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80057ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	3308      	adds	r3, #8
 80057b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80057bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057c0:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 80057c4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80057c8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80057cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057d0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80057d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80057d8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	330c      	adds	r3, #12
 80057e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80057e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057e8:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / (V * Q) + K * K) * norm;
 80057ec:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80057f0:	edd7 7a08 	vldr	s15, [r7, #32]
 80057f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80057f8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80057fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005800:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005804:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005808:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800580c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005810:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005814:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	3310      	adds	r3, #16
 800581c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005820:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005824:	edc3 7a00 	vstr	s15, [r3]
}
 8005828:	e016      	b.n	8005858 <peak+0x348>
		pCoeffs[0] = V;
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800582e:	601a      	str	r2, [r3, #0]
		pCoeffs[1] = 0;
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	3304      	adds	r3, #4
 8005834:	f04f 0200 	mov.w	r2, #0
 8005838:	601a      	str	r2, [r3, #0]
		pCoeffs[2] = 0;
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	3308      	adds	r3, #8
 800583e:	f04f 0200 	mov.w	r2, #0
 8005842:	601a      	str	r2, [r3, #0]
		pCoeffs[3] = 0;
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	330c      	adds	r3, #12
 8005848:	f04f 0200 	mov.w	r2, #0
 800584c:	601a      	str	r2, [r3, #0]
		pCoeffs[4] = 0;
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	3310      	adds	r3, #16
 8005852:	f04f 0200 	mov.w	r2, #0
 8005856:	601a      	str	r2, [r3, #0]
}
 8005858:	bf00      	nop
 800585a:	3734      	adds	r7, #52	; 0x34
 800585c:	46bd      	mov	sp, r7
 800585e:	bd90      	pop	{r4, r7, pc}
 8005860:	00000000 	.word	0x00000000
 8005864:	40240000 	.word	0x40240000
 8005868:	40490fdb 	.word	0x40490fdb
 800586c:	40340000 	.word	0x40340000

08005870 <IIR_Right>:
//	}
//
//	return L_sample_out;
//}

float IIR_Right(float data){
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	ed87 0a01 	vstr	s0, [r7, #4]

	R_x = data;
 800587a:	4aae      	ldr	r2, [pc, #696]	; (8005b34 <IIR_Right+0x2c4>)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6013      	str	r3, [r2, #0]
	/* stage 1 */
	R_y1 = R_cS1[0] * data  + R_cS1[1] * R_xZ11 + R_cS1[2] * R_xZ12 - R_cS1[3] * R_yZ11 - R_cS1[4] * R_yZ12;
 8005880:	4bad      	ldr	r3, [pc, #692]	; (8005b38 <IIR_Right+0x2c8>)
 8005882:	ed93 7a00 	vldr	s14, [r3]
 8005886:	edd7 7a01 	vldr	s15, [r7, #4]
 800588a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800588e:	4baa      	ldr	r3, [pc, #680]	; (8005b38 <IIR_Right+0x2c8>)
 8005890:	edd3 6a01 	vldr	s13, [r3, #4]
 8005894:	4ba9      	ldr	r3, [pc, #676]	; (8005b3c <IIR_Right+0x2cc>)
 8005896:	edd3 7a00 	vldr	s15, [r3]
 800589a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800589e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058a2:	4ba5      	ldr	r3, [pc, #660]	; (8005b38 <IIR_Right+0x2c8>)
 80058a4:	edd3 6a02 	vldr	s13, [r3, #8]
 80058a8:	4ba5      	ldr	r3, [pc, #660]	; (8005b40 <IIR_Right+0x2d0>)
 80058aa:	edd3 7a00 	vldr	s15, [r3]
 80058ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058b6:	4ba0      	ldr	r3, [pc, #640]	; (8005b38 <IIR_Right+0x2c8>)
 80058b8:	edd3 6a03 	vldr	s13, [r3, #12]
 80058bc:	4ba1      	ldr	r3, [pc, #644]	; (8005b44 <IIR_Right+0x2d4>)
 80058be:	edd3 7a00 	vldr	s15, [r3]
 80058c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80058ca:	4b9b      	ldr	r3, [pc, #620]	; (8005b38 <IIR_Right+0x2c8>)
 80058cc:	edd3 6a04 	vldr	s13, [r3, #16]
 80058d0:	4b9d      	ldr	r3, [pc, #628]	; (8005b48 <IIR_Right+0x2d8>)
 80058d2:	edd3 7a00 	vldr	s15, [r3]
 80058d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058de:	4b9b      	ldr	r3, [pc, #620]	; (8005b4c <IIR_Right+0x2dc>)
 80058e0:	edc3 7a00 	vstr	s15, [r3]
	/* stage 1 */
	R_xZ12 = R_xZ11;
 80058e4:	4b95      	ldr	r3, [pc, #596]	; (8005b3c <IIR_Right+0x2cc>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a95      	ldr	r2, [pc, #596]	; (8005b40 <IIR_Right+0x2d0>)
 80058ea:	6013      	str	r3, [r2, #0]
	R_xZ11 = R_x;
 80058ec:	4b91      	ldr	r3, [pc, #580]	; (8005b34 <IIR_Right+0x2c4>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a92      	ldr	r2, [pc, #584]	; (8005b3c <IIR_Right+0x2cc>)
 80058f2:	6013      	str	r3, [r2, #0]
	R_yZ12 = R_yZ11;
 80058f4:	4b93      	ldr	r3, [pc, #588]	; (8005b44 <IIR_Right+0x2d4>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a93      	ldr	r2, [pc, #588]	; (8005b48 <IIR_Right+0x2d8>)
 80058fa:	6013      	str	r3, [r2, #0]
	R_yZ11 = R_y1;
 80058fc:	4b93      	ldr	r3, [pc, #588]	; (8005b4c <IIR_Right+0x2dc>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a90      	ldr	r2, [pc, #576]	; (8005b44 <IIR_Right+0x2d4>)
 8005902:	6013      	str	r3, [r2, #0]
	/* stage 2 */
	R_y2 = R_cS2[0] * R_y1 + R_cS2[1] * R_xZ21 + R_cS2[2] * R_xZ22 - R_cS2[3] * R_yZ21 - R_cS2[4] * R_yZ22;
 8005904:	4b92      	ldr	r3, [pc, #584]	; (8005b50 <IIR_Right+0x2e0>)
 8005906:	ed93 7a00 	vldr	s14, [r3]
 800590a:	4b90      	ldr	r3, [pc, #576]	; (8005b4c <IIR_Right+0x2dc>)
 800590c:	edd3 7a00 	vldr	s15, [r3]
 8005910:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005914:	4b8e      	ldr	r3, [pc, #568]	; (8005b50 <IIR_Right+0x2e0>)
 8005916:	edd3 6a01 	vldr	s13, [r3, #4]
 800591a:	4b8e      	ldr	r3, [pc, #568]	; (8005b54 <IIR_Right+0x2e4>)
 800591c:	edd3 7a00 	vldr	s15, [r3]
 8005920:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005924:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005928:	4b89      	ldr	r3, [pc, #548]	; (8005b50 <IIR_Right+0x2e0>)
 800592a:	edd3 6a02 	vldr	s13, [r3, #8]
 800592e:	4b8a      	ldr	r3, [pc, #552]	; (8005b58 <IIR_Right+0x2e8>)
 8005930:	edd3 7a00 	vldr	s15, [r3]
 8005934:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005938:	ee37 7a27 	vadd.f32	s14, s14, s15
 800593c:	4b84      	ldr	r3, [pc, #528]	; (8005b50 <IIR_Right+0x2e0>)
 800593e:	edd3 6a03 	vldr	s13, [r3, #12]
 8005942:	4b86      	ldr	r3, [pc, #536]	; (8005b5c <IIR_Right+0x2ec>)
 8005944:	edd3 7a00 	vldr	s15, [r3]
 8005948:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800594c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005950:	4b7f      	ldr	r3, [pc, #508]	; (8005b50 <IIR_Right+0x2e0>)
 8005952:	edd3 6a04 	vldr	s13, [r3, #16]
 8005956:	4b82      	ldr	r3, [pc, #520]	; (8005b60 <IIR_Right+0x2f0>)
 8005958:	edd3 7a00 	vldr	s15, [r3]
 800595c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005960:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005964:	4b7f      	ldr	r3, [pc, #508]	; (8005b64 <IIR_Right+0x2f4>)
 8005966:	edc3 7a00 	vstr	s15, [r3]
	/* stage 2 */
	R_xZ22 = R_xZ21;
 800596a:	4b7a      	ldr	r3, [pc, #488]	; (8005b54 <IIR_Right+0x2e4>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a7a      	ldr	r2, [pc, #488]	; (8005b58 <IIR_Right+0x2e8>)
 8005970:	6013      	str	r3, [r2, #0]
	R_xZ21 = R_y1;
 8005972:	4b76      	ldr	r3, [pc, #472]	; (8005b4c <IIR_Right+0x2dc>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a77      	ldr	r2, [pc, #476]	; (8005b54 <IIR_Right+0x2e4>)
 8005978:	6013      	str	r3, [r2, #0]
	R_yZ22 = R_yZ21;
 800597a:	4b78      	ldr	r3, [pc, #480]	; (8005b5c <IIR_Right+0x2ec>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a78      	ldr	r2, [pc, #480]	; (8005b60 <IIR_Right+0x2f0>)
 8005980:	6013      	str	r3, [r2, #0]
	R_yZ21 = R_y2;
 8005982:	4b78      	ldr	r3, [pc, #480]	; (8005b64 <IIR_Right+0x2f4>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a75      	ldr	r2, [pc, #468]	; (8005b5c <IIR_Right+0x2ec>)
 8005988:	6013      	str	r3, [r2, #0]
	/* stage 3 */
	R_y3 = R_cS3[0] * R_y2 + R_cS3[1] * R_xZ31 + R_cS3[2] * R_xZ32 - R_cS3[3] * R_yZ31 - R_cS3[4] * R_yZ32;
 800598a:	4b77      	ldr	r3, [pc, #476]	; (8005b68 <IIR_Right+0x2f8>)
 800598c:	ed93 7a00 	vldr	s14, [r3]
 8005990:	4b74      	ldr	r3, [pc, #464]	; (8005b64 <IIR_Right+0x2f4>)
 8005992:	edd3 7a00 	vldr	s15, [r3]
 8005996:	ee27 7a27 	vmul.f32	s14, s14, s15
 800599a:	4b73      	ldr	r3, [pc, #460]	; (8005b68 <IIR_Right+0x2f8>)
 800599c:	edd3 6a01 	vldr	s13, [r3, #4]
 80059a0:	4b72      	ldr	r3, [pc, #456]	; (8005b6c <IIR_Right+0x2fc>)
 80059a2:	edd3 7a00 	vldr	s15, [r3]
 80059a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059ae:	4b6e      	ldr	r3, [pc, #440]	; (8005b68 <IIR_Right+0x2f8>)
 80059b0:	edd3 6a02 	vldr	s13, [r3, #8]
 80059b4:	4b6e      	ldr	r3, [pc, #440]	; (8005b70 <IIR_Right+0x300>)
 80059b6:	edd3 7a00 	vldr	s15, [r3]
 80059ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059c2:	4b69      	ldr	r3, [pc, #420]	; (8005b68 <IIR_Right+0x2f8>)
 80059c4:	edd3 6a03 	vldr	s13, [r3, #12]
 80059c8:	4b6a      	ldr	r3, [pc, #424]	; (8005b74 <IIR_Right+0x304>)
 80059ca:	edd3 7a00 	vldr	s15, [r3]
 80059ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80059d6:	4b64      	ldr	r3, [pc, #400]	; (8005b68 <IIR_Right+0x2f8>)
 80059d8:	edd3 6a04 	vldr	s13, [r3, #16]
 80059dc:	4b66      	ldr	r3, [pc, #408]	; (8005b78 <IIR_Right+0x308>)
 80059de:	edd3 7a00 	vldr	s15, [r3]
 80059e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80059e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059ea:	4b64      	ldr	r3, [pc, #400]	; (8005b7c <IIR_Right+0x30c>)
 80059ec:	edc3 7a00 	vstr	s15, [r3]
	/* stage 3 */
	R_xZ32 = R_xZ31;
 80059f0:	4b5e      	ldr	r3, [pc, #376]	; (8005b6c <IIR_Right+0x2fc>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a5e      	ldr	r2, [pc, #376]	; (8005b70 <IIR_Right+0x300>)
 80059f6:	6013      	str	r3, [r2, #0]
	R_xZ31 = R_y2;
 80059f8:	4b5a      	ldr	r3, [pc, #360]	; (8005b64 <IIR_Right+0x2f4>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a5b      	ldr	r2, [pc, #364]	; (8005b6c <IIR_Right+0x2fc>)
 80059fe:	6013      	str	r3, [r2, #0]
	R_yZ32 = R_yZ31;
 8005a00:	4b5c      	ldr	r3, [pc, #368]	; (8005b74 <IIR_Right+0x304>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a5c      	ldr	r2, [pc, #368]	; (8005b78 <IIR_Right+0x308>)
 8005a06:	6013      	str	r3, [r2, #0]
	R_yZ31 = R_y3;
 8005a08:	4b5c      	ldr	r3, [pc, #368]	; (8005b7c <IIR_Right+0x30c>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a59      	ldr	r2, [pc, #356]	; (8005b74 <IIR_Right+0x304>)
 8005a0e:	6013      	str	r3, [r2, #0]
	/* stage 4 */
	R_y4 = R_cS4[0] * R_y3 + R_cS4[1] * R_xZ41 + R_cS4[2] * R_xZ42 - R_cS4[3] * R_yZ41 - R_cS4[4] * R_yZ42;
 8005a10:	4b5b      	ldr	r3, [pc, #364]	; (8005b80 <IIR_Right+0x310>)
 8005a12:	ed93 7a00 	vldr	s14, [r3]
 8005a16:	4b59      	ldr	r3, [pc, #356]	; (8005b7c <IIR_Right+0x30c>)
 8005a18:	edd3 7a00 	vldr	s15, [r3]
 8005a1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a20:	4b57      	ldr	r3, [pc, #348]	; (8005b80 <IIR_Right+0x310>)
 8005a22:	edd3 6a01 	vldr	s13, [r3, #4]
 8005a26:	4b57      	ldr	r3, [pc, #348]	; (8005b84 <IIR_Right+0x314>)
 8005a28:	edd3 7a00 	vldr	s15, [r3]
 8005a2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a34:	4b52      	ldr	r3, [pc, #328]	; (8005b80 <IIR_Right+0x310>)
 8005a36:	edd3 6a02 	vldr	s13, [r3, #8]
 8005a3a:	4b53      	ldr	r3, [pc, #332]	; (8005b88 <IIR_Right+0x318>)
 8005a3c:	edd3 7a00 	vldr	s15, [r3]
 8005a40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a48:	4b4d      	ldr	r3, [pc, #308]	; (8005b80 <IIR_Right+0x310>)
 8005a4a:	edd3 6a03 	vldr	s13, [r3, #12]
 8005a4e:	4b4f      	ldr	r3, [pc, #316]	; (8005b8c <IIR_Right+0x31c>)
 8005a50:	edd3 7a00 	vldr	s15, [r3]
 8005a54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a5c:	4b48      	ldr	r3, [pc, #288]	; (8005b80 <IIR_Right+0x310>)
 8005a5e:	edd3 6a04 	vldr	s13, [r3, #16]
 8005a62:	4b4b      	ldr	r3, [pc, #300]	; (8005b90 <IIR_Right+0x320>)
 8005a64:	edd3 7a00 	vldr	s15, [r3]
 8005a68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a70:	4b48      	ldr	r3, [pc, #288]	; (8005b94 <IIR_Right+0x324>)
 8005a72:	edc3 7a00 	vstr	s15, [r3]
	/* stage 4 */
	R_xZ42 = R_xZ41;
 8005a76:	4b43      	ldr	r3, [pc, #268]	; (8005b84 <IIR_Right+0x314>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a43      	ldr	r2, [pc, #268]	; (8005b88 <IIR_Right+0x318>)
 8005a7c:	6013      	str	r3, [r2, #0]
	R_xZ41 = R_y3;
 8005a7e:	4b3f      	ldr	r3, [pc, #252]	; (8005b7c <IIR_Right+0x30c>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a40      	ldr	r2, [pc, #256]	; (8005b84 <IIR_Right+0x314>)
 8005a84:	6013      	str	r3, [r2, #0]
	R_yZ42 = R_yZ41;
 8005a86:	4b41      	ldr	r3, [pc, #260]	; (8005b8c <IIR_Right+0x31c>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a41      	ldr	r2, [pc, #260]	; (8005b90 <IIR_Right+0x320>)
 8005a8c:	6013      	str	r3, [r2, #0]
	R_yZ41 = R_y4;
 8005a8e:	4b41      	ldr	r3, [pc, #260]	; (8005b94 <IIR_Right+0x324>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a3e      	ldr	r2, [pc, #248]	; (8005b8c <IIR_Right+0x31c>)
 8005a94:	6013      	str	r3, [r2, #0]
	/* stage 5 */
	R_y5 = R_cS5[0] * R_y4 + R_cS5[1] * R_xZ51 + R_cS5[2] * R_xZ52 - R_cS5[3] * R_yZ51 - R_cS5[4] * R_yZ52;
 8005a96:	4b40      	ldr	r3, [pc, #256]	; (8005b98 <IIR_Right+0x328>)
 8005a98:	ed93 7a00 	vldr	s14, [r3]
 8005a9c:	4b3d      	ldr	r3, [pc, #244]	; (8005b94 <IIR_Right+0x324>)
 8005a9e:	edd3 7a00 	vldr	s15, [r3]
 8005aa2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005aa6:	4b3c      	ldr	r3, [pc, #240]	; (8005b98 <IIR_Right+0x328>)
 8005aa8:	edd3 6a01 	vldr	s13, [r3, #4]
 8005aac:	4b3b      	ldr	r3, [pc, #236]	; (8005b9c <IIR_Right+0x32c>)
 8005aae:	edd3 7a00 	vldr	s15, [r3]
 8005ab2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ab6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005aba:	4b37      	ldr	r3, [pc, #220]	; (8005b98 <IIR_Right+0x328>)
 8005abc:	edd3 6a02 	vldr	s13, [r3, #8]
 8005ac0:	4b37      	ldr	r3, [pc, #220]	; (8005ba0 <IIR_Right+0x330>)
 8005ac2:	edd3 7a00 	vldr	s15, [r3]
 8005ac6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005aca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ace:	4b32      	ldr	r3, [pc, #200]	; (8005b98 <IIR_Right+0x328>)
 8005ad0:	edd3 6a03 	vldr	s13, [r3, #12]
 8005ad4:	4b33      	ldr	r3, [pc, #204]	; (8005ba4 <IIR_Right+0x334>)
 8005ad6:	edd3 7a00 	vldr	s15, [r3]
 8005ada:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ade:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005ae2:	4b2d      	ldr	r3, [pc, #180]	; (8005b98 <IIR_Right+0x328>)
 8005ae4:	edd3 6a04 	vldr	s13, [r3, #16]
 8005ae8:	4b2f      	ldr	r3, [pc, #188]	; (8005ba8 <IIR_Right+0x338>)
 8005aea:	edd3 7a00 	vldr	s15, [r3]
 8005aee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005af2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005af6:	4b2d      	ldr	r3, [pc, #180]	; (8005bac <IIR_Right+0x33c>)
 8005af8:	edc3 7a00 	vstr	s15, [r3]
	/* stage 5 */
	R_xZ52 = R_xZ51;
 8005afc:	4b27      	ldr	r3, [pc, #156]	; (8005b9c <IIR_Right+0x32c>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a27      	ldr	r2, [pc, #156]	; (8005ba0 <IIR_Right+0x330>)
 8005b02:	6013      	str	r3, [r2, #0]
	R_xZ51 = R_y4;
 8005b04:	4b23      	ldr	r3, [pc, #140]	; (8005b94 <IIR_Right+0x324>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a24      	ldr	r2, [pc, #144]	; (8005b9c <IIR_Right+0x32c>)
 8005b0a:	6013      	str	r3, [r2, #0]
	R_yZ52 = R_yZ51;
 8005b0c:	4b25      	ldr	r3, [pc, #148]	; (8005ba4 <IIR_Right+0x334>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a25      	ldr	r2, [pc, #148]	; (8005ba8 <IIR_Right+0x338>)
 8005b12:	6013      	str	r3, [r2, #0]
	R_yZ51 = R_y5;
 8005b14:	4b25      	ldr	r3, [pc, #148]	; (8005bac <IIR_Right+0x33c>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a22      	ldr	r2, [pc, #136]	; (8005ba4 <IIR_Right+0x334>)
 8005b1a:	6013      	str	r3, [r2, #0]

	return R_y5;
 8005b1c:	4b23      	ldr	r3, [pc, #140]	; (8005bac <IIR_Right+0x33c>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	ee07 3a90 	vmov	s15, r3
}
 8005b24:	eeb0 0a67 	vmov.f32	s0, s15
 8005b28:	370c      	adds	r7, #12
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr
 8005b32:	bf00      	nop
 8005b34:	20000658 	.word	0x20000658
 8005b38:	20000b88 	.word	0x20000b88
 8005b3c:	20000c58 	.word	0x20000c58
 8005b40:	200005fc 	.word	0x200005fc
 8005b44:	200005e4 	.word	0x200005e4
 8005b48:	20000638 	.word	0x20000638
 8005b4c:	200004dc 	.word	0x200004dc
 8005b50:	20000560 	.word	0x20000560
 8005b54:	20000b30 	.word	0x20000b30
 8005b58:	20000b58 	.word	0x20000b58
 8005b5c:	20000d54 	.word	0x20000d54
 8005b60:	20000788 	.word	0x20000788
 8005b64:	200004d8 	.word	0x200004d8
 8005b68:	20000b38 	.word	0x20000b38
 8005b6c:	20000600 	.word	0x20000600
 8005b70:	20000d34 	.word	0x20000d34
 8005b74:	20000654 	.word	0x20000654
 8005b78:	200004d4 	.word	0x200004d4
 8005b7c:	20000648 	.word	0x20000648
 8005b80:	20000728 	.word	0x20000728
 8005b84:	20000b68 	.word	0x20000b68
 8005b88:	20000650 	.word	0x20000650
 8005b8c:	200005e0 	.word	0x200005e0
 8005b90:	20000dac 	.word	0x20000dac
 8005b94:	20000630 	.word	0x20000630
 8005b98:	20000b9c 	.word	0x20000b9c
 8005b9c:	2000078c 	.word	0x2000078c
 8005ba0:	20000628 	.word	0x20000628
 8005ba4:	20000db0 	.word	0x20000db0
 8005ba8:	20000b50 	.word	0x20000b50
 8005bac:	20000b54 	.word	0x20000b54

08005bb0 <IIR_Left>:

float IIR_Left(float data){
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	ed87 0a01 	vstr	s0, [r7, #4]
	L_x = data;
 8005bba:	4aae      	ldr	r2, [pc, #696]	; (8005e74 <IIR_Left+0x2c4>)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6013      	str	r3, [r2, #0]
	/* stage 1 */
	L_y1 = L_cS1[0] * L_x  + L_cS1[1] * L_xZ11 + L_cS1[2] * L_xZ12 - L_cS1[3] * L_yZ11 - L_cS1[4] * L_yZ12;
 8005bc0:	4bad      	ldr	r3, [pc, #692]	; (8005e78 <IIR_Left+0x2c8>)
 8005bc2:	ed93 7a00 	vldr	s14, [r3]
 8005bc6:	4bab      	ldr	r3, [pc, #684]	; (8005e74 <IIR_Left+0x2c4>)
 8005bc8:	edd3 7a00 	vldr	s15, [r3]
 8005bcc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005bd0:	4ba9      	ldr	r3, [pc, #676]	; (8005e78 <IIR_Left+0x2c8>)
 8005bd2:	edd3 6a01 	vldr	s13, [r3, #4]
 8005bd6:	4ba9      	ldr	r3, [pc, #676]	; (8005e7c <IIR_Left+0x2cc>)
 8005bd8:	edd3 7a00 	vldr	s15, [r3]
 8005bdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005be0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005be4:	4ba4      	ldr	r3, [pc, #656]	; (8005e78 <IIR_Left+0x2c8>)
 8005be6:	edd3 6a02 	vldr	s13, [r3, #8]
 8005bea:	4ba5      	ldr	r3, [pc, #660]	; (8005e80 <IIR_Left+0x2d0>)
 8005bec:	edd3 7a00 	vldr	s15, [r3]
 8005bf0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005bf4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005bf8:	4b9f      	ldr	r3, [pc, #636]	; (8005e78 <IIR_Left+0x2c8>)
 8005bfa:	edd3 6a03 	vldr	s13, [r3, #12]
 8005bfe:	4ba1      	ldr	r3, [pc, #644]	; (8005e84 <IIR_Left+0x2d4>)
 8005c00:	edd3 7a00 	vldr	s15, [r3]
 8005c04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c08:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c0c:	4b9a      	ldr	r3, [pc, #616]	; (8005e78 <IIR_Left+0x2c8>)
 8005c0e:	edd3 6a04 	vldr	s13, [r3, #16]
 8005c12:	4b9d      	ldr	r3, [pc, #628]	; (8005e88 <IIR_Left+0x2d8>)
 8005c14:	edd3 7a00 	vldr	s15, [r3]
 8005c18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c20:	4b9a      	ldr	r3, [pc, #616]	; (8005e8c <IIR_Left+0x2dc>)
 8005c22:	edc3 7a00 	vstr	s15, [r3]
	/* stage 1 */
	L_xZ12 = L_xZ11;
 8005c26:	4b95      	ldr	r3, [pc, #596]	; (8005e7c <IIR_Left+0x2cc>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a95      	ldr	r2, [pc, #596]	; (8005e80 <IIR_Left+0x2d0>)
 8005c2c:	6013      	str	r3, [r2, #0]
	L_xZ11 = L_x;
 8005c2e:	4b91      	ldr	r3, [pc, #580]	; (8005e74 <IIR_Left+0x2c4>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a92      	ldr	r2, [pc, #584]	; (8005e7c <IIR_Left+0x2cc>)
 8005c34:	6013      	str	r3, [r2, #0]
	L_yZ12 = L_yZ11;
 8005c36:	4b93      	ldr	r3, [pc, #588]	; (8005e84 <IIR_Left+0x2d4>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a93      	ldr	r2, [pc, #588]	; (8005e88 <IIR_Left+0x2d8>)
 8005c3c:	6013      	str	r3, [r2, #0]
	L_yZ11 = L_y1;
 8005c3e:	4b93      	ldr	r3, [pc, #588]	; (8005e8c <IIR_Left+0x2dc>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a90      	ldr	r2, [pc, #576]	; (8005e84 <IIR_Left+0x2d4>)
 8005c44:	6013      	str	r3, [r2, #0]
	/* stage 2 */
	L_y2 = L_cS2[0] * L_y1 + L_cS2[1] * L_xZ21 + L_cS2[2] * L_xZ22 - L_cS2[3] * L_yZ21 - L_cS2[4] * L_yZ22;
 8005c46:	4b92      	ldr	r3, [pc, #584]	; (8005e90 <IIR_Left+0x2e0>)
 8005c48:	ed93 7a00 	vldr	s14, [r3]
 8005c4c:	4b8f      	ldr	r3, [pc, #572]	; (8005e8c <IIR_Left+0x2dc>)
 8005c4e:	edd3 7a00 	vldr	s15, [r3]
 8005c52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c56:	4b8e      	ldr	r3, [pc, #568]	; (8005e90 <IIR_Left+0x2e0>)
 8005c58:	edd3 6a01 	vldr	s13, [r3, #4]
 8005c5c:	4b8d      	ldr	r3, [pc, #564]	; (8005e94 <IIR_Left+0x2e4>)
 8005c5e:	edd3 7a00 	vldr	s15, [r3]
 8005c62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c6a:	4b89      	ldr	r3, [pc, #548]	; (8005e90 <IIR_Left+0x2e0>)
 8005c6c:	edd3 6a02 	vldr	s13, [r3, #8]
 8005c70:	4b89      	ldr	r3, [pc, #548]	; (8005e98 <IIR_Left+0x2e8>)
 8005c72:	edd3 7a00 	vldr	s15, [r3]
 8005c76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c7e:	4b84      	ldr	r3, [pc, #528]	; (8005e90 <IIR_Left+0x2e0>)
 8005c80:	edd3 6a03 	vldr	s13, [r3, #12]
 8005c84:	4b85      	ldr	r3, [pc, #532]	; (8005e9c <IIR_Left+0x2ec>)
 8005c86:	edd3 7a00 	vldr	s15, [r3]
 8005c8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c92:	4b7f      	ldr	r3, [pc, #508]	; (8005e90 <IIR_Left+0x2e0>)
 8005c94:	edd3 6a04 	vldr	s13, [r3, #16]
 8005c98:	4b81      	ldr	r3, [pc, #516]	; (8005ea0 <IIR_Left+0x2f0>)
 8005c9a:	edd3 7a00 	vldr	s15, [r3]
 8005c9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ca2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ca6:	4b7f      	ldr	r3, [pc, #508]	; (8005ea4 <IIR_Left+0x2f4>)
 8005ca8:	edc3 7a00 	vstr	s15, [r3]
	/* stage 2 */
	L_xZ22 = L_xZ21;
 8005cac:	4b79      	ldr	r3, [pc, #484]	; (8005e94 <IIR_Left+0x2e4>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a79      	ldr	r2, [pc, #484]	; (8005e98 <IIR_Left+0x2e8>)
 8005cb2:	6013      	str	r3, [r2, #0]
	L_xZ21 = L_y1;
 8005cb4:	4b75      	ldr	r3, [pc, #468]	; (8005e8c <IIR_Left+0x2dc>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a76      	ldr	r2, [pc, #472]	; (8005e94 <IIR_Left+0x2e4>)
 8005cba:	6013      	str	r3, [r2, #0]
	L_yZ22 = L_yZ21;
 8005cbc:	4b77      	ldr	r3, [pc, #476]	; (8005e9c <IIR_Left+0x2ec>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a77      	ldr	r2, [pc, #476]	; (8005ea0 <IIR_Left+0x2f0>)
 8005cc2:	6013      	str	r3, [r2, #0]
	L_yZ21 = L_y2;
 8005cc4:	4b77      	ldr	r3, [pc, #476]	; (8005ea4 <IIR_Left+0x2f4>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a74      	ldr	r2, [pc, #464]	; (8005e9c <IIR_Left+0x2ec>)
 8005cca:	6013      	str	r3, [r2, #0]
	/* stage 3 */
	L_y3 = L_cS3[0] * L_y2 + L_cS3[1] * L_xZ31 + L_cS3[2] * L_xZ32 - L_cS3[3] * L_yZ31 - L_cS3[4] * L_yZ32;
 8005ccc:	4b76      	ldr	r3, [pc, #472]	; (8005ea8 <IIR_Left+0x2f8>)
 8005cce:	ed93 7a00 	vldr	s14, [r3]
 8005cd2:	4b74      	ldr	r3, [pc, #464]	; (8005ea4 <IIR_Left+0x2f4>)
 8005cd4:	edd3 7a00 	vldr	s15, [r3]
 8005cd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005cdc:	4b72      	ldr	r3, [pc, #456]	; (8005ea8 <IIR_Left+0x2f8>)
 8005cde:	edd3 6a01 	vldr	s13, [r3, #4]
 8005ce2:	4b72      	ldr	r3, [pc, #456]	; (8005eac <IIR_Left+0x2fc>)
 8005ce4:	edd3 7a00 	vldr	s15, [r3]
 8005ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005cec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005cf0:	4b6d      	ldr	r3, [pc, #436]	; (8005ea8 <IIR_Left+0x2f8>)
 8005cf2:	edd3 6a02 	vldr	s13, [r3, #8]
 8005cf6:	4b6e      	ldr	r3, [pc, #440]	; (8005eb0 <IIR_Left+0x300>)
 8005cf8:	edd3 7a00 	vldr	s15, [r3]
 8005cfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d04:	4b68      	ldr	r3, [pc, #416]	; (8005ea8 <IIR_Left+0x2f8>)
 8005d06:	edd3 6a03 	vldr	s13, [r3, #12]
 8005d0a:	4b6a      	ldr	r3, [pc, #424]	; (8005eb4 <IIR_Left+0x304>)
 8005d0c:	edd3 7a00 	vldr	s15, [r3]
 8005d10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d14:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d18:	4b63      	ldr	r3, [pc, #396]	; (8005ea8 <IIR_Left+0x2f8>)
 8005d1a:	edd3 6a04 	vldr	s13, [r3, #16]
 8005d1e:	4b66      	ldr	r3, [pc, #408]	; (8005eb8 <IIR_Left+0x308>)
 8005d20:	edd3 7a00 	vldr	s15, [r3]
 8005d24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d2c:	4b63      	ldr	r3, [pc, #396]	; (8005ebc <IIR_Left+0x30c>)
 8005d2e:	edc3 7a00 	vstr	s15, [r3]
	/* stage 3 */
	L_xZ32 = L_xZ31;
 8005d32:	4b5e      	ldr	r3, [pc, #376]	; (8005eac <IIR_Left+0x2fc>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a5e      	ldr	r2, [pc, #376]	; (8005eb0 <IIR_Left+0x300>)
 8005d38:	6013      	str	r3, [r2, #0]
	L_xZ31 = L_y2;
 8005d3a:	4b5a      	ldr	r3, [pc, #360]	; (8005ea4 <IIR_Left+0x2f4>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a5b      	ldr	r2, [pc, #364]	; (8005eac <IIR_Left+0x2fc>)
 8005d40:	6013      	str	r3, [r2, #0]
	L_yZ32 = L_yZ31;
 8005d42:	4b5c      	ldr	r3, [pc, #368]	; (8005eb4 <IIR_Left+0x304>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a5c      	ldr	r2, [pc, #368]	; (8005eb8 <IIR_Left+0x308>)
 8005d48:	6013      	str	r3, [r2, #0]
	L_yZ31 = L_y3;
 8005d4a:	4b5c      	ldr	r3, [pc, #368]	; (8005ebc <IIR_Left+0x30c>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a59      	ldr	r2, [pc, #356]	; (8005eb4 <IIR_Left+0x304>)
 8005d50:	6013      	str	r3, [r2, #0]
	/* stage 4 */
	L_y4 = L_cS4[0] * L_y3 + L_cS4[1] * L_xZ41 + L_cS4[2] * L_xZ42 - L_cS4[3] * L_yZ41 - L_cS4[4] * L_yZ42;
 8005d52:	4b5b      	ldr	r3, [pc, #364]	; (8005ec0 <IIR_Left+0x310>)
 8005d54:	ed93 7a00 	vldr	s14, [r3]
 8005d58:	4b58      	ldr	r3, [pc, #352]	; (8005ebc <IIR_Left+0x30c>)
 8005d5a:	edd3 7a00 	vldr	s15, [r3]
 8005d5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d62:	4b57      	ldr	r3, [pc, #348]	; (8005ec0 <IIR_Left+0x310>)
 8005d64:	edd3 6a01 	vldr	s13, [r3, #4]
 8005d68:	4b56      	ldr	r3, [pc, #344]	; (8005ec4 <IIR_Left+0x314>)
 8005d6a:	edd3 7a00 	vldr	s15, [r3]
 8005d6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d76:	4b52      	ldr	r3, [pc, #328]	; (8005ec0 <IIR_Left+0x310>)
 8005d78:	edd3 6a02 	vldr	s13, [r3, #8]
 8005d7c:	4b52      	ldr	r3, [pc, #328]	; (8005ec8 <IIR_Left+0x318>)
 8005d7e:	edd3 7a00 	vldr	s15, [r3]
 8005d82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d86:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d8a:	4b4d      	ldr	r3, [pc, #308]	; (8005ec0 <IIR_Left+0x310>)
 8005d8c:	edd3 6a03 	vldr	s13, [r3, #12]
 8005d90:	4b4e      	ldr	r3, [pc, #312]	; (8005ecc <IIR_Left+0x31c>)
 8005d92:	edd3 7a00 	vldr	s15, [r3]
 8005d96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d9a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d9e:	4b48      	ldr	r3, [pc, #288]	; (8005ec0 <IIR_Left+0x310>)
 8005da0:	edd3 6a04 	vldr	s13, [r3, #16]
 8005da4:	4b4a      	ldr	r3, [pc, #296]	; (8005ed0 <IIR_Left+0x320>)
 8005da6:	edd3 7a00 	vldr	s15, [r3]
 8005daa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005dae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005db2:	4b48      	ldr	r3, [pc, #288]	; (8005ed4 <IIR_Left+0x324>)
 8005db4:	edc3 7a00 	vstr	s15, [r3]
	/* stage 4 */
	L_xZ42 = L_xZ41;
 8005db8:	4b42      	ldr	r3, [pc, #264]	; (8005ec4 <IIR_Left+0x314>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a42      	ldr	r2, [pc, #264]	; (8005ec8 <IIR_Left+0x318>)
 8005dbe:	6013      	str	r3, [r2, #0]
	L_xZ41 = L_y3;
 8005dc0:	4b3e      	ldr	r3, [pc, #248]	; (8005ebc <IIR_Left+0x30c>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a3f      	ldr	r2, [pc, #252]	; (8005ec4 <IIR_Left+0x314>)
 8005dc6:	6013      	str	r3, [r2, #0]
	L_yZ42 = L_yZ41;
 8005dc8:	4b40      	ldr	r3, [pc, #256]	; (8005ecc <IIR_Left+0x31c>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a40      	ldr	r2, [pc, #256]	; (8005ed0 <IIR_Left+0x320>)
 8005dce:	6013      	str	r3, [r2, #0]
	L_yZ41 = L_y4;
 8005dd0:	4b40      	ldr	r3, [pc, #256]	; (8005ed4 <IIR_Left+0x324>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a3d      	ldr	r2, [pc, #244]	; (8005ecc <IIR_Left+0x31c>)
 8005dd6:	6013      	str	r3, [r2, #0]
	/* stage 5 */
	L_y5 = L_cS5[0] * L_y4 + L_cS5[1] * L_xZ51 + L_cS5[2] * L_xZ52 - L_cS5[3] * L_yZ51 - L_cS5[4] * L_yZ52;
 8005dd8:	4b3f      	ldr	r3, [pc, #252]	; (8005ed8 <IIR_Left+0x328>)
 8005dda:	ed93 7a00 	vldr	s14, [r3]
 8005dde:	4b3d      	ldr	r3, [pc, #244]	; (8005ed4 <IIR_Left+0x324>)
 8005de0:	edd3 7a00 	vldr	s15, [r3]
 8005de4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005de8:	4b3b      	ldr	r3, [pc, #236]	; (8005ed8 <IIR_Left+0x328>)
 8005dea:	edd3 6a01 	vldr	s13, [r3, #4]
 8005dee:	4b3b      	ldr	r3, [pc, #236]	; (8005edc <IIR_Left+0x32c>)
 8005df0:	edd3 7a00 	vldr	s15, [r3]
 8005df4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005df8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005dfc:	4b36      	ldr	r3, [pc, #216]	; (8005ed8 <IIR_Left+0x328>)
 8005dfe:	edd3 6a02 	vldr	s13, [r3, #8]
 8005e02:	4b37      	ldr	r3, [pc, #220]	; (8005ee0 <IIR_Left+0x330>)
 8005e04:	edd3 7a00 	vldr	s15, [r3]
 8005e08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005e10:	4b31      	ldr	r3, [pc, #196]	; (8005ed8 <IIR_Left+0x328>)
 8005e12:	edd3 6a03 	vldr	s13, [r3, #12]
 8005e16:	4b33      	ldr	r3, [pc, #204]	; (8005ee4 <IIR_Left+0x334>)
 8005e18:	edd3 7a00 	vldr	s15, [r3]
 8005e1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005e24:	4b2c      	ldr	r3, [pc, #176]	; (8005ed8 <IIR_Left+0x328>)
 8005e26:	edd3 6a04 	vldr	s13, [r3, #16]
 8005e2a:	4b2f      	ldr	r3, [pc, #188]	; (8005ee8 <IIR_Left+0x338>)
 8005e2c:	edd3 7a00 	vldr	s15, [r3]
 8005e30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e38:	4b2c      	ldr	r3, [pc, #176]	; (8005eec <IIR_Left+0x33c>)
 8005e3a:	edc3 7a00 	vstr	s15, [r3]
	/* stage 5 */
	L_xZ52 = L_xZ51;
 8005e3e:	4b27      	ldr	r3, [pc, #156]	; (8005edc <IIR_Left+0x32c>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a27      	ldr	r2, [pc, #156]	; (8005ee0 <IIR_Left+0x330>)
 8005e44:	6013      	str	r3, [r2, #0]
	L_xZ51 = L_y4;
 8005e46:	4b23      	ldr	r3, [pc, #140]	; (8005ed4 <IIR_Left+0x324>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a24      	ldr	r2, [pc, #144]	; (8005edc <IIR_Left+0x32c>)
 8005e4c:	6013      	str	r3, [r2, #0]
	L_yZ52 = L_yZ51;
 8005e4e:	4b25      	ldr	r3, [pc, #148]	; (8005ee4 <IIR_Left+0x334>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a25      	ldr	r2, [pc, #148]	; (8005ee8 <IIR_Left+0x338>)
 8005e54:	6013      	str	r3, [r2, #0]
	L_yZ51 = L_y5;
 8005e56:	4b25      	ldr	r3, [pc, #148]	; (8005eec <IIR_Left+0x33c>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a22      	ldr	r2, [pc, #136]	; (8005ee4 <IIR_Left+0x334>)
 8005e5c:	6013      	str	r3, [r2, #0]

	return L_y5;
 8005e5e:	4b23      	ldr	r3, [pc, #140]	; (8005eec <IIR_Left+0x33c>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	ee07 3a90 	vmov	s15, r3
}
 8005e66:	eeb0 0a67 	vmov.f32	s0, s15
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr
 8005e74:	20000784 	.word	0x20000784
 8005e78:	20000d3c 	.word	0x20000d3c
 8005e7c:	20000b60 	.word	0x20000b60
 8005e80:	20000d58 	.word	0x20000d58
 8005e84:	2000073c 	.word	0x2000073c
 8005e88:	20000574 	.word	0x20000574
 8005e8c:	200004e4 	.word	0x200004e4
 8005e90:	20000d20 	.word	0x20000d20
 8005e94:	20000b5c 	.word	0x20000b5c
 8005e98:	2000062c 	.word	0x2000062c
 8005e9c:	200005dc 	.word	0x200005dc
 8005ea0:	20000b2c 	.word	0x20000b2c
 8005ea4:	20000644 	.word	0x20000644
 8005ea8:	20000b74 	.word	0x20000b74
 8005eac:	20000b28 	.word	0x20000b28
 8005eb0:	20000604 	.word	0x20000604
 8005eb4:	20000780 	.word	0x20000780
 8005eb8:	20000b4c 	.word	0x20000b4c
 8005ebc:	20000b70 	.word	0x20000b70
 8005ec0:	200005e8 	.word	0x200005e8
 8005ec4:	200006c4 	.word	0x200006c4
 8005ec8:	20000544 	.word	0x20000544
 8005ecc:	2000065c 	.word	0x2000065c
 8005ed0:	2000053c 	.word	0x2000053c
 8005ed4:	20000bb0 	.word	0x20000bb0
 8005ed8:	20000614 	.word	0x20000614
 8005edc:	20000b64 	.word	0x20000b64
 8005ee0:	20000634 	.word	0x20000634
 8005ee4:	20000608 	.word	0x20000608
 8005ee8:	20000db4 	.word	0x20000db4
 8005eec:	2000055c 	.word	0x2000055c

08005ef0 <Display_Init>:
		}
	}
}


uint8_t Display_Init(void) {
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b082      	sub	sp, #8
 8005ef4:	af00      	add	r7, sp, #0

	/* Init I2C */
	SSD1306_I2C_Init();
 8005ef6:	f000 fdaf 	bl	8006a58 <SSD1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8005efa:	f644 6320 	movw	r3, #20000	; 0x4e20
 8005efe:	2201      	movs	r2, #1
 8005f00:	2178      	movs	r1, #120	; 0x78
 8005f02:	485b      	ldr	r0, [pc, #364]	; (8006070 <Display_Init+0x180>)
 8005f04:	f002 ff6a 	bl	8008ddc <HAL_I2C_IsDeviceReady>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d001      	beq.n	8005f12 <Display_Init+0x22>
		/* Return false */
		return 0;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	e0a9      	b.n	8006066 <Display_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 3500;
 8005f12:	f640 53ac 	movw	r3, #3500	; 0xdac
 8005f16:	607b      	str	r3, [r7, #4]
	while(p>0)
 8005f18:	e002      	b.n	8005f20 <Display_Init+0x30>
		p--;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1f9      	bne.n	8005f1a <Display_Init+0x2a>
//	HAL_Delay(100);

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8005f26:	22ae      	movs	r2, #174	; 0xae
 8005f28:	2100      	movs	r1, #0
 8005f2a:	2078      	movs	r0, #120	; 0x78
 8005f2c:	f000 fdf0 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8005f30:	2220      	movs	r2, #32
 8005f32:	2100      	movs	r1, #0
 8005f34:	2078      	movs	r0, #120	; 0x78
 8005f36:	f000 fdeb 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8005f3a:	2210      	movs	r2, #16
 8005f3c:	2100      	movs	r1, #0
 8005f3e:	2078      	movs	r0, #120	; 0x78
 8005f40:	f000 fde6 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8005f44:	22b0      	movs	r2, #176	; 0xb0
 8005f46:	2100      	movs	r1, #0
 8005f48:	2078      	movs	r0, #120	; 0x78
 8005f4a:	f000 fde1 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8005f4e:	22c8      	movs	r2, #200	; 0xc8
 8005f50:	2100      	movs	r1, #0
 8005f52:	2078      	movs	r0, #120	; 0x78
 8005f54:	f000 fddc 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8005f58:	2200      	movs	r2, #0
 8005f5a:	2100      	movs	r1, #0
 8005f5c:	2078      	movs	r0, #120	; 0x78
 8005f5e:	f000 fdd7 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8005f62:	2210      	movs	r2, #16
 8005f64:	2100      	movs	r1, #0
 8005f66:	2078      	movs	r0, #120	; 0x78
 8005f68:	f000 fdd2 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8005f6c:	2240      	movs	r2, #64	; 0x40
 8005f6e:	2100      	movs	r1, #0
 8005f70:	2078      	movs	r0, #120	; 0x78
 8005f72:	f000 fdcd 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8005f76:	2281      	movs	r2, #129	; 0x81
 8005f78:	2100      	movs	r1, #0
 8005f7a:	2078      	movs	r0, #120	; 0x78
 8005f7c:	f000 fdc8 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8005f80:	22ff      	movs	r2, #255	; 0xff
 8005f82:	2100      	movs	r1, #0
 8005f84:	2078      	movs	r0, #120	; 0x78
 8005f86:	f000 fdc3 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8005f8a:	22a1      	movs	r2, #161	; 0xa1
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	2078      	movs	r0, #120	; 0x78
 8005f90:	f000 fdbe 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8005f94:	22a6      	movs	r2, #166	; 0xa6
 8005f96:	2100      	movs	r1, #0
 8005f98:	2078      	movs	r0, #120	; 0x78
 8005f9a:	f000 fdb9 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8005f9e:	22a8      	movs	r2, #168	; 0xa8
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	2078      	movs	r0, #120	; 0x78
 8005fa4:	f000 fdb4 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8005fa8:	223f      	movs	r2, #63	; 0x3f
 8005faa:	2100      	movs	r1, #0
 8005fac:	2078      	movs	r0, #120	; 0x78
 8005fae:	f000 fdaf 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8005fb2:	22a4      	movs	r2, #164	; 0xa4
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	2078      	movs	r0, #120	; 0x78
 8005fb8:	f000 fdaa 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8005fbc:	22d3      	movs	r2, #211	; 0xd3
 8005fbe:	2100      	movs	r1, #0
 8005fc0:	2078      	movs	r0, #120	; 0x78
 8005fc2:	f000 fda5 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	2100      	movs	r1, #0
 8005fca:	2078      	movs	r0, #120	; 0x78
 8005fcc:	f000 fda0 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8005fd0:	22d5      	movs	r2, #213	; 0xd5
 8005fd2:	2100      	movs	r1, #0
 8005fd4:	2078      	movs	r0, #120	; 0x78
 8005fd6:	f000 fd9b 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8005fda:	22f0      	movs	r2, #240	; 0xf0
 8005fdc:	2100      	movs	r1, #0
 8005fde:	2078      	movs	r0, #120	; 0x78
 8005fe0:	f000 fd96 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8005fe4:	22d9      	movs	r2, #217	; 0xd9
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	2078      	movs	r0, #120	; 0x78
 8005fea:	f000 fd91 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8005fee:	2222      	movs	r2, #34	; 0x22
 8005ff0:	2100      	movs	r1, #0
 8005ff2:	2078      	movs	r0, #120	; 0x78
 8005ff4:	f000 fd8c 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8005ff8:	22da      	movs	r2, #218	; 0xda
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	2078      	movs	r0, #120	; 0x78
 8005ffe:	f000 fd87 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8006002:	2212      	movs	r2, #18
 8006004:	2100      	movs	r1, #0
 8006006:	2078      	movs	r0, #120	; 0x78
 8006008:	f000 fd82 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800600c:	22db      	movs	r2, #219	; 0xdb
 800600e:	2100      	movs	r1, #0
 8006010:	2078      	movs	r0, #120	; 0x78
 8006012:	f000 fd7d 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8006016:	2220      	movs	r2, #32
 8006018:	2100      	movs	r1, #0
 800601a:	2078      	movs	r0, #120	; 0x78
 800601c:	f000 fd78 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8006020:	228d      	movs	r2, #141	; 0x8d
 8006022:	2100      	movs	r1, #0
 8006024:	2078      	movs	r0, #120	; 0x78
 8006026:	f000 fd73 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800602a:	2214      	movs	r2, #20
 800602c:	2100      	movs	r1, #0
 800602e:	2078      	movs	r0, #120	; 0x78
 8006030:	f000 fd6e 	bl	8006b10 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8006034:	22af      	movs	r2, #175	; 0xaf
 8006036:	2100      	movs	r1, #0
 8006038:	2078      	movs	r0, #120	; 0x78
 800603a:	f000 fd69 	bl	8006b10 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800603e:	222e      	movs	r2, #46	; 0x2e
 8006040:	2100      	movs	r1, #0
 8006042:	2078      	movs	r0, #120	; 0x78
 8006044:	f000 fd64 	bl	8006b10 <ssd1306_I2C_Write>

	/* Clear screen */
	Display_Fill(SSD1306_COLOR_BLACK);
 8006048:	2000      	movs	r0, #0
 800604a:	f000 f843 	bl	80060d4 <Display_Fill>

	/* Update screen */
	Display_UpdateScreen();
 800604e:	f000 f813 	bl	8006078 <Display_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8006052:	4b08      	ldr	r3, [pc, #32]	; (8006074 <Display_Init+0x184>)
 8006054:	2200      	movs	r2, #0
 8006056:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8006058:	4b06      	ldr	r3, [pc, #24]	; (8006074 <Display_Init+0x184>)
 800605a:	2200      	movs	r2, #0
 800605c:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 800605e:	4b05      	ldr	r3, [pc, #20]	; (8006074 <Display_Init+0x184>)
 8006060:	2201      	movs	r2, #1
 8006062:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8006064:	2301      	movs	r3, #1
}
 8006066:	4618      	mov	r0, r3
 8006068:	3708      	adds	r7, #8
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	20000578 	.word	0x20000578
 8006074:	200004c8 	.word	0x200004c8

08006078 <Display_UpdateScreen>:

void Display_UpdateScreen(void) {
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800607e:	2300      	movs	r3, #0
 8006080:	71fb      	strb	r3, [r7, #7]
 8006082:	e01d      	b.n	80060c0 <Display_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8006084:	79fb      	ldrb	r3, [r7, #7]
 8006086:	3b50      	subs	r3, #80	; 0x50
 8006088:	b2db      	uxtb	r3, r3
 800608a:	461a      	mov	r2, r3
 800608c:	2100      	movs	r1, #0
 800608e:	2078      	movs	r0, #120	; 0x78
 8006090:	f000 fd3e 	bl	8006b10 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8006094:	2200      	movs	r2, #0
 8006096:	2100      	movs	r1, #0
 8006098:	2078      	movs	r0, #120	; 0x78
 800609a:	f000 fd39 	bl	8006b10 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800609e:	2210      	movs	r2, #16
 80060a0:	2100      	movs	r1, #0
 80060a2:	2078      	movs	r0, #120	; 0x78
 80060a4:	f000 fd34 	bl	8006b10 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80060a8:	79fb      	ldrb	r3, [r7, #7]
 80060aa:	01db      	lsls	r3, r3, #7
 80060ac:	4a08      	ldr	r2, [pc, #32]	; (80060d0 <Display_UpdateScreen+0x58>)
 80060ae:	441a      	add	r2, r3
 80060b0:	2380      	movs	r3, #128	; 0x80
 80060b2:	2140      	movs	r1, #64	; 0x40
 80060b4:	2078      	movs	r0, #120	; 0x78
 80060b6:	f000 fce3 	bl	8006a80 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80060ba:	79fb      	ldrb	r3, [r7, #7]
 80060bc:	3301      	adds	r3, #1
 80060be:	71fb      	strb	r3, [r7, #7]
 80060c0:	79fb      	ldrb	r3, [r7, #7]
 80060c2:	2b07      	cmp	r3, #7
 80060c4:	d9de      	bls.n	8006084 <Display_UpdateScreen+0xc>
	}
}
 80060c6:	bf00      	nop
 80060c8:	3708      	adds	r7, #8
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	200000c8 	.word	0x200000c8

080060d4 <Display_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void Display_Fill(SSD1306_COLOR_t color) {
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b082      	sub	sp, #8
 80060d8:	af00      	add	r7, sp, #0
 80060da:	4603      	mov	r3, r0
 80060dc:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80060de:	79fb      	ldrb	r3, [r7, #7]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d101      	bne.n	80060e8 <Display_Fill+0x14>
 80060e4:	2300      	movs	r3, #0
 80060e6:	e000      	b.n	80060ea <Display_Fill+0x16>
 80060e8:	23ff      	movs	r3, #255	; 0xff
 80060ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80060ee:	4619      	mov	r1, r3
 80060f0:	4803      	ldr	r0, [pc, #12]	; (8006100 <Display_Fill+0x2c>)
 80060f2:	f006 f89e 	bl	800c232 <memset>
}
 80060f6:	bf00      	nop
 80060f8:	3708      	adds	r7, #8
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	200000c8 	.word	0x200000c8

08006104 <Display_DrawPixel>:

void Display_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	4603      	mov	r3, r0
 800610c:	80fb      	strh	r3, [r7, #6]
 800610e:	460b      	mov	r3, r1
 8006110:	80bb      	strh	r3, [r7, #4]
 8006112:	4613      	mov	r3, r2
 8006114:	70fb      	strb	r3, [r7, #3]
	if (
 8006116:	88fb      	ldrh	r3, [r7, #6]
 8006118:	2b7f      	cmp	r3, #127	; 0x7f
 800611a:	d848      	bhi.n	80061ae <Display_DrawPixel+0xaa>
			x >= SSD1306_WIDTH ||
 800611c:	88bb      	ldrh	r3, [r7, #4]
 800611e:	2b3f      	cmp	r3, #63	; 0x3f
 8006120:	d845      	bhi.n	80061ae <Display_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8006122:	4b26      	ldr	r3, [pc, #152]	; (80061bc <Display_DrawPixel+0xb8>)
 8006124:	791b      	ldrb	r3, [r3, #4]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d006      	beq.n	8006138 <Display_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800612a:	78fb      	ldrb	r3, [r7, #3]
 800612c:	2b00      	cmp	r3, #0
 800612e:	bf0c      	ite	eq
 8006130:	2301      	moveq	r3, #1
 8006132:	2300      	movne	r3, #0
 8006134:	b2db      	uxtb	r3, r3
 8006136:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8006138:	78fb      	ldrb	r3, [r7, #3]
 800613a:	2b01      	cmp	r3, #1
 800613c:	d11a      	bne.n	8006174 <Display_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800613e:	88fa      	ldrh	r2, [r7, #6]
 8006140:	88bb      	ldrh	r3, [r7, #4]
 8006142:	08db      	lsrs	r3, r3, #3
 8006144:	b298      	uxth	r0, r3
 8006146:	4603      	mov	r3, r0
 8006148:	01db      	lsls	r3, r3, #7
 800614a:	4413      	add	r3, r2
 800614c:	4a1c      	ldr	r2, [pc, #112]	; (80061c0 <Display_DrawPixel+0xbc>)
 800614e:	5cd3      	ldrb	r3, [r2, r3]
 8006150:	b25a      	sxtb	r2, r3
 8006152:	88bb      	ldrh	r3, [r7, #4]
 8006154:	f003 0307 	and.w	r3, r3, #7
 8006158:	2101      	movs	r1, #1
 800615a:	fa01 f303 	lsl.w	r3, r1, r3
 800615e:	b25b      	sxtb	r3, r3
 8006160:	4313      	orrs	r3, r2
 8006162:	b259      	sxtb	r1, r3
 8006164:	88fa      	ldrh	r2, [r7, #6]
 8006166:	4603      	mov	r3, r0
 8006168:	01db      	lsls	r3, r3, #7
 800616a:	4413      	add	r3, r2
 800616c:	b2c9      	uxtb	r1, r1
 800616e:	4a14      	ldr	r2, [pc, #80]	; (80061c0 <Display_DrawPixel+0xbc>)
 8006170:	54d1      	strb	r1, [r2, r3]
 8006172:	e01d      	b.n	80061b0 <Display_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8006174:	88fa      	ldrh	r2, [r7, #6]
 8006176:	88bb      	ldrh	r3, [r7, #4]
 8006178:	08db      	lsrs	r3, r3, #3
 800617a:	b298      	uxth	r0, r3
 800617c:	4603      	mov	r3, r0
 800617e:	01db      	lsls	r3, r3, #7
 8006180:	4413      	add	r3, r2
 8006182:	4a0f      	ldr	r2, [pc, #60]	; (80061c0 <Display_DrawPixel+0xbc>)
 8006184:	5cd3      	ldrb	r3, [r2, r3]
 8006186:	b25a      	sxtb	r2, r3
 8006188:	88bb      	ldrh	r3, [r7, #4]
 800618a:	f003 0307 	and.w	r3, r3, #7
 800618e:	2101      	movs	r1, #1
 8006190:	fa01 f303 	lsl.w	r3, r1, r3
 8006194:	b25b      	sxtb	r3, r3
 8006196:	43db      	mvns	r3, r3
 8006198:	b25b      	sxtb	r3, r3
 800619a:	4013      	ands	r3, r2
 800619c:	b259      	sxtb	r1, r3
 800619e:	88fa      	ldrh	r2, [r7, #6]
 80061a0:	4603      	mov	r3, r0
 80061a2:	01db      	lsls	r3, r3, #7
 80061a4:	4413      	add	r3, r2
 80061a6:	b2c9      	uxtb	r1, r1
 80061a8:	4a05      	ldr	r2, [pc, #20]	; (80061c0 <Display_DrawPixel+0xbc>)
 80061aa:	54d1      	strb	r1, [r2, r3]
 80061ac:	e000      	b.n	80061b0 <Display_DrawPixel+0xac>
		return;
 80061ae:	bf00      	nop
	}
}
 80061b0:	370c      	adds	r7, #12
 80061b2:	46bd      	mov	sp, r7
 80061b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b8:	4770      	bx	lr
 80061ba:	bf00      	nop
 80061bc:	200004c8 	.word	0x200004c8
 80061c0:	200000c8 	.word	0x200000c8

080061c4 <Display_GotoXY>:

void Display_GotoXY(uint16_t x, uint16_t y) {
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	4603      	mov	r3, r0
 80061cc:	460a      	mov	r2, r1
 80061ce:	80fb      	strh	r3, [r7, #6]
 80061d0:	4613      	mov	r3, r2
 80061d2:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80061d4:	4a05      	ldr	r2, [pc, #20]	; (80061ec <Display_GotoXY+0x28>)
 80061d6:	88fb      	ldrh	r3, [r7, #6]
 80061d8:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80061da:	4a04      	ldr	r2, [pc, #16]	; (80061ec <Display_GotoXY+0x28>)
 80061dc:	88bb      	ldrh	r3, [r7, #4]
 80061de:	8053      	strh	r3, [r2, #2]
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr
 80061ec:	200004c8 	.word	0x200004c8

080061f0 <Display_Putc>:

char Display_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b086      	sub	sp, #24
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	4603      	mov	r3, r0
 80061f8:	6039      	str	r1, [r7, #0]
 80061fa:	71fb      	strb	r3, [r7, #7]
 80061fc:	4613      	mov	r3, r2
 80061fe:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006200:	4b3a      	ldr	r3, [pc, #232]	; (80062ec <Display_Putc+0xfc>)
 8006202:	881b      	ldrh	r3, [r3, #0]
 8006204:	461a      	mov	r2, r3
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	781b      	ldrb	r3, [r3, #0]
 800620a:	4413      	add	r3, r2
	if (
 800620c:	2b7f      	cmp	r3, #127	; 0x7f
 800620e:	dc07      	bgt.n	8006220 <Display_Putc+0x30>
			SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8006210:	4b36      	ldr	r3, [pc, #216]	; (80062ec <Display_Putc+0xfc>)
 8006212:	885b      	ldrh	r3, [r3, #2]
 8006214:	461a      	mov	r2, r3
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	785b      	ldrb	r3, [r3, #1]
 800621a:	4413      	add	r3, r2
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800621c:	2b3f      	cmp	r3, #63	; 0x3f
 800621e:	dd01      	ble.n	8006224 <Display_Putc+0x34>
	) {
		/* Error */
		return 0;
 8006220:	2300      	movs	r3, #0
 8006222:	e05e      	b.n	80062e2 <Display_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8006224:	2300      	movs	r3, #0
 8006226:	617b      	str	r3, [r7, #20]
 8006228:	e04b      	b.n	80062c2 <Display_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	685a      	ldr	r2, [r3, #4]
 800622e:	79fb      	ldrb	r3, [r7, #7]
 8006230:	3b20      	subs	r3, #32
 8006232:	6839      	ldr	r1, [r7, #0]
 8006234:	7849      	ldrb	r1, [r1, #1]
 8006236:	fb01 f303 	mul.w	r3, r1, r3
 800623a:	4619      	mov	r1, r3
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	440b      	add	r3, r1
 8006240:	005b      	lsls	r3, r3, #1
 8006242:	4413      	add	r3, r2
 8006244:	881b      	ldrh	r3, [r3, #0]
 8006246:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8006248:	2300      	movs	r3, #0
 800624a:	613b      	str	r3, [r7, #16]
 800624c:	e030      	b.n	80062b0 <Display_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	fa02 f303 	lsl.w	r3, r2, r3
 8006256:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800625a:	2b00      	cmp	r3, #0
 800625c:	d010      	beq.n	8006280 <Display_Putc+0x90>
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800625e:	4b23      	ldr	r3, [pc, #140]	; (80062ec <Display_Putc+0xfc>)
 8006260:	881a      	ldrh	r2, [r3, #0]
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	b29b      	uxth	r3, r3
 8006266:	4413      	add	r3, r2
 8006268:	b298      	uxth	r0, r3
 800626a:	4b20      	ldr	r3, [pc, #128]	; (80062ec <Display_Putc+0xfc>)
 800626c:	885a      	ldrh	r2, [r3, #2]
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	b29b      	uxth	r3, r3
 8006272:	4413      	add	r3, r2
 8006274:	b29b      	uxth	r3, r3
 8006276:	79ba      	ldrb	r2, [r7, #6]
 8006278:	4619      	mov	r1, r3
 800627a:	f7ff ff43 	bl	8006104 <Display_DrawPixel>
 800627e:	e014      	b.n	80062aa <Display_Putc+0xba>
			} else {
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8006280:	4b1a      	ldr	r3, [pc, #104]	; (80062ec <Display_Putc+0xfc>)
 8006282:	881a      	ldrh	r2, [r3, #0]
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	b29b      	uxth	r3, r3
 8006288:	4413      	add	r3, r2
 800628a:	b298      	uxth	r0, r3
 800628c:	4b17      	ldr	r3, [pc, #92]	; (80062ec <Display_Putc+0xfc>)
 800628e:	885a      	ldrh	r2, [r3, #2]
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	b29b      	uxth	r3, r3
 8006294:	4413      	add	r3, r2
 8006296:	b299      	uxth	r1, r3
 8006298:	79bb      	ldrb	r3, [r7, #6]
 800629a:	2b00      	cmp	r3, #0
 800629c:	bf0c      	ite	eq
 800629e:	2301      	moveq	r3, #1
 80062a0:	2300      	movne	r3, #0
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	461a      	mov	r2, r3
 80062a6:	f7ff ff2d 	bl	8006104 <Display_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	3301      	adds	r3, #1
 80062ae:	613b      	str	r3, [r7, #16]
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	461a      	mov	r2, r3
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d3c8      	bcc.n	800624e <Display_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	3301      	adds	r3, #1
 80062c0:	617b      	str	r3, [r7, #20]
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	785b      	ldrb	r3, [r3, #1]
 80062c6:	461a      	mov	r2, r3
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d3ad      	bcc.n	800622a <Display_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80062ce:	4b07      	ldr	r3, [pc, #28]	; (80062ec <Display_Putc+0xfc>)
 80062d0:	881a      	ldrh	r2, [r3, #0]
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	4413      	add	r3, r2
 80062da:	b29a      	uxth	r2, r3
 80062dc:	4b03      	ldr	r3, [pc, #12]	; (80062ec <Display_Putc+0xfc>)
 80062de:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80062e0:	79fb      	ldrb	r3, [r7, #7]
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3718      	adds	r7, #24
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	200004c8 	.word	0x200004c8

080062f0 <Display_Puts>:

char Display_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b084      	sub	sp, #16
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	4613      	mov	r3, r2
 80062fc:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80062fe:	e012      	b.n	8006326 <Display_Puts+0x36>
		/* Write character by character */
		if (Display_Putc(*str, Font, color) != *str) {
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	79fa      	ldrb	r2, [r7, #7]
 8006306:	68b9      	ldr	r1, [r7, #8]
 8006308:	4618      	mov	r0, r3
 800630a:	f7ff ff71 	bl	80061f0 <Display_Putc>
 800630e:	4603      	mov	r3, r0
 8006310:	461a      	mov	r2, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	429a      	cmp	r2, r3
 8006318:	d002      	beq.n	8006320 <Display_Puts+0x30>
			/* Return error */
			return *str;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	781b      	ldrb	r3, [r3, #0]
 800631e:	e008      	b.n	8006332 <Display_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	3301      	adds	r3, #1
 8006324:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d1e8      	bne.n	8006300 <Display_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	781b      	ldrb	r3, [r3, #0]
}
 8006332:	4618      	mov	r0, r3
 8006334:	3710      	adds	r7, #16
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
	...

0800633c <Display_PutUintDigit>:
//}
//uint8_t sign=1;
//    if(x<0){ x=-x;  myLCD::Data('-');sign=0;}
//    myLCD::Angka3u(x%1000);
//    if(sign)lcd.Data(' ');
void Display_PutUintDigit(uint16_t data, uint8_t digit, FontDef_t* Font, SSD1306_COLOR_t color){
 800633c:	b580      	push	{r7, lr}
 800633e:	b082      	sub	sp, #8
 8006340:	af00      	add	r7, sp, #0
 8006342:	603a      	str	r2, [r7, #0]
 8006344:	461a      	mov	r2, r3
 8006346:	4603      	mov	r3, r0
 8006348:	80fb      	strh	r3, [r7, #6]
 800634a:	460b      	mov	r3, r1
 800634c:	717b      	strb	r3, [r7, #5]
 800634e:	4613      	mov	r3, r2
 8006350:	713b      	strb	r3, [r7, #4]
	switch(digit){
 8006352:	797b      	ldrb	r3, [r7, #5]
 8006354:	2b02      	cmp	r3, #2
 8006356:	d018      	beq.n	800638a <Display_PutUintDigit+0x4e>
 8006358:	2b03      	cmp	r3, #3
 800635a:	d041      	beq.n	80063e0 <Display_PutUintDigit+0xa4>
 800635c:	2b01      	cmp	r3, #1
 800635e:	d000      	beq.n	8006362 <Display_PutUintDigit+0x26>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
		Display_Putc(data%10+0x30, Font, color); 		// satuan
		break;
	}
}
 8006360:	e077      	b.n	8006452 <Display_PutUintDigit+0x116>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8006362:	88fa      	ldrh	r2, [r7, #6]
 8006364:	4b3d      	ldr	r3, [pc, #244]	; (800645c <Display_PutUintDigit+0x120>)
 8006366:	fba3 1302 	umull	r1, r3, r3, r2
 800636a:	08d9      	lsrs	r1, r3, #3
 800636c:	460b      	mov	r3, r1
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	440b      	add	r3, r1
 8006372:	005b      	lsls	r3, r3, #1
 8006374:	1ad3      	subs	r3, r2, r3
 8006376:	b29b      	uxth	r3, r3
 8006378:	b2db      	uxtb	r3, r3
 800637a:	3330      	adds	r3, #48	; 0x30
 800637c:	b2db      	uxtb	r3, r3
 800637e:	793a      	ldrb	r2, [r7, #4]
 8006380:	6839      	ldr	r1, [r7, #0]
 8006382:	4618      	mov	r0, r3
 8006384:	f7ff ff34 	bl	80061f0 <Display_Putc>
		break;
 8006388:	e063      	b.n	8006452 <Display_PutUintDigit+0x116>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 800638a:	88fb      	ldrh	r3, [r7, #6]
 800638c:	4a34      	ldr	r2, [pc, #208]	; (8006460 <Display_PutUintDigit+0x124>)
 800638e:	fba2 1203 	umull	r1, r2, r2, r3
 8006392:	0952      	lsrs	r2, r2, #5
 8006394:	2164      	movs	r1, #100	; 0x64
 8006396:	fb01 f202 	mul.w	r2, r1, r2
 800639a:	1a9b      	subs	r3, r3, r2
 800639c:	b29b      	uxth	r3, r3
 800639e:	4a2f      	ldr	r2, [pc, #188]	; (800645c <Display_PutUintDigit+0x120>)
 80063a0:	fba2 2303 	umull	r2, r3, r2, r3
 80063a4:	08db      	lsrs	r3, r3, #3
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	3330      	adds	r3, #48	; 0x30
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	793a      	ldrb	r2, [r7, #4]
 80063b0:	6839      	ldr	r1, [r7, #0]
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7ff ff1c 	bl	80061f0 <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 80063b8:	88fa      	ldrh	r2, [r7, #6]
 80063ba:	4b28      	ldr	r3, [pc, #160]	; (800645c <Display_PutUintDigit+0x120>)
 80063bc:	fba3 1302 	umull	r1, r3, r3, r2
 80063c0:	08d9      	lsrs	r1, r3, #3
 80063c2:	460b      	mov	r3, r1
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	440b      	add	r3, r1
 80063c8:	005b      	lsls	r3, r3, #1
 80063ca:	1ad3      	subs	r3, r2, r3
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	3330      	adds	r3, #48	; 0x30
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	793a      	ldrb	r2, [r7, #4]
 80063d6:	6839      	ldr	r1, [r7, #0]
 80063d8:	4618      	mov	r0, r3
 80063da:	f7ff ff09 	bl	80061f0 <Display_Putc>
		break;
 80063de:	e038      	b.n	8006452 <Display_PutUintDigit+0x116>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
 80063e0:	88fb      	ldrh	r3, [r7, #6]
 80063e2:	4a1f      	ldr	r2, [pc, #124]	; (8006460 <Display_PutUintDigit+0x124>)
 80063e4:	fba2 2303 	umull	r2, r3, r2, r3
 80063e8:	095b      	lsrs	r3, r3, #5
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	3330      	adds	r3, #48	; 0x30
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	793a      	ldrb	r2, [r7, #4]
 80063f4:	6839      	ldr	r1, [r7, #0]
 80063f6:	4618      	mov	r0, r3
 80063f8:	f7ff fefa 	bl	80061f0 <Display_Putc>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 80063fc:	88fb      	ldrh	r3, [r7, #6]
 80063fe:	4a18      	ldr	r2, [pc, #96]	; (8006460 <Display_PutUintDigit+0x124>)
 8006400:	fba2 1203 	umull	r1, r2, r2, r3
 8006404:	0952      	lsrs	r2, r2, #5
 8006406:	2164      	movs	r1, #100	; 0x64
 8006408:	fb01 f202 	mul.w	r2, r1, r2
 800640c:	1a9b      	subs	r3, r3, r2
 800640e:	b29b      	uxth	r3, r3
 8006410:	4a12      	ldr	r2, [pc, #72]	; (800645c <Display_PutUintDigit+0x120>)
 8006412:	fba2 2303 	umull	r2, r3, r2, r3
 8006416:	08db      	lsrs	r3, r3, #3
 8006418:	b29b      	uxth	r3, r3
 800641a:	b2db      	uxtb	r3, r3
 800641c:	3330      	adds	r3, #48	; 0x30
 800641e:	b2db      	uxtb	r3, r3
 8006420:	793a      	ldrb	r2, [r7, #4]
 8006422:	6839      	ldr	r1, [r7, #0]
 8006424:	4618      	mov	r0, r3
 8006426:	f7ff fee3 	bl	80061f0 <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 800642a:	88fa      	ldrh	r2, [r7, #6]
 800642c:	4b0b      	ldr	r3, [pc, #44]	; (800645c <Display_PutUintDigit+0x120>)
 800642e:	fba3 1302 	umull	r1, r3, r3, r2
 8006432:	08d9      	lsrs	r1, r3, #3
 8006434:	460b      	mov	r3, r1
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	440b      	add	r3, r1
 800643a:	005b      	lsls	r3, r3, #1
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	b29b      	uxth	r3, r3
 8006440:	b2db      	uxtb	r3, r3
 8006442:	3330      	adds	r3, #48	; 0x30
 8006444:	b2db      	uxtb	r3, r3
 8006446:	793a      	ldrb	r2, [r7, #4]
 8006448:	6839      	ldr	r1, [r7, #0]
 800644a:	4618      	mov	r0, r3
 800644c:	f7ff fed0 	bl	80061f0 <Display_Putc>
		break;
 8006450:	bf00      	nop
}
 8006452:	bf00      	nop
 8006454:	3708      	adds	r7, #8
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	cccccccd 	.word	0xcccccccd
 8006460:	51eb851f 	.word	0x51eb851f

08006464 <Display_PutUint>:

void Display_PutUint(uint16_t data, FontDef_t* Font, SSD1306_COLOR_t color){
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	4603      	mov	r3, r0
 800646c:	6039      	str	r1, [r7, #0]
 800646e:	80fb      	strh	r3, [r7, #6]
 8006470:	4613      	mov	r3, r2
 8006472:	717b      	strb	r3, [r7, #5]
	if(data>=100){
 8006474:	88fb      	ldrh	r3, [r7, #6]
 8006476:	2b63      	cmp	r3, #99	; 0x63
 8006478:	d906      	bls.n	8006488 <Display_PutUint+0x24>
		Display_PutUintDigit(data, 3, Font, color);
 800647a:	797b      	ldrb	r3, [r7, #5]
 800647c:	88f8      	ldrh	r0, [r7, #6]
 800647e:	683a      	ldr	r2, [r7, #0]
 8006480:	2103      	movs	r1, #3
 8006482:	f7ff ff5b 	bl	800633c <Display_PutUintDigit>
		Display_PutUintDigit(data, 2, Font, color);
	}
	else{
		Display_PutUintDigit(data, 1, Font, color);
	}
}
 8006486:	e00f      	b.n	80064a8 <Display_PutUint+0x44>
	else if (data>=10){
 8006488:	88fb      	ldrh	r3, [r7, #6]
 800648a:	2b09      	cmp	r3, #9
 800648c:	d906      	bls.n	800649c <Display_PutUint+0x38>
		Display_PutUintDigit(data, 2, Font, color);
 800648e:	797b      	ldrb	r3, [r7, #5]
 8006490:	88f8      	ldrh	r0, [r7, #6]
 8006492:	683a      	ldr	r2, [r7, #0]
 8006494:	2102      	movs	r1, #2
 8006496:	f7ff ff51 	bl	800633c <Display_PutUintDigit>
}
 800649a:	e005      	b.n	80064a8 <Display_PutUint+0x44>
		Display_PutUintDigit(data, 1, Font, color);
 800649c:	797b      	ldrb	r3, [r7, #5]
 800649e:	88f8      	ldrh	r0, [r7, #6]
 80064a0:	683a      	ldr	r2, [r7, #0]
 80064a2:	2101      	movs	r1, #1
 80064a4:	f7ff ff4a 	bl	800633c <Display_PutUintDigit>
}
 80064a8:	bf00      	nop
 80064aa:	3708      	adds	r7, #8
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}

080064b0 <Display_PutInt>:

void Display_PutInt(int16_t data, uint8_t digit, _Bool plus, FontDef_t* Font, SSD1306_COLOR_t color){
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	603b      	str	r3, [r7, #0]
 80064b8:	4603      	mov	r3, r0
 80064ba:	80fb      	strh	r3, [r7, #6]
 80064bc:	460b      	mov	r3, r1
 80064be:	717b      	strb	r3, [r7, #5]
 80064c0:	4613      	mov	r3, r2
 80064c2:	713b      	strb	r3, [r7, #4]
	if(data < 0){
 80064c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	da0a      	bge.n	80064e2 <Display_PutInt+0x32>
		data = -data; Display_Putc('-', Font, color);
 80064cc:	88fb      	ldrh	r3, [r7, #6]
 80064ce:	425b      	negs	r3, r3
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	80fb      	strh	r3, [r7, #6]
 80064d4:	7c3b      	ldrb	r3, [r7, #16]
 80064d6:	461a      	mov	r2, r3
 80064d8:	6839      	ldr	r1, [r7, #0]
 80064da:	202d      	movs	r0, #45	; 0x2d
 80064dc:	f7ff fe88 	bl	80061f0 <Display_Putc>
 80064e0:	e008      	b.n	80064f4 <Display_PutInt+0x44>
	}
	else{
		if(plus)
 80064e2:	793b      	ldrb	r3, [r7, #4]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d005      	beq.n	80064f4 <Display_PutInt+0x44>
			Display_Putc('+', Font, color);
 80064e8:	7c3b      	ldrb	r3, [r7, #16]
 80064ea:	461a      	mov	r2, r3
 80064ec:	6839      	ldr	r1, [r7, #0]
 80064ee:	202b      	movs	r0, #43	; 0x2b
 80064f0:	f7ff fe7e 	bl	80061f0 <Display_Putc>
	}
	Display_PutUintDigit(data, digit, Font, color);
 80064f4:	88f8      	ldrh	r0, [r7, #6]
 80064f6:	7c3b      	ldrb	r3, [r7, #16]
 80064f8:	7979      	ldrb	r1, [r7, #5]
 80064fa:	683a      	ldr	r2, [r7, #0]
 80064fc:	f7ff ff1e 	bl	800633c <Display_PutUintDigit>
}
 8006500:	bf00      	nop
 8006502:	3708      	adds	r7, #8
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <Display_PutFloatDigit>:

void Display_PutFloatDigit(float data, uint8_t digit, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 8006508:	b590      	push	{r4, r7, lr}
 800650a:	b087      	sub	sp, #28
 800650c:	af00      	add	r7, sp, #0
 800650e:	ed87 0a03 	vstr	s0, [r7, #12]
 8006512:	607a      	str	r2, [r7, #4]
 8006514:	461a      	mov	r2, r3
 8006516:	4603      	mov	r3, r0
 8006518:	72fb      	strb	r3, [r7, #11]
 800651a:	460b      	mov	r3, r1
 800651c:	72bb      	strb	r3, [r7, #10]
 800651e:	4613      	mov	r3, r2
 8006520:	727b      	strb	r3, [r7, #9]
	int32_t y = (int32_t)data;
 8006522:	edd7 7a03 	vldr	s15, [r7, #12]
 8006526:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800652a:	ee17 3a90 	vmov	r3, s15
 800652e:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 8006530:	7abb      	ldrb	r3, [r7, #10]
 8006532:	4618      	mov	r0, r3
 8006534:	f7f9 ff8a 	bl	800044c <__aeabi_ui2d>
 8006538:	4603      	mov	r3, r0
 800653a:	460c      	mov	r4, r1
 800653c:	ec44 3b11 	vmov	d1, r3, r4
 8006540:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 80065f0 <Display_PutFloatDigit+0xe8>
 8006544:	f005 feb0 	bl	800c2a8 <pow>
 8006548:	ec54 3b10 	vmov	r3, r4, d0
 800654c:	4618      	mov	r0, r3
 800654e:	4621      	mov	r1, r4
 8006550:	f7fa face 	bl	8000af0 <__aeabi_d2uiz>
 8006554:	4603      	mov	r3, r0
 8006556:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 8006558:	edd7 7a03 	vldr	s15, [r7, #12]
 800655c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006564:	d50e      	bpl.n	8006584 <Display_PutFloatDigit+0x7c>
		Display_Putc('-', Font, color);
 8006566:	7a7b      	ldrb	r3, [r7, #9]
 8006568:	461a      	mov	r2, r3
 800656a:	6879      	ldr	r1, [r7, #4]
 800656c:	202d      	movs	r0, #45	; 0x2d
 800656e:	f7ff fe3f 	bl	80061f0 <Display_Putc>
		y = -y;
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	425b      	negs	r3, r3
 8006576:	617b      	str	r3, [r7, #20]
		data = -data;
 8006578:	edd7 7a03 	vldr	s15, [r7, #12]
 800657c:	eef1 7a67 	vneg.f32	s15, s15
 8006580:	edc7 7a03 	vstr	s15, [r7, #12]
	}
//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	ee07 3a90 	vmov	s15, r3
 800658a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800658e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006592:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006596:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 800659a:	8a7b      	ldrh	r3, [r7, #18]
 800659c:	ee07 3a90 	vmov	s15, r3
 80065a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80065a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80065a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ac:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUintDigit((uint16_t)y, digit, Font, color);
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	b298      	uxth	r0, r3
 80065b4:	7a7b      	ldrb	r3, [r7, #9]
 80065b6:	7af9      	ldrb	r1, [r7, #11]
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	f7ff febf 	bl	800633c <Display_PutUintDigit>
	Display_Putc('.', Font, color);
 80065be:	7a7b      	ldrb	r3, [r7, #9]
 80065c0:	461a      	mov	r2, r3
 80065c2:	6879      	ldr	r1, [r7, #4]
 80065c4:	202e      	movs	r0, #46	; 0x2e
 80065c6:	f7ff fe13 	bl	80061f0 <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 80065ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80065ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065d2:	ee17 3a90 	vmov	r3, s15
 80065d6:	b298      	uxth	r0, r3
 80065d8:	7a7b      	ldrb	r3, [r7, #9]
 80065da:	7ab9      	ldrb	r1, [r7, #10]
 80065dc:	687a      	ldr	r2, [r7, #4]
 80065de:	f7ff fead 	bl	800633c <Display_PutUintDigit>

}
 80065e2:	bf00      	nop
 80065e4:	371c      	adds	r7, #28
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd90      	pop	{r4, r7, pc}
 80065ea:	bf00      	nop
 80065ec:	f3af 8000 	nop.w
 80065f0:	00000000 	.word	0x00000000
 80065f4:	40240000 	.word	0x40240000

080065f8 <Display_PutFloat>:

void Display_PutFloat(float data, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 80065f8:	b590      	push	{r4, r7, lr}
 80065fa:	b087      	sub	sp, #28
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	ed87 0a03 	vstr	s0, [r7, #12]
 8006602:	4603      	mov	r3, r0
 8006604:	6079      	str	r1, [r7, #4]
 8006606:	72fb      	strb	r3, [r7, #11]
 8006608:	4613      	mov	r3, r2
 800660a:	72bb      	strb	r3, [r7, #10]
	int32_t y = (int32_t)data;
 800660c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006610:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006614:	ee17 3a90 	vmov	r3, s15
 8006618:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 800661a:	7afb      	ldrb	r3, [r7, #11]
 800661c:	4618      	mov	r0, r3
 800661e:	f7f9 ff15 	bl	800044c <__aeabi_ui2d>
 8006622:	4603      	mov	r3, r0
 8006624:	460c      	mov	r4, r1
 8006626:	ec44 3b11 	vmov	d1, r3, r4
 800662a:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 80066d8 <Display_PutFloat+0xe0>
 800662e:	f005 fe3b 	bl	800c2a8 <pow>
 8006632:	ec54 3b10 	vmov	r3, r4, d0
 8006636:	4618      	mov	r0, r3
 8006638:	4621      	mov	r1, r4
 800663a:	f7fa fa59 	bl	8000af0 <__aeabi_d2uiz>
 800663e:	4603      	mov	r3, r0
 8006640:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 8006642:	edd7 7a03 	vldr	s15, [r7, #12]
 8006646:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800664a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800664e:	d50e      	bpl.n	800666e <Display_PutFloat+0x76>
		Display_Putc('-', Font, color);
 8006650:	7abb      	ldrb	r3, [r7, #10]
 8006652:	461a      	mov	r2, r3
 8006654:	6879      	ldr	r1, [r7, #4]
 8006656:	202d      	movs	r0, #45	; 0x2d
 8006658:	f7ff fdca 	bl	80061f0 <Display_Putc>
		y = -y;
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	425b      	negs	r3, r3
 8006660:	617b      	str	r3, [r7, #20]
		data = -data;
 8006662:	edd7 7a03 	vldr	s15, [r7, #12]
 8006666:	eef1 7a67 	vneg.f32	s15, s15
 800666a:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	ee07 3a90 	vmov	s15, r3
 8006674:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006678:	ed97 7a03 	vldr	s14, [r7, #12]
 800667c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006680:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 8006684:	8a7b      	ldrh	r3, [r7, #18]
 8006686:	ee07 3a90 	vmov	s15, r3
 800668a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800668e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006696:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUint((uint16_t)y, Font, color);
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	b29b      	uxth	r3, r3
 800669e:	7aba      	ldrb	r2, [r7, #10]
 80066a0:	6879      	ldr	r1, [r7, #4]
 80066a2:	4618      	mov	r0, r3
 80066a4:	f7ff fede 	bl	8006464 <Display_PutUint>
	Display_Putc('.', Font, color);
 80066a8:	7abb      	ldrb	r3, [r7, #10]
 80066aa:	461a      	mov	r2, r3
 80066ac:	6879      	ldr	r1, [r7, #4]
 80066ae:	202e      	movs	r0, #46	; 0x2e
 80066b0:	f7ff fd9e 	bl	80061f0 <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 80066b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80066b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066bc:	ee17 3a90 	vmov	r3, s15
 80066c0:	b298      	uxth	r0, r3
 80066c2:	7abb      	ldrb	r3, [r7, #10]
 80066c4:	7af9      	ldrb	r1, [r7, #11]
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	f7ff fe38 	bl	800633c <Display_PutUintDigit>
}
 80066cc:	bf00      	nop
 80066ce:	371c      	adds	r7, #28
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd90      	pop	{r4, r7, pc}
 80066d4:	f3af 8000 	nop.w
 80066d8:	00000000 	.word	0x00000000
 80066dc:	40240000 	.word	0x40240000

080066e0 <Display_DrawLine>:

void Display_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 80066e0:	b590      	push	{r4, r7, lr}
 80066e2:	b087      	sub	sp, #28
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	4604      	mov	r4, r0
 80066e8:	4608      	mov	r0, r1
 80066ea:	4611      	mov	r1, r2
 80066ec:	461a      	mov	r2, r3
 80066ee:	4623      	mov	r3, r4
 80066f0:	80fb      	strh	r3, [r7, #6]
 80066f2:	4603      	mov	r3, r0
 80066f4:	80bb      	strh	r3, [r7, #4]
 80066f6:	460b      	mov	r3, r1
 80066f8:	807b      	strh	r3, [r7, #2]
 80066fa:	4613      	mov	r3, r2
 80066fc:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 80066fe:	88fb      	ldrh	r3, [r7, #6]
 8006700:	2b7f      	cmp	r3, #127	; 0x7f
 8006702:	d901      	bls.n	8006708 <Display_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8006704:	237f      	movs	r3, #127	; 0x7f
 8006706:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8006708:	887b      	ldrh	r3, [r7, #2]
 800670a:	2b7f      	cmp	r3, #127	; 0x7f
 800670c:	d901      	bls.n	8006712 <Display_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 800670e:	237f      	movs	r3, #127	; 0x7f
 8006710:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8006712:	88bb      	ldrh	r3, [r7, #4]
 8006714:	2b3f      	cmp	r3, #63	; 0x3f
 8006716:	d901      	bls.n	800671c <Display_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8006718:	233f      	movs	r3, #63	; 0x3f
 800671a:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 800671c:	883b      	ldrh	r3, [r7, #0]
 800671e:	2b3f      	cmp	r3, #63	; 0x3f
 8006720:	d901      	bls.n	8006726 <Display_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8006722:	233f      	movs	r3, #63	; 0x3f
 8006724:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8006726:	88fa      	ldrh	r2, [r7, #6]
 8006728:	887b      	ldrh	r3, [r7, #2]
 800672a:	429a      	cmp	r2, r3
 800672c:	d205      	bcs.n	800673a <Display_DrawLine+0x5a>
 800672e:	887a      	ldrh	r2, [r7, #2]
 8006730:	88fb      	ldrh	r3, [r7, #6]
 8006732:	1ad3      	subs	r3, r2, r3
 8006734:	b29b      	uxth	r3, r3
 8006736:	b21b      	sxth	r3, r3
 8006738:	e004      	b.n	8006744 <Display_DrawLine+0x64>
 800673a:	88fa      	ldrh	r2, [r7, #6]
 800673c:	887b      	ldrh	r3, [r7, #2]
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	b29b      	uxth	r3, r3
 8006742:	b21b      	sxth	r3, r3
 8006744:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8006746:	88ba      	ldrh	r2, [r7, #4]
 8006748:	883b      	ldrh	r3, [r7, #0]
 800674a:	429a      	cmp	r2, r3
 800674c:	d205      	bcs.n	800675a <Display_DrawLine+0x7a>
 800674e:	883a      	ldrh	r2, [r7, #0]
 8006750:	88bb      	ldrh	r3, [r7, #4]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	b29b      	uxth	r3, r3
 8006756:	b21b      	sxth	r3, r3
 8006758:	e004      	b.n	8006764 <Display_DrawLine+0x84>
 800675a:	88ba      	ldrh	r2, [r7, #4]
 800675c:	883b      	ldrh	r3, [r7, #0]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	b29b      	uxth	r3, r3
 8006762:	b21b      	sxth	r3, r3
 8006764:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 8006766:	88fa      	ldrh	r2, [r7, #6]
 8006768:	887b      	ldrh	r3, [r7, #2]
 800676a:	429a      	cmp	r2, r3
 800676c:	d201      	bcs.n	8006772 <Display_DrawLine+0x92>
 800676e:	2301      	movs	r3, #1
 8006770:	e001      	b.n	8006776 <Display_DrawLine+0x96>
 8006772:	f04f 33ff 	mov.w	r3, #4294967295
 8006776:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 8006778:	88ba      	ldrh	r2, [r7, #4]
 800677a:	883b      	ldrh	r3, [r7, #0]
 800677c:	429a      	cmp	r2, r3
 800677e:	d201      	bcs.n	8006784 <Display_DrawLine+0xa4>
 8006780:	2301      	movs	r3, #1
 8006782:	e001      	b.n	8006788 <Display_DrawLine+0xa8>
 8006784:	f04f 33ff 	mov.w	r3, #4294967295
 8006788:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 800678a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800678e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006792:	429a      	cmp	r2, r3
 8006794:	dd06      	ble.n	80067a4 <Display_DrawLine+0xc4>
 8006796:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800679a:	0fda      	lsrs	r2, r3, #31
 800679c:	4413      	add	r3, r2
 800679e:	105b      	asrs	r3, r3, #1
 80067a0:	b21b      	sxth	r3, r3
 80067a2:	e006      	b.n	80067b2 <Display_DrawLine+0xd2>
 80067a4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80067a8:	425b      	negs	r3, r3
 80067aa:	0fda      	lsrs	r2, r3, #31
 80067ac:	4413      	add	r3, r2
 80067ae:	105b      	asrs	r3, r3, #1
 80067b0:	b21b      	sxth	r3, r3
 80067b2:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80067b4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d129      	bne.n	8006810 <Display_DrawLine+0x130>
		if (y1 < y0) {
 80067bc:	883a      	ldrh	r2, [r7, #0]
 80067be:	88bb      	ldrh	r3, [r7, #4]
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d205      	bcs.n	80067d0 <Display_DrawLine+0xf0>
			tmp = y1;
 80067c4:	883b      	ldrh	r3, [r7, #0]
 80067c6:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80067c8:	88bb      	ldrh	r3, [r7, #4]
 80067ca:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80067cc:	893b      	ldrh	r3, [r7, #8]
 80067ce:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 80067d0:	887a      	ldrh	r2, [r7, #2]
 80067d2:	88fb      	ldrh	r3, [r7, #6]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d205      	bcs.n	80067e4 <Display_DrawLine+0x104>
			tmp = x1;
 80067d8:	887b      	ldrh	r3, [r7, #2]
 80067da:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80067dc:	88fb      	ldrh	r3, [r7, #6]
 80067de:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80067e0:	893b      	ldrh	r3, [r7, #8]
 80067e2:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 80067e4:	88bb      	ldrh	r3, [r7, #4]
 80067e6:	82bb      	strh	r3, [r7, #20]
 80067e8:	e00c      	b.n	8006804 <Display_DrawLine+0x124>
			Display_DrawPixel(x0, i, c);
 80067ea:	8ab9      	ldrh	r1, [r7, #20]
 80067ec:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80067f0:	88fb      	ldrh	r3, [r7, #6]
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7ff fc86 	bl	8006104 <Display_DrawPixel>
		for (i = y0; i <= y1; i++) {
 80067f8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	3301      	adds	r3, #1
 8006800:	b29b      	uxth	r3, r3
 8006802:	82bb      	strh	r3, [r7, #20]
 8006804:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006808:	883b      	ldrh	r3, [r7, #0]
 800680a:	429a      	cmp	r2, r3
 800680c:	dded      	ble.n	80067ea <Display_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 800680e:	e05f      	b.n	80068d0 <Display_DrawLine+0x1f0>
	}

	if (dy == 0) {
 8006810:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d129      	bne.n	800686c <Display_DrawLine+0x18c>
		if (y1 < y0) {
 8006818:	883a      	ldrh	r2, [r7, #0]
 800681a:	88bb      	ldrh	r3, [r7, #4]
 800681c:	429a      	cmp	r2, r3
 800681e:	d205      	bcs.n	800682c <Display_DrawLine+0x14c>
			tmp = y1;
 8006820:	883b      	ldrh	r3, [r7, #0]
 8006822:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8006824:	88bb      	ldrh	r3, [r7, #4]
 8006826:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8006828:	893b      	ldrh	r3, [r7, #8]
 800682a:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 800682c:	887a      	ldrh	r2, [r7, #2]
 800682e:	88fb      	ldrh	r3, [r7, #6]
 8006830:	429a      	cmp	r2, r3
 8006832:	d205      	bcs.n	8006840 <Display_DrawLine+0x160>
			tmp = x1;
 8006834:	887b      	ldrh	r3, [r7, #2]
 8006836:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8006838:	88fb      	ldrh	r3, [r7, #6]
 800683a:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800683c:	893b      	ldrh	r3, [r7, #8]
 800683e:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8006840:	88fb      	ldrh	r3, [r7, #6]
 8006842:	82bb      	strh	r3, [r7, #20]
 8006844:	e00c      	b.n	8006860 <Display_DrawLine+0x180>
			Display_DrawPixel(i, y0, c);
 8006846:	8abb      	ldrh	r3, [r7, #20]
 8006848:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800684c:	88b9      	ldrh	r1, [r7, #4]
 800684e:	4618      	mov	r0, r3
 8006850:	f7ff fc58 	bl	8006104 <Display_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8006854:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006858:	b29b      	uxth	r3, r3
 800685a:	3301      	adds	r3, #1
 800685c:	b29b      	uxth	r3, r3
 800685e:	82bb      	strh	r3, [r7, #20]
 8006860:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006864:	887b      	ldrh	r3, [r7, #2]
 8006866:	429a      	cmp	r2, r3
 8006868:	dded      	ble.n	8006846 <Display_DrawLine+0x166>
		}

		/* Return from function */
		return;
 800686a:	e031      	b.n	80068d0 <Display_DrawLine+0x1f0>
	}

	while (1) {
		Display_DrawPixel(x0, y0, c);
 800686c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8006870:	88b9      	ldrh	r1, [r7, #4]
 8006872:	88fb      	ldrh	r3, [r7, #6]
 8006874:	4618      	mov	r0, r3
 8006876:	f7ff fc45 	bl	8006104 <Display_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 800687a:	88fa      	ldrh	r2, [r7, #6]
 800687c:	887b      	ldrh	r3, [r7, #2]
 800687e:	429a      	cmp	r2, r3
 8006880:	d103      	bne.n	800688a <Display_DrawLine+0x1aa>
 8006882:	88ba      	ldrh	r2, [r7, #4]
 8006884:	883b      	ldrh	r3, [r7, #0]
 8006886:	429a      	cmp	r2, r3
 8006888:	d021      	beq.n	80068ce <Display_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 800688a:	8afb      	ldrh	r3, [r7, #22]
 800688c:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 800688e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8006892:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006896:	425b      	negs	r3, r3
 8006898:	429a      	cmp	r2, r3
 800689a:	dd08      	ble.n	80068ae <Display_DrawLine+0x1ce>
			err -= dy;
 800689c:	8afa      	ldrh	r2, [r7, #22]
 800689e:	8a3b      	ldrh	r3, [r7, #16]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 80068a6:	89fa      	ldrh	r2, [r7, #14]
 80068a8:	88fb      	ldrh	r3, [r7, #6]
 80068aa:	4413      	add	r3, r2
 80068ac:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 80068ae:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80068b2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	dad8      	bge.n	800686c <Display_DrawLine+0x18c>
			err += dx;
 80068ba:	8afa      	ldrh	r2, [r7, #22]
 80068bc:	8a7b      	ldrh	r3, [r7, #18]
 80068be:	4413      	add	r3, r2
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 80068c4:	89ba      	ldrh	r2, [r7, #12]
 80068c6:	88bb      	ldrh	r3, [r7, #4]
 80068c8:	4413      	add	r3, r2
 80068ca:	80bb      	strh	r3, [r7, #4]
		Display_DrawPixel(x0, y0, c);
 80068cc:	e7ce      	b.n	800686c <Display_DrawLine+0x18c>
			break;
 80068ce:	bf00      	nop
		}
	}
}
 80068d0:	371c      	adds	r7, #28
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd90      	pop	{r4, r7, pc}

080068d6 <Display_DrawRectangle>:

void Display_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80068d6:	b590      	push	{r4, r7, lr}
 80068d8:	b085      	sub	sp, #20
 80068da:	af02      	add	r7, sp, #8
 80068dc:	4604      	mov	r4, r0
 80068de:	4608      	mov	r0, r1
 80068e0:	4611      	mov	r1, r2
 80068e2:	461a      	mov	r2, r3
 80068e4:	4623      	mov	r3, r4
 80068e6:	80fb      	strh	r3, [r7, #6]
 80068e8:	4603      	mov	r3, r0
 80068ea:	80bb      	strh	r3, [r7, #4]
 80068ec:	460b      	mov	r3, r1
 80068ee:	807b      	strh	r3, [r7, #2]
 80068f0:	4613      	mov	r3, r2
 80068f2:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 80068f4:	88fb      	ldrh	r3, [r7, #6]
 80068f6:	2b7f      	cmp	r3, #127	; 0x7f
 80068f8:	d853      	bhi.n	80069a2 <Display_DrawRectangle+0xcc>
			x >= SSD1306_WIDTH ||
 80068fa:	88bb      	ldrh	r3, [r7, #4]
 80068fc:	2b3f      	cmp	r3, #63	; 0x3f
 80068fe:	d850      	bhi.n	80069a2 <Display_DrawRectangle+0xcc>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8006900:	88fa      	ldrh	r2, [r7, #6]
 8006902:	887b      	ldrh	r3, [r7, #2]
 8006904:	4413      	add	r3, r2
 8006906:	2b7f      	cmp	r3, #127	; 0x7f
 8006908:	dd03      	ble.n	8006912 <Display_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 800690a:	88fb      	ldrh	r3, [r7, #6]
 800690c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8006910:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8006912:	88ba      	ldrh	r2, [r7, #4]
 8006914:	883b      	ldrh	r3, [r7, #0]
 8006916:	4413      	add	r3, r2
 8006918:	2b3f      	cmp	r3, #63	; 0x3f
 800691a:	dd03      	ble.n	8006924 <Display_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 800691c:	88bb      	ldrh	r3, [r7, #4]
 800691e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006922:	803b      	strh	r3, [r7, #0]
	}

	/* Draw 4 lines */
	Display_DrawLine(x, y, x + w, y, c);         /* Top line */
 8006924:	88fa      	ldrh	r2, [r7, #6]
 8006926:	887b      	ldrh	r3, [r7, #2]
 8006928:	4413      	add	r3, r2
 800692a:	b29a      	uxth	r2, r3
 800692c:	88bc      	ldrh	r4, [r7, #4]
 800692e:	88b9      	ldrh	r1, [r7, #4]
 8006930:	88f8      	ldrh	r0, [r7, #6]
 8006932:	7e3b      	ldrb	r3, [r7, #24]
 8006934:	9300      	str	r3, [sp, #0]
 8006936:	4623      	mov	r3, r4
 8006938:	f7ff fed2 	bl	80066e0 <Display_DrawLine>
	Display_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 800693c:	88ba      	ldrh	r2, [r7, #4]
 800693e:	883b      	ldrh	r3, [r7, #0]
 8006940:	4413      	add	r3, r2
 8006942:	b299      	uxth	r1, r3
 8006944:	88fa      	ldrh	r2, [r7, #6]
 8006946:	887b      	ldrh	r3, [r7, #2]
 8006948:	4413      	add	r3, r2
 800694a:	b29c      	uxth	r4, r3
 800694c:	88ba      	ldrh	r2, [r7, #4]
 800694e:	883b      	ldrh	r3, [r7, #0]
 8006950:	4413      	add	r3, r2
 8006952:	b29a      	uxth	r2, r3
 8006954:	88f8      	ldrh	r0, [r7, #6]
 8006956:	7e3b      	ldrb	r3, [r7, #24]
 8006958:	9300      	str	r3, [sp, #0]
 800695a:	4613      	mov	r3, r2
 800695c:	4622      	mov	r2, r4
 800695e:	f7ff febf 	bl	80066e0 <Display_DrawLine>
	Display_DrawLine(x, y, x, y + h, c);         /* Left line */
 8006962:	88ba      	ldrh	r2, [r7, #4]
 8006964:	883b      	ldrh	r3, [r7, #0]
 8006966:	4413      	add	r3, r2
 8006968:	b29c      	uxth	r4, r3
 800696a:	88fa      	ldrh	r2, [r7, #6]
 800696c:	88b9      	ldrh	r1, [r7, #4]
 800696e:	88f8      	ldrh	r0, [r7, #6]
 8006970:	7e3b      	ldrb	r3, [r7, #24]
 8006972:	9300      	str	r3, [sp, #0]
 8006974:	4623      	mov	r3, r4
 8006976:	f7ff feb3 	bl	80066e0 <Display_DrawLine>
	Display_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 800697a:	88fa      	ldrh	r2, [r7, #6]
 800697c:	887b      	ldrh	r3, [r7, #2]
 800697e:	4413      	add	r3, r2
 8006980:	b298      	uxth	r0, r3
 8006982:	88fa      	ldrh	r2, [r7, #6]
 8006984:	887b      	ldrh	r3, [r7, #2]
 8006986:	4413      	add	r3, r2
 8006988:	b29c      	uxth	r4, r3
 800698a:	88ba      	ldrh	r2, [r7, #4]
 800698c:	883b      	ldrh	r3, [r7, #0]
 800698e:	4413      	add	r3, r2
 8006990:	b29a      	uxth	r2, r3
 8006992:	88b9      	ldrh	r1, [r7, #4]
 8006994:	7e3b      	ldrb	r3, [r7, #24]
 8006996:	9300      	str	r3, [sp, #0]
 8006998:	4613      	mov	r3, r2
 800699a:	4622      	mov	r2, r4
 800699c:	f7ff fea0 	bl	80066e0 <Display_DrawLine>
 80069a0:	e000      	b.n	80069a4 <Display_DrawRectangle+0xce>
		return;
 80069a2:	bf00      	nop
}
 80069a4:	370c      	adds	r7, #12
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd90      	pop	{r4, r7, pc}

080069aa <Display_DrawFilledRectangle>:

void Display_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80069aa:	b590      	push	{r4, r7, lr}
 80069ac:	b087      	sub	sp, #28
 80069ae:	af02      	add	r7, sp, #8
 80069b0:	4604      	mov	r4, r0
 80069b2:	4608      	mov	r0, r1
 80069b4:	4611      	mov	r1, r2
 80069b6:	461a      	mov	r2, r3
 80069b8:	4623      	mov	r3, r4
 80069ba:	80fb      	strh	r3, [r7, #6]
 80069bc:	4603      	mov	r3, r0
 80069be:	80bb      	strh	r3, [r7, #4]
 80069c0:	460b      	mov	r3, r1
 80069c2:	807b      	strh	r3, [r7, #2]
 80069c4:	4613      	mov	r3, r2
 80069c6:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 80069c8:	88fb      	ldrh	r3, [r7, #6]
 80069ca:	2b7f      	cmp	r3, #127	; 0x7f
 80069cc:	d836      	bhi.n	8006a3c <Display_DrawFilledRectangle+0x92>
			x >= SSD1306_WIDTH ||
 80069ce:	88bb      	ldrh	r3, [r7, #4]
 80069d0:	2b3f      	cmp	r3, #63	; 0x3f
 80069d2:	d833      	bhi.n	8006a3c <Display_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 80069d4:	88fa      	ldrh	r2, [r7, #6]
 80069d6:	887b      	ldrh	r3, [r7, #2]
 80069d8:	4413      	add	r3, r2
 80069da:	2b7f      	cmp	r3, #127	; 0x7f
 80069dc:	dd03      	ble.n	80069e6 <Display_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 80069de:	88fb      	ldrh	r3, [r7, #6]
 80069e0:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80069e4:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80069e6:	88ba      	ldrh	r2, [r7, #4]
 80069e8:	883b      	ldrh	r3, [r7, #0]
 80069ea:	4413      	add	r3, r2
 80069ec:	2b3f      	cmp	r3, #63	; 0x3f
 80069ee:	dd03      	ble.n	80069f8 <Display_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 80069f0:	88bb      	ldrh	r3, [r7, #4]
 80069f2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80069f6:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 80069f8:	2300      	movs	r3, #0
 80069fa:	73fb      	strb	r3, [r7, #15]
 80069fc:	e018      	b.n	8006a30 <Display_DrawFilledRectangle+0x86>
		/* Draw lines */
		Display_DrawLine(x, y + i, x + w, y + i, c);
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	88bb      	ldrh	r3, [r7, #4]
 8006a04:	4413      	add	r3, r2
 8006a06:	b299      	uxth	r1, r3
 8006a08:	88fa      	ldrh	r2, [r7, #6]
 8006a0a:	887b      	ldrh	r3, [r7, #2]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	b29c      	uxth	r4, r3
 8006a10:	7bfb      	ldrb	r3, [r7, #15]
 8006a12:	b29a      	uxth	r2, r3
 8006a14:	88bb      	ldrh	r3, [r7, #4]
 8006a16:	4413      	add	r3, r2
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	88f8      	ldrh	r0, [r7, #6]
 8006a1c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006a20:	9300      	str	r3, [sp, #0]
 8006a22:	4613      	mov	r3, r2
 8006a24:	4622      	mov	r2, r4
 8006a26:	f7ff fe5b 	bl	80066e0 <Display_DrawLine>
	for (i = 0; i <= h; i++) {
 8006a2a:	7bfb      	ldrb	r3, [r7, #15]
 8006a2c:	3301      	adds	r3, #1
 8006a2e:	73fb      	strb	r3, [r7, #15]
 8006a30:	7bfb      	ldrb	r3, [r7, #15]
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	883a      	ldrh	r2, [r7, #0]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d2e1      	bcs.n	80069fe <Display_DrawFilledRectangle+0x54>
 8006a3a:	e000      	b.n	8006a3e <Display_DrawFilledRectangle+0x94>
		return;
 8006a3c:	bf00      	nop
	}
}
 8006a3e:	3714      	adds	r7, #20
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd90      	pop	{r4, r7, pc}

08006a44 <Display_Clear>:
}



void Display_Clear(void)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	af00      	add	r7, sp, #0
	Display_Fill (0);
 8006a48:	2000      	movs	r0, #0
 8006a4a:	f7ff fb43 	bl	80060d4 <Display_Fill>
	Display_UpdateScreen();
 8006a4e:	f7ff fb13 	bl	8006078 <Display_UpdateScreen>
}
 8006a52:	bf00      	nop
 8006a54:	bd80      	pop	{r7, pc}
	...

08006a58 <SSD1306_I2C_Init>:
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

/* ------- I2C ------- */
void SSD1306_I2C_Init() {
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 8006a5e:	4b07      	ldr	r3, [pc, #28]	; (8006a7c <SSD1306_I2C_Init+0x24>)
 8006a60:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006a62:	e002      	b.n	8006a6a <SSD1306_I2C_Init+0x12>
		p--;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	3b01      	subs	r3, #1
 8006a68:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1f9      	bne.n	8006a64 <SSD1306_I2C_Init+0xc>
}
 8006a70:	bf00      	nop
 8006a72:	370c      	adds	r7, #12
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr
 8006a7c:	0003d090 	.word	0x0003d090

08006a80 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8006a80:	b590      	push	{r4, r7, lr}
 8006a82:	b0c7      	sub	sp, #284	; 0x11c
 8006a84:	af02      	add	r7, sp, #8
 8006a86:	4604      	mov	r4, r0
 8006a88:	4608      	mov	r0, r1
 8006a8a:	4639      	mov	r1, r7
 8006a8c:	600a      	str	r2, [r1, #0]
 8006a8e:	4619      	mov	r1, r3
 8006a90:	1dfb      	adds	r3, r7, #7
 8006a92:	4622      	mov	r2, r4
 8006a94:	701a      	strb	r2, [r3, #0]
 8006a96:	1dbb      	adds	r3, r7, #6
 8006a98:	4602      	mov	r2, r0
 8006a9a:	701a      	strb	r2, [r3, #0]
 8006a9c:	1d3b      	adds	r3, r7, #4
 8006a9e:	460a      	mov	r2, r1
 8006aa0:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8006aa2:	f107 030c 	add.w	r3, r7, #12
 8006aa6:	1dba      	adds	r2, r7, #6
 8006aa8:	7812      	ldrb	r2, [r2, #0]
 8006aaa:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8006aac:	2300      	movs	r3, #0
 8006aae:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8006ab2:	e010      	b.n	8006ad6 <ssd1306_I2C_WriteMulti+0x56>
		dt[i+1] = data[i];
 8006ab4:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006ab8:	463a      	mov	r2, r7
 8006aba:	6812      	ldr	r2, [r2, #0]
 8006abc:	441a      	add	r2, r3
 8006abe:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	7811      	ldrb	r1, [r2, #0]
 8006ac6:	f107 020c 	add.w	r2, r7, #12
 8006aca:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8006acc:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8006ad6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	1d3a      	adds	r2, r7, #4
 8006ade:	8812      	ldrh	r2, [r2, #0]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d8e7      	bhi.n	8006ab4 <ssd1306_I2C_WriteMulti+0x34>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8006ae4:	1dfb      	adds	r3, r7, #7
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	b299      	uxth	r1, r3
 8006aea:	1d3b      	adds	r3, r7, #4
 8006aec:	881b      	ldrh	r3, [r3, #0]
 8006aee:	3301      	adds	r3, #1
 8006af0:	b298      	uxth	r0, r3
 8006af2:	f107 020c 	add.w	r2, r7, #12
 8006af6:	230a      	movs	r3, #10
 8006af8:	9300      	str	r3, [sp, #0]
 8006afa:	4603      	mov	r3, r0
 8006afc:	4803      	ldr	r0, [pc, #12]	; (8006b0c <ssd1306_I2C_WriteMulti+0x8c>)
 8006afe:	f001 fd4f 	bl	80085a0 <HAL_I2C_Master_Transmit>
}
 8006b02:	bf00      	nop
 8006b04:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd90      	pop	{r4, r7, pc}
 8006b0c:	20000578 	.word	0x20000578

08006b10 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af02      	add	r7, sp, #8
 8006b16:	4603      	mov	r3, r0
 8006b18:	71fb      	strb	r3, [r7, #7]
 8006b1a:	460b      	mov	r3, r1
 8006b1c:	71bb      	strb	r3, [r7, #6]
 8006b1e:	4613      	mov	r3, r2
 8006b20:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8006b22:	79bb      	ldrb	r3, [r7, #6]
 8006b24:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8006b26:	797b      	ldrb	r3, [r7, #5]
 8006b28:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8006b2a:	79fb      	ldrb	r3, [r7, #7]
 8006b2c:	b299      	uxth	r1, r3
 8006b2e:	f107 020c 	add.w	r2, r7, #12
 8006b32:	230a      	movs	r3, #10
 8006b34:	9300      	str	r3, [sp, #0]
 8006b36:	2302      	movs	r3, #2
 8006b38:	4803      	ldr	r0, [pc, #12]	; (8006b48 <ssd1306_I2C_Write+0x38>)
 8006b3a:	f001 fd31 	bl	80085a0 <HAL_I2C_Master_Transmit>
}
 8006b3e:	bf00      	nop
 8006b40:	3710      	adds	r7, #16
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	20000578 	.word	0x20000578

08006b4c <switchEncoder>:
		dir = 2;
	}
	return dir;
}

_Bool switchEncoder(void){
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006b52:	2300      	movs	r3, #0
 8006b54:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_SW_GPIO_Port, ENC_SW_Pin)){
 8006b56:	2108      	movs	r1, #8
 8006b58:	4810      	ldr	r0, [pc, #64]	; (8006b9c <switchEncoder+0x50>)
 8006b5a:	f001 fbc7 	bl	80082ec <HAL_GPIO_ReadPin>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d106      	bne.n	8006b72 <switchEncoder+0x26>
		debounce = debounce << 1;
 8006b64:	4b0e      	ldr	r3, [pc, #56]	; (8006ba0 <switchEncoder+0x54>)
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	005b      	lsls	r3, r3, #1
 8006b6a:	b2da      	uxtb	r2, r3
 8006b6c:	4b0c      	ldr	r3, [pc, #48]	; (8006ba0 <switchEncoder+0x54>)
 8006b6e:	701a      	strb	r2, [r3, #0]
 8006b70:	e009      	b.n	8006b86 <switchEncoder+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006b72:	4b0b      	ldr	r3, [pc, #44]	; (8006ba0 <switchEncoder+0x54>)
 8006b74:	781b      	ldrb	r3, [r3, #0]
 8006b76:	005b      	lsls	r3, r3, #1
 8006b78:	b25b      	sxtb	r3, r3
 8006b7a:	f043 0301 	orr.w	r3, r3, #1
 8006b7e:	b25b      	sxtb	r3, r3
 8006b80:	b2da      	uxtb	r2, r3
 8006b82:	4b07      	ldr	r3, [pc, #28]	; (8006ba0 <switchEncoder+0x54>)
 8006b84:	701a      	strb	r2, [r3, #0]
	}
	if(debounce==0x03){
 8006b86:	4b06      	ldr	r3, [pc, #24]	; (8006ba0 <switchEncoder+0x54>)
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	2b03      	cmp	r3, #3
 8006b8c:	d101      	bne.n	8006b92 <switchEncoder+0x46>
		detect = 1;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006b92:	79fb      	ldrb	r3, [r7, #7]
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3708      	adds	r7, #8
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}
 8006b9c:	40020400 	.word	0x40020400
 8006ba0:	20000028 	.word	0x20000028

08006ba4 <encoderCW>:

_Bool encoderCW(void){
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b082      	sub	sp, #8
 8006ba8:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006baa:	2300      	movs	r3, #0
 8006bac:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 8006bae:	2110      	movs	r1, #16
 8006bb0:	4814      	ldr	r0, [pc, #80]	; (8006c04 <encoderCW+0x60>)
 8006bb2:	f001 fb9b 	bl	80082ec <HAL_GPIO_ReadPin>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d106      	bne.n	8006bca <encoderCW+0x26>
		debounce = debounce << 1;
 8006bbc:	4b12      	ldr	r3, [pc, #72]	; (8006c08 <encoderCW+0x64>)
 8006bbe:	781b      	ldrb	r3, [r3, #0]
 8006bc0:	005b      	lsls	r3, r3, #1
 8006bc2:	b2da      	uxtb	r2, r3
 8006bc4:	4b10      	ldr	r3, [pc, #64]	; (8006c08 <encoderCW+0x64>)
 8006bc6:	701a      	strb	r2, [r3, #0]
 8006bc8:	e009      	b.n	8006bde <encoderCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006bca:	4b0f      	ldr	r3, [pc, #60]	; (8006c08 <encoderCW+0x64>)
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	005b      	lsls	r3, r3, #1
 8006bd0:	b25b      	sxtb	r3, r3
 8006bd2:	f043 0301 	orr.w	r3, r3, #1
 8006bd6:	b25b      	sxtb	r3, r3
 8006bd8:	b2da      	uxtb	r2, r3
 8006bda:	4b0b      	ldr	r3, [pc, #44]	; (8006c08 <encoderCW+0x64>)
 8006bdc:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && !HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 8006bde:	4b0a      	ldr	r3, [pc, #40]	; (8006c08 <encoderCW+0x64>)
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	2b03      	cmp	r3, #3
 8006be4:	d108      	bne.n	8006bf8 <encoderCW+0x54>
 8006be6:	2120      	movs	r1, #32
 8006be8:	4806      	ldr	r0, [pc, #24]	; (8006c04 <encoderCW+0x60>)
 8006bea:	f001 fb7f 	bl	80082ec <HAL_GPIO_ReadPin>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d101      	bne.n	8006bf8 <encoderCW+0x54>
		detect = 1;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006bf8:	79fb      	ldrb	r3, [r7, #7]
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3708      	adds	r7, #8
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	40020400 	.word	0x40020400
 8006c08:	20000029 	.word	0x20000029

08006c0c <encoderCCW>:

_Bool encoderCCW(void){
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b082      	sub	sp, #8
 8006c10:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006c12:	2300      	movs	r3, #0
 8006c14:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 8006c16:	2110      	movs	r1, #16
 8006c18:	4814      	ldr	r0, [pc, #80]	; (8006c6c <encoderCCW+0x60>)
 8006c1a:	f001 fb67 	bl	80082ec <HAL_GPIO_ReadPin>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d106      	bne.n	8006c32 <encoderCCW+0x26>
		debounce = debounce << 1;
 8006c24:	4b12      	ldr	r3, [pc, #72]	; (8006c70 <encoderCCW+0x64>)
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	005b      	lsls	r3, r3, #1
 8006c2a:	b2da      	uxtb	r2, r3
 8006c2c:	4b10      	ldr	r3, [pc, #64]	; (8006c70 <encoderCCW+0x64>)
 8006c2e:	701a      	strb	r2, [r3, #0]
 8006c30:	e009      	b.n	8006c46 <encoderCCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006c32:	4b0f      	ldr	r3, [pc, #60]	; (8006c70 <encoderCCW+0x64>)
 8006c34:	781b      	ldrb	r3, [r3, #0]
 8006c36:	005b      	lsls	r3, r3, #1
 8006c38:	b25b      	sxtb	r3, r3
 8006c3a:	f043 0301 	orr.w	r3, r3, #1
 8006c3e:	b25b      	sxtb	r3, r3
 8006c40:	b2da      	uxtb	r2, r3
 8006c42:	4b0b      	ldr	r3, [pc, #44]	; (8006c70 <encoderCCW+0x64>)
 8006c44:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 8006c46:	4b0a      	ldr	r3, [pc, #40]	; (8006c70 <encoderCCW+0x64>)
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	2b03      	cmp	r3, #3
 8006c4c:	d108      	bne.n	8006c60 <encoderCCW+0x54>
 8006c4e:	2120      	movs	r1, #32
 8006c50:	4806      	ldr	r0, [pc, #24]	; (8006c6c <encoderCCW+0x60>)
 8006c52:	f001 fb4b 	bl	80082ec <HAL_GPIO_ReadPin>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d001      	beq.n	8006c60 <encoderCCW+0x54>
		detect = 1;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006c60:	79fb      	ldrb	r3, [r7, #7]
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3708      	adds	r7, #8
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	40020400 	.word	0x40020400
 8006c70:	2000002a 	.word	0x2000002a

08006c74 <switchDown>:
//		detect = 1;
//	}
//	return detect;
//}

_Bool switchDown(void){
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_DOWN_GPIO_Port, SW_DOWN_Pin)){
 8006c7e:	2108      	movs	r1, #8
 8006c80:	4810      	ldr	r0, [pc, #64]	; (8006cc4 <switchDown+0x50>)
 8006c82:	f001 fb33 	bl	80082ec <HAL_GPIO_ReadPin>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d106      	bne.n	8006c9a <switchDown+0x26>
		debounce = debounce << 1;
 8006c8c:	4b0e      	ldr	r3, [pc, #56]	; (8006cc8 <switchDown+0x54>)
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	005b      	lsls	r3, r3, #1
 8006c92:	b2da      	uxtb	r2, r3
 8006c94:	4b0c      	ldr	r3, [pc, #48]	; (8006cc8 <switchDown+0x54>)
 8006c96:	701a      	strb	r2, [r3, #0]
 8006c98:	e009      	b.n	8006cae <switchDown+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006c9a:	4b0b      	ldr	r3, [pc, #44]	; (8006cc8 <switchDown+0x54>)
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	005b      	lsls	r3, r3, #1
 8006ca0:	b25b      	sxtb	r3, r3
 8006ca2:	f043 0301 	orr.w	r3, r3, #1
 8006ca6:	b25b      	sxtb	r3, r3
 8006ca8:	b2da      	uxtb	r2, r3
 8006caa:	4b07      	ldr	r3, [pc, #28]	; (8006cc8 <switchDown+0x54>)
 8006cac:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8006cae:	4b06      	ldr	r3, [pc, #24]	; (8006cc8 <switchDown+0x54>)
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	2b03      	cmp	r3, #3
 8006cb4:	d101      	bne.n	8006cba <switchDown+0x46>
		detect = 1;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006cba:	79fb      	ldrb	r3, [r7, #7]
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3708      	adds	r7, #8
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	40020c00 	.word	0x40020c00
 8006cc8:	2000002b 	.word	0x2000002b

08006ccc <switchLeft>:

_Bool switchLeft(void){
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b082      	sub	sp, #8
 8006cd0:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_LEFT_GPIO_Port, SW_LEFT_Pin)){
 8006cd6:	2110      	movs	r1, #16
 8006cd8:	4810      	ldr	r0, [pc, #64]	; (8006d1c <switchLeft+0x50>)
 8006cda:	f001 fb07 	bl	80082ec <HAL_GPIO_ReadPin>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d106      	bne.n	8006cf2 <switchLeft+0x26>
		debounce = debounce << 1;
 8006ce4:	4b0e      	ldr	r3, [pc, #56]	; (8006d20 <switchLeft+0x54>)
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	005b      	lsls	r3, r3, #1
 8006cea:	b2da      	uxtb	r2, r3
 8006cec:	4b0c      	ldr	r3, [pc, #48]	; (8006d20 <switchLeft+0x54>)
 8006cee:	701a      	strb	r2, [r3, #0]
 8006cf0:	e009      	b.n	8006d06 <switchLeft+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006cf2:	4b0b      	ldr	r3, [pc, #44]	; (8006d20 <switchLeft+0x54>)
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	005b      	lsls	r3, r3, #1
 8006cf8:	b25b      	sxtb	r3, r3
 8006cfa:	f043 0301 	orr.w	r3, r3, #1
 8006cfe:	b25b      	sxtb	r3, r3
 8006d00:	b2da      	uxtb	r2, r3
 8006d02:	4b07      	ldr	r3, [pc, #28]	; (8006d20 <switchLeft+0x54>)
 8006d04:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8006d06:	4b06      	ldr	r3, [pc, #24]	; (8006d20 <switchLeft+0x54>)
 8006d08:	781b      	ldrb	r3, [r3, #0]
 8006d0a:	2b03      	cmp	r3, #3
 8006d0c:	d101      	bne.n	8006d12 <switchLeft+0x46>
		detect = 1;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006d12:	79fb      	ldrb	r3, [r7, #7]
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3708      	adds	r7, #8
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}
 8006d1c:	40020c00 	.word	0x40020c00
 8006d20:	2000002c 	.word	0x2000002c

08006d24 <switchRight>:

_Bool switchRight(void){
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b082      	sub	sp, #8
 8006d28:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_RIGHT_GPIO_Port, SW_RIGHT_Pin)){
 8006d2e:	2120      	movs	r1, #32
 8006d30:	4810      	ldr	r0, [pc, #64]	; (8006d74 <switchRight+0x50>)
 8006d32:	f001 fadb 	bl	80082ec <HAL_GPIO_ReadPin>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d106      	bne.n	8006d4a <switchRight+0x26>
		debounce = debounce << 1;
 8006d3c:	4b0e      	ldr	r3, [pc, #56]	; (8006d78 <switchRight+0x54>)
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	005b      	lsls	r3, r3, #1
 8006d42:	b2da      	uxtb	r2, r3
 8006d44:	4b0c      	ldr	r3, [pc, #48]	; (8006d78 <switchRight+0x54>)
 8006d46:	701a      	strb	r2, [r3, #0]
 8006d48:	e009      	b.n	8006d5e <switchRight+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8006d4a:	4b0b      	ldr	r3, [pc, #44]	; (8006d78 <switchRight+0x54>)
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	005b      	lsls	r3, r3, #1
 8006d50:	b25b      	sxtb	r3, r3
 8006d52:	f043 0301 	orr.w	r3, r3, #1
 8006d56:	b25b      	sxtb	r3, r3
 8006d58:	b2da      	uxtb	r2, r3
 8006d5a:	4b07      	ldr	r3, [pc, #28]	; (8006d78 <switchRight+0x54>)
 8006d5c:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8006d5e:	4b06      	ldr	r3, [pc, #24]	; (8006d78 <switchRight+0x54>)
 8006d60:	781b      	ldrb	r3, [r3, #0]
 8006d62:	2b03      	cmp	r3, #3
 8006d64:	d101      	bne.n	8006d6a <switchRight+0x46>
		detect = 1;
 8006d66:	2301      	movs	r3, #1
 8006d68:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006d6a:	79fb      	ldrb	r3, [r7, #7]
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3708      	adds	r7, #8
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	40020c00 	.word	0x40020c00
 8006d78:	2000002d 	.word	0x2000002d

08006d7c <switchUp>:
//_Bool pernahNol=0;
//uint32_t press;
_Bool longPress = 0;
_Bool flag = 0;

uint8_t switchUp(void){
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	static uint32_t press;
	uint8_t detect = 0;
 8006d82:	2300      	movs	r3, #0
 8006d84:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin)){
 8006d86:	2104      	movs	r1, #4
 8006d88:	4826      	ldr	r0, [pc, #152]	; (8006e24 <switchUp+0xa8>)
 8006d8a:	f001 faaf 	bl	80082ec <HAL_GPIO_ReadPin>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d11e      	bne.n	8006dd2 <switchUp+0x56>
		debounce = debounce << 1;
 8006d94:	4b24      	ldr	r3, [pc, #144]	; (8006e28 <switchUp+0xac>)
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	005b      	lsls	r3, r3, #1
 8006d9a:	b2da      	uxtb	r2, r3
 8006d9c:	4b22      	ldr	r3, [pc, #136]	; (8006e28 <switchUp+0xac>)
 8006d9e:	701a      	strb	r2, [r3, #0]
		detect = 0;
 8006da0:	2300      	movs	r3, #0
 8006da2:	71fb      	strb	r3, [r7, #7]
		if(!longPress){
 8006da4:	4b21      	ldr	r3, [pc, #132]	; (8006e2c <switchUp+0xb0>)
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	f083 0301 	eor.w	r3, r3, #1
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d025      	beq.n	8006dfe <switchUp+0x82>
			press++;
 8006db2:	4b1f      	ldr	r3, [pc, #124]	; (8006e30 <switchUp+0xb4>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	3301      	adds	r3, #1
 8006db8:	4a1d      	ldr	r2, [pc, #116]	; (8006e30 <switchUp+0xb4>)
 8006dba:	6013      	str	r3, [r2, #0]
			if(press > 100000){
 8006dbc:	4b1c      	ldr	r3, [pc, #112]	; (8006e30 <switchUp+0xb4>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a1c      	ldr	r2, [pc, #112]	; (8006e34 <switchUp+0xb8>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d91b      	bls.n	8006dfe <switchUp+0x82>
				longPress = 1;
 8006dc6:	4b19      	ldr	r3, [pc, #100]	; (8006e2c <switchUp+0xb0>)
 8006dc8:	2201      	movs	r2, #1
 8006dca:	701a      	strb	r2, [r3, #0]
				detect = 2;
 8006dcc:	2302      	movs	r3, #2
 8006dce:	71fb      	strb	r3, [r7, #7]
 8006dd0:	e015      	b.n	8006dfe <switchUp+0x82>
			}
		}

	}
	else{
		debounce = (debounce << 1) | 1;
 8006dd2:	4b15      	ldr	r3, [pc, #84]	; (8006e28 <switchUp+0xac>)
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	005b      	lsls	r3, r3, #1
 8006dd8:	b25b      	sxtb	r3, r3
 8006dda:	f043 0301 	orr.w	r3, r3, #1
 8006dde:	b25b      	sxtb	r3, r3
 8006de0:	b2da      	uxtb	r2, r3
 8006de2:	4b11      	ldr	r3, [pc, #68]	; (8006e28 <switchUp+0xac>)
 8006de4:	701a      	strb	r2, [r3, #0]
		if(debounce==0xFF){
 8006de6:	4b10      	ldr	r3, [pc, #64]	; (8006e28 <switchUp+0xac>)
 8006de8:	781b      	ldrb	r3, [r3, #0]
 8006dea:	2bff      	cmp	r3, #255	; 0xff
 8006dec:	d102      	bne.n	8006df4 <switchUp+0x78>
			longPress = 0;
 8006dee:	4b0f      	ldr	r3, [pc, #60]	; (8006e2c <switchUp+0xb0>)
 8006df0:	2200      	movs	r2, #0
 8006df2:	701a      	strb	r2, [r3, #0]
		}
		detect = 0;
 8006df4:	2300      	movs	r3, #0
 8006df6:	71fb      	strb	r3, [r7, #7]
		press = 0;
 8006df8:	4b0d      	ldr	r3, [pc, #52]	; (8006e30 <switchUp+0xb4>)
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	601a      	str	r2, [r3, #0]
	}

	if((debounce==0x03) && (!longPress)){
 8006dfe:	4b0a      	ldr	r3, [pc, #40]	; (8006e28 <switchUp+0xac>)
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	2b03      	cmp	r3, #3
 8006e04:	d108      	bne.n	8006e18 <switchUp+0x9c>
 8006e06:	4b09      	ldr	r3, [pc, #36]	; (8006e2c <switchUp+0xb0>)
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	f083 0301 	eor.w	r3, r3, #1
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d001      	beq.n	8006e18 <switchUp+0x9c>
		detect = 1;
 8006e14:	2301      	movs	r3, #1
 8006e16:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8006e18:	79fb      	ldrb	r3, [r7, #7]
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3708      	adds	r7, #8
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
 8006e22:	bf00      	nop
 8006e24:	40020c00 	.word	0x40020c00
 8006e28:	2000002e 	.word	0x2000002e
 8006e2c:	200004ce 	.word	0x200004ce
 8006e30:	200004d0 	.word	0x200004d0
 8006e34:	000186a0 	.word	0x000186a0

08006e38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e3e:	2300      	movs	r3, #0
 8006e40:	607b      	str	r3, [r7, #4]
 8006e42:	4b10      	ldr	r3, [pc, #64]	; (8006e84 <HAL_MspInit+0x4c>)
 8006e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e46:	4a0f      	ldr	r2, [pc, #60]	; (8006e84 <HAL_MspInit+0x4c>)
 8006e48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e4c:	6453      	str	r3, [r2, #68]	; 0x44
 8006e4e:	4b0d      	ldr	r3, [pc, #52]	; (8006e84 <HAL_MspInit+0x4c>)
 8006e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e56:	607b      	str	r3, [r7, #4]
 8006e58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	603b      	str	r3, [r7, #0]
 8006e5e:	4b09      	ldr	r3, [pc, #36]	; (8006e84 <HAL_MspInit+0x4c>)
 8006e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e62:	4a08      	ldr	r2, [pc, #32]	; (8006e84 <HAL_MspInit+0x4c>)
 8006e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e68:	6413      	str	r3, [r2, #64]	; 0x40
 8006e6a:	4b06      	ldr	r3, [pc, #24]	; (8006e84 <HAL_MspInit+0x4c>)
 8006e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e72:	603b      	str	r3, [r7, #0]
 8006e74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006e76:	bf00      	nop
 8006e78:	370c      	adds	r7, #12
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	40023800 	.word	0x40023800

08006e88 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b08c      	sub	sp, #48	; 0x30
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e90:	f107 031c 	add.w	r3, r7, #28
 8006e94:	2200      	movs	r2, #0
 8006e96:	601a      	str	r2, [r3, #0]
 8006e98:	605a      	str	r2, [r3, #4]
 8006e9a:	609a      	str	r2, [r3, #8]
 8006e9c:	60da      	str	r2, [r3, #12]
 8006e9e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a42      	ldr	r2, [pc, #264]	; (8006fb0 <HAL_I2C_MspInit+0x128>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d12c      	bne.n	8006f04 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006eaa:	2300      	movs	r3, #0
 8006eac:	61bb      	str	r3, [r7, #24]
 8006eae:	4b41      	ldr	r3, [pc, #260]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eb2:	4a40      	ldr	r2, [pc, #256]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006eb4:	f043 0302 	orr.w	r3, r3, #2
 8006eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8006eba:	4b3e      	ldr	r3, [pc, #248]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ebe:	f003 0302 	and.w	r3, r3, #2
 8006ec2:	61bb      	str	r3, [r7, #24]
 8006ec4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006ec6:	23c0      	movs	r3, #192	; 0xc0
 8006ec8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006eca:	2312      	movs	r3, #18
 8006ecc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006ed6:	2304      	movs	r3, #4
 8006ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006eda:	f107 031c 	add.w	r3, r7, #28
 8006ede:	4619      	mov	r1, r3
 8006ee0:	4835      	ldr	r0, [pc, #212]	; (8006fb8 <HAL_I2C_MspInit+0x130>)
 8006ee2:	f001 f869 	bl	8007fb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	617b      	str	r3, [r7, #20]
 8006eea:	4b32      	ldr	r3, [pc, #200]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eee:	4a31      	ldr	r2, [pc, #196]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006ef0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8006ef6:	4b2f      	ldr	r3, [pc, #188]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006efe:	617b      	str	r3, [r7, #20]
 8006f00:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8006f02:	e050      	b.n	8006fa6 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a2c      	ldr	r2, [pc, #176]	; (8006fbc <HAL_I2C_MspInit+0x134>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d14b      	bne.n	8006fa6 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f0e:	2300      	movs	r3, #0
 8006f10:	613b      	str	r3, [r7, #16]
 8006f12:	4b28      	ldr	r3, [pc, #160]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f16:	4a27      	ldr	r2, [pc, #156]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006f18:	f043 0304 	orr.w	r3, r3, #4
 8006f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8006f1e:	4b25      	ldr	r3, [pc, #148]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f22:	f003 0304 	and.w	r3, r3, #4
 8006f26:	613b      	str	r3, [r7, #16]
 8006f28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	60fb      	str	r3, [r7, #12]
 8006f2e:	4b21      	ldr	r3, [pc, #132]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f32:	4a20      	ldr	r2, [pc, #128]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006f34:	f043 0301 	orr.w	r3, r3, #1
 8006f38:	6313      	str	r3, [r2, #48]	; 0x30
 8006f3a:	4b1e      	ldr	r3, [pc, #120]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	60fb      	str	r3, [r7, #12]
 8006f44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006f46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006f4c:	2312      	movs	r3, #18
 8006f4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006f50:	2301      	movs	r3, #1
 8006f52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f54:	2303      	movs	r3, #3
 8006f56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006f58:	2304      	movs	r3, #4
 8006f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f5c:	f107 031c 	add.w	r3, r7, #28
 8006f60:	4619      	mov	r1, r3
 8006f62:	4817      	ldr	r0, [pc, #92]	; (8006fc0 <HAL_I2C_MspInit+0x138>)
 8006f64:	f001 f828 	bl	8007fb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006f68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006f6e:	2312      	movs	r3, #18
 8006f70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006f72:	2301      	movs	r3, #1
 8006f74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f76:	2303      	movs	r3, #3
 8006f78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006f7a:	2304      	movs	r3, #4
 8006f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f7e:	f107 031c 	add.w	r3, r7, #28
 8006f82:	4619      	mov	r1, r3
 8006f84:	480f      	ldr	r0, [pc, #60]	; (8006fc4 <HAL_I2C_MspInit+0x13c>)
 8006f86:	f001 f817 	bl	8007fb8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	60bb      	str	r3, [r7, #8]
 8006f8e:	4b09      	ldr	r3, [pc, #36]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f92:	4a08      	ldr	r2, [pc, #32]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006f94:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006f98:	6413      	str	r3, [r2, #64]	; 0x40
 8006f9a:	4b06      	ldr	r3, [pc, #24]	; (8006fb4 <HAL_I2C_MspInit+0x12c>)
 8006f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f9e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006fa2:	60bb      	str	r3, [r7, #8]
 8006fa4:	68bb      	ldr	r3, [r7, #8]
}
 8006fa6:	bf00      	nop
 8006fa8:	3730      	adds	r7, #48	; 0x30
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}
 8006fae:	bf00      	nop
 8006fb0:	40005400 	.word	0x40005400
 8006fb4:	40023800 	.word	0x40023800
 8006fb8:	40020400 	.word	0x40020400
 8006fbc:	40005c00 	.word	0x40005c00
 8006fc0:	40020800 	.word	0x40020800
 8006fc4:	40020000 	.word	0x40020000

08006fc8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b08a      	sub	sp, #40	; 0x28
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fd0:	f107 0314 	add.w	r3, r7, #20
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	601a      	str	r2, [r3, #0]
 8006fd8:	605a      	str	r2, [r3, #4]
 8006fda:	609a      	str	r2, [r3, #8]
 8006fdc:	60da      	str	r2, [r3, #12]
 8006fde:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a61      	ldr	r2, [pc, #388]	; (800716c <HAL_I2S_MspInit+0x1a4>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	f040 80bc 	bne.w	8007164 <HAL_I2S_MspInit+0x19c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006fec:	2300      	movs	r3, #0
 8006fee:	613b      	str	r3, [r7, #16]
 8006ff0:	4b5f      	ldr	r3, [pc, #380]	; (8007170 <HAL_I2S_MspInit+0x1a8>)
 8006ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff4:	4a5e      	ldr	r2, [pc, #376]	; (8007170 <HAL_I2S_MspInit+0x1a8>)
 8006ff6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006ffa:	6413      	str	r3, [r2, #64]	; 0x40
 8006ffc:	4b5c      	ldr	r3, [pc, #368]	; (8007170 <HAL_I2S_MspInit+0x1a8>)
 8006ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007000:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007004:	613b      	str	r3, [r7, #16]
 8007006:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007008:	2300      	movs	r3, #0
 800700a:	60fb      	str	r3, [r7, #12]
 800700c:	4b58      	ldr	r3, [pc, #352]	; (8007170 <HAL_I2S_MspInit+0x1a8>)
 800700e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007010:	4a57      	ldr	r2, [pc, #348]	; (8007170 <HAL_I2S_MspInit+0x1a8>)
 8007012:	f043 0304 	orr.w	r3, r3, #4
 8007016:	6313      	str	r3, [r2, #48]	; 0x30
 8007018:	4b55      	ldr	r3, [pc, #340]	; (8007170 <HAL_I2S_MspInit+0x1a8>)
 800701a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800701c:	f003 0304 	and.w	r3, r3, #4
 8007020:	60fb      	str	r3, [r7, #12]
 8007022:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007024:	2300      	movs	r3, #0
 8007026:	60bb      	str	r3, [r7, #8]
 8007028:	4b51      	ldr	r3, [pc, #324]	; (8007170 <HAL_I2S_MspInit+0x1a8>)
 800702a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800702c:	4a50      	ldr	r2, [pc, #320]	; (8007170 <HAL_I2S_MspInit+0x1a8>)
 800702e:	f043 0302 	orr.w	r3, r3, #2
 8007032:	6313      	str	r3, [r2, #48]	; 0x30
 8007034:	4b4e      	ldr	r3, [pc, #312]	; (8007170 <HAL_I2S_MspInit+0x1a8>)
 8007036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007038:	f003 0302 	and.w	r3, r3, #2
 800703c:	60bb      	str	r3, [r7, #8]
 800703e:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007040:	2304      	movs	r3, #4
 8007042:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007044:	2302      	movs	r3, #2
 8007046:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007048:	2300      	movs	r3, #0
 800704a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800704c:	2300      	movs	r3, #0
 800704e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8007050:	2306      	movs	r3, #6
 8007052:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007054:	f107 0314 	add.w	r3, r7, #20
 8007058:	4619      	mov	r1, r3
 800705a:	4846      	ldr	r0, [pc, #280]	; (8007174 <HAL_I2S_MspInit+0x1ac>)
 800705c:	f000 ffac 	bl	8007fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8007060:	2348      	movs	r3, #72	; 0x48
 8007062:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007064:	2302      	movs	r3, #2
 8007066:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007068:	2300      	movs	r3, #0
 800706a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800706c:	2300      	movs	r3, #0
 800706e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007070:	2305      	movs	r3, #5
 8007072:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007074:	f107 0314 	add.w	r3, r7, #20
 8007078:	4619      	mov	r1, r3
 800707a:	483e      	ldr	r0, [pc, #248]	; (8007174 <HAL_I2S_MspInit+0x1ac>)
 800707c:	f000 ff9c 	bl	8007fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8007080:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007086:	2302      	movs	r3, #2
 8007088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800708a:	2300      	movs	r3, #0
 800708c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800708e:	2300      	movs	r3, #0
 8007090:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007092:	2305      	movs	r3, #5
 8007094:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007096:	f107 0314 	add.w	r3, r7, #20
 800709a:	4619      	mov	r1, r3
 800709c:	4836      	ldr	r0, [pc, #216]	; (8007178 <HAL_I2S_MspInit+0x1b0>)
 800709e:	f000 ff8b 	bl	8007fb8 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80070a2:	4b36      	ldr	r3, [pc, #216]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070a4:	4a36      	ldr	r2, [pc, #216]	; (8007180 <HAL_I2S_MspInit+0x1b8>)
 80070a6:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80070a8:	4b34      	ldr	r3, [pc, #208]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070aa:	2200      	movs	r2, #0
 80070ac:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80070ae:	4b33      	ldr	r3, [pc, #204]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070b0:	2240      	movs	r2, #64	; 0x40
 80070b2:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80070b4:	4b31      	ldr	r3, [pc, #196]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80070ba:	4b30      	ldr	r3, [pc, #192]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80070c0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80070c2:	4b2e      	ldr	r3, [pc, #184]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80070c8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80070ca:	4b2c      	ldr	r3, [pc, #176]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80070d0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 80070d2:	4b2a      	ldr	r3, [pc, #168]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80070d8:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80070da:	4b28      	ldr	r3, [pc, #160]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070dc:	2200      	movs	r2, #0
 80070de:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80070e0:	4b26      	ldr	r3, [pc, #152]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070e2:	2200      	movs	r2, #0
 80070e4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80070e6:	4825      	ldr	r0, [pc, #148]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070e8:	f000 fbce 	bl	8007888 <HAL_DMA_Init>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d001      	beq.n	80070f6 <HAL_I2S_MspInit+0x12e>
    {
      Error_Handler();
 80070f2:	f7fd fadf 	bl	80046b4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a20      	ldr	r2, [pc, #128]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070fa:	639a      	str	r2, [r3, #56]	; 0x38
 80070fc:	4a1f      	ldr	r2, [pc, #124]	; (800717c <HAL_I2S_MspInit+0x1b4>)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S2_EXT_RX Init */
    hdma_i2s2_ext_rx.Instance = DMA1_Stream3;
 8007102:	4b20      	ldr	r3, [pc, #128]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 8007104:	4a20      	ldr	r2, [pc, #128]	; (8007188 <HAL_I2S_MspInit+0x1c0>)
 8007106:	601a      	str	r2, [r3, #0]
    hdma_i2s2_ext_rx.Init.Channel = DMA_CHANNEL_3;
 8007108:	4b1e      	ldr	r3, [pc, #120]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 800710a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800710e:	605a      	str	r2, [r3, #4]
    hdma_i2s2_ext_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007110:	4b1c      	ldr	r3, [pc, #112]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 8007112:	2200      	movs	r2, #0
 8007114:	609a      	str	r2, [r3, #8]
    hdma_i2s2_ext_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007116:	4b1b      	ldr	r3, [pc, #108]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 8007118:	2200      	movs	r2, #0
 800711a:	60da      	str	r2, [r3, #12]
    hdma_i2s2_ext_rx.Init.MemInc = DMA_MINC_ENABLE;
 800711c:	4b19      	ldr	r3, [pc, #100]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 800711e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007122:	611a      	str	r2, [r3, #16]
    hdma_i2s2_ext_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007124:	4b17      	ldr	r3, [pc, #92]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 8007126:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800712a:	615a      	str	r2, [r3, #20]
    hdma_i2s2_ext_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800712c:	4b15      	ldr	r3, [pc, #84]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 800712e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007132:	619a      	str	r2, [r3, #24]
    hdma_i2s2_ext_rx.Init.Mode = DMA_CIRCULAR;
 8007134:	4b13      	ldr	r3, [pc, #76]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 8007136:	f44f 7280 	mov.w	r2, #256	; 0x100
 800713a:	61da      	str	r2, [r3, #28]
    hdma_i2s2_ext_rx.Init.Priority = DMA_PRIORITY_LOW;
 800713c:	4b11      	ldr	r3, [pc, #68]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 800713e:	2200      	movs	r2, #0
 8007140:	621a      	str	r2, [r3, #32]
    hdma_i2s2_ext_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007142:	4b10      	ldr	r3, [pc, #64]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 8007144:	2200      	movs	r2, #0
 8007146:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2s2_ext_rx) != HAL_OK)
 8007148:	480e      	ldr	r0, [pc, #56]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 800714a:	f000 fb9d 	bl	8007888 <HAL_DMA_Init>
 800714e:	4603      	mov	r3, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d001      	beq.n	8007158 <HAL_I2S_MspInit+0x190>
    {
      Error_Handler();
 8007154:	f7fd faae 	bl	80046b4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_i2s2_ext_rx);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a0a      	ldr	r2, [pc, #40]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 800715c:	63da      	str	r2, [r3, #60]	; 0x3c
 800715e:	4a09      	ldr	r2, [pc, #36]	; (8007184 <HAL_I2S_MspInit+0x1bc>)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8007164:	bf00      	nop
 8007166:	3728      	adds	r7, #40	; 0x28
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}
 800716c:	40003800 	.word	0x40003800
 8007170:	40023800 	.word	0x40023800
 8007174:	40020800 	.word	0x40020800
 8007178:	40020400 	.word	0x40020400
 800717c:	20000cc0 	.word	0x20000cc0
 8007180:	40026070 	.word	0x40026070
 8007184:	20000c60 	.word	0x20000c60
 8007188:	40026058 	.word	0x40026058

0800718c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b084      	sub	sp, #16
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800719c:	d115      	bne.n	80071ca <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800719e:	2300      	movs	r3, #0
 80071a0:	60fb      	str	r3, [r7, #12]
 80071a2:	4b0c      	ldr	r3, [pc, #48]	; (80071d4 <HAL_TIM_Base_MspInit+0x48>)
 80071a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a6:	4a0b      	ldr	r2, [pc, #44]	; (80071d4 <HAL_TIM_Base_MspInit+0x48>)
 80071a8:	f043 0301 	orr.w	r3, r3, #1
 80071ac:	6413      	str	r3, [r2, #64]	; 0x40
 80071ae:	4b09      	ldr	r3, [pc, #36]	; (80071d4 <HAL_TIM_Base_MspInit+0x48>)
 80071b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b2:	f003 0301 	and.w	r3, r3, #1
 80071b6:	60fb      	str	r3, [r7, #12]
 80071b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80071ba:	2200      	movs	r2, #0
 80071bc:	2100      	movs	r1, #0
 80071be:	201c      	movs	r0, #28
 80071c0:	f000 fb2b 	bl	800781a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80071c4:	201c      	movs	r0, #28
 80071c6:	f000 fb44 	bl	8007852 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80071ca:	bf00      	nop
 80071cc:	3710      	adds	r7, #16
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	40023800 	.word	0x40023800

080071d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b08a      	sub	sp, #40	; 0x28
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071e0:	f107 0314 	add.w	r3, r7, #20
 80071e4:	2200      	movs	r2, #0
 80071e6:	601a      	str	r2, [r3, #0]
 80071e8:	605a      	str	r2, [r3, #4]
 80071ea:	609a      	str	r2, [r3, #8]
 80071ec:	60da      	str	r2, [r3, #12]
 80071ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a4c      	ldr	r2, [pc, #304]	; (8007328 <HAL_UART_MspInit+0x150>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	f040 8092 	bne.w	8007320 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80071fc:	2300      	movs	r3, #0
 80071fe:	613b      	str	r3, [r7, #16]
 8007200:	4b4a      	ldr	r3, [pc, #296]	; (800732c <HAL_UART_MspInit+0x154>)
 8007202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007204:	4a49      	ldr	r2, [pc, #292]	; (800732c <HAL_UART_MspInit+0x154>)
 8007206:	f043 0310 	orr.w	r3, r3, #16
 800720a:	6453      	str	r3, [r2, #68]	; 0x44
 800720c:	4b47      	ldr	r3, [pc, #284]	; (800732c <HAL_UART_MspInit+0x154>)
 800720e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007210:	f003 0310 	and.w	r3, r3, #16
 8007214:	613b      	str	r3, [r7, #16]
 8007216:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007218:	2300      	movs	r3, #0
 800721a:	60fb      	str	r3, [r7, #12]
 800721c:	4b43      	ldr	r3, [pc, #268]	; (800732c <HAL_UART_MspInit+0x154>)
 800721e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007220:	4a42      	ldr	r2, [pc, #264]	; (800732c <HAL_UART_MspInit+0x154>)
 8007222:	f043 0301 	orr.w	r3, r3, #1
 8007226:	6313      	str	r3, [r2, #48]	; 0x30
 8007228:	4b40      	ldr	r3, [pc, #256]	; (800732c <HAL_UART_MspInit+0x154>)
 800722a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800722c:	f003 0301 	and.w	r3, r3, #1
 8007230:	60fb      	str	r3, [r7, #12]
 8007232:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007234:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8007238:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800723a:	2302      	movs	r3, #2
 800723c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800723e:	2301      	movs	r3, #1
 8007240:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007242:	2303      	movs	r3, #3
 8007244:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007246:	2307      	movs	r3, #7
 8007248:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800724a:	f107 0314 	add.w	r3, r7, #20
 800724e:	4619      	mov	r1, r3
 8007250:	4837      	ldr	r0, [pc, #220]	; (8007330 <HAL_UART_MspInit+0x158>)
 8007252:	f000 feb1 	bl	8007fb8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8007256:	4b37      	ldr	r3, [pc, #220]	; (8007334 <HAL_UART_MspInit+0x15c>)
 8007258:	4a37      	ldr	r2, [pc, #220]	; (8007338 <HAL_UART_MspInit+0x160>)
 800725a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800725c:	4b35      	ldr	r3, [pc, #212]	; (8007334 <HAL_UART_MspInit+0x15c>)
 800725e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007262:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007264:	4b33      	ldr	r3, [pc, #204]	; (8007334 <HAL_UART_MspInit+0x15c>)
 8007266:	2240      	movs	r2, #64	; 0x40
 8007268:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800726a:	4b32      	ldr	r3, [pc, #200]	; (8007334 <HAL_UART_MspInit+0x15c>)
 800726c:	2200      	movs	r2, #0
 800726e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007270:	4b30      	ldr	r3, [pc, #192]	; (8007334 <HAL_UART_MspInit+0x15c>)
 8007272:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007276:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007278:	4b2e      	ldr	r3, [pc, #184]	; (8007334 <HAL_UART_MspInit+0x15c>)
 800727a:	2200      	movs	r2, #0
 800727c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800727e:	4b2d      	ldr	r3, [pc, #180]	; (8007334 <HAL_UART_MspInit+0x15c>)
 8007280:	2200      	movs	r2, #0
 8007282:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8007284:	4b2b      	ldr	r3, [pc, #172]	; (8007334 <HAL_UART_MspInit+0x15c>)
 8007286:	f44f 7280 	mov.w	r2, #256	; 0x100
 800728a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800728c:	4b29      	ldr	r3, [pc, #164]	; (8007334 <HAL_UART_MspInit+0x15c>)
 800728e:	2200      	movs	r2, #0
 8007290:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007292:	4b28      	ldr	r3, [pc, #160]	; (8007334 <HAL_UART_MspInit+0x15c>)
 8007294:	2200      	movs	r2, #0
 8007296:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8007298:	4826      	ldr	r0, [pc, #152]	; (8007334 <HAL_UART_MspInit+0x15c>)
 800729a:	f000 faf5 	bl	8007888 <HAL_DMA_Init>
 800729e:	4603      	mov	r3, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d001      	beq.n	80072a8 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80072a4:	f7fd fa06 	bl	80046b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a22      	ldr	r2, [pc, #136]	; (8007334 <HAL_UART_MspInit+0x15c>)
 80072ac:	631a      	str	r2, [r3, #48]	; 0x30
 80072ae:	4a21      	ldr	r2, [pc, #132]	; (8007334 <HAL_UART_MspInit+0x15c>)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80072b4:	4b21      	ldr	r3, [pc, #132]	; (800733c <HAL_UART_MspInit+0x164>)
 80072b6:	4a22      	ldr	r2, [pc, #136]	; (8007340 <HAL_UART_MspInit+0x168>)
 80072b8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80072ba:	4b20      	ldr	r3, [pc, #128]	; (800733c <HAL_UART_MspInit+0x164>)
 80072bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80072c0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80072c2:	4b1e      	ldr	r3, [pc, #120]	; (800733c <HAL_UART_MspInit+0x164>)
 80072c4:	2200      	movs	r2, #0
 80072c6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80072c8:	4b1c      	ldr	r3, [pc, #112]	; (800733c <HAL_UART_MspInit+0x164>)
 80072ca:	2200      	movs	r2, #0
 80072cc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80072ce:	4b1b      	ldr	r3, [pc, #108]	; (800733c <HAL_UART_MspInit+0x164>)
 80072d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80072d4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80072d6:	4b19      	ldr	r3, [pc, #100]	; (800733c <HAL_UART_MspInit+0x164>)
 80072d8:	2200      	movs	r2, #0
 80072da:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80072dc:	4b17      	ldr	r3, [pc, #92]	; (800733c <HAL_UART_MspInit+0x164>)
 80072de:	2200      	movs	r2, #0
 80072e0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80072e2:	4b16      	ldr	r3, [pc, #88]	; (800733c <HAL_UART_MspInit+0x164>)
 80072e4:	2200      	movs	r2, #0
 80072e6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80072e8:	4b14      	ldr	r3, [pc, #80]	; (800733c <HAL_UART_MspInit+0x164>)
 80072ea:	2200      	movs	r2, #0
 80072ec:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80072ee:	4b13      	ldr	r3, [pc, #76]	; (800733c <HAL_UART_MspInit+0x164>)
 80072f0:	2200      	movs	r2, #0
 80072f2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80072f4:	4811      	ldr	r0, [pc, #68]	; (800733c <HAL_UART_MspInit+0x164>)
 80072f6:	f000 fac7 	bl	8007888 <HAL_DMA_Init>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d001      	beq.n	8007304 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8007300:	f7fd f9d8 	bl	80046b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a0d      	ldr	r2, [pc, #52]	; (800733c <HAL_UART_MspInit+0x164>)
 8007308:	635a      	str	r2, [r3, #52]	; 0x34
 800730a:	4a0c      	ldr	r2, [pc, #48]	; (800733c <HAL_UART_MspInit+0x164>)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007310:	2200      	movs	r2, #0
 8007312:	2100      	movs	r1, #0
 8007314:	2025      	movs	r0, #37	; 0x25
 8007316:	f000 fa80 	bl	800781a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800731a:	2025      	movs	r0, #37	; 0x25
 800731c:	f000 fa99 	bl	8007852 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8007320:	bf00      	nop
 8007322:	3728      	adds	r7, #40	; 0x28
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}
 8007328:	40011000 	.word	0x40011000
 800732c:	40023800 	.word	0x40023800
 8007330:	40020000 	.word	0x40020000
 8007334:	20000664 	.word	0x20000664
 8007338:	400264b8 	.word	0x400264b8
 800733c:	200006c8 	.word	0x200006c8
 8007340:	40026440 	.word	0x40026440

08007344 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007344:	b480      	push	{r7}
 8007346:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007348:	bf00      	nop
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007352:	b480      	push	{r7}
 8007354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007356:	e7fe      	b.n	8007356 <HardFault_Handler+0x4>

08007358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007358:	b480      	push	{r7}
 800735a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800735c:	e7fe      	b.n	800735c <MemManage_Handler+0x4>

0800735e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800735e:	b480      	push	{r7}
 8007360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007362:	e7fe      	b.n	8007362 <BusFault_Handler+0x4>

08007364 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007364:	b480      	push	{r7}
 8007366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007368:	e7fe      	b.n	8007368 <UsageFault_Handler+0x4>

0800736a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800736a:	b480      	push	{r7}
 800736c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800736e:	bf00      	nop
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007378:	b480      	push	{r7}
 800737a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800737c:	bf00      	nop
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007386:	b480      	push	{r7}
 8007388:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800738a:	bf00      	nop
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007398:	f000 f922 	bl	80075e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800739c:	bf00      	nop
 800739e:	bd80      	pop	{r7, pc}

080073a0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s2_ext_rx);
 80073a4:	4802      	ldr	r0, [pc, #8]	; (80073b0 <DMA1_Stream3_IRQHandler+0x10>)
 80073a6:	f000 fb9f 	bl	8007ae8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80073aa:	bf00      	nop
 80073ac:	bd80      	pop	{r7, pc}
 80073ae:	bf00      	nop
 80073b0:	20000c60 	.word	0x20000c60

080073b4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80073b8:	4802      	ldr	r0, [pc, #8]	; (80073c4 <DMA1_Stream4_IRQHandler+0x10>)
 80073ba:	f000 fb95 	bl	8007ae8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80073be:	bf00      	nop
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	20000cc0 	.word	0x20000cc0

080073c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80073cc:	4817      	ldr	r0, [pc, #92]	; (800742c <TIM2_IRQHandler+0x64>)
 80073ce:	f003 fe98 	bl	800b102 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  if(R_input > 10000){
 80073d2:	4b17      	ldr	r3, [pc, #92]	; (8007430 <TIM2_IRQHandler+0x68>)
 80073d4:	edd3 7a00 	vldr	s15, [r3]
 80073d8:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8007434 <TIM2_IRQHandler+0x6c>
 80073dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80073e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073e4:	dd05      	ble.n	80073f2 <TIM2_IRQHandler+0x2a>
	  HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 0);
 80073e6:	2200      	movs	r2, #0
 80073e8:	2101      	movs	r1, #1
 80073ea:	4813      	ldr	r0, [pc, #76]	; (8007438 <TIM2_IRQHandler+0x70>)
 80073ec:	f000 ff96 	bl	800831c <HAL_GPIO_WritePin>
 80073f0:	e004      	b.n	80073fc <TIM2_IRQHandler+0x34>
  }
  else{
	  HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 1);
 80073f2:	2201      	movs	r2, #1
 80073f4:	2101      	movs	r1, #1
 80073f6:	4810      	ldr	r0, [pc, #64]	; (8007438 <TIM2_IRQHandler+0x70>)
 80073f8:	f000 ff90 	bl	800831c <HAL_GPIO_WritePin>
  }
  if(L_input > 10000){
 80073fc:	4b0f      	ldr	r3, [pc, #60]	; (800743c <TIM2_IRQHandler+0x74>)
 80073fe:	edd3 7a00 	vldr	s15, [r3]
 8007402:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8007434 <TIM2_IRQHandler+0x6c>
 8007406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800740a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800740e:	dd05      	ble.n	800741c <TIM2_IRQHandler+0x54>
	  HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 0);
 8007410:	2200      	movs	r2, #0
 8007412:	2102      	movs	r1, #2
 8007414:	4808      	ldr	r0, [pc, #32]	; (8007438 <TIM2_IRQHandler+0x70>)
 8007416:	f000 ff81 	bl	800831c <HAL_GPIO_WritePin>
  else{
	  HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
  }

  /* USER CODE END TIM2_IRQn 1 */
}
 800741a:	e004      	b.n	8007426 <TIM2_IRQHandler+0x5e>
	  HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
 800741c:	2201      	movs	r2, #1
 800741e:	2102      	movs	r1, #2
 8007420:	4805      	ldr	r0, [pc, #20]	; (8007438 <TIM2_IRQHandler+0x70>)
 8007422:	f000 ff7b 	bl	800831c <HAL_GPIO_WritePin>
}
 8007426:	bf00      	nop
 8007428:	bd80      	pop	{r7, pc}
 800742a:	bf00      	nop
 800742c:	20000c0c 	.word	0x20000c0c
 8007430:	20000d38 	.word	0x20000d38
 8007434:	461c4000 	.word	0x461c4000
 8007438:	40020c00 	.word	0x40020c00
 800743c:	20000610 	.word	0x20000610

08007440 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007444:	4802      	ldr	r0, [pc, #8]	; (8007450 <USART1_IRQHandler+0x10>)
 8007446:	f004 fa83 	bl	800b950 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800744a:	bf00      	nop
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	20000740 	.word	0x20000740

08007454 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8007458:	4802      	ldr	r0, [pc, #8]	; (8007464 <DMA2_Stream2_IRQHandler+0x10>)
 800745a:	f000 fb45 	bl	8007ae8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800745e:	bf00      	nop
 8007460:	bd80      	pop	{r7, pc}
 8007462:	bf00      	nop
 8007464:	200006c8 	.word	0x200006c8

08007468 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800746c:	4802      	ldr	r0, [pc, #8]	; (8007478 <DMA2_Stream7_IRQHandler+0x10>)
 800746e:	f000 fb3b 	bl	8007ae8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8007472:	bf00      	nop
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	20000664 	.word	0x20000664

0800747c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800747c:	b480      	push	{r7}
 800747e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007480:	4b16      	ldr	r3, [pc, #88]	; (80074dc <SystemInit+0x60>)
 8007482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007486:	4a15      	ldr	r2, [pc, #84]	; (80074dc <SystemInit+0x60>)
 8007488:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800748c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007490:	4b13      	ldr	r3, [pc, #76]	; (80074e0 <SystemInit+0x64>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a12      	ldr	r2, [pc, #72]	; (80074e0 <SystemInit+0x64>)
 8007496:	f043 0301 	orr.w	r3, r3, #1
 800749a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800749c:	4b10      	ldr	r3, [pc, #64]	; (80074e0 <SystemInit+0x64>)
 800749e:	2200      	movs	r2, #0
 80074a0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80074a2:	4b0f      	ldr	r3, [pc, #60]	; (80074e0 <SystemInit+0x64>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a0e      	ldr	r2, [pc, #56]	; (80074e0 <SystemInit+0x64>)
 80074a8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80074ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074b0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80074b2:	4b0b      	ldr	r3, [pc, #44]	; (80074e0 <SystemInit+0x64>)
 80074b4:	4a0b      	ldr	r2, [pc, #44]	; (80074e4 <SystemInit+0x68>)
 80074b6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80074b8:	4b09      	ldr	r3, [pc, #36]	; (80074e0 <SystemInit+0x64>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a08      	ldr	r2, [pc, #32]	; (80074e0 <SystemInit+0x64>)
 80074be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80074c2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80074c4:	4b06      	ldr	r3, [pc, #24]	; (80074e0 <SystemInit+0x64>)
 80074c6:	2200      	movs	r2, #0
 80074c8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80074ca:	4b04      	ldr	r3, [pc, #16]	; (80074dc <SystemInit+0x60>)
 80074cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80074d0:	609a      	str	r2, [r3, #8]
#endif
}
 80074d2:	bf00      	nop
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr
 80074dc:	e000ed00 	.word	0xe000ed00
 80074e0:	40023800 	.word	0x40023800
 80074e4:	24003010 	.word	0x24003010

080074e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80074e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007520 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80074ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80074ee:	e003      	b.n	80074f8 <LoopCopyDataInit>

080074f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80074f0:	4b0c      	ldr	r3, [pc, #48]	; (8007524 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80074f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80074f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80074f6:	3104      	adds	r1, #4

080074f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80074f8:	480b      	ldr	r0, [pc, #44]	; (8007528 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80074fa:	4b0c      	ldr	r3, [pc, #48]	; (800752c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80074fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80074fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007500:	d3f6      	bcc.n	80074f0 <CopyDataInit>
  ldr  r2, =_sbss
 8007502:	4a0b      	ldr	r2, [pc, #44]	; (8007530 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007504:	e002      	b.n	800750c <LoopFillZerobss>

08007506 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007506:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007508:	f842 3b04 	str.w	r3, [r2], #4

0800750c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800750c:	4b09      	ldr	r3, [pc, #36]	; (8007534 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800750e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007510:	d3f9      	bcc.n	8007506 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007512:	f7ff ffb3 	bl	800747c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007516:	f004 fe5d 	bl	800c1d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800751a:	f7f9 fcd9 	bl	8000ed0 <main>
  bx  lr    
 800751e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007520:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007524:	0800fae0 	.word	0x0800fae0
  ldr  r0, =_sdata
 8007528:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800752c:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8007530:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 8007534:	20000dbc 	.word	0x20000dbc

08007538 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007538:	e7fe      	b.n	8007538 <ADC_IRQHandler>
	...

0800753c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007540:	4b0e      	ldr	r3, [pc, #56]	; (800757c <HAL_Init+0x40>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a0d      	ldr	r2, [pc, #52]	; (800757c <HAL_Init+0x40>)
 8007546:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800754a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800754c:	4b0b      	ldr	r3, [pc, #44]	; (800757c <HAL_Init+0x40>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a0a      	ldr	r2, [pc, #40]	; (800757c <HAL_Init+0x40>)
 8007552:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007556:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007558:	4b08      	ldr	r3, [pc, #32]	; (800757c <HAL_Init+0x40>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a07      	ldr	r2, [pc, #28]	; (800757c <HAL_Init+0x40>)
 800755e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007562:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007564:	2003      	movs	r0, #3
 8007566:	f000 f94d 	bl	8007804 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800756a:	2000      	movs	r0, #0
 800756c:	f000 f808 	bl	8007580 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007570:	f7ff fc62 	bl	8006e38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007574:	2300      	movs	r3, #0
}
 8007576:	4618      	mov	r0, r3
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop
 800757c:	40023c00 	.word	0x40023c00

08007580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b082      	sub	sp, #8
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007588:	4b12      	ldr	r3, [pc, #72]	; (80075d4 <HAL_InitTick+0x54>)
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	4b12      	ldr	r3, [pc, #72]	; (80075d8 <HAL_InitTick+0x58>)
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	4619      	mov	r1, r3
 8007592:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007596:	fbb3 f3f1 	udiv	r3, r3, r1
 800759a:	fbb2 f3f3 	udiv	r3, r2, r3
 800759e:	4618      	mov	r0, r3
 80075a0:	f000 f965 	bl	800786e <HAL_SYSTICK_Config>
 80075a4:	4603      	mov	r3, r0
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d001      	beq.n	80075ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e00e      	b.n	80075cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2b0f      	cmp	r3, #15
 80075b2:	d80a      	bhi.n	80075ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80075b4:	2200      	movs	r2, #0
 80075b6:	6879      	ldr	r1, [r7, #4]
 80075b8:	f04f 30ff 	mov.w	r0, #4294967295
 80075bc:	f000 f92d 	bl	800781a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80075c0:	4a06      	ldr	r2, [pc, #24]	; (80075dc <HAL_InitTick+0x5c>)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80075c6:	2300      	movs	r3, #0
 80075c8:	e000      	b.n	80075cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3708      	adds	r7, #8
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	20000030 	.word	0x20000030
 80075d8:	20000038 	.word	0x20000038
 80075dc:	20000034 	.word	0x20000034

080075e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80075e0:	b480      	push	{r7}
 80075e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80075e4:	4b06      	ldr	r3, [pc, #24]	; (8007600 <HAL_IncTick+0x20>)
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	461a      	mov	r2, r3
 80075ea:	4b06      	ldr	r3, [pc, #24]	; (8007604 <HAL_IncTick+0x24>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4413      	add	r3, r2
 80075f0:	4a04      	ldr	r2, [pc, #16]	; (8007604 <HAL_IncTick+0x24>)
 80075f2:	6013      	str	r3, [r2, #0]
}
 80075f4:	bf00      	nop
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	20000038 	.word	0x20000038
 8007604:	20000db8 	.word	0x20000db8

08007608 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007608:	b480      	push	{r7}
 800760a:	af00      	add	r7, sp, #0
  return uwTick;
 800760c:	4b03      	ldr	r3, [pc, #12]	; (800761c <HAL_GetTick+0x14>)
 800760e:	681b      	ldr	r3, [r3, #0]
}
 8007610:	4618      	mov	r0, r3
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr
 800761a:	bf00      	nop
 800761c:	20000db8 	.word	0x20000db8

08007620 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b084      	sub	sp, #16
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007628:	f7ff ffee 	bl	8007608 <HAL_GetTick>
 800762c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007638:	d005      	beq.n	8007646 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800763a:	4b09      	ldr	r3, [pc, #36]	; (8007660 <HAL_Delay+0x40>)
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	461a      	mov	r2, r3
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	4413      	add	r3, r2
 8007644:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007646:	bf00      	nop
 8007648:	f7ff ffde 	bl	8007608 <HAL_GetTick>
 800764c:	4602      	mov	r2, r0
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	68fa      	ldr	r2, [r7, #12]
 8007654:	429a      	cmp	r2, r3
 8007656:	d8f7      	bhi.n	8007648 <HAL_Delay+0x28>
  {
  }
}
 8007658:	bf00      	nop
 800765a:	3710      	adds	r7, #16
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}
 8007660:	20000038 	.word	0x20000038

08007664 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007664:	b480      	push	{r7}
 8007666:	b085      	sub	sp, #20
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f003 0307 	and.w	r3, r3, #7
 8007672:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007674:	4b0c      	ldr	r3, [pc, #48]	; (80076a8 <__NVIC_SetPriorityGrouping+0x44>)
 8007676:	68db      	ldr	r3, [r3, #12]
 8007678:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800767a:	68ba      	ldr	r2, [r7, #8]
 800767c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007680:	4013      	ands	r3, r2
 8007682:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800768c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007690:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007694:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007696:	4a04      	ldr	r2, [pc, #16]	; (80076a8 <__NVIC_SetPriorityGrouping+0x44>)
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	60d3      	str	r3, [r2, #12]
}
 800769c:	bf00      	nop
 800769e:	3714      	adds	r7, #20
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr
 80076a8:	e000ed00 	.word	0xe000ed00

080076ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80076ac:	b480      	push	{r7}
 80076ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80076b0:	4b04      	ldr	r3, [pc, #16]	; (80076c4 <__NVIC_GetPriorityGrouping+0x18>)
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	0a1b      	lsrs	r3, r3, #8
 80076b6:	f003 0307 	and.w	r3, r3, #7
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr
 80076c4:	e000ed00 	.word	0xe000ed00

080076c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b083      	sub	sp, #12
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	4603      	mov	r3, r0
 80076d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80076d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	db0b      	blt.n	80076f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80076da:	79fb      	ldrb	r3, [r7, #7]
 80076dc:	f003 021f 	and.w	r2, r3, #31
 80076e0:	4907      	ldr	r1, [pc, #28]	; (8007700 <__NVIC_EnableIRQ+0x38>)
 80076e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076e6:	095b      	lsrs	r3, r3, #5
 80076e8:	2001      	movs	r0, #1
 80076ea:	fa00 f202 	lsl.w	r2, r0, r2
 80076ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80076f2:	bf00      	nop
 80076f4:	370c      	adds	r7, #12
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr
 80076fe:	bf00      	nop
 8007700:	e000e100 	.word	0xe000e100

08007704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
 800770a:	4603      	mov	r3, r0
 800770c:	6039      	str	r1, [r7, #0]
 800770e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007714:	2b00      	cmp	r3, #0
 8007716:	db0a      	blt.n	800772e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	b2da      	uxtb	r2, r3
 800771c:	490c      	ldr	r1, [pc, #48]	; (8007750 <__NVIC_SetPriority+0x4c>)
 800771e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007722:	0112      	lsls	r2, r2, #4
 8007724:	b2d2      	uxtb	r2, r2
 8007726:	440b      	add	r3, r1
 8007728:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800772c:	e00a      	b.n	8007744 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	b2da      	uxtb	r2, r3
 8007732:	4908      	ldr	r1, [pc, #32]	; (8007754 <__NVIC_SetPriority+0x50>)
 8007734:	79fb      	ldrb	r3, [r7, #7]
 8007736:	f003 030f 	and.w	r3, r3, #15
 800773a:	3b04      	subs	r3, #4
 800773c:	0112      	lsls	r2, r2, #4
 800773e:	b2d2      	uxtb	r2, r2
 8007740:	440b      	add	r3, r1
 8007742:	761a      	strb	r2, [r3, #24]
}
 8007744:	bf00      	nop
 8007746:	370c      	adds	r7, #12
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr
 8007750:	e000e100 	.word	0xe000e100
 8007754:	e000ed00 	.word	0xe000ed00

08007758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007758:	b480      	push	{r7}
 800775a:	b089      	sub	sp, #36	; 0x24
 800775c:	af00      	add	r7, sp, #0
 800775e:	60f8      	str	r0, [r7, #12]
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f003 0307 	and.w	r3, r3, #7
 800776a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	f1c3 0307 	rsb	r3, r3, #7
 8007772:	2b04      	cmp	r3, #4
 8007774:	bf28      	it	cs
 8007776:	2304      	movcs	r3, #4
 8007778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	3304      	adds	r3, #4
 800777e:	2b06      	cmp	r3, #6
 8007780:	d902      	bls.n	8007788 <NVIC_EncodePriority+0x30>
 8007782:	69fb      	ldr	r3, [r7, #28]
 8007784:	3b03      	subs	r3, #3
 8007786:	e000      	b.n	800778a <NVIC_EncodePriority+0x32>
 8007788:	2300      	movs	r3, #0
 800778a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800778c:	f04f 32ff 	mov.w	r2, #4294967295
 8007790:	69bb      	ldr	r3, [r7, #24]
 8007792:	fa02 f303 	lsl.w	r3, r2, r3
 8007796:	43da      	mvns	r2, r3
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	401a      	ands	r2, r3
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80077a0:	f04f 31ff 	mov.w	r1, #4294967295
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	fa01 f303 	lsl.w	r3, r1, r3
 80077aa:	43d9      	mvns	r1, r3
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80077b0:	4313      	orrs	r3, r2
         );
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3724      	adds	r7, #36	; 0x24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
	...

080077c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b082      	sub	sp, #8
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	3b01      	subs	r3, #1
 80077cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80077d0:	d301      	bcc.n	80077d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80077d2:	2301      	movs	r3, #1
 80077d4:	e00f      	b.n	80077f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80077d6:	4a0a      	ldr	r2, [pc, #40]	; (8007800 <SysTick_Config+0x40>)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	3b01      	subs	r3, #1
 80077dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80077de:	210f      	movs	r1, #15
 80077e0:	f04f 30ff 	mov.w	r0, #4294967295
 80077e4:	f7ff ff8e 	bl	8007704 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80077e8:	4b05      	ldr	r3, [pc, #20]	; (8007800 <SysTick_Config+0x40>)
 80077ea:	2200      	movs	r2, #0
 80077ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80077ee:	4b04      	ldr	r3, [pc, #16]	; (8007800 <SysTick_Config+0x40>)
 80077f0:	2207      	movs	r2, #7
 80077f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80077f4:	2300      	movs	r3, #0
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3708      	adds	r7, #8
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	e000e010 	.word	0xe000e010

08007804 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b082      	sub	sp, #8
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f7ff ff29 	bl	8007664 <__NVIC_SetPriorityGrouping>
}
 8007812:	bf00      	nop
 8007814:	3708      	adds	r7, #8
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800781a:	b580      	push	{r7, lr}
 800781c:	b086      	sub	sp, #24
 800781e:	af00      	add	r7, sp, #0
 8007820:	4603      	mov	r3, r0
 8007822:	60b9      	str	r1, [r7, #8]
 8007824:	607a      	str	r2, [r7, #4]
 8007826:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007828:	2300      	movs	r3, #0
 800782a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800782c:	f7ff ff3e 	bl	80076ac <__NVIC_GetPriorityGrouping>
 8007830:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	68b9      	ldr	r1, [r7, #8]
 8007836:	6978      	ldr	r0, [r7, #20]
 8007838:	f7ff ff8e 	bl	8007758 <NVIC_EncodePriority>
 800783c:	4602      	mov	r2, r0
 800783e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007842:	4611      	mov	r1, r2
 8007844:	4618      	mov	r0, r3
 8007846:	f7ff ff5d 	bl	8007704 <__NVIC_SetPriority>
}
 800784a:	bf00      	nop
 800784c:	3718      	adds	r7, #24
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007852:	b580      	push	{r7, lr}
 8007854:	b082      	sub	sp, #8
 8007856:	af00      	add	r7, sp, #0
 8007858:	4603      	mov	r3, r0
 800785a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800785c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007860:	4618      	mov	r0, r3
 8007862:	f7ff ff31 	bl	80076c8 <__NVIC_EnableIRQ>
}
 8007866:	bf00      	nop
 8007868:	3708      	adds	r7, #8
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}

0800786e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800786e:	b580      	push	{r7, lr}
 8007870:	b082      	sub	sp, #8
 8007872:	af00      	add	r7, sp, #0
 8007874:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f7ff ffa2 	bl	80077c0 <SysTick_Config>
 800787c:	4603      	mov	r3, r0
}
 800787e:	4618      	mov	r0, r3
 8007880:	3708      	adds	r7, #8
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
	...

08007888 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b086      	sub	sp, #24
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007890:	2300      	movs	r3, #0
 8007892:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007894:	f7ff feb8 	bl	8007608 <HAL_GetTick>
 8007898:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d101      	bne.n	80078a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e099      	b.n	80079d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2202      	movs	r2, #2
 80078b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f022 0201 	bic.w	r2, r2, #1
 80078c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80078c4:	e00f      	b.n	80078e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80078c6:	f7ff fe9f 	bl	8007608 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	2b05      	cmp	r3, #5
 80078d2:	d908      	bls.n	80078e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2220      	movs	r2, #32
 80078d8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2203      	movs	r2, #3
 80078de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80078e2:	2303      	movs	r3, #3
 80078e4:	e078      	b.n	80079d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0301 	and.w	r3, r3, #1
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1e8      	bne.n	80078c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80078fc:	697a      	ldr	r2, [r7, #20]
 80078fe:	4b38      	ldr	r3, [pc, #224]	; (80079e0 <HAL_DMA_Init+0x158>)
 8007900:	4013      	ands	r3, r2
 8007902:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	685a      	ldr	r2, [r3, #4]
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007912:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	691b      	ldr	r3, [r3, #16]
 8007918:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800791e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800792a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6a1b      	ldr	r3, [r3, #32]
 8007930:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007932:	697a      	ldr	r2, [r7, #20]
 8007934:	4313      	orrs	r3, r2
 8007936:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800793c:	2b04      	cmp	r3, #4
 800793e:	d107      	bne.n	8007950 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007948:	4313      	orrs	r3, r2
 800794a:	697a      	ldr	r2, [r7, #20]
 800794c:	4313      	orrs	r3, r2
 800794e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	697a      	ldr	r2, [r7, #20]
 8007956:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	695b      	ldr	r3, [r3, #20]
 800795e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	f023 0307 	bic.w	r3, r3, #7
 8007966:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800796c:	697a      	ldr	r2, [r7, #20]
 800796e:	4313      	orrs	r3, r2
 8007970:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007976:	2b04      	cmp	r3, #4
 8007978:	d117      	bne.n	80079aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800797e:	697a      	ldr	r2, [r7, #20]
 8007980:	4313      	orrs	r3, r2
 8007982:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007988:	2b00      	cmp	r3, #0
 800798a:	d00e      	beq.n	80079aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f000 fa99 	bl	8007ec4 <DMA_CheckFifoParam>
 8007992:	4603      	mov	r3, r0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d008      	beq.n	80079aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2240      	movs	r2, #64	; 0x40
 800799c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80079a6:	2301      	movs	r3, #1
 80079a8:	e016      	b.n	80079d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	697a      	ldr	r2, [r7, #20]
 80079b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 fa50 	bl	8007e58 <DMA_CalcBaseAndBitshift>
 80079b8:	4603      	mov	r3, r0
 80079ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079c0:	223f      	movs	r2, #63	; 0x3f
 80079c2:	409a      	lsls	r2, r3
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2200      	movs	r2, #0
 80079cc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2201      	movs	r2, #1
 80079d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80079d6:	2300      	movs	r3, #0
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3718      	adds	r7, #24
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}
 80079e0:	f010803f 	.word	0xf010803f

080079e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b086      	sub	sp, #24
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	60f8      	str	r0, [r7, #12]
 80079ec:	60b9      	str	r1, [r7, #8]
 80079ee:	607a      	str	r2, [r7, #4]
 80079f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80079f2:	2300      	movs	r3, #0
 80079f4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079fa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d101      	bne.n	8007a0a <HAL_DMA_Start_IT+0x26>
 8007a06:	2302      	movs	r3, #2
 8007a08:	e048      	b.n	8007a9c <HAL_DMA_Start_IT+0xb8>
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d137      	bne.n	8007a8e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2202      	movs	r2, #2
 8007a22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	68b9      	ldr	r1, [r7, #8]
 8007a32:	68f8      	ldr	r0, [r7, #12]
 8007a34:	f000 f9e2 	bl	8007dfc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a3c:	223f      	movs	r2, #63	; 0x3f
 8007a3e:	409a      	lsls	r2, r3
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f042 0216 	orr.w	r2, r2, #22
 8007a52:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	695a      	ldr	r2, [r3, #20]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007a62:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d007      	beq.n	8007a7c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f042 0208 	orr.w	r2, r2, #8
 8007a7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f042 0201 	orr.w	r2, r2, #1
 8007a8a:	601a      	str	r2, [r3, #0]
 8007a8c:	e005      	b.n	8007a9a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007a96:	2302      	movs	r3, #2
 8007a98:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007a9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3718      	adds	r7, #24
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}

08007aa4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ab2:	b2db      	uxtb	r3, r3
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	d004      	beq.n	8007ac2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2280      	movs	r2, #128	; 0x80
 8007abc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	e00c      	b.n	8007adc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2205      	movs	r2, #5
 8007ac6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f022 0201 	bic.w	r2, r2, #1
 8007ad8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007ada:	2300      	movs	r3, #0
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	370c      	adds	r7, #12
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b086      	sub	sp, #24
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007af0:	2300      	movs	r3, #0
 8007af2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007af4:	4b92      	ldr	r3, [pc, #584]	; (8007d40 <HAL_DMA_IRQHandler+0x258>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a92      	ldr	r2, [pc, #584]	; (8007d44 <HAL_DMA_IRQHandler+0x25c>)
 8007afa:	fba2 2303 	umull	r2, r3, r2, r3
 8007afe:	0a9b      	lsrs	r3, r3, #10
 8007b00:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b06:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b12:	2208      	movs	r2, #8
 8007b14:	409a      	lsls	r2, r3
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	4013      	ands	r3, r2
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d01a      	beq.n	8007b54 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 0304 	and.w	r3, r3, #4
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d013      	beq.n	8007b54 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f022 0204 	bic.w	r2, r2, #4
 8007b3a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b40:	2208      	movs	r2, #8
 8007b42:	409a      	lsls	r2, r3
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b4c:	f043 0201 	orr.w	r2, r3, #1
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b58:	2201      	movs	r2, #1
 8007b5a:	409a      	lsls	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	4013      	ands	r3, r2
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d012      	beq.n	8007b8a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d00b      	beq.n	8007b8a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b76:	2201      	movs	r2, #1
 8007b78:	409a      	lsls	r2, r3
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b82:	f043 0202 	orr.w	r2, r3, #2
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b8e:	2204      	movs	r2, #4
 8007b90:	409a      	lsls	r2, r3
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	4013      	ands	r3, r2
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d012      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f003 0302 	and.w	r3, r3, #2
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d00b      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bac:	2204      	movs	r2, #4
 8007bae:	409a      	lsls	r2, r3
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bb8:	f043 0204 	orr.w	r2, r3, #4
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bc4:	2210      	movs	r2, #16
 8007bc6:	409a      	lsls	r2, r3
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	4013      	ands	r3, r2
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d043      	beq.n	8007c58 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 0308 	and.w	r3, r3, #8
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d03c      	beq.n	8007c58 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007be2:	2210      	movs	r2, #16
 8007be4:	409a      	lsls	r2, r3
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d018      	beq.n	8007c2a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d108      	bne.n	8007c18 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d024      	beq.n	8007c58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	4798      	blx	r3
 8007c16:	e01f      	b.n	8007c58 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d01b      	beq.n	8007c58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	4798      	blx	r3
 8007c28:	e016      	b.n	8007c58 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d107      	bne.n	8007c48 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f022 0208 	bic.w	r2, r2, #8
 8007c46:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d003      	beq.n	8007c58 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c5c:	2220      	movs	r2, #32
 8007c5e:	409a      	lsls	r2, r3
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	4013      	ands	r3, r2
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f000 808e 	beq.w	8007d86 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 0310 	and.w	r3, r3, #16
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	f000 8086 	beq.w	8007d86 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c7e:	2220      	movs	r2, #32
 8007c80:	409a      	lsls	r2, r3
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	2b05      	cmp	r3, #5
 8007c90:	d136      	bne.n	8007d00 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	681a      	ldr	r2, [r3, #0]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f022 0216 	bic.w	r2, r2, #22
 8007ca0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	695a      	ldr	r2, [r3, #20]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007cb0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d103      	bne.n	8007cc2 <HAL_DMA_IRQHandler+0x1da>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d007      	beq.n	8007cd2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f022 0208 	bic.w	r2, r2, #8
 8007cd0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cd6:	223f      	movs	r2, #63	; 0x3f
 8007cd8:	409a      	lsls	r2, r3
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2201      	movs	r2, #1
 8007cea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d07d      	beq.n	8007df2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	4798      	blx	r3
        }
        return;
 8007cfe:	e078      	b.n	8007df2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d01c      	beq.n	8007d48 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d108      	bne.n	8007d2e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d030      	beq.n	8007d86 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	4798      	blx	r3
 8007d2c:	e02b      	b.n	8007d86 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d027      	beq.n	8007d86 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	4798      	blx	r3
 8007d3e:	e022      	b.n	8007d86 <HAL_DMA_IRQHandler+0x29e>
 8007d40:	20000030 	.word	0x20000030
 8007d44:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d10f      	bne.n	8007d76 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f022 0210 	bic.w	r2, r2, #16
 8007d64:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d003      	beq.n	8007d86 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d032      	beq.n	8007df4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d92:	f003 0301 	and.w	r3, r3, #1
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d022      	beq.n	8007de0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2205      	movs	r2, #5
 8007d9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f022 0201 	bic.w	r2, r2, #1
 8007db0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	3301      	adds	r3, #1
 8007db6:	60bb      	str	r3, [r7, #8]
 8007db8:	697a      	ldr	r2, [r7, #20]
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d307      	bcc.n	8007dce <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f003 0301 	and.w	r3, r3, #1
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d1f2      	bne.n	8007db2 <HAL_DMA_IRQHandler+0x2ca>
 8007dcc:	e000      	b.n	8007dd0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8007dce:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d005      	beq.n	8007df4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	4798      	blx	r3
 8007df0:	e000      	b.n	8007df4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8007df2:	bf00      	nop
    }
  }
}
 8007df4:	3718      	adds	r7, #24
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop

08007dfc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b085      	sub	sp, #20
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	607a      	str	r2, [r7, #4]
 8007e08:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007e18:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	683a      	ldr	r2, [r7, #0]
 8007e20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	2b40      	cmp	r3, #64	; 0x40
 8007e28:	d108      	bne.n	8007e3c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	68ba      	ldr	r2, [r7, #8]
 8007e38:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007e3a:	e007      	b.n	8007e4c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68ba      	ldr	r2, [r7, #8]
 8007e42:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	687a      	ldr	r2, [r7, #4]
 8007e4a:	60da      	str	r2, [r3, #12]
}
 8007e4c:	bf00      	nop
 8007e4e:	3714      	adds	r7, #20
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b085      	sub	sp, #20
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	3b10      	subs	r3, #16
 8007e68:	4a14      	ldr	r2, [pc, #80]	; (8007ebc <DMA_CalcBaseAndBitshift+0x64>)
 8007e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e6e:	091b      	lsrs	r3, r3, #4
 8007e70:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007e72:	4a13      	ldr	r2, [pc, #76]	; (8007ec0 <DMA_CalcBaseAndBitshift+0x68>)
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	4413      	add	r3, r2
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2b03      	cmp	r3, #3
 8007e84:	d909      	bls.n	8007e9a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007e8e:	f023 0303 	bic.w	r3, r3, #3
 8007e92:	1d1a      	adds	r2, r3, #4
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	659a      	str	r2, [r3, #88]	; 0x58
 8007e98:	e007      	b.n	8007eaa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007ea2:	f023 0303 	bic.w	r3, r3, #3
 8007ea6:	687a      	ldr	r2, [r7, #4]
 8007ea8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3714      	adds	r7, #20
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr
 8007eba:	bf00      	nop
 8007ebc:	aaaaaaab 	.word	0xaaaaaaab
 8007ec0:	0800f8a0 	.word	0x0800f8a0

08007ec4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b085      	sub	sp, #20
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	699b      	ldr	r3, [r3, #24]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d11f      	bne.n	8007f1e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	2b03      	cmp	r3, #3
 8007ee2:	d855      	bhi.n	8007f90 <DMA_CheckFifoParam+0xcc>
 8007ee4:	a201      	add	r2, pc, #4	; (adr r2, 8007eec <DMA_CheckFifoParam+0x28>)
 8007ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eea:	bf00      	nop
 8007eec:	08007efd 	.word	0x08007efd
 8007ef0:	08007f0f 	.word	0x08007f0f
 8007ef4:	08007efd 	.word	0x08007efd
 8007ef8:	08007f91 	.word	0x08007f91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d045      	beq.n	8007f94 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007f0c:	e042      	b.n	8007f94 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f12:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007f16:	d13f      	bne.n	8007f98 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007f1c:	e03c      	b.n	8007f98 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	699b      	ldr	r3, [r3, #24]
 8007f22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f26:	d121      	bne.n	8007f6c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	2b03      	cmp	r3, #3
 8007f2c:	d836      	bhi.n	8007f9c <DMA_CheckFifoParam+0xd8>
 8007f2e:	a201      	add	r2, pc, #4	; (adr r2, 8007f34 <DMA_CheckFifoParam+0x70>)
 8007f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f34:	08007f45 	.word	0x08007f45
 8007f38:	08007f4b 	.word	0x08007f4b
 8007f3c:	08007f45 	.word	0x08007f45
 8007f40:	08007f5d 	.word	0x08007f5d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	73fb      	strb	r3, [r7, #15]
      break;
 8007f48:	e02f      	b.n	8007faa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d024      	beq.n	8007fa0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007f5a:	e021      	b.n	8007fa0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f60:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007f64:	d11e      	bne.n	8007fa4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007f6a:	e01b      	b.n	8007fa4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	2b02      	cmp	r3, #2
 8007f70:	d902      	bls.n	8007f78 <DMA_CheckFifoParam+0xb4>
 8007f72:	2b03      	cmp	r3, #3
 8007f74:	d003      	beq.n	8007f7e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007f76:	e018      	b.n	8007faa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	73fb      	strb	r3, [r7, #15]
      break;
 8007f7c:	e015      	b.n	8007faa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00e      	beq.n	8007fa8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	73fb      	strb	r3, [r7, #15]
      break;
 8007f8e:	e00b      	b.n	8007fa8 <DMA_CheckFifoParam+0xe4>
      break;
 8007f90:	bf00      	nop
 8007f92:	e00a      	b.n	8007faa <DMA_CheckFifoParam+0xe6>
      break;
 8007f94:	bf00      	nop
 8007f96:	e008      	b.n	8007faa <DMA_CheckFifoParam+0xe6>
      break;
 8007f98:	bf00      	nop
 8007f9a:	e006      	b.n	8007faa <DMA_CheckFifoParam+0xe6>
      break;
 8007f9c:	bf00      	nop
 8007f9e:	e004      	b.n	8007faa <DMA_CheckFifoParam+0xe6>
      break;
 8007fa0:	bf00      	nop
 8007fa2:	e002      	b.n	8007faa <DMA_CheckFifoParam+0xe6>
      break;   
 8007fa4:	bf00      	nop
 8007fa6:	e000      	b.n	8007faa <DMA_CheckFifoParam+0xe6>
      break;
 8007fa8:	bf00      	nop
    }
  } 
  
  return status; 
 8007faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3714      	adds	r7, #20
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr

08007fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b089      	sub	sp, #36	; 0x24
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007fce:	2300      	movs	r3, #0
 8007fd0:	61fb      	str	r3, [r7, #28]
 8007fd2:	e16b      	b.n	80082ac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	69fb      	ldr	r3, [r7, #28]
 8007fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	697a      	ldr	r2, [r7, #20]
 8007fe4:	4013      	ands	r3, r2
 8007fe6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007fe8:	693a      	ldr	r2, [r7, #16]
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	f040 815a 	bne.w	80082a6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	2b02      	cmp	r3, #2
 8007ff8:	d003      	beq.n	8008002 <HAL_GPIO_Init+0x4a>
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	2b12      	cmp	r3, #18
 8008000:	d123      	bne.n	800804a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008002:	69fb      	ldr	r3, [r7, #28]
 8008004:	08da      	lsrs	r2, r3, #3
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	3208      	adds	r2, #8
 800800a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800800e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008010:	69fb      	ldr	r3, [r7, #28]
 8008012:	f003 0307 	and.w	r3, r3, #7
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	220f      	movs	r2, #15
 800801a:	fa02 f303 	lsl.w	r3, r2, r3
 800801e:	43db      	mvns	r3, r3
 8008020:	69ba      	ldr	r2, [r7, #24]
 8008022:	4013      	ands	r3, r2
 8008024:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	691a      	ldr	r2, [r3, #16]
 800802a:	69fb      	ldr	r3, [r7, #28]
 800802c:	f003 0307 	and.w	r3, r3, #7
 8008030:	009b      	lsls	r3, r3, #2
 8008032:	fa02 f303 	lsl.w	r3, r2, r3
 8008036:	69ba      	ldr	r2, [r7, #24]
 8008038:	4313      	orrs	r3, r2
 800803a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	08da      	lsrs	r2, r3, #3
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	3208      	adds	r2, #8
 8008044:	69b9      	ldr	r1, [r7, #24]
 8008046:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008050:	69fb      	ldr	r3, [r7, #28]
 8008052:	005b      	lsls	r3, r3, #1
 8008054:	2203      	movs	r2, #3
 8008056:	fa02 f303 	lsl.w	r3, r2, r3
 800805a:	43db      	mvns	r3, r3
 800805c:	69ba      	ldr	r2, [r7, #24]
 800805e:	4013      	ands	r3, r2
 8008060:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	f003 0203 	and.w	r2, r3, #3
 800806a:	69fb      	ldr	r3, [r7, #28]
 800806c:	005b      	lsls	r3, r3, #1
 800806e:	fa02 f303 	lsl.w	r3, r2, r3
 8008072:	69ba      	ldr	r2, [r7, #24]
 8008074:	4313      	orrs	r3, r2
 8008076:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	69ba      	ldr	r2, [r7, #24]
 800807c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	2b01      	cmp	r3, #1
 8008084:	d00b      	beq.n	800809e <HAL_GPIO_Init+0xe6>
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	2b02      	cmp	r3, #2
 800808c:	d007      	beq.n	800809e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008092:	2b11      	cmp	r3, #17
 8008094:	d003      	beq.n	800809e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	2b12      	cmp	r3, #18
 800809c:	d130      	bne.n	8008100 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	005b      	lsls	r3, r3, #1
 80080a8:	2203      	movs	r2, #3
 80080aa:	fa02 f303 	lsl.w	r3, r2, r3
 80080ae:	43db      	mvns	r3, r3
 80080b0:	69ba      	ldr	r2, [r7, #24]
 80080b2:	4013      	ands	r3, r2
 80080b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	68da      	ldr	r2, [r3, #12]
 80080ba:	69fb      	ldr	r3, [r7, #28]
 80080bc:	005b      	lsls	r3, r3, #1
 80080be:	fa02 f303 	lsl.w	r3, r2, r3
 80080c2:	69ba      	ldr	r2, [r7, #24]
 80080c4:	4313      	orrs	r3, r2
 80080c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	69ba      	ldr	r2, [r7, #24]
 80080cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80080d4:	2201      	movs	r2, #1
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	fa02 f303 	lsl.w	r3, r2, r3
 80080dc:	43db      	mvns	r3, r3
 80080de:	69ba      	ldr	r2, [r7, #24]
 80080e0:	4013      	ands	r3, r2
 80080e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	091b      	lsrs	r3, r3, #4
 80080ea:	f003 0201 	and.w	r2, r3, #1
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	fa02 f303 	lsl.w	r3, r2, r3
 80080f4:	69ba      	ldr	r2, [r7, #24]
 80080f6:	4313      	orrs	r3, r2
 80080f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	69ba      	ldr	r2, [r7, #24]
 80080fe:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	005b      	lsls	r3, r3, #1
 800810a:	2203      	movs	r2, #3
 800810c:	fa02 f303 	lsl.w	r3, r2, r3
 8008110:	43db      	mvns	r3, r3
 8008112:	69ba      	ldr	r2, [r7, #24]
 8008114:	4013      	ands	r3, r2
 8008116:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	689a      	ldr	r2, [r3, #8]
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	005b      	lsls	r3, r3, #1
 8008120:	fa02 f303 	lsl.w	r3, r2, r3
 8008124:	69ba      	ldr	r2, [r7, #24]
 8008126:	4313      	orrs	r3, r2
 8008128:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	69ba      	ldr	r2, [r7, #24]
 800812e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 80b4 	beq.w	80082a6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800813e:	2300      	movs	r3, #0
 8008140:	60fb      	str	r3, [r7, #12]
 8008142:	4b5f      	ldr	r3, [pc, #380]	; (80082c0 <HAL_GPIO_Init+0x308>)
 8008144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008146:	4a5e      	ldr	r2, [pc, #376]	; (80082c0 <HAL_GPIO_Init+0x308>)
 8008148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800814c:	6453      	str	r3, [r2, #68]	; 0x44
 800814e:	4b5c      	ldr	r3, [pc, #368]	; (80082c0 <HAL_GPIO_Init+0x308>)
 8008150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008156:	60fb      	str	r3, [r7, #12]
 8008158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800815a:	4a5a      	ldr	r2, [pc, #360]	; (80082c4 <HAL_GPIO_Init+0x30c>)
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	089b      	lsrs	r3, r3, #2
 8008160:	3302      	adds	r3, #2
 8008162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008166:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008168:	69fb      	ldr	r3, [r7, #28]
 800816a:	f003 0303 	and.w	r3, r3, #3
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	220f      	movs	r2, #15
 8008172:	fa02 f303 	lsl.w	r3, r2, r3
 8008176:	43db      	mvns	r3, r3
 8008178:	69ba      	ldr	r2, [r7, #24]
 800817a:	4013      	ands	r3, r2
 800817c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	4a51      	ldr	r2, [pc, #324]	; (80082c8 <HAL_GPIO_Init+0x310>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d02b      	beq.n	80081de <HAL_GPIO_Init+0x226>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	4a50      	ldr	r2, [pc, #320]	; (80082cc <HAL_GPIO_Init+0x314>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d025      	beq.n	80081da <HAL_GPIO_Init+0x222>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	4a4f      	ldr	r2, [pc, #316]	; (80082d0 <HAL_GPIO_Init+0x318>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d01f      	beq.n	80081d6 <HAL_GPIO_Init+0x21e>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	4a4e      	ldr	r2, [pc, #312]	; (80082d4 <HAL_GPIO_Init+0x31c>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d019      	beq.n	80081d2 <HAL_GPIO_Init+0x21a>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	4a4d      	ldr	r2, [pc, #308]	; (80082d8 <HAL_GPIO_Init+0x320>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d013      	beq.n	80081ce <HAL_GPIO_Init+0x216>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	4a4c      	ldr	r2, [pc, #304]	; (80082dc <HAL_GPIO_Init+0x324>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d00d      	beq.n	80081ca <HAL_GPIO_Init+0x212>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	4a4b      	ldr	r2, [pc, #300]	; (80082e0 <HAL_GPIO_Init+0x328>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d007      	beq.n	80081c6 <HAL_GPIO_Init+0x20e>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	4a4a      	ldr	r2, [pc, #296]	; (80082e4 <HAL_GPIO_Init+0x32c>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d101      	bne.n	80081c2 <HAL_GPIO_Init+0x20a>
 80081be:	2307      	movs	r3, #7
 80081c0:	e00e      	b.n	80081e0 <HAL_GPIO_Init+0x228>
 80081c2:	2308      	movs	r3, #8
 80081c4:	e00c      	b.n	80081e0 <HAL_GPIO_Init+0x228>
 80081c6:	2306      	movs	r3, #6
 80081c8:	e00a      	b.n	80081e0 <HAL_GPIO_Init+0x228>
 80081ca:	2305      	movs	r3, #5
 80081cc:	e008      	b.n	80081e0 <HAL_GPIO_Init+0x228>
 80081ce:	2304      	movs	r3, #4
 80081d0:	e006      	b.n	80081e0 <HAL_GPIO_Init+0x228>
 80081d2:	2303      	movs	r3, #3
 80081d4:	e004      	b.n	80081e0 <HAL_GPIO_Init+0x228>
 80081d6:	2302      	movs	r3, #2
 80081d8:	e002      	b.n	80081e0 <HAL_GPIO_Init+0x228>
 80081da:	2301      	movs	r3, #1
 80081dc:	e000      	b.n	80081e0 <HAL_GPIO_Init+0x228>
 80081de:	2300      	movs	r3, #0
 80081e0:	69fa      	ldr	r2, [r7, #28]
 80081e2:	f002 0203 	and.w	r2, r2, #3
 80081e6:	0092      	lsls	r2, r2, #2
 80081e8:	4093      	lsls	r3, r2
 80081ea:	69ba      	ldr	r2, [r7, #24]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80081f0:	4934      	ldr	r1, [pc, #208]	; (80082c4 <HAL_GPIO_Init+0x30c>)
 80081f2:	69fb      	ldr	r3, [r7, #28]
 80081f4:	089b      	lsrs	r3, r3, #2
 80081f6:	3302      	adds	r3, #2
 80081f8:	69ba      	ldr	r2, [r7, #24]
 80081fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80081fe:	4b3a      	ldr	r3, [pc, #232]	; (80082e8 <HAL_GPIO_Init+0x330>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	43db      	mvns	r3, r3
 8008208:	69ba      	ldr	r2, [r7, #24]
 800820a:	4013      	ands	r3, r2
 800820c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	685b      	ldr	r3, [r3, #4]
 8008212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008216:	2b00      	cmp	r3, #0
 8008218:	d003      	beq.n	8008222 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800821a:	69ba      	ldr	r2, [r7, #24]
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	4313      	orrs	r3, r2
 8008220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008222:	4a31      	ldr	r2, [pc, #196]	; (80082e8 <HAL_GPIO_Init+0x330>)
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008228:	4b2f      	ldr	r3, [pc, #188]	; (80082e8 <HAL_GPIO_Init+0x330>)
 800822a:	685b      	ldr	r3, [r3, #4]
 800822c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	43db      	mvns	r3, r3
 8008232:	69ba      	ldr	r2, [r7, #24]
 8008234:	4013      	ands	r3, r2
 8008236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008240:	2b00      	cmp	r3, #0
 8008242:	d003      	beq.n	800824c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008244:	69ba      	ldr	r2, [r7, #24]
 8008246:	693b      	ldr	r3, [r7, #16]
 8008248:	4313      	orrs	r3, r2
 800824a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800824c:	4a26      	ldr	r2, [pc, #152]	; (80082e8 <HAL_GPIO_Init+0x330>)
 800824e:	69bb      	ldr	r3, [r7, #24]
 8008250:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008252:	4b25      	ldr	r3, [pc, #148]	; (80082e8 <HAL_GPIO_Init+0x330>)
 8008254:	689b      	ldr	r3, [r3, #8]
 8008256:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	43db      	mvns	r3, r3
 800825c:	69ba      	ldr	r2, [r7, #24]
 800825e:	4013      	ands	r3, r2
 8008260:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800826a:	2b00      	cmp	r3, #0
 800826c:	d003      	beq.n	8008276 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800826e:	69ba      	ldr	r2, [r7, #24]
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	4313      	orrs	r3, r2
 8008274:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008276:	4a1c      	ldr	r2, [pc, #112]	; (80082e8 <HAL_GPIO_Init+0x330>)
 8008278:	69bb      	ldr	r3, [r7, #24]
 800827a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800827c:	4b1a      	ldr	r3, [pc, #104]	; (80082e8 <HAL_GPIO_Init+0x330>)
 800827e:	68db      	ldr	r3, [r3, #12]
 8008280:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	43db      	mvns	r3, r3
 8008286:	69ba      	ldr	r2, [r7, #24]
 8008288:	4013      	ands	r3, r2
 800828a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008294:	2b00      	cmp	r3, #0
 8008296:	d003      	beq.n	80082a0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008298:	69ba      	ldr	r2, [r7, #24]
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	4313      	orrs	r3, r2
 800829e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80082a0:	4a11      	ldr	r2, [pc, #68]	; (80082e8 <HAL_GPIO_Init+0x330>)
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80082a6:	69fb      	ldr	r3, [r7, #28]
 80082a8:	3301      	adds	r3, #1
 80082aa:	61fb      	str	r3, [r7, #28]
 80082ac:	69fb      	ldr	r3, [r7, #28]
 80082ae:	2b0f      	cmp	r3, #15
 80082b0:	f67f ae90 	bls.w	8007fd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80082b4:	bf00      	nop
 80082b6:	3724      	adds	r7, #36	; 0x24
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr
 80082c0:	40023800 	.word	0x40023800
 80082c4:	40013800 	.word	0x40013800
 80082c8:	40020000 	.word	0x40020000
 80082cc:	40020400 	.word	0x40020400
 80082d0:	40020800 	.word	0x40020800
 80082d4:	40020c00 	.word	0x40020c00
 80082d8:	40021000 	.word	0x40021000
 80082dc:	40021400 	.word	0x40021400
 80082e0:	40021800 	.word	0x40021800
 80082e4:	40021c00 	.word	0x40021c00
 80082e8:	40013c00 	.word	0x40013c00

080082ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b085      	sub	sp, #20
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	460b      	mov	r3, r1
 80082f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	691a      	ldr	r2, [r3, #16]
 80082fc:	887b      	ldrh	r3, [r7, #2]
 80082fe:	4013      	ands	r3, r2
 8008300:	2b00      	cmp	r3, #0
 8008302:	d002      	beq.n	800830a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008304:	2301      	movs	r3, #1
 8008306:	73fb      	strb	r3, [r7, #15]
 8008308:	e001      	b.n	800830e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800830a:	2300      	movs	r3, #0
 800830c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800830e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008310:	4618      	mov	r0, r3
 8008312:	3714      	adds	r7, #20
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	460b      	mov	r3, r1
 8008326:	807b      	strh	r3, [r7, #2]
 8008328:	4613      	mov	r3, r2
 800832a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800832c:	787b      	ldrb	r3, [r7, #1]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d003      	beq.n	800833a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008332:	887a      	ldrh	r2, [r7, #2]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008338:	e003      	b.n	8008342 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800833a:	887b      	ldrh	r3, [r7, #2]
 800833c:	041a      	lsls	r2, r3, #16
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	619a      	str	r2, [r3, #24]
}
 8008342:	bf00      	nop
 8008344:	370c      	adds	r7, #12
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr
	...

08008350 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d101      	bne.n	8008362 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	e10f      	b.n	8008582 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008368:	b2db      	uxtb	r3, r3
 800836a:	2b00      	cmp	r3, #0
 800836c:	d106      	bne.n	800837c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f7fe fd86 	bl	8006e88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2224      	movs	r2, #36	; 0x24
 8008380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f022 0201 	bic.w	r2, r2, #1
 8008392:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008394:	f002 fd00 	bl	800ad98 <HAL_RCC_GetPCLK1Freq>
 8008398:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	4a7b      	ldr	r2, [pc, #492]	; (800858c <HAL_I2C_Init+0x23c>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d807      	bhi.n	80083b4 <HAL_I2C_Init+0x64>
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	4a7a      	ldr	r2, [pc, #488]	; (8008590 <HAL_I2C_Init+0x240>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	bf94      	ite	ls
 80083ac:	2301      	movls	r3, #1
 80083ae:	2300      	movhi	r3, #0
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	e006      	b.n	80083c2 <HAL_I2C_Init+0x72>
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	4a77      	ldr	r2, [pc, #476]	; (8008594 <HAL_I2C_Init+0x244>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	bf94      	ite	ls
 80083bc:	2301      	movls	r3, #1
 80083be:	2300      	movhi	r3, #0
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d001      	beq.n	80083ca <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80083c6:	2301      	movs	r3, #1
 80083c8:	e0db      	b.n	8008582 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	4a72      	ldr	r2, [pc, #456]	; (8008598 <HAL_I2C_Init+0x248>)
 80083ce:	fba2 2303 	umull	r2, r3, r2, r3
 80083d2:	0c9b      	lsrs	r3, r3, #18
 80083d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	68ba      	ldr	r2, [r7, #8]
 80083e6:	430a      	orrs	r2, r1
 80083e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	6a1b      	ldr	r3, [r3, #32]
 80083f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	4a64      	ldr	r2, [pc, #400]	; (800858c <HAL_I2C_Init+0x23c>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d802      	bhi.n	8008404 <HAL_I2C_Init+0xb4>
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	3301      	adds	r3, #1
 8008402:	e009      	b.n	8008418 <HAL_I2C_Init+0xc8>
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800840a:	fb02 f303 	mul.w	r3, r2, r3
 800840e:	4a63      	ldr	r2, [pc, #396]	; (800859c <HAL_I2C_Init+0x24c>)
 8008410:	fba2 2303 	umull	r2, r3, r2, r3
 8008414:	099b      	lsrs	r3, r3, #6
 8008416:	3301      	adds	r3, #1
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	6812      	ldr	r2, [r2, #0]
 800841c:	430b      	orrs	r3, r1
 800841e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	69db      	ldr	r3, [r3, #28]
 8008426:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800842a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	4956      	ldr	r1, [pc, #344]	; (800858c <HAL_I2C_Init+0x23c>)
 8008434:	428b      	cmp	r3, r1
 8008436:	d80d      	bhi.n	8008454 <HAL_I2C_Init+0x104>
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	1e59      	subs	r1, r3, #1
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	005b      	lsls	r3, r3, #1
 8008442:	fbb1 f3f3 	udiv	r3, r1, r3
 8008446:	3301      	adds	r3, #1
 8008448:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800844c:	2b04      	cmp	r3, #4
 800844e:	bf38      	it	cc
 8008450:	2304      	movcc	r3, #4
 8008452:	e04f      	b.n	80084f4 <HAL_I2C_Init+0x1a4>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d111      	bne.n	8008480 <HAL_I2C_Init+0x130>
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	1e58      	subs	r0, r3, #1
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6859      	ldr	r1, [r3, #4]
 8008464:	460b      	mov	r3, r1
 8008466:	005b      	lsls	r3, r3, #1
 8008468:	440b      	add	r3, r1
 800846a:	fbb0 f3f3 	udiv	r3, r0, r3
 800846e:	3301      	adds	r3, #1
 8008470:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008474:	2b00      	cmp	r3, #0
 8008476:	bf0c      	ite	eq
 8008478:	2301      	moveq	r3, #1
 800847a:	2300      	movne	r3, #0
 800847c:	b2db      	uxtb	r3, r3
 800847e:	e012      	b.n	80084a6 <HAL_I2C_Init+0x156>
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	1e58      	subs	r0, r3, #1
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6859      	ldr	r1, [r3, #4]
 8008488:	460b      	mov	r3, r1
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	440b      	add	r3, r1
 800848e:	0099      	lsls	r1, r3, #2
 8008490:	440b      	add	r3, r1
 8008492:	fbb0 f3f3 	udiv	r3, r0, r3
 8008496:	3301      	adds	r3, #1
 8008498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800849c:	2b00      	cmp	r3, #0
 800849e:	bf0c      	ite	eq
 80084a0:	2301      	moveq	r3, #1
 80084a2:	2300      	movne	r3, #0
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d001      	beq.n	80084ae <HAL_I2C_Init+0x15e>
 80084aa:	2301      	movs	r3, #1
 80084ac:	e022      	b.n	80084f4 <HAL_I2C_Init+0x1a4>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d10e      	bne.n	80084d4 <HAL_I2C_Init+0x184>
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	1e58      	subs	r0, r3, #1
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6859      	ldr	r1, [r3, #4]
 80084be:	460b      	mov	r3, r1
 80084c0:	005b      	lsls	r3, r3, #1
 80084c2:	440b      	add	r3, r1
 80084c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80084c8:	3301      	adds	r3, #1
 80084ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80084ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084d2:	e00f      	b.n	80084f4 <HAL_I2C_Init+0x1a4>
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	1e58      	subs	r0, r3, #1
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6859      	ldr	r1, [r3, #4]
 80084dc:	460b      	mov	r3, r1
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	440b      	add	r3, r1
 80084e2:	0099      	lsls	r1, r3, #2
 80084e4:	440b      	add	r3, r1
 80084e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80084ea:	3301      	adds	r3, #1
 80084ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80084f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80084f4:	6879      	ldr	r1, [r7, #4]
 80084f6:	6809      	ldr	r1, [r1, #0]
 80084f8:	4313      	orrs	r3, r2
 80084fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	69da      	ldr	r2, [r3, #28]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6a1b      	ldr	r3, [r3, #32]
 800850e:	431a      	orrs	r2, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	430a      	orrs	r2, r1
 8008516:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008522:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008526:	687a      	ldr	r2, [r7, #4]
 8008528:	6911      	ldr	r1, [r2, #16]
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	68d2      	ldr	r2, [r2, #12]
 800852e:	4311      	orrs	r1, r2
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	6812      	ldr	r2, [r2, #0]
 8008534:	430b      	orrs	r3, r1
 8008536:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	68db      	ldr	r3, [r3, #12]
 800853e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	695a      	ldr	r2, [r3, #20]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	699b      	ldr	r3, [r3, #24]
 800854a:	431a      	orrs	r2, r3
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	430a      	orrs	r2, r1
 8008552:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f042 0201 	orr.w	r2, r2, #1
 8008562:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2200      	movs	r2, #0
 8008568:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2220      	movs	r2, #32
 800856e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2200      	movs	r2, #0
 8008576:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008580:	2300      	movs	r3, #0
}
 8008582:	4618      	mov	r0, r3
 8008584:	3710      	adds	r7, #16
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	bf00      	nop
 800858c:	000186a0 	.word	0x000186a0
 8008590:	001e847f 	.word	0x001e847f
 8008594:	003d08ff 	.word	0x003d08ff
 8008598:	431bde83 	.word	0x431bde83
 800859c:	10624dd3 	.word	0x10624dd3

080085a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b088      	sub	sp, #32
 80085a4:	af02      	add	r7, sp, #8
 80085a6:	60f8      	str	r0, [r7, #12]
 80085a8:	607a      	str	r2, [r7, #4]
 80085aa:	461a      	mov	r2, r3
 80085ac:	460b      	mov	r3, r1
 80085ae:	817b      	strh	r3, [r7, #10]
 80085b0:	4613      	mov	r3, r2
 80085b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80085b4:	f7ff f828 	bl	8007608 <HAL_GetTick>
 80085b8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	2b20      	cmp	r3, #32
 80085c4:	f040 80e0 	bne.w	8008788 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	9300      	str	r3, [sp, #0]
 80085cc:	2319      	movs	r3, #25
 80085ce:	2201      	movs	r2, #1
 80085d0:	4970      	ldr	r1, [pc, #448]	; (8008794 <HAL_I2C_Master_Transmit+0x1f4>)
 80085d2:	68f8      	ldr	r0, [r7, #12]
 80085d4:	f000 fef4 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d001      	beq.n	80085e2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80085de:	2302      	movs	r3, #2
 80085e0:	e0d3      	b.n	800878a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d101      	bne.n	80085f0 <HAL_I2C_Master_Transmit+0x50>
 80085ec:	2302      	movs	r3, #2
 80085ee:	e0cc      	b.n	800878a <HAL_I2C_Master_Transmit+0x1ea>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f003 0301 	and.w	r3, r3, #1
 8008602:	2b01      	cmp	r3, #1
 8008604:	d007      	beq.n	8008616 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f042 0201 	orr.w	r2, r2, #1
 8008614:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	681a      	ldr	r2, [r3, #0]
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008624:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	2221      	movs	r2, #33	; 0x21
 800862a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2210      	movs	r2, #16
 8008632:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2200      	movs	r2, #0
 800863a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	893a      	ldrh	r2, [r7, #8]
 8008646:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800864c:	b29a      	uxth	r2, r3
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	4a50      	ldr	r2, [pc, #320]	; (8008798 <HAL_I2C_Master_Transmit+0x1f8>)
 8008656:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008658:	8979      	ldrh	r1, [r7, #10]
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	6a3a      	ldr	r2, [r7, #32]
 800865e:	68f8      	ldr	r0, [r7, #12]
 8008660:	f000 fcde 	bl	8009020 <I2C_MasterRequestWrite>
 8008664:	4603      	mov	r3, r0
 8008666:	2b00      	cmp	r3, #0
 8008668:	d001      	beq.n	800866e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	e08d      	b.n	800878a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800866e:	2300      	movs	r3, #0
 8008670:	613b      	str	r3, [r7, #16]
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	695b      	ldr	r3, [r3, #20]
 8008678:	613b      	str	r3, [r7, #16]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	699b      	ldr	r3, [r3, #24]
 8008680:	613b      	str	r3, [r7, #16]
 8008682:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008684:	e066      	b.n	8008754 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008686:	697a      	ldr	r2, [r7, #20]
 8008688:	6a39      	ldr	r1, [r7, #32]
 800868a:	68f8      	ldr	r0, [r7, #12]
 800868c:	f000 ff6e 	bl	800956c <I2C_WaitOnTXEFlagUntilTimeout>
 8008690:	4603      	mov	r3, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	d00d      	beq.n	80086b2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800869a:	2b04      	cmp	r3, #4
 800869c:	d107      	bne.n	80086ae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80086ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e06b      	b.n	800878a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b6:	781a      	ldrb	r2, [r3, #0]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086c2:	1c5a      	adds	r2, r3, #1
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	3b01      	subs	r3, #1
 80086d0:	b29a      	uxth	r2, r3
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086da:	3b01      	subs	r3, #1
 80086dc:	b29a      	uxth	r2, r3
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	695b      	ldr	r3, [r3, #20]
 80086e8:	f003 0304 	and.w	r3, r3, #4
 80086ec:	2b04      	cmp	r3, #4
 80086ee:	d11b      	bne.n	8008728 <HAL_I2C_Master_Transmit+0x188>
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d017      	beq.n	8008728 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086fc:	781a      	ldrb	r2, [r3, #0]
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008708:	1c5a      	adds	r2, r3, #1
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008712:	b29b      	uxth	r3, r3
 8008714:	3b01      	subs	r3, #1
 8008716:	b29a      	uxth	r2, r3
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008720:	3b01      	subs	r3, #1
 8008722:	b29a      	uxth	r2, r3
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008728:	697a      	ldr	r2, [r7, #20]
 800872a:	6a39      	ldr	r1, [r7, #32]
 800872c:	68f8      	ldr	r0, [r7, #12]
 800872e:	f000 ff5e 	bl	80095ee <I2C_WaitOnBTFFlagUntilTimeout>
 8008732:	4603      	mov	r3, r0
 8008734:	2b00      	cmp	r3, #0
 8008736:	d00d      	beq.n	8008754 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800873c:	2b04      	cmp	r3, #4
 800873e:	d107      	bne.n	8008750 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800874e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	e01a      	b.n	800878a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008758:	2b00      	cmp	r3, #0
 800875a:	d194      	bne.n	8008686 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800876a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2220      	movs	r2, #32
 8008770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2200      	movs	r2, #0
 8008778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2200      	movs	r2, #0
 8008780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008784:	2300      	movs	r3, #0
 8008786:	e000      	b.n	800878a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008788:	2302      	movs	r3, #2
  }
}
 800878a:	4618      	mov	r0, r3
 800878c:	3718      	adds	r7, #24
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
 8008792:	bf00      	nop
 8008794:	00100002 	.word	0x00100002
 8008798:	ffff0000 	.word	0xffff0000

0800879c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b088      	sub	sp, #32
 80087a0:	af02      	add	r7, sp, #8
 80087a2:	60f8      	str	r0, [r7, #12]
 80087a4:	4608      	mov	r0, r1
 80087a6:	4611      	mov	r1, r2
 80087a8:	461a      	mov	r2, r3
 80087aa:	4603      	mov	r3, r0
 80087ac:	817b      	strh	r3, [r7, #10]
 80087ae:	460b      	mov	r3, r1
 80087b0:	813b      	strh	r3, [r7, #8]
 80087b2:	4613      	mov	r3, r2
 80087b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80087b6:	f7fe ff27 	bl	8007608 <HAL_GetTick>
 80087ba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	2b20      	cmp	r3, #32
 80087c6:	f040 80d9 	bne.w	800897c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	9300      	str	r3, [sp, #0]
 80087ce:	2319      	movs	r3, #25
 80087d0:	2201      	movs	r2, #1
 80087d2:	496d      	ldr	r1, [pc, #436]	; (8008988 <HAL_I2C_Mem_Write+0x1ec>)
 80087d4:	68f8      	ldr	r0, [r7, #12]
 80087d6:	f000 fdf3 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 80087da:	4603      	mov	r3, r0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d001      	beq.n	80087e4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80087e0:	2302      	movs	r3, #2
 80087e2:	e0cc      	b.n	800897e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087ea:	2b01      	cmp	r3, #1
 80087ec:	d101      	bne.n	80087f2 <HAL_I2C_Mem_Write+0x56>
 80087ee:	2302      	movs	r3, #2
 80087f0:	e0c5      	b.n	800897e <HAL_I2C_Mem_Write+0x1e2>
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2201      	movs	r2, #1
 80087f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f003 0301 	and.w	r3, r3, #1
 8008804:	2b01      	cmp	r3, #1
 8008806:	d007      	beq.n	8008818 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f042 0201 	orr.w	r2, r2, #1
 8008816:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008826:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2221      	movs	r2, #33	; 0x21
 800882c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2240      	movs	r2, #64	; 0x40
 8008834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	6a3a      	ldr	r2, [r7, #32]
 8008842:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008848:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800884e:	b29a      	uxth	r2, r3
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	4a4d      	ldr	r2, [pc, #308]	; (800898c <HAL_I2C_Mem_Write+0x1f0>)
 8008858:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800885a:	88f8      	ldrh	r0, [r7, #6]
 800885c:	893a      	ldrh	r2, [r7, #8]
 800885e:	8979      	ldrh	r1, [r7, #10]
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	9301      	str	r3, [sp, #4]
 8008864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008866:	9300      	str	r3, [sp, #0]
 8008868:	4603      	mov	r3, r0
 800886a:	68f8      	ldr	r0, [r7, #12]
 800886c:	f000 fc4e 	bl	800910c <I2C_RequestMemoryWrite>
 8008870:	4603      	mov	r3, r0
 8008872:	2b00      	cmp	r3, #0
 8008874:	d052      	beq.n	800891c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8008876:	2301      	movs	r3, #1
 8008878:	e081      	b.n	800897e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800887a:	697a      	ldr	r2, [r7, #20]
 800887c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800887e:	68f8      	ldr	r0, [r7, #12]
 8008880:	f000 fe74 	bl	800956c <I2C_WaitOnTXEFlagUntilTimeout>
 8008884:	4603      	mov	r3, r0
 8008886:	2b00      	cmp	r3, #0
 8008888:	d00d      	beq.n	80088a6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800888e:	2b04      	cmp	r3, #4
 8008890:	d107      	bne.n	80088a2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681a      	ldr	r2, [r3, #0]
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80088a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	e06b      	b.n	800897e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088aa:	781a      	ldrb	r2, [r3, #0]
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088b6:	1c5a      	adds	r2, r3, #1
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088c0:	3b01      	subs	r3, #1
 80088c2:	b29a      	uxth	r2, r3
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	3b01      	subs	r3, #1
 80088d0:	b29a      	uxth	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	695b      	ldr	r3, [r3, #20]
 80088dc:	f003 0304 	and.w	r3, r3, #4
 80088e0:	2b04      	cmp	r3, #4
 80088e2:	d11b      	bne.n	800891c <HAL_I2C_Mem_Write+0x180>
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d017      	beq.n	800891c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088f0:	781a      	ldrb	r2, [r3, #0]
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088fc:	1c5a      	adds	r2, r3, #1
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008906:	3b01      	subs	r3, #1
 8008908:	b29a      	uxth	r2, r3
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008912:	b29b      	uxth	r3, r3
 8008914:	3b01      	subs	r3, #1
 8008916:	b29a      	uxth	r2, r3
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008920:	2b00      	cmp	r3, #0
 8008922:	d1aa      	bne.n	800887a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008924:	697a      	ldr	r2, [r7, #20]
 8008926:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f000 fe60 	bl	80095ee <I2C_WaitOnBTFFlagUntilTimeout>
 800892e:	4603      	mov	r3, r0
 8008930:	2b00      	cmp	r3, #0
 8008932:	d00d      	beq.n	8008950 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008938:	2b04      	cmp	r3, #4
 800893a:	d107      	bne.n	800894c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	681a      	ldr	r2, [r3, #0]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800894a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	e016      	b.n	800897e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800895e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2220      	movs	r2, #32
 8008964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2200      	movs	r2, #0
 800896c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2200      	movs	r2, #0
 8008974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008978:	2300      	movs	r3, #0
 800897a:	e000      	b.n	800897e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800897c:	2302      	movs	r3, #2
  }
}
 800897e:	4618      	mov	r0, r3
 8008980:	3718      	adds	r7, #24
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	00100002 	.word	0x00100002
 800898c:	ffff0000 	.word	0xffff0000

08008990 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b08c      	sub	sp, #48	; 0x30
 8008994:	af02      	add	r7, sp, #8
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	4608      	mov	r0, r1
 800899a:	4611      	mov	r1, r2
 800899c:	461a      	mov	r2, r3
 800899e:	4603      	mov	r3, r0
 80089a0:	817b      	strh	r3, [r7, #10]
 80089a2:	460b      	mov	r3, r1
 80089a4:	813b      	strh	r3, [r7, #8]
 80089a6:	4613      	mov	r3, r2
 80089a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80089aa:	f7fe fe2d 	bl	8007608 <HAL_GetTick>
 80089ae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	2b20      	cmp	r3, #32
 80089ba:	f040 8208 	bne.w	8008dce <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80089be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c0:	9300      	str	r3, [sp, #0]
 80089c2:	2319      	movs	r3, #25
 80089c4:	2201      	movs	r2, #1
 80089c6:	497b      	ldr	r1, [pc, #492]	; (8008bb4 <HAL_I2C_Mem_Read+0x224>)
 80089c8:	68f8      	ldr	r0, [r7, #12]
 80089ca:	f000 fcf9 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 80089ce:	4603      	mov	r3, r0
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d001      	beq.n	80089d8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80089d4:	2302      	movs	r3, #2
 80089d6:	e1fb      	b.n	8008dd0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089de:	2b01      	cmp	r3, #1
 80089e0:	d101      	bne.n	80089e6 <HAL_I2C_Mem_Read+0x56>
 80089e2:	2302      	movs	r3, #2
 80089e4:	e1f4      	b.n	8008dd0 <HAL_I2C_Mem_Read+0x440>
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2201      	movs	r2, #1
 80089ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f003 0301 	and.w	r3, r3, #1
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d007      	beq.n	8008a0c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f042 0201 	orr.w	r2, r2, #1
 8008a0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2222      	movs	r2, #34	; 0x22
 8008a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2240      	movs	r2, #64	; 0x40
 8008a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8008a3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a42:	b29a      	uxth	r2, r3
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	4a5b      	ldr	r2, [pc, #364]	; (8008bb8 <HAL_I2C_Mem_Read+0x228>)
 8008a4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008a4e:	88f8      	ldrh	r0, [r7, #6]
 8008a50:	893a      	ldrh	r2, [r7, #8]
 8008a52:	8979      	ldrh	r1, [r7, #10]
 8008a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a56:	9301      	str	r3, [sp, #4]
 8008a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a5a:	9300      	str	r3, [sp, #0]
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	68f8      	ldr	r0, [r7, #12]
 8008a60:	f000 fbde 	bl	8009220 <I2C_RequestMemoryRead>
 8008a64:	4603      	mov	r3, r0
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d001      	beq.n	8008a6e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e1b0      	b.n	8008dd0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d113      	bne.n	8008a9e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a76:	2300      	movs	r3, #0
 8008a78:	623b      	str	r3, [r7, #32]
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	695b      	ldr	r3, [r3, #20]
 8008a80:	623b      	str	r3, [r7, #32]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	699b      	ldr	r3, [r3, #24]
 8008a88:	623b      	str	r3, [r7, #32]
 8008a8a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a9a:	601a      	str	r2, [r3, #0]
 8008a9c:	e184      	b.n	8008da8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008aa2:	2b01      	cmp	r3, #1
 8008aa4:	d11b      	bne.n	8008ade <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ab4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	61fb      	str	r3, [r7, #28]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	695b      	ldr	r3, [r3, #20]
 8008ac0:	61fb      	str	r3, [r7, #28]
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	699b      	ldr	r3, [r3, #24]
 8008ac8:	61fb      	str	r3, [r7, #28]
 8008aca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008ada:	601a      	str	r2, [r3, #0]
 8008adc:	e164      	b.n	8008da8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d11b      	bne.n	8008b1e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	681a      	ldr	r2, [r3, #0]
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008af4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b06:	2300      	movs	r3, #0
 8008b08:	61bb      	str	r3, [r7, #24]
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	695b      	ldr	r3, [r3, #20]
 8008b10:	61bb      	str	r3, [r7, #24]
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	699b      	ldr	r3, [r3, #24]
 8008b18:	61bb      	str	r3, [r7, #24]
 8008b1a:	69bb      	ldr	r3, [r7, #24]
 8008b1c:	e144      	b.n	8008da8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b1e:	2300      	movs	r3, #0
 8008b20:	617b      	str	r3, [r7, #20]
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	695b      	ldr	r3, [r3, #20]
 8008b28:	617b      	str	r3, [r7, #20]
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	699b      	ldr	r3, [r3, #24]
 8008b30:	617b      	str	r3, [r7, #20]
 8008b32:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008b34:	e138      	b.n	8008da8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b3a:	2b03      	cmp	r3, #3
 8008b3c:	f200 80f1 	bhi.w	8008d22 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d123      	bne.n	8008b90 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b4a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f000 fd8f 	bl	8009670 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008b52:	4603      	mov	r3, r0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d001      	beq.n	8008b5c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	e139      	b.n	8008dd0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	691a      	ldr	r2, [r3, #16]
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b66:	b2d2      	uxtb	r2, r2
 8008b68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b6e:	1c5a      	adds	r2, r3, #1
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b78:	3b01      	subs	r3, #1
 8008b7a:	b29a      	uxth	r2, r3
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	3b01      	subs	r3, #1
 8008b88:	b29a      	uxth	r2, r3
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008b8e:	e10b      	b.n	8008da8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	d14e      	bne.n	8008c36 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b9a:	9300      	str	r3, [sp, #0]
 8008b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	4906      	ldr	r1, [pc, #24]	; (8008bbc <HAL_I2C_Mem_Read+0x22c>)
 8008ba2:	68f8      	ldr	r0, [r7, #12]
 8008ba4:	f000 fc0c 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d008      	beq.n	8008bc0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008bae:	2301      	movs	r3, #1
 8008bb0:	e10e      	b.n	8008dd0 <HAL_I2C_Mem_Read+0x440>
 8008bb2:	bf00      	nop
 8008bb4:	00100002 	.word	0x00100002
 8008bb8:	ffff0000 	.word	0xffff0000
 8008bbc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	681a      	ldr	r2, [r3, #0]
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008bce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	691a      	ldr	r2, [r3, #16]
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bda:	b2d2      	uxtb	r2, r2
 8008bdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be2:	1c5a      	adds	r2, r3, #1
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bec:	3b01      	subs	r3, #1
 8008bee:	b29a      	uxth	r2, r3
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	3b01      	subs	r3, #1
 8008bfc:	b29a      	uxth	r2, r3
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	691a      	ldr	r2, [r3, #16]
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c0c:	b2d2      	uxtb	r2, r2
 8008c0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c14:	1c5a      	adds	r2, r3, #1
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c1e:	3b01      	subs	r3, #1
 8008c20:	b29a      	uxth	r2, r3
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c2a:	b29b      	uxth	r3, r3
 8008c2c:	3b01      	subs	r3, #1
 8008c2e:	b29a      	uxth	r2, r3
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008c34:	e0b8      	b.n	8008da8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c38:	9300      	str	r3, [sp, #0]
 8008c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	4966      	ldr	r1, [pc, #408]	; (8008dd8 <HAL_I2C_Mem_Read+0x448>)
 8008c40:	68f8      	ldr	r0, [r7, #12]
 8008c42:	f000 fbbd 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d001      	beq.n	8008c50 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	e0bf      	b.n	8008dd0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	681a      	ldr	r2, [r3, #0]
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	691a      	ldr	r2, [r3, #16]
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6a:	b2d2      	uxtb	r2, r2
 8008c6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c72:	1c5a      	adds	r2, r3, #1
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	b29a      	uxth	r2, r3
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	3b01      	subs	r3, #1
 8008c8c:	b29a      	uxth	r2, r3
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c94:	9300      	str	r3, [sp, #0]
 8008c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c98:	2200      	movs	r2, #0
 8008c9a:	494f      	ldr	r1, [pc, #316]	; (8008dd8 <HAL_I2C_Mem_Read+0x448>)
 8008c9c:	68f8      	ldr	r0, [r7, #12]
 8008c9e:	f000 fb8f 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d001      	beq.n	8008cac <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	e091      	b.n	8008dd0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	681a      	ldr	r2, [r3, #0]
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008cba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	691a      	ldr	r2, [r3, #16]
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc6:	b2d2      	uxtb	r2, r2
 8008cc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cce:	1c5a      	adds	r2, r3, #1
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	b29a      	uxth	r2, r3
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	3b01      	subs	r3, #1
 8008ce8:	b29a      	uxth	r2, r3
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	691a      	ldr	r2, [r3, #16]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf8:	b2d2      	uxtb	r2, r2
 8008cfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d00:	1c5a      	adds	r2, r3, #1
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	b29a      	uxth	r2, r3
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	3b01      	subs	r3, #1
 8008d1a:	b29a      	uxth	r2, r3
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008d20:	e042      	b.n	8008da8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d24:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008d26:	68f8      	ldr	r0, [r7, #12]
 8008d28:	f000 fca2 	bl	8009670 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d001      	beq.n	8008d36 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	e04c      	b.n	8008dd0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	691a      	ldr	r2, [r3, #16]
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d40:	b2d2      	uxtb	r2, r2
 8008d42:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d48:	1c5a      	adds	r2, r3, #1
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d52:	3b01      	subs	r3, #1
 8008d54:	b29a      	uxth	r2, r3
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	3b01      	subs	r3, #1
 8008d62:	b29a      	uxth	r2, r3
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	695b      	ldr	r3, [r3, #20]
 8008d6e:	f003 0304 	and.w	r3, r3, #4
 8008d72:	2b04      	cmp	r3, #4
 8008d74:	d118      	bne.n	8008da8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	691a      	ldr	r2, [r3, #16]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d80:	b2d2      	uxtb	r2, r2
 8008d82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d88:	1c5a      	adds	r2, r3, #1
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d92:	3b01      	subs	r3, #1
 8008d94:	b29a      	uxth	r2, r3
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d9e:	b29b      	uxth	r3, r3
 8008da0:	3b01      	subs	r3, #1
 8008da2:	b29a      	uxth	r2, r3
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f47f aec2 	bne.w	8008b36 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2220      	movs	r2, #32
 8008db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	e000      	b.n	8008dd0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008dce:	2302      	movs	r3, #2
  }
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	3728      	adds	r7, #40	; 0x28
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}
 8008dd8:	00010004 	.word	0x00010004

08008ddc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b08a      	sub	sp, #40	; 0x28
 8008de0:	af02      	add	r7, sp, #8
 8008de2:	60f8      	str	r0, [r7, #12]
 8008de4:	607a      	str	r2, [r7, #4]
 8008de6:	603b      	str	r3, [r7, #0]
 8008de8:	460b      	mov	r3, r1
 8008dea:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8008dec:	f7fe fc0c 	bl	8007608 <HAL_GetTick>
 8008df0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8008df2:	2301      	movs	r3, #1
 8008df4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dfc:	b2db      	uxtb	r3, r3
 8008dfe:	2b20      	cmp	r3, #32
 8008e00:	f040 8105 	bne.w	800900e <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008e04:	69fb      	ldr	r3, [r7, #28]
 8008e06:	9300      	str	r3, [sp, #0]
 8008e08:	2319      	movs	r3, #25
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	4982      	ldr	r1, [pc, #520]	; (8009018 <HAL_I2C_IsDeviceReady+0x23c>)
 8008e0e:	68f8      	ldr	r0, [r7, #12]
 8008e10:	f000 fad6 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d001      	beq.n	8008e1e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8008e1a:	2302      	movs	r3, #2
 8008e1c:	e0f8      	b.n	8009010 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d101      	bne.n	8008e2c <HAL_I2C_IsDeviceReady+0x50>
 8008e28:	2302      	movs	r3, #2
 8008e2a:	e0f1      	b.n	8009010 <HAL_I2C_IsDeviceReady+0x234>
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2201      	movs	r2, #1
 8008e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f003 0301 	and.w	r3, r3, #1
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	d007      	beq.n	8008e52 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	681a      	ldr	r2, [r3, #0]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f042 0201 	orr.w	r2, r2, #1
 8008e50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	681a      	ldr	r2, [r3, #0]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008e60:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2224      	movs	r2, #36	; 0x24
 8008e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	4a6a      	ldr	r2, [pc, #424]	; (800901c <HAL_I2C_IsDeviceReady+0x240>)
 8008e74:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e84:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8008e86:	69fb      	ldr	r3, [r7, #28]
 8008e88:	9300      	str	r3, [sp, #0]
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008e92:	68f8      	ldr	r0, [r7, #12]
 8008e94:	f000 fa94 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d001      	beq.n	8008ea2 <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e0b6      	b.n	8009010 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008ea2:	897b      	ldrh	r3, [r7, #10]
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	461a      	mov	r2, r3
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008eb0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8008eb2:	f7fe fba9 	bl	8007608 <HAL_GetTick>
 8008eb6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	695b      	ldr	r3, [r3, #20]
 8008ebe:	f003 0302 	and.w	r3, r3, #2
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	bf0c      	ite	eq
 8008ec6:	2301      	moveq	r3, #1
 8008ec8:	2300      	movne	r3, #0
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	695b      	ldr	r3, [r3, #20]
 8008ed4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ed8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008edc:	bf0c      	ite	eq
 8008ede:	2301      	moveq	r3, #1
 8008ee0:	2300      	movne	r3, #0
 8008ee2:	b2db      	uxtb	r3, r3
 8008ee4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008ee6:	e025      	b.n	8008f34 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008ee8:	f7fe fb8e 	bl	8007608 <HAL_GetTick>
 8008eec:	4602      	mov	r2, r0
 8008eee:	69fb      	ldr	r3, [r7, #28]
 8008ef0:	1ad3      	subs	r3, r2, r3
 8008ef2:	683a      	ldr	r2, [r7, #0]
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d302      	bcc.n	8008efe <HAL_I2C_IsDeviceReady+0x122>
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d103      	bne.n	8008f06 <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	22a0      	movs	r2, #160	; 0xa0
 8008f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	695b      	ldr	r3, [r3, #20]
 8008f0c:	f003 0302 	and.w	r3, r3, #2
 8008f10:	2b02      	cmp	r3, #2
 8008f12:	bf0c      	ite	eq
 8008f14:	2301      	moveq	r3, #1
 8008f16:	2300      	movne	r3, #0
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	695b      	ldr	r3, [r3, #20]
 8008f22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f2a:	bf0c      	ite	eq
 8008f2c:	2301      	moveq	r3, #1
 8008f2e:	2300      	movne	r3, #0
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f3a:	b2db      	uxtb	r3, r3
 8008f3c:	2ba0      	cmp	r3, #160	; 0xa0
 8008f3e:	d005      	beq.n	8008f4c <HAL_I2C_IsDeviceReady+0x170>
 8008f40:	7dfb      	ldrb	r3, [r7, #23]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d102      	bne.n	8008f4c <HAL_I2C_IsDeviceReady+0x170>
 8008f46:	7dbb      	ldrb	r3, [r7, #22]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d0cd      	beq.n	8008ee8 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2220      	movs	r2, #32
 8008f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	695b      	ldr	r3, [r3, #20]
 8008f5a:	f003 0302 	and.w	r3, r3, #2
 8008f5e:	2b02      	cmp	r3, #2
 8008f60:	d129      	bne.n	8008fb6 <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	681a      	ldr	r2, [r3, #0]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f70:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f72:	2300      	movs	r3, #0
 8008f74:	613b      	str	r3, [r7, #16]
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	695b      	ldr	r3, [r3, #20]
 8008f7c:	613b      	str	r3, [r7, #16]
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	699b      	ldr	r3, [r3, #24]
 8008f84:	613b      	str	r3, [r7, #16]
 8008f86:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008f88:	69fb      	ldr	r3, [r7, #28]
 8008f8a:	9300      	str	r3, [sp, #0]
 8008f8c:	2319      	movs	r3, #25
 8008f8e:	2201      	movs	r2, #1
 8008f90:	4921      	ldr	r1, [pc, #132]	; (8009018 <HAL_I2C_IsDeviceReady+0x23c>)
 8008f92:	68f8      	ldr	r0, [r7, #12]
 8008f94:	f000 fa14 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d001      	beq.n	8008fa2 <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	e036      	b.n	8009010 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2220      	movs	r2, #32
 8008fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2200      	movs	r2, #0
 8008fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	e02c      	b.n	8009010 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	681a      	ldr	r2, [r3, #0]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008fc4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008fce:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008fd0:	69fb      	ldr	r3, [r7, #28]
 8008fd2:	9300      	str	r3, [sp, #0]
 8008fd4:	2319      	movs	r3, #25
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	490f      	ldr	r1, [pc, #60]	; (8009018 <HAL_I2C_IsDeviceReady+0x23c>)
 8008fda:	68f8      	ldr	r0, [r7, #12]
 8008fdc:	f000 f9f0 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d001      	beq.n	8008fea <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e012      	b.n	8009010 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8008fea:	69bb      	ldr	r3, [r7, #24]
 8008fec:	3301      	adds	r3, #1
 8008fee:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8008ff0:	69ba      	ldr	r2, [r7, #24]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	f4ff af3e 	bcc.w	8008e76 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2220      	movs	r2, #32
 8008ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2200      	movs	r2, #0
 8009006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800900a:	2301      	movs	r3, #1
 800900c:	e000      	b.n	8009010 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 800900e:	2302      	movs	r3, #2
  }
}
 8009010:	4618      	mov	r0, r3
 8009012:	3720      	adds	r7, #32
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}
 8009018:	00100002 	.word	0x00100002
 800901c:	ffff0000 	.word	0xffff0000

08009020 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b088      	sub	sp, #32
 8009024:	af02      	add	r7, sp, #8
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	607a      	str	r2, [r7, #4]
 800902a:	603b      	str	r3, [r7, #0]
 800902c:	460b      	mov	r3, r1
 800902e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009034:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	2b08      	cmp	r3, #8
 800903a:	d006      	beq.n	800904a <I2C_MasterRequestWrite+0x2a>
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	2b01      	cmp	r3, #1
 8009040:	d003      	beq.n	800904a <I2C_MasterRequestWrite+0x2a>
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009048:	d108      	bne.n	800905c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	681a      	ldr	r2, [r3, #0]
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009058:	601a      	str	r2, [r3, #0]
 800905a:	e00b      	b.n	8009074 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009060:	2b12      	cmp	r3, #18
 8009062:	d107      	bne.n	8009074 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009072:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	9300      	str	r3, [sp, #0]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2200      	movs	r2, #0
 800907c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009080:	68f8      	ldr	r0, [r7, #12]
 8009082:	f000 f99d 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d001      	beq.n	8009090 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 800908c:	2301      	movs	r3, #1
 800908e:	e035      	b.n	80090fc <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	691b      	ldr	r3, [r3, #16]
 8009094:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009098:	d108      	bne.n	80090ac <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800909a:	897b      	ldrh	r3, [r7, #10]
 800909c:	b2db      	uxtb	r3, r3
 800909e:	461a      	mov	r2, r3
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80090a8:	611a      	str	r2, [r3, #16]
 80090aa:	e01b      	b.n	80090e4 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80090ac:	897b      	ldrh	r3, [r7, #10]
 80090ae:	11db      	asrs	r3, r3, #7
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	f003 0306 	and.w	r3, r3, #6
 80090b6:	b2db      	uxtb	r3, r3
 80090b8:	f063 030f 	orn	r3, r3, #15
 80090bc:	b2da      	uxtb	r2, r3
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	490e      	ldr	r1, [pc, #56]	; (8009104 <I2C_MasterRequestWrite+0xe4>)
 80090ca:	68f8      	ldr	r0, [r7, #12]
 80090cc:	f000 f9cf 	bl	800946e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80090d0:	4603      	mov	r3, r0
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d001      	beq.n	80090da <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	e010      	b.n	80090fc <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80090da:	897b      	ldrh	r3, [r7, #10]
 80090dc:	b2da      	uxtb	r2, r3
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	687a      	ldr	r2, [r7, #4]
 80090e8:	4907      	ldr	r1, [pc, #28]	; (8009108 <I2C_MasterRequestWrite+0xe8>)
 80090ea:	68f8      	ldr	r0, [r7, #12]
 80090ec:	f000 f9bf 	bl	800946e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80090f0:	4603      	mov	r3, r0
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d001      	beq.n	80090fa <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 80090f6:	2301      	movs	r3, #1
 80090f8:	e000      	b.n	80090fc <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 80090fa:	2300      	movs	r3, #0
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3718      	adds	r7, #24
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	00010008 	.word	0x00010008
 8009108:	00010002 	.word	0x00010002

0800910c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b088      	sub	sp, #32
 8009110:	af02      	add	r7, sp, #8
 8009112:	60f8      	str	r0, [r7, #12]
 8009114:	4608      	mov	r0, r1
 8009116:	4611      	mov	r1, r2
 8009118:	461a      	mov	r2, r3
 800911a:	4603      	mov	r3, r0
 800911c:	817b      	strh	r3, [r7, #10]
 800911e:	460b      	mov	r3, r1
 8009120:	813b      	strh	r3, [r7, #8]
 8009122:	4613      	mov	r3, r2
 8009124:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	681a      	ldr	r2, [r3, #0]
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009134:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009138:	9300      	str	r3, [sp, #0]
 800913a:	6a3b      	ldr	r3, [r7, #32]
 800913c:	2200      	movs	r2, #0
 800913e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009142:	68f8      	ldr	r0, [r7, #12]
 8009144:	f000 f93c 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8009148:	4603      	mov	r3, r0
 800914a:	2b00      	cmp	r3, #0
 800914c:	d001      	beq.n	8009152 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 800914e:	2301      	movs	r3, #1
 8009150:	e05f      	b.n	8009212 <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009152:	897b      	ldrh	r3, [r7, #10]
 8009154:	b2db      	uxtb	r3, r3
 8009156:	461a      	mov	r2, r3
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009160:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009164:	6a3a      	ldr	r2, [r7, #32]
 8009166:	492d      	ldr	r1, [pc, #180]	; (800921c <I2C_RequestMemoryWrite+0x110>)
 8009168:	68f8      	ldr	r0, [r7, #12]
 800916a:	f000 f980 	bl	800946e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800916e:	4603      	mov	r3, r0
 8009170:	2b00      	cmp	r3, #0
 8009172:	d001      	beq.n	8009178 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8009174:	2301      	movs	r3, #1
 8009176:	e04c      	b.n	8009212 <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009178:	2300      	movs	r3, #0
 800917a:	617b      	str	r3, [r7, #20]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	695b      	ldr	r3, [r3, #20]
 8009182:	617b      	str	r3, [r7, #20]
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	699b      	ldr	r3, [r3, #24]
 800918a:	617b      	str	r3, [r7, #20]
 800918c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800918e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009190:	6a39      	ldr	r1, [r7, #32]
 8009192:	68f8      	ldr	r0, [r7, #12]
 8009194:	f000 f9ea 	bl	800956c <I2C_WaitOnTXEFlagUntilTimeout>
 8009198:	4603      	mov	r3, r0
 800919a:	2b00      	cmp	r3, #0
 800919c:	d00d      	beq.n	80091ba <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091a2:	2b04      	cmp	r3, #4
 80091a4:	d107      	bne.n	80091b6 <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	681a      	ldr	r2, [r3, #0]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091b4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	e02b      	b.n	8009212 <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80091ba:	88fb      	ldrh	r3, [r7, #6]
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d105      	bne.n	80091cc <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80091c0:	893b      	ldrh	r3, [r7, #8]
 80091c2:	b2da      	uxtb	r2, r3
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	611a      	str	r2, [r3, #16]
 80091ca:	e021      	b.n	8009210 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80091cc:	893b      	ldrh	r3, [r7, #8]
 80091ce:	0a1b      	lsrs	r3, r3, #8
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	b2da      	uxtb	r2, r3
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80091da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091dc:	6a39      	ldr	r1, [r7, #32]
 80091de:	68f8      	ldr	r0, [r7, #12]
 80091e0:	f000 f9c4 	bl	800956c <I2C_WaitOnTXEFlagUntilTimeout>
 80091e4:	4603      	mov	r3, r0
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d00d      	beq.n	8009206 <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ee:	2b04      	cmp	r3, #4
 80091f0:	d107      	bne.n	8009202 <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	681a      	ldr	r2, [r3, #0]
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009200:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	e005      	b.n	8009212 <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009206:	893b      	ldrh	r3, [r7, #8]
 8009208:	b2da      	uxtb	r2, r3
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009210:	2300      	movs	r3, #0
}
 8009212:	4618      	mov	r0, r3
 8009214:	3718      	adds	r7, #24
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}
 800921a:	bf00      	nop
 800921c:	00010002 	.word	0x00010002

08009220 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b088      	sub	sp, #32
 8009224:	af02      	add	r7, sp, #8
 8009226:	60f8      	str	r0, [r7, #12]
 8009228:	4608      	mov	r0, r1
 800922a:	4611      	mov	r1, r2
 800922c:	461a      	mov	r2, r3
 800922e:	4603      	mov	r3, r0
 8009230:	817b      	strh	r3, [r7, #10]
 8009232:	460b      	mov	r3, r1
 8009234:	813b      	strh	r3, [r7, #8]
 8009236:	4613      	mov	r3, r2
 8009238:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	681a      	ldr	r2, [r3, #0]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009248:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	681a      	ldr	r2, [r3, #0]
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009258:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800925a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800925c:	9300      	str	r3, [sp, #0]
 800925e:	6a3b      	ldr	r3, [r7, #32]
 8009260:	2200      	movs	r2, #0
 8009262:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009266:	68f8      	ldr	r0, [r7, #12]
 8009268:	f000 f8aa 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 800926c:	4603      	mov	r3, r0
 800926e:	2b00      	cmp	r3, #0
 8009270:	d001      	beq.n	8009276 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8009272:	2301      	movs	r3, #1
 8009274:	e09e      	b.n	80093b4 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009276:	897b      	ldrh	r3, [r7, #10]
 8009278:	b2db      	uxtb	r3, r3
 800927a:	461a      	mov	r2, r3
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009284:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009288:	6a3a      	ldr	r2, [r7, #32]
 800928a:	494c      	ldr	r1, [pc, #304]	; (80093bc <I2C_RequestMemoryRead+0x19c>)
 800928c:	68f8      	ldr	r0, [r7, #12]
 800928e:	f000 f8ee 	bl	800946e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009292:	4603      	mov	r3, r0
 8009294:	2b00      	cmp	r3, #0
 8009296:	d001      	beq.n	800929c <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8009298:	2301      	movs	r3, #1
 800929a:	e08b      	b.n	80093b4 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800929c:	2300      	movs	r3, #0
 800929e:	617b      	str	r3, [r7, #20]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	695b      	ldr	r3, [r3, #20]
 80092a6:	617b      	str	r3, [r7, #20]
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	699b      	ldr	r3, [r3, #24]
 80092ae:	617b      	str	r3, [r7, #20]
 80092b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80092b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092b4:	6a39      	ldr	r1, [r7, #32]
 80092b6:	68f8      	ldr	r0, [r7, #12]
 80092b8:	f000 f958 	bl	800956c <I2C_WaitOnTXEFlagUntilTimeout>
 80092bc:	4603      	mov	r3, r0
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d00d      	beq.n	80092de <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092c6:	2b04      	cmp	r3, #4
 80092c8:	d107      	bne.n	80092da <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	681a      	ldr	r2, [r3, #0]
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	e06a      	b.n	80093b4 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80092de:	88fb      	ldrh	r3, [r7, #6]
 80092e0:	2b01      	cmp	r3, #1
 80092e2:	d105      	bne.n	80092f0 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80092e4:	893b      	ldrh	r3, [r7, #8]
 80092e6:	b2da      	uxtb	r2, r3
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	611a      	str	r2, [r3, #16]
 80092ee:	e021      	b.n	8009334 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80092f0:	893b      	ldrh	r3, [r7, #8]
 80092f2:	0a1b      	lsrs	r3, r3, #8
 80092f4:	b29b      	uxth	r3, r3
 80092f6:	b2da      	uxtb	r2, r3
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80092fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009300:	6a39      	ldr	r1, [r7, #32]
 8009302:	68f8      	ldr	r0, [r7, #12]
 8009304:	f000 f932 	bl	800956c <I2C_WaitOnTXEFlagUntilTimeout>
 8009308:	4603      	mov	r3, r0
 800930a:	2b00      	cmp	r3, #0
 800930c:	d00d      	beq.n	800932a <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009312:	2b04      	cmp	r3, #4
 8009314:	d107      	bne.n	8009326 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009324:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009326:	2301      	movs	r3, #1
 8009328:	e044      	b.n	80093b4 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800932a:	893b      	ldrh	r3, [r7, #8]
 800932c:	b2da      	uxtb	r2, r3
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009336:	6a39      	ldr	r1, [r7, #32]
 8009338:	68f8      	ldr	r0, [r7, #12]
 800933a:	f000 f917 	bl	800956c <I2C_WaitOnTXEFlagUntilTimeout>
 800933e:	4603      	mov	r3, r0
 8009340:	2b00      	cmp	r3, #0
 8009342:	d00d      	beq.n	8009360 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009348:	2b04      	cmp	r3, #4
 800934a:	d107      	bne.n	800935c <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	681a      	ldr	r2, [r3, #0]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800935a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	e029      	b.n	80093b4 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	681a      	ldr	r2, [r3, #0]
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800936e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009372:	9300      	str	r3, [sp, #0]
 8009374:	6a3b      	ldr	r3, [r7, #32]
 8009376:	2200      	movs	r2, #0
 8009378:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800937c:	68f8      	ldr	r0, [r7, #12]
 800937e:	f000 f81f 	bl	80093c0 <I2C_WaitOnFlagUntilTimeout>
 8009382:	4603      	mov	r3, r0
 8009384:	2b00      	cmp	r3, #0
 8009386:	d001      	beq.n	800938c <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8009388:	2301      	movs	r3, #1
 800938a:	e013      	b.n	80093b4 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800938c:	897b      	ldrh	r3, [r7, #10]
 800938e:	b2db      	uxtb	r3, r3
 8009390:	f043 0301 	orr.w	r3, r3, #1
 8009394:	b2da      	uxtb	r2, r3
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800939c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800939e:	6a3a      	ldr	r2, [r7, #32]
 80093a0:	4906      	ldr	r1, [pc, #24]	; (80093bc <I2C_RequestMemoryRead+0x19c>)
 80093a2:	68f8      	ldr	r0, [r7, #12]
 80093a4:	f000 f863 	bl	800946e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80093a8:	4603      	mov	r3, r0
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d001      	beq.n	80093b2 <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 80093ae:	2301      	movs	r3, #1
 80093b0:	e000      	b.n	80093b4 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 80093b2:	2300      	movs	r3, #0
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3718      	adds	r7, #24
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}
 80093bc:	00010002 	.word	0x00010002

080093c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b084      	sub	sp, #16
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	60f8      	str	r0, [r7, #12]
 80093c8:	60b9      	str	r1, [r7, #8]
 80093ca:	603b      	str	r3, [r7, #0]
 80093cc:	4613      	mov	r3, r2
 80093ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80093d0:	e025      	b.n	800941e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093d8:	d021      	beq.n	800941e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093da:	f7fe f915 	bl	8007608 <HAL_GetTick>
 80093de:	4602      	mov	r2, r0
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	1ad3      	subs	r3, r2, r3
 80093e4:	683a      	ldr	r2, [r7, #0]
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d302      	bcc.n	80093f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d116      	bne.n	800941e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2200      	movs	r2, #0
 80093f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2220      	movs	r2, #32
 80093fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2200      	movs	r2, #0
 8009402:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800940a:	f043 0220 	orr.w	r2, r3, #32
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2200      	movs	r2, #0
 8009416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800941a:	2301      	movs	r3, #1
 800941c:	e023      	b.n	8009466 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	0c1b      	lsrs	r3, r3, #16
 8009422:	b2db      	uxtb	r3, r3
 8009424:	2b01      	cmp	r3, #1
 8009426:	d10d      	bne.n	8009444 <I2C_WaitOnFlagUntilTimeout+0x84>
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	695b      	ldr	r3, [r3, #20]
 800942e:	43da      	mvns	r2, r3
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	4013      	ands	r3, r2
 8009434:	b29b      	uxth	r3, r3
 8009436:	2b00      	cmp	r3, #0
 8009438:	bf0c      	ite	eq
 800943a:	2301      	moveq	r3, #1
 800943c:	2300      	movne	r3, #0
 800943e:	b2db      	uxtb	r3, r3
 8009440:	461a      	mov	r2, r3
 8009442:	e00c      	b.n	800945e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	699b      	ldr	r3, [r3, #24]
 800944a:	43da      	mvns	r2, r3
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	4013      	ands	r3, r2
 8009450:	b29b      	uxth	r3, r3
 8009452:	2b00      	cmp	r3, #0
 8009454:	bf0c      	ite	eq
 8009456:	2301      	moveq	r3, #1
 8009458:	2300      	movne	r3, #0
 800945a:	b2db      	uxtb	r3, r3
 800945c:	461a      	mov	r2, r3
 800945e:	79fb      	ldrb	r3, [r7, #7]
 8009460:	429a      	cmp	r2, r3
 8009462:	d0b6      	beq.n	80093d2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009464:	2300      	movs	r3, #0
}
 8009466:	4618      	mov	r0, r3
 8009468:	3710      	adds	r7, #16
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}

0800946e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800946e:	b580      	push	{r7, lr}
 8009470:	b084      	sub	sp, #16
 8009472:	af00      	add	r7, sp, #0
 8009474:	60f8      	str	r0, [r7, #12]
 8009476:	60b9      	str	r1, [r7, #8]
 8009478:	607a      	str	r2, [r7, #4]
 800947a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800947c:	e051      	b.n	8009522 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	695b      	ldr	r3, [r3, #20]
 8009484:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009488:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800948c:	d123      	bne.n	80094d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	681a      	ldr	r2, [r3, #0]
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800949c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80094a6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	2200      	movs	r2, #0
 80094ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2220      	movs	r2, #32
 80094b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2200      	movs	r2, #0
 80094ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094c2:	f043 0204 	orr.w	r2, r3, #4
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	2200      	movs	r2, #0
 80094ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80094d2:	2301      	movs	r3, #1
 80094d4:	e046      	b.n	8009564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094dc:	d021      	beq.n	8009522 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094de:	f7fe f893 	bl	8007608 <HAL_GetTick>
 80094e2:	4602      	mov	r2, r0
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	1ad3      	subs	r3, r2, r3
 80094e8:	687a      	ldr	r2, [r7, #4]
 80094ea:	429a      	cmp	r2, r3
 80094ec:	d302      	bcc.n	80094f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d116      	bne.n	8009522 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2200      	movs	r2, #0
 80094f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2220      	movs	r2, #32
 80094fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	2200      	movs	r2, #0
 8009506:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800950e:	f043 0220 	orr.w	r2, r3, #32
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	2200      	movs	r2, #0
 800951a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800951e:	2301      	movs	r3, #1
 8009520:	e020      	b.n	8009564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	0c1b      	lsrs	r3, r3, #16
 8009526:	b2db      	uxtb	r3, r3
 8009528:	2b01      	cmp	r3, #1
 800952a:	d10c      	bne.n	8009546 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	695b      	ldr	r3, [r3, #20]
 8009532:	43da      	mvns	r2, r3
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	4013      	ands	r3, r2
 8009538:	b29b      	uxth	r3, r3
 800953a:	2b00      	cmp	r3, #0
 800953c:	bf14      	ite	ne
 800953e:	2301      	movne	r3, #1
 8009540:	2300      	moveq	r3, #0
 8009542:	b2db      	uxtb	r3, r3
 8009544:	e00b      	b.n	800955e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	699b      	ldr	r3, [r3, #24]
 800954c:	43da      	mvns	r2, r3
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	4013      	ands	r3, r2
 8009552:	b29b      	uxth	r3, r3
 8009554:	2b00      	cmp	r3, #0
 8009556:	bf14      	ite	ne
 8009558:	2301      	movne	r3, #1
 800955a:	2300      	moveq	r3, #0
 800955c:	b2db      	uxtb	r3, r3
 800955e:	2b00      	cmp	r3, #0
 8009560:	d18d      	bne.n	800947e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009562:	2300      	movs	r3, #0
}
 8009564:	4618      	mov	r0, r3
 8009566:	3710      	adds	r7, #16
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b084      	sub	sp, #16
 8009570:	af00      	add	r7, sp, #0
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009578:	e02d      	b.n	80095d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800957a:	68f8      	ldr	r0, [r7, #12]
 800957c:	f000 f8ce 	bl	800971c <I2C_IsAcknowledgeFailed>
 8009580:	4603      	mov	r3, r0
 8009582:	2b00      	cmp	r3, #0
 8009584:	d001      	beq.n	800958a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009586:	2301      	movs	r3, #1
 8009588:	e02d      	b.n	80095e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009590:	d021      	beq.n	80095d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009592:	f7fe f839 	bl	8007608 <HAL_GetTick>
 8009596:	4602      	mov	r2, r0
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	1ad3      	subs	r3, r2, r3
 800959c:	68ba      	ldr	r2, [r7, #8]
 800959e:	429a      	cmp	r2, r3
 80095a0:	d302      	bcc.n	80095a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d116      	bne.n	80095d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2200      	movs	r2, #0
 80095ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	2220      	movs	r2, #32
 80095b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095c2:	f043 0220 	orr.w	r2, r3, #32
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	2200      	movs	r2, #0
 80095ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80095d2:	2301      	movs	r3, #1
 80095d4:	e007      	b.n	80095e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	695b      	ldr	r3, [r3, #20]
 80095dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095e0:	2b80      	cmp	r3, #128	; 0x80
 80095e2:	d1ca      	bne.n	800957a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80095e4:	2300      	movs	r3, #0
}
 80095e6:	4618      	mov	r0, r3
 80095e8:	3710      	adds	r7, #16
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bd80      	pop	{r7, pc}

080095ee <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80095ee:	b580      	push	{r7, lr}
 80095f0:	b084      	sub	sp, #16
 80095f2:	af00      	add	r7, sp, #0
 80095f4:	60f8      	str	r0, [r7, #12]
 80095f6:	60b9      	str	r1, [r7, #8]
 80095f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80095fa:	e02d      	b.n	8009658 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80095fc:	68f8      	ldr	r0, [r7, #12]
 80095fe:	f000 f88d 	bl	800971c <I2C_IsAcknowledgeFailed>
 8009602:	4603      	mov	r3, r0
 8009604:	2b00      	cmp	r3, #0
 8009606:	d001      	beq.n	800960c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009608:	2301      	movs	r3, #1
 800960a:	e02d      	b.n	8009668 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009612:	d021      	beq.n	8009658 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009614:	f7fd fff8 	bl	8007608 <HAL_GetTick>
 8009618:	4602      	mov	r2, r0
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	1ad3      	subs	r3, r2, r3
 800961e:	68ba      	ldr	r2, [r7, #8]
 8009620:	429a      	cmp	r2, r3
 8009622:	d302      	bcc.n	800962a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d116      	bne.n	8009658 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	2200      	movs	r2, #0
 800962e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2220      	movs	r2, #32
 8009634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2200      	movs	r2, #0
 800963c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009644:	f043 0220 	orr.w	r2, r3, #32
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2200      	movs	r2, #0
 8009650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009654:	2301      	movs	r3, #1
 8009656:	e007      	b.n	8009668 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	695b      	ldr	r3, [r3, #20]
 800965e:	f003 0304 	and.w	r3, r3, #4
 8009662:	2b04      	cmp	r3, #4
 8009664:	d1ca      	bne.n	80095fc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009666:	2300      	movs	r3, #0
}
 8009668:	4618      	mov	r0, r3
 800966a:	3710      	adds	r7, #16
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}

08009670 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b084      	sub	sp, #16
 8009674:	af00      	add	r7, sp, #0
 8009676:	60f8      	str	r0, [r7, #12]
 8009678:	60b9      	str	r1, [r7, #8]
 800967a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800967c:	e042      	b.n	8009704 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	695b      	ldr	r3, [r3, #20]
 8009684:	f003 0310 	and.w	r3, r3, #16
 8009688:	2b10      	cmp	r3, #16
 800968a:	d119      	bne.n	80096c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f06f 0210 	mvn.w	r2, #16
 8009694:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	2200      	movs	r2, #0
 800969a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2220      	movs	r2, #32
 80096a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	2200      	movs	r2, #0
 80096a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2200      	movs	r2, #0
 80096b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80096bc:	2301      	movs	r3, #1
 80096be:	e029      	b.n	8009714 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096c0:	f7fd ffa2 	bl	8007608 <HAL_GetTick>
 80096c4:	4602      	mov	r2, r0
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	1ad3      	subs	r3, r2, r3
 80096ca:	68ba      	ldr	r2, [r7, #8]
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d302      	bcc.n	80096d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d116      	bne.n	8009704 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2200      	movs	r2, #0
 80096da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2220      	movs	r2, #32
 80096e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	2200      	movs	r2, #0
 80096e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096f0:	f043 0220 	orr.w	r2, r3, #32
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2200      	movs	r2, #0
 80096fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009700:	2301      	movs	r3, #1
 8009702:	e007      	b.n	8009714 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	695b      	ldr	r3, [r3, #20]
 800970a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800970e:	2b40      	cmp	r3, #64	; 0x40
 8009710:	d1b5      	bne.n	800967e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009712:	2300      	movs	r3, #0
}
 8009714:	4618      	mov	r0, r3
 8009716:	3710      	adds	r7, #16
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}

0800971c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800971c:	b480      	push	{r7}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	695b      	ldr	r3, [r3, #20]
 800972a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800972e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009732:	d11b      	bne.n	800976c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800973c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2200      	movs	r2, #0
 8009742:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2220      	movs	r2, #32
 8009748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2200      	movs	r2, #0
 8009750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009758:	f043 0204 	orr.w	r2, r3, #4
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009768:	2301      	movs	r3, #1
 800976a:	e000      	b.n	800976e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800976c:	2300      	movs	r3, #0
}
 800976e:	4618      	mov	r0, r3
 8009770:	370c      	adds	r7, #12
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr
	...

0800977c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b088      	sub	sp, #32
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d101      	bne.n	800978e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800978a:	2301      	movs	r3, #1
 800978c:	e128      	b.n	80099e0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009794:	b2db      	uxtb	r3, r3
 8009796:	2b00      	cmp	r3, #0
 8009798:	d109      	bne.n	80097ae <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2200      	movs	r2, #0
 800979e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	4a90      	ldr	r2, [pc, #576]	; (80099e8 <HAL_I2S_Init+0x26c>)
 80097a6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f7fd fc0d 	bl	8006fc8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2202      	movs	r2, #2
 80097b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	69db      	ldr	r3, [r3, #28]
 80097bc:	687a      	ldr	r2, [r7, #4]
 80097be:	6812      	ldr	r2, [r2, #0]
 80097c0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80097c4:	f023 030f 	bic.w	r3, r3, #15
 80097c8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	2202      	movs	r2, #2
 80097d0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	695b      	ldr	r3, [r3, #20]
 80097d6:	2b02      	cmp	r3, #2
 80097d8:	d060      	beq.n	800989c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	68db      	ldr	r3, [r3, #12]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d102      	bne.n	80097e8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80097e2:	2310      	movs	r3, #16
 80097e4:	617b      	str	r3, [r7, #20]
 80097e6:	e001      	b.n	80097ec <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80097e8:	2320      	movs	r3, #32
 80097ea:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	689b      	ldr	r3, [r3, #8]
 80097f0:	2b20      	cmp	r3, #32
 80097f2:	d802      	bhi.n	80097fa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	005b      	lsls	r3, r3, #1
 80097f8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80097fa:	2001      	movs	r0, #1
 80097fc:	f001 fbd6 	bl	800afac <HAL_RCCEx_GetPeriphCLKFreq>
 8009800:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	691b      	ldr	r3, [r3, #16]
 8009806:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800980a:	d125      	bne.n	8009858 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	68db      	ldr	r3, [r3, #12]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d010      	beq.n	8009836 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	68fa      	ldr	r2, [r7, #12]
 800981a:	fbb2 f2f3 	udiv	r2, r2, r3
 800981e:	4613      	mov	r3, r2
 8009820:	009b      	lsls	r3, r3, #2
 8009822:	4413      	add	r3, r2
 8009824:	005b      	lsls	r3, r3, #1
 8009826:	461a      	mov	r2, r3
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	695b      	ldr	r3, [r3, #20]
 800982c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009830:	3305      	adds	r3, #5
 8009832:	613b      	str	r3, [r7, #16]
 8009834:	e01f      	b.n	8009876 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	00db      	lsls	r3, r3, #3
 800983a:	68fa      	ldr	r2, [r7, #12]
 800983c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009840:	4613      	mov	r3, r2
 8009842:	009b      	lsls	r3, r3, #2
 8009844:	4413      	add	r3, r2
 8009846:	005b      	lsls	r3, r3, #1
 8009848:	461a      	mov	r2, r3
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	695b      	ldr	r3, [r3, #20]
 800984e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009852:	3305      	adds	r3, #5
 8009854:	613b      	str	r3, [r7, #16]
 8009856:	e00e      	b.n	8009876 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009858:	68fa      	ldr	r2, [r7, #12]
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009860:	4613      	mov	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	4413      	add	r3, r2
 8009866:	005b      	lsls	r3, r3, #1
 8009868:	461a      	mov	r2, r3
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	695b      	ldr	r3, [r3, #20]
 800986e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009872:	3305      	adds	r3, #5
 8009874:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	4a5c      	ldr	r2, [pc, #368]	; (80099ec <HAL_I2S_Init+0x270>)
 800987a:	fba2 2303 	umull	r2, r3, r2, r3
 800987e:	08db      	lsrs	r3, r3, #3
 8009880:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8009882:	693b      	ldr	r3, [r7, #16]
 8009884:	f003 0301 	and.w	r3, r3, #1
 8009888:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800988a:	693a      	ldr	r2, [r7, #16]
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	1ad3      	subs	r3, r2, r3
 8009890:	085b      	lsrs	r3, r3, #1
 8009892:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8009894:	69bb      	ldr	r3, [r7, #24]
 8009896:	021b      	lsls	r3, r3, #8
 8009898:	61bb      	str	r3, [r7, #24]
 800989a:	e003      	b.n	80098a4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800989c:	2302      	movs	r3, #2
 800989e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80098a0:	2300      	movs	r3, #0
 80098a2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80098a4:	69fb      	ldr	r3, [r7, #28]
 80098a6:	2b01      	cmp	r3, #1
 80098a8:	d902      	bls.n	80098b0 <HAL_I2S_Init+0x134>
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	2bff      	cmp	r3, #255	; 0xff
 80098ae:	d907      	bls.n	80098c0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098b4:	f043 0210 	orr.w	r2, r3, #16
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80098bc:	2301      	movs	r3, #1
 80098be:	e08f      	b.n	80099e0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	691a      	ldr	r2, [r3, #16]
 80098c4:	69bb      	ldr	r3, [r7, #24]
 80098c6:	ea42 0103 	orr.w	r1, r2, r3
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	69fa      	ldr	r2, [r7, #28]
 80098d0:	430a      	orrs	r2, r1
 80098d2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	69db      	ldr	r3, [r3, #28]
 80098da:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80098de:	f023 030f 	bic.w	r3, r3, #15
 80098e2:	687a      	ldr	r2, [r7, #4]
 80098e4:	6851      	ldr	r1, [r2, #4]
 80098e6:	687a      	ldr	r2, [r7, #4]
 80098e8:	6892      	ldr	r2, [r2, #8]
 80098ea:	4311      	orrs	r1, r2
 80098ec:	687a      	ldr	r2, [r7, #4]
 80098ee:	68d2      	ldr	r2, [r2, #12]
 80098f0:	4311      	orrs	r1, r2
 80098f2:	687a      	ldr	r2, [r7, #4]
 80098f4:	6992      	ldr	r2, [r2, #24]
 80098f6:	430a      	orrs	r2, r1
 80098f8:	431a      	orrs	r2, r3
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009902:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6a1b      	ldr	r3, [r3, #32]
 8009908:	2b01      	cmp	r3, #1
 800990a:	d161      	bne.n	80099d0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	4a38      	ldr	r2, [pc, #224]	; (80099f0 <HAL_I2S_Init+0x274>)
 8009910:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a37      	ldr	r2, [pc, #220]	; (80099f4 <HAL_I2S_Init+0x278>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d101      	bne.n	8009920 <HAL_I2S_Init+0x1a4>
 800991c:	4b36      	ldr	r3, [pc, #216]	; (80099f8 <HAL_I2S_Init+0x27c>)
 800991e:	e001      	b.n	8009924 <HAL_I2S_Init+0x1a8>
 8009920:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009924:	69db      	ldr	r3, [r3, #28]
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	6812      	ldr	r2, [r2, #0]
 800992a:	4932      	ldr	r1, [pc, #200]	; (80099f4 <HAL_I2S_Init+0x278>)
 800992c:	428a      	cmp	r2, r1
 800992e:	d101      	bne.n	8009934 <HAL_I2S_Init+0x1b8>
 8009930:	4a31      	ldr	r2, [pc, #196]	; (80099f8 <HAL_I2S_Init+0x27c>)
 8009932:	e001      	b.n	8009938 <HAL_I2S_Init+0x1bc>
 8009934:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8009938:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800993c:	f023 030f 	bic.w	r3, r3, #15
 8009940:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a2b      	ldr	r2, [pc, #172]	; (80099f4 <HAL_I2S_Init+0x278>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d101      	bne.n	8009950 <HAL_I2S_Init+0x1d4>
 800994c:	4b2a      	ldr	r3, [pc, #168]	; (80099f8 <HAL_I2S_Init+0x27c>)
 800994e:	e001      	b.n	8009954 <HAL_I2S_Init+0x1d8>
 8009950:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009954:	2202      	movs	r2, #2
 8009956:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	4a25      	ldr	r2, [pc, #148]	; (80099f4 <HAL_I2S_Init+0x278>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d101      	bne.n	8009966 <HAL_I2S_Init+0x1ea>
 8009962:	4b25      	ldr	r3, [pc, #148]	; (80099f8 <HAL_I2S_Init+0x27c>)
 8009964:	e001      	b.n	800996a <HAL_I2S_Init+0x1ee>
 8009966:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800996a:	69db      	ldr	r3, [r3, #28]
 800996c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009976:	d003      	beq.n	8009980 <HAL_I2S_Init+0x204>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d103      	bne.n	8009988 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8009980:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009984:	613b      	str	r3, [r7, #16]
 8009986:	e001      	b.n	800998c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8009988:	2300      	movs	r3, #0
 800998a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	689b      	ldr	r3, [r3, #8]
 8009994:	b299      	uxth	r1, r3
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	68db      	ldr	r3, [r3, #12]
 800999a:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	699b      	ldr	r3, [r3, #24]
 80099a0:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80099a2:	4303      	orrs	r3, r0
 80099a4:	b29b      	uxth	r3, r3
 80099a6:	430b      	orrs	r3, r1
 80099a8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80099aa:	4313      	orrs	r3, r2
 80099ac:	b29a      	uxth	r2, r3
 80099ae:	897b      	ldrh	r3, [r7, #10]
 80099b0:	4313      	orrs	r3, r2
 80099b2:	b29b      	uxth	r3, r3
 80099b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80099b8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	4a0d      	ldr	r2, [pc, #52]	; (80099f4 <HAL_I2S_Init+0x278>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d101      	bne.n	80099c8 <HAL_I2S_Init+0x24c>
 80099c4:	4b0c      	ldr	r3, [pc, #48]	; (80099f8 <HAL_I2S_Init+0x27c>)
 80099c6:	e001      	b.n	80099cc <HAL_I2S_Init+0x250>
 80099c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80099cc:	897a      	ldrh	r2, [r7, #10]
 80099ce:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2200      	movs	r2, #0
 80099d4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2201      	movs	r2, #1
 80099da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80099de:	2300      	movs	r3, #0
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	3720      	adds	r7, #32
 80099e4:	46bd      	mov	sp, r7
 80099e6:	bd80      	pop	{r7, pc}
 80099e8:	08009af3 	.word	0x08009af3
 80099ec:	cccccccd 	.word	0xcccccccd
 80099f0:	08009f1d 	.word	0x08009f1d
 80099f4:	40003800 	.word	0x40003800
 80099f8:	40003400 	.word	0x40003400

080099fc <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b083      	sub	sp, #12
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8009a04:	bf00      	nop
 8009a06:	370c      	adds	r7, #12
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr

08009a10 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8009a10:	b480      	push	{r7}
 8009a12:	b083      	sub	sp, #12
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8009a18:	bf00      	nop
 8009a1a:	370c      	adds	r7, #12
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a22:	4770      	bx	lr

08009a24 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8009a24:	b480      	push	{r7}
 8009a26:	b083      	sub	sp, #12
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8009a2c:	bf00      	nop
 8009a2e:	370c      	adds	r7, #12
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr

08009a38 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b082      	sub	sp, #8
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a44:	881a      	ldrh	r2, [r3, #0]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a50:	1c9a      	adds	r2, r3, #2
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a5a:	b29b      	uxth	r3, r3
 8009a5c:	3b01      	subs	r3, #1
 8009a5e:	b29a      	uxth	r2, r3
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a68:	b29b      	uxth	r3, r3
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d10e      	bne.n	8009a8c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	685a      	ldr	r2, [r3, #4]
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009a7c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2201      	movs	r2, #1
 8009a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f7ff ffb8 	bl	80099fc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8009a8c:	bf00      	nop
 8009a8e:	3708      	adds	r7, #8
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b082      	sub	sp, #8
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	68da      	ldr	r2, [r3, #12]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aa6:	b292      	uxth	r2, r2
 8009aa8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aae:	1c9a      	adds	r2, r3, #2
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	3b01      	subs	r3, #1
 8009abc:	b29a      	uxth	r2, r3
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d10e      	bne.n	8009aea <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	685a      	ldr	r2, [r3, #4]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009ada:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f7ff ff93 	bl	8009a10 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8009aea:	bf00      	nop
 8009aec:	3708      	adds	r7, #8
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}

08009af2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8009af2:	b580      	push	{r7, lr}
 8009af4:	b086      	sub	sp, #24
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	689b      	ldr	r3, [r3, #8]
 8009b00:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b08:	b2db      	uxtb	r3, r3
 8009b0a:	2b04      	cmp	r3, #4
 8009b0c:	d13a      	bne.n	8009b84 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	f003 0301 	and.w	r3, r3, #1
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	d109      	bne.n	8009b2c <I2S_IRQHandler+0x3a>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b22:	2b40      	cmp	r3, #64	; 0x40
 8009b24:	d102      	bne.n	8009b2c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f7ff ffb4 	bl	8009a94 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b32:	2b40      	cmp	r3, #64	; 0x40
 8009b34:	d126      	bne.n	8009b84 <I2S_IRQHandler+0x92>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	f003 0320 	and.w	r3, r3, #32
 8009b40:	2b20      	cmp	r3, #32
 8009b42:	d11f      	bne.n	8009b84 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	685a      	ldr	r2, [r3, #4]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009b52:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009b54:	2300      	movs	r3, #0
 8009b56:	613b      	str	r3, [r7, #16]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	68db      	ldr	r3, [r3, #12]
 8009b5e:	613b      	str	r3, [r7, #16]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	689b      	ldr	r3, [r3, #8]
 8009b66:	613b      	str	r3, [r7, #16]
 8009b68:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b76:	f043 0202 	orr.w	r2, r3, #2
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f7ff ff50 	bl	8009a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b8a:	b2db      	uxtb	r3, r3
 8009b8c:	2b03      	cmp	r3, #3
 8009b8e:	d136      	bne.n	8009bfe <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	f003 0302 	and.w	r3, r3, #2
 8009b96:	2b02      	cmp	r3, #2
 8009b98:	d109      	bne.n	8009bae <I2S_IRQHandler+0xbc>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	685b      	ldr	r3, [r3, #4]
 8009ba0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ba4:	2b80      	cmp	r3, #128	; 0x80
 8009ba6:	d102      	bne.n	8009bae <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f7ff ff45 	bl	8009a38 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	f003 0308 	and.w	r3, r3, #8
 8009bb4:	2b08      	cmp	r3, #8
 8009bb6:	d122      	bne.n	8009bfe <I2S_IRQHandler+0x10c>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	685b      	ldr	r3, [r3, #4]
 8009bbe:	f003 0320 	and.w	r3, r3, #32
 8009bc2:	2b20      	cmp	r3, #32
 8009bc4:	d11b      	bne.n	8009bfe <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	685a      	ldr	r2, [r3, #4]
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009bd4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	60fb      	str	r3, [r7, #12]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	689b      	ldr	r3, [r3, #8]
 8009be0:	60fb      	str	r3, [r7, #12]
 8009be2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2201      	movs	r2, #1
 8009be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bf0:	f043 0204 	orr.w	r2, r3, #4
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f7ff ff13 	bl	8009a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009bfe:	bf00      	nop
 8009c00:	3718      	adds	r7, #24
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}
	...

08009c08 <HAL_I2SEx_TransmitReceive_DMA>:
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pTxData, uint16_t *pRxData,
                                                uint16_t Size)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b088      	sub	sp, #32
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	60f8      	str	r0, [r7, #12]
 8009c10:	60b9      	str	r1, [r7, #8]
 8009c12:	607a      	str	r2, [r7, #4]
 8009c14:	807b      	strh	r3, [r7, #2]
  uint32_t *tmp = NULL;
 8009c16:	2300      	movs	r3, #0
 8009c18:	61bb      	str	r3, [r7, #24]
  uint32_t tmp1 = 0U;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	77fb      	strb	r3, [r7, #31]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	2b01      	cmp	r3, #1
 8009c2c:	d002      	beq.n	8009c34 <HAL_I2SEx_TransmitReceive_DMA+0x2c>
  {
    errorcode = HAL_BUSY;
 8009c2e:	2302      	movs	r3, #2
 8009c30:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009c32:	e160      	b.n	8009ef6 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d005      	beq.n	8009c46 <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d002      	beq.n	8009c46 <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8009c40:	887b      	ldrh	r3, [r7, #2]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d101      	bne.n	8009c4a <HAL_I2SEx_TransmitReceive_DMA+0x42>
  {
    return  HAL_ERROR;
 8009c46:	2301      	movs	r3, #1
 8009c48:	e15a      	b.n	8009f00 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c50:	b2db      	uxtb	r3, r3
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d101      	bne.n	8009c5a <HAL_I2SEx_TransmitReceive_DMA+0x52>
 8009c56:	2302      	movs	r3, #2
 8009c58:	e152      	b.n	8009f00 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  hi2s->pTxBuffPtr = pTxData;
 8009c62:	68ba      	ldr	r2, [r7, #8]
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 8009c68:	687a      	ldr	r2, [r7, #4]
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	62da      	str	r2, [r3, #44]	; 0x2c

  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	69db      	ldr	r3, [r3, #28]
 8009c74:	f003 0307 	and.w	r3, r3, #7
 8009c78:	617b      	str	r3, [r7, #20]
  /* Check the Data format: When a 16-bit data frame or a 16-bit data frame extended
  is selected during the I2S configuration phase, the Size parameter means the number
  of 16-bit data length in the transaction and when a 24-bit data frame or a 32-bit data
  frame is selected the Size parameter means the number of 16-bit data length. */
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	2b03      	cmp	r3, #3
 8009c7e:	d002      	beq.n	8009c86 <HAL_I2SEx_TransmitReceive_DMA+0x7e>
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	2b05      	cmp	r3, #5
 8009c84:	d114      	bne.n	8009cb0 <HAL_I2SEx_TransmitReceive_DMA+0xa8>
  {
    hi2s->TxXferSize  = (Size << 1U);
 8009c86:	887b      	ldrh	r3, [r7, #2]
 8009c88:	005b      	lsls	r3, r3, #1
 8009c8a:	b29a      	uxth	r2, r3
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8009c90:	887b      	ldrh	r3, [r7, #2]
 8009c92:	005b      	lsls	r3, r3, #1
 8009c94:	b29a      	uxth	r2, r3
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 8009c9a:	887b      	ldrh	r3, [r7, #2]
 8009c9c:	005b      	lsls	r3, r3, #1
 8009c9e:	b29a      	uxth	r2, r3
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8009ca4:	887b      	ldrh	r3, [r7, #2]
 8009ca6:	005b      	lsls	r3, r3, #1
 8009ca8:	b29a      	uxth	r2, r3
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	865a      	strh	r2, [r3, #50]	; 0x32
 8009cae:	e00b      	b.n	8009cc8 <HAL_I2SEx_TransmitReceive_DMA+0xc0>
  }
  else
  {
    hi2s->TxXferSize  = Size;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	887a      	ldrh	r2, [r7, #2]
 8009cb4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	887a      	ldrh	r2, [r7, #2]
 8009cba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	887a      	ldrh	r2, [r7, #2]
 8009cc0:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	887a      	ldrh	r2, [r7, #2]
 8009cc6:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2205      	movs	r2, #5
 8009cd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cda:	4a8b      	ldr	r2, [pc, #556]	; (8009f08 <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 8009cdc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ce2:	4a8a      	ldr	r2, [pc, #552]	; (8009f0c <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 8009ce4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Rx DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cea:	4a89      	ldr	r2, [pc, #548]	; (8009f10 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 8009cec:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback  = I2SEx_TxRxDMAHalfCplt;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cf2:	4a85      	ldr	r2, [pc, #532]	; (8009f08 <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 8009cf4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cfa:	4a84      	ldr	r2, [pc, #528]	; (8009f0c <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 8009cfc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Tx DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d02:	4a83      	ldr	r2, [pc, #524]	; (8009f10 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 8009d04:	64da      	str	r2, [r3, #76]	; 0x4c

  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	69db      	ldr	r3, [r3, #28]
 8009d0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d10:	617b      	str	r3, [r7, #20]
  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d18:	d002      	beq.n	8009d20 <HAL_I2SEx_TransmitReceive_DMA+0x118>
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d16b      	bne.n	8009df8 <HAL_I2SEx_TransmitReceive_DMA+0x1f0>
  {
    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 8009d20:	1d3b      	adds	r3, r7, #4
 8009d22:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	4a79      	ldr	r2, [pc, #484]	; (8009f14 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d101      	bne.n	8009d36 <HAL_I2SEx_TransmitReceive_DMA+0x12e>
 8009d32:	4b79      	ldr	r3, [pc, #484]	; (8009f18 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009d34:	e001      	b.n	8009d3a <HAL_I2SEx_TransmitReceive_DMA+0x132>
 8009d36:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009d3a:	330c      	adds	r3, #12
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	69bb      	ldr	r3, [r7, #24]
 8009d40:	681a      	ldr	r2, [r3, #0]
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8009d46:	b29b      	uxth	r3, r3
 8009d48:	f7fd fe4c 	bl	80079e4 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4a70      	ldr	r2, [pc, #448]	; (8009f14 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d101      	bne.n	8009d5a <HAL_I2SEx_TransmitReceive_DMA+0x152>
 8009d56:	4b70      	ldr	r3, [pc, #448]	; (8009f18 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009d58:	e001      	b.n	8009d5e <HAL_I2SEx_TransmitReceive_DMA+0x156>
 8009d5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009d5e:	685a      	ldr	r2, [r3, #4]
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	496b      	ldr	r1, [pc, #428]	; (8009f14 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009d66:	428b      	cmp	r3, r1
 8009d68:	d101      	bne.n	8009d6e <HAL_I2SEx_TransmitReceive_DMA+0x166>
 8009d6a:	4b6b      	ldr	r3, [pc, #428]	; (8009f18 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009d6c:	e001      	b.n	8009d72 <HAL_I2SEx_TransmitReceive_DMA+0x16a>
 8009d6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009d72:	f042 0201 	orr.w	r2, r2, #1
 8009d76:	605a      	str	r2, [r3, #4]

    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 8009d78:	f107 0308 	add.w	r3, r7, #8
 8009d7c:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009d82:	69bb      	ldr	r3, [r7, #24]
 8009d84:	6819      	ldr	r1, [r3, #0]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	330c      	adds	r3, #12
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	f7fd fe26 	bl	80079e4 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	685a      	ldr	r2, [r3, #4]
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f042 0202 	orr.w	r2, r2, #2
 8009da6:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	69db      	ldr	r3, [r3, #28]
 8009dae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009db2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009db6:	f000 809e 	beq.w	8009ef6 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    {
      /* Enable I2Sext(receiver) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4a55      	ldr	r2, [pc, #340]	; (8009f14 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d101      	bne.n	8009dc8 <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
 8009dc4:	4b54      	ldr	r3, [pc, #336]	; (8009f18 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009dc6:	e001      	b.n	8009dcc <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
 8009dc8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009dcc:	69da      	ldr	r2, [r3, #28]
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	4950      	ldr	r1, [pc, #320]	; (8009f14 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009dd4:	428b      	cmp	r3, r1
 8009dd6:	d101      	bne.n	8009ddc <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 8009dd8:	4b4f      	ldr	r3, [pc, #316]	; (8009f18 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009dda:	e001      	b.n	8009de0 <HAL_I2SEx_TransmitReceive_DMA+0x1d8>
 8009ddc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009de0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009de4:	61da      	str	r2, [r3, #28]

      /* Enable I2S peripheral after the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	69da      	ldr	r2, [r3, #28]
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009df4:	61da      	str	r2, [r3, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8009df6:	e07e      	b.n	8009ef6 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }
  else
  {
    /* Check if Master Receiver mode is selected */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	69db      	ldr	r3, [r3, #28]
 8009dfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009e06:	d10a      	bne.n	8009e1e <HAL_I2SEx_TransmitReceive_DMA+0x216>
    {
      /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
      access to the SPI_SR register. */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009e08:	2300      	movs	r3, #0
 8009e0a:	613b      	str	r3, [r7, #16]
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	68db      	ldr	r3, [r3, #12]
 8009e12:	613b      	str	r3, [r7, #16]
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	689b      	ldr	r3, [r3, #8]
 8009e1a:	613b      	str	r3, [r7, #16]
 8009e1c:	693b      	ldr	r3, [r7, #16]
    }
    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 8009e1e:	f107 0308 	add.w	r3, r7, #8
 8009e22:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009e28:	69bb      	ldr	r3, [r7, #24]
 8009e2a:	6819      	ldr	r1, [r3, #0]
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4a38      	ldr	r2, [pc, #224]	; (8009f14 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d101      	bne.n	8009e3a <HAL_I2SEx_TransmitReceive_DMA+0x232>
 8009e36:	4b38      	ldr	r3, [pc, #224]	; (8009f18 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009e38:	e001      	b.n	8009e3e <HAL_I2SEx_TransmitReceive_DMA+0x236>
 8009e3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009e3e:	330c      	adds	r3, #12
 8009e40:	461a      	mov	r2, r3
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009e46:	b29b      	uxth	r3, r3
 8009e48:	f7fd fdcc 	bl	80079e4 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	4a30      	ldr	r2, [pc, #192]	; (8009f14 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009e52:	4293      	cmp	r3, r2
 8009e54:	d101      	bne.n	8009e5a <HAL_I2SEx_TransmitReceive_DMA+0x252>
 8009e56:	4b30      	ldr	r3, [pc, #192]	; (8009f18 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009e58:	e001      	b.n	8009e5e <HAL_I2SEx_TransmitReceive_DMA+0x256>
 8009e5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009e5e:	685a      	ldr	r2, [r3, #4]
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	492b      	ldr	r1, [pc, #172]	; (8009f14 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009e66:	428b      	cmp	r3, r1
 8009e68:	d101      	bne.n	8009e6e <HAL_I2SEx_TransmitReceive_DMA+0x266>
 8009e6a:	4b2b      	ldr	r3, [pc, #172]	; (8009f18 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009e6c:	e001      	b.n	8009e72 <HAL_I2SEx_TransmitReceive_DMA+0x26a>
 8009e6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009e72:	f042 0202 	orr.w	r2, r2, #2
 8009e76:	605a      	str	r2, [r3, #4]

    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 8009e78:	1d3b      	adds	r3, r7, #4
 8009e7a:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	330c      	adds	r3, #12
 8009e86:	4619      	mov	r1, r3
 8009e88:	69bb      	ldr	r3, [r7, #24]
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	f7fd fda7 	bl	80079e4 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	685a      	ldr	r2, [r3, #4]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f042 0201 	orr.w	r2, r2, #1
 8009ea4:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	69db      	ldr	r3, [r3, #28]
 8009eac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009eb4:	d01e      	beq.n	8009ef4 <HAL_I2SEx_TransmitReceive_DMA+0x2ec>
    {
      /* Enable I2Sext(transmitter) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	4a16      	ldr	r2, [pc, #88]	; (8009f14 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d101      	bne.n	8009ec4 <HAL_I2SEx_TransmitReceive_DMA+0x2bc>
 8009ec0:	4b15      	ldr	r3, [pc, #84]	; (8009f18 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009ec2:	e001      	b.n	8009ec8 <HAL_I2SEx_TransmitReceive_DMA+0x2c0>
 8009ec4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009ec8:	69da      	ldr	r2, [r3, #28]
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	4911      	ldr	r1, [pc, #68]	; (8009f14 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8009ed0:	428b      	cmp	r3, r1
 8009ed2:	d101      	bne.n	8009ed8 <HAL_I2SEx_TransmitReceive_DMA+0x2d0>
 8009ed4:	4b10      	ldr	r3, [pc, #64]	; (8009f18 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8009ed6:	e001      	b.n	8009edc <HAL_I2SEx_TransmitReceive_DMA+0x2d4>
 8009ed8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009edc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009ee0:	61da      	str	r2, [r3, #28]
      /* Enable I2S peripheral before the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	69da      	ldr	r2, [r3, #28]
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009ef0:	61da      	str	r2, [r3, #28]
 8009ef2:	e000      	b.n	8009ef6 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }

error :
 8009ef4:	bf00      	nop
  __HAL_UNLOCK(hi2s);
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return errorcode;
 8009efe:	7ffb      	ldrb	r3, [r7, #31]
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3720      	adds	r7, #32
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}
 8009f08:	0800a1c5 	.word	0x0800a1c5
 8009f0c:	0800a1e1 	.word	0x0800a1e1
 8009f10:	0800a311 	.word	0x0800a311
 8009f14:	40003800 	.word	0x40003800
 8009f18:	40003400 	.word	0x40003400

08009f1c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b088      	sub	sp, #32
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	689b      	ldr	r3, [r3, #8]
 8009f2a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4aa2      	ldr	r2, [pc, #648]	; (800a1bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d101      	bne.n	8009f3a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8009f36:	4ba2      	ldr	r3, [pc, #648]	; (800a1c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009f38:	e001      	b.n	8009f3e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8009f3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009f3e:	689b      	ldr	r3, [r3, #8]
 8009f40:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a9b      	ldr	r2, [pc, #620]	; (800a1bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d101      	bne.n	8009f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8009f54:	4b9a      	ldr	r3, [pc, #616]	; (800a1c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009f56:	e001      	b.n	8009f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8009f58:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009f5c:	685b      	ldr	r3, [r3, #4]
 8009f5e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	685b      	ldr	r3, [r3, #4]
 8009f64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f68:	d004      	beq.n	8009f74 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	685b      	ldr	r3, [r3, #4]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	f040 8099 	bne.w	800a0a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8009f74:	69fb      	ldr	r3, [r7, #28]
 8009f76:	f003 0302 	and.w	r3, r3, #2
 8009f7a:	2b02      	cmp	r3, #2
 8009f7c:	d107      	bne.n	8009f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d002      	beq.n	8009f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f000 fa01 	bl	800a390 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8009f8e:	69bb      	ldr	r3, [r7, #24]
 8009f90:	f003 0301 	and.w	r3, r3, #1
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d107      	bne.n	8009fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d002      	beq.n	8009fa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f000 faa4 	bl	800a4f0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8009fa8:	69bb      	ldr	r3, [r7, #24]
 8009faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fae:	2b40      	cmp	r3, #64	; 0x40
 8009fb0:	d13a      	bne.n	800a028 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	f003 0320 	and.w	r3, r3, #32
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d035      	beq.n	800a028 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a7e      	ldr	r2, [pc, #504]	; (800a1bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d101      	bne.n	8009fca <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8009fc6:	4b7e      	ldr	r3, [pc, #504]	; (800a1c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009fc8:	e001      	b.n	8009fce <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8009fca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009fce:	685a      	ldr	r2, [r3, #4]
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	4979      	ldr	r1, [pc, #484]	; (800a1bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009fd6:	428b      	cmp	r3, r1
 8009fd8:	d101      	bne.n	8009fde <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8009fda:	4b79      	ldr	r3, [pc, #484]	; (800a1c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009fdc:	e001      	b.n	8009fe2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8009fde:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009fe2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009fe6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	685a      	ldr	r2, [r3, #4]
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009ff6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	60fb      	str	r3, [r7, #12]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	68db      	ldr	r3, [r3, #12]
 800a002:	60fb      	str	r3, [r7, #12]
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	60fb      	str	r3, [r7, #12]
 800a00c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2201      	movs	r2, #1
 800a012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a01a:	f043 0202 	orr.w	r2, r3, #2
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f7ff fcfe 	bl	8009a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a028:	69fb      	ldr	r3, [r7, #28]
 800a02a:	f003 0308 	and.w	r3, r3, #8
 800a02e:	2b08      	cmp	r3, #8
 800a030:	f040 80be 	bne.w	800a1b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	f003 0320 	and.w	r3, r3, #32
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	f000 80b8 	beq.w	800a1b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	685a      	ldr	r2, [r3, #4]
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a04e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4a59      	ldr	r2, [pc, #356]	; (800a1bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d101      	bne.n	800a05e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800a05a:	4b59      	ldr	r3, [pc, #356]	; (800a1c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a05c:	e001      	b.n	800a062 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800a05e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a062:	685a      	ldr	r2, [r3, #4]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4954      	ldr	r1, [pc, #336]	; (800a1bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a06a:	428b      	cmp	r3, r1
 800a06c:	d101      	bne.n	800a072 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800a06e:	4b54      	ldr	r3, [pc, #336]	; (800a1c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a070:	e001      	b.n	800a076 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800a072:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a076:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a07a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a07c:	2300      	movs	r3, #0
 800a07e:	60bb      	str	r3, [r7, #8]
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	60bb      	str	r3, [r7, #8]
 800a088:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2201      	movs	r2, #1
 800a08e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a096:	f043 0204 	orr.w	r2, r3, #4
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f7ff fcc0 	bl	8009a24 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a0a4:	e084      	b.n	800a1b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800a0a6:	69bb      	ldr	r3, [r7, #24]
 800a0a8:	f003 0302 	and.w	r3, r3, #2
 800a0ac:	2b02      	cmp	r3, #2
 800a0ae:	d107      	bne.n	800a0c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d002      	beq.n	800a0c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f000 f99a 	bl	800a3f4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800a0c0:	69fb      	ldr	r3, [r7, #28]
 800a0c2:	f003 0301 	and.w	r3, r3, #1
 800a0c6:	2b01      	cmp	r3, #1
 800a0c8:	d107      	bne.n	800a0da <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d002      	beq.n	800a0da <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f000 f9d9 	bl	800a48c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a0da:	69fb      	ldr	r3, [r7, #28]
 800a0dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0e0:	2b40      	cmp	r3, #64	; 0x40
 800a0e2:	d12f      	bne.n	800a144 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	f003 0320 	and.w	r3, r3, #32
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d02a      	beq.n	800a144 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	685a      	ldr	r2, [r3, #4]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a0fc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4a2e      	ldr	r2, [pc, #184]	; (800a1bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a104:	4293      	cmp	r3, r2
 800a106:	d101      	bne.n	800a10c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800a108:	4b2d      	ldr	r3, [pc, #180]	; (800a1c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a10a:	e001      	b.n	800a110 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800a10c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a110:	685a      	ldr	r2, [r3, #4]
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4929      	ldr	r1, [pc, #164]	; (800a1bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a118:	428b      	cmp	r3, r1
 800a11a:	d101      	bne.n	800a120 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800a11c:	4b28      	ldr	r3, [pc, #160]	; (800a1c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a11e:	e001      	b.n	800a124 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800a120:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a124:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a128:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2201      	movs	r2, #1
 800a12e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a136:	f043 0202 	orr.w	r2, r3, #2
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f7ff fc70 	bl	8009a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800a144:	69bb      	ldr	r3, [r7, #24]
 800a146:	f003 0308 	and.w	r3, r3, #8
 800a14a:	2b08      	cmp	r3, #8
 800a14c:	d131      	bne.n	800a1b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800a14e:	693b      	ldr	r3, [r7, #16]
 800a150:	f003 0320 	and.w	r3, r3, #32
 800a154:	2b00      	cmp	r3, #0
 800a156:	d02c      	beq.n	800a1b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4a17      	ldr	r2, [pc, #92]	; (800a1bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d101      	bne.n	800a166 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800a162:	4b17      	ldr	r3, [pc, #92]	; (800a1c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a164:	e001      	b.n	800a16a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800a166:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a16a:	685a      	ldr	r2, [r3, #4]
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	4912      	ldr	r1, [pc, #72]	; (800a1bc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a172:	428b      	cmp	r3, r1
 800a174:	d101      	bne.n	800a17a <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800a176:	4b12      	ldr	r3, [pc, #72]	; (800a1c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a178:	e001      	b.n	800a17e <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800a17a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a17e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a182:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	685a      	ldr	r2, [r3, #4]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a192:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2201      	movs	r2, #1
 800a198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1a0:	f043 0204 	orr.w	r2, r3, #4
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f7ff fc3b 	bl	8009a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a1ae:	e000      	b.n	800a1b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a1b0:	bf00      	nop
}
 800a1b2:	bf00      	nop
 800a1b4:	3720      	adds	r7, #32
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}
 800a1ba:	bf00      	nop
 800a1bc:	40003800 	.word	0x40003800
 800a1c0:	40003400 	.word	0x40003400

0800a1c4 <I2SEx_TxRxDMAHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMAHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b084      	sub	sp, #16
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1d0:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx Half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxHalfCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 800a1d2:	68f8      	ldr	r0, [r7, #12]
 800a1d4:	f7f7 f95c 	bl	8001490 <HAL_I2SEx_TxRxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800a1d8:	bf00      	nop
 800a1da:	3710      	adds	r7, #16
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}

0800a1e0 <I2SEx_TxRxDMACplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMACplt(DMA_HandleTypeDef *hdma)
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b084      	sub	sp, #16
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1ec:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	69db      	ldr	r3, [r3, #28]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	f040 8084 	bne.w	800a300 <I2SEx_TxRxDMACplt+0x120>
  {
    if (hi2s->hdmarx == hdma)
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	429a      	cmp	r2, r3
 800a200:	d13c      	bne.n	800a27c <I2SEx_TxRxDMACplt+0x9c>
    {
      /* Disable Rx DMA Request */
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	69db      	ldr	r3, [r3, #28]
 800a208:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a20c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a210:	d006      	beq.n	800a220 <I2SEx_TxRxDMACplt+0x40>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	69db      	ldr	r3, [r3, #28]
 800a218:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d116      	bne.n	800a24e <I2SEx_TxRxDMACplt+0x6e>
      {
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	4a38      	ldr	r2, [pc, #224]	; (800a308 <I2SEx_TxRxDMACplt+0x128>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d101      	bne.n	800a22e <I2SEx_TxRxDMACplt+0x4e>
 800a22a:	4b38      	ldr	r3, [pc, #224]	; (800a30c <I2SEx_TxRxDMACplt+0x12c>)
 800a22c:	e001      	b.n	800a232 <I2SEx_TxRxDMACplt+0x52>
 800a22e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a232:	685a      	ldr	r2, [r3, #4]
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	4933      	ldr	r1, [pc, #204]	; (800a308 <I2SEx_TxRxDMACplt+0x128>)
 800a23a:	428b      	cmp	r3, r1
 800a23c:	d101      	bne.n	800a242 <I2SEx_TxRxDMACplt+0x62>
 800a23e:	4b33      	ldr	r3, [pc, #204]	; (800a30c <I2SEx_TxRxDMACplt+0x12c>)
 800a240:	e001      	b.n	800a246 <I2SEx_TxRxDMACplt+0x66>
 800a242:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a246:	f022 0201 	bic.w	r2, r2, #1
 800a24a:	605a      	str	r2, [r3, #4]
 800a24c:	e007      	b.n	800a25e <I2SEx_TxRxDMACplt+0x7e>
      }
      else
      {
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	685a      	ldr	r2, [r3, #4]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f022 0201 	bic.w	r2, r2, #1
 800a25c:	605a      	str	r2, [r3, #4]
      }

      hi2s->RxXferCount = 0U;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2200      	movs	r2, #0
 800a262:	865a      	strh	r2, [r3, #50]	; 0x32

      if (hi2s->TxXferCount == 0U)
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a268:	b29b      	uxth	r3, r3
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d106      	bne.n	800a27c <I2SEx_TxRxDMACplt+0x9c>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2201      	movs	r2, #1
 800a272:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
        hi2s->TxRxCpltCallback(hi2s);
#else
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a276:	68f8      	ldr	r0, [r7, #12]
 800a278:	f7f7 f9ae 	bl	80015d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
      }
    }

    if (hi2s->hdmatx == hdma)
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a280:	687a      	ldr	r2, [r7, #4]
 800a282:	429a      	cmp	r2, r3
 800a284:	d13c      	bne.n	800a300 <I2SEx_TxRxDMACplt+0x120>
    {
      /* Disable Tx DMA Request */
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	69db      	ldr	r3, [r3, #28]
 800a28c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a290:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a294:	d006      	beq.n	800a2a4 <I2SEx_TxRxDMACplt+0xc4>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	69db      	ldr	r3, [r3, #28]
 800a29c:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d108      	bne.n	800a2b6 <I2SEx_TxRxDMACplt+0xd6>
      {
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	685a      	ldr	r2, [r3, #4]
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f022 0202 	bic.w	r2, r2, #2
 800a2b2:	605a      	str	r2, [r3, #4]
 800a2b4:	e015      	b.n	800a2e2 <I2SEx_TxRxDMACplt+0x102>
      }
      else
      {
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	4a13      	ldr	r2, [pc, #76]	; (800a308 <I2SEx_TxRxDMACplt+0x128>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d101      	bne.n	800a2c4 <I2SEx_TxRxDMACplt+0xe4>
 800a2c0:	4b12      	ldr	r3, [pc, #72]	; (800a30c <I2SEx_TxRxDMACplt+0x12c>)
 800a2c2:	e001      	b.n	800a2c8 <I2SEx_TxRxDMACplt+0xe8>
 800a2c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a2c8:	685a      	ldr	r2, [r3, #4]
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	490e      	ldr	r1, [pc, #56]	; (800a308 <I2SEx_TxRxDMACplt+0x128>)
 800a2d0:	428b      	cmp	r3, r1
 800a2d2:	d101      	bne.n	800a2d8 <I2SEx_TxRxDMACplt+0xf8>
 800a2d4:	4b0d      	ldr	r3, [pc, #52]	; (800a30c <I2SEx_TxRxDMACplt+0x12c>)
 800a2d6:	e001      	b.n	800a2dc <I2SEx_TxRxDMACplt+0xfc>
 800a2d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a2dc:	f022 0202 	bic.w	r2, r2, #2
 800a2e0:	605a      	str	r2, [r3, #4]
      }

      hi2s->TxXferCount = 0U;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2s->RxXferCount == 0U)
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a2ec:	b29b      	uxth	r3, r3
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d106      	bne.n	800a300 <I2SEx_TxRxDMACplt+0x120>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	2201      	movs	r2, #1
 800a2f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
        hi2s->TxRxCpltCallback(hi2s);
#else
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a2fa:	68f8      	ldr	r0, [r7, #12]
 800a2fc:	f7f7 f96c 	bl	80015d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
      }
    }
  }
}
 800a300:	bf00      	nop
 800a302:	3710      	adds	r7, #16
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}
 800a308:	40003800 	.word	0x40003800
 800a30c:	40003400 	.word	0x40003400

0800a310 <I2SEx_TxRxDMAError>:
  * @brief  DMA I2S communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void I2SEx_TxRxDMAError(DMA_HandleTypeDef *hdma)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a31c:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	685a      	ldr	r2, [r3, #4]
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f022 0203 	bic.w	r2, r2, #3
 800a32c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	4a15      	ldr	r2, [pc, #84]	; (800a388 <I2SEx_TxRxDMAError+0x78>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d101      	bne.n	800a33c <I2SEx_TxRxDMAError+0x2c>
 800a338:	4b14      	ldr	r3, [pc, #80]	; (800a38c <I2SEx_TxRxDMAError+0x7c>)
 800a33a:	e001      	b.n	800a340 <I2SEx_TxRxDMAError+0x30>
 800a33c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a340:	685a      	ldr	r2, [r3, #4]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4910      	ldr	r1, [pc, #64]	; (800a388 <I2SEx_TxRxDMAError+0x78>)
 800a348:	428b      	cmp	r3, r1
 800a34a:	d101      	bne.n	800a350 <I2SEx_TxRxDMAError+0x40>
 800a34c:	4b0f      	ldr	r3, [pc, #60]	; (800a38c <I2SEx_TxRxDMAError+0x7c>)
 800a34e:	e001      	b.n	800a354 <I2SEx_TxRxDMAError+0x44>
 800a350:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a354:	f022 0203 	bic.w	r2, r2, #3
 800a358:	605a      	str	r2, [r3, #4]

  hi2s->TxXferCount = 0U;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	2200      	movs	r2, #0
 800a35e:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	2200      	movs	r2, #0
 800a364:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2201      	movs	r2, #1
 800a36a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a372:	f043 0208 	orr.w	r2, r3, #8
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800a37a:	68f8      	ldr	r0, [r7, #12]
 800a37c:	f7ff fb52 	bl	8009a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800a380:	bf00      	nop
 800a382:	3710      	adds	r7, #16
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}
 800a388:	40003800 	.word	0x40003800
 800a38c:	40003400 	.word	0x40003400

0800a390 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b082      	sub	sp, #8
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a39c:	1c99      	adds	r1, r3, #2
 800a39e:	687a      	ldr	r2, [r7, #4]
 800a3a0:	6251      	str	r1, [r2, #36]	; 0x24
 800a3a2:	881a      	ldrh	r2, [r3, #0]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a3ae:	b29b      	uxth	r3, r3
 800a3b0:	3b01      	subs	r3, #1
 800a3b2:	b29a      	uxth	r2, r3
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a3bc:	b29b      	uxth	r3, r3
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d113      	bne.n	800a3ea <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	685a      	ldr	r2, [r3, #4]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a3d0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a3d6:	b29b      	uxth	r3, r3
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d106      	bne.n	800a3ea <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2201      	movs	r2, #1
 800a3e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f7f7 f8f7 	bl	80015d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a3ea:	bf00      	nop
 800a3ec:	3708      	adds	r7, #8
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
	...

0800a3f4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b082      	sub	sp, #8
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a400:	1c99      	adds	r1, r3, #2
 800a402:	687a      	ldr	r2, [r7, #4]
 800a404:	6251      	str	r1, [r2, #36]	; 0x24
 800a406:	8819      	ldrh	r1, [r3, #0]
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a1d      	ldr	r2, [pc, #116]	; (800a484 <I2SEx_TxISR_I2SExt+0x90>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d101      	bne.n	800a416 <I2SEx_TxISR_I2SExt+0x22>
 800a412:	4b1d      	ldr	r3, [pc, #116]	; (800a488 <I2SEx_TxISR_I2SExt+0x94>)
 800a414:	e001      	b.n	800a41a <I2SEx_TxISR_I2SExt+0x26>
 800a416:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a41a:	460a      	mov	r2, r1
 800a41c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a422:	b29b      	uxth	r3, r3
 800a424:	3b01      	subs	r3, #1
 800a426:	b29a      	uxth	r2, r3
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a430:	b29b      	uxth	r3, r3
 800a432:	2b00      	cmp	r3, #0
 800a434:	d121      	bne.n	800a47a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	4a12      	ldr	r2, [pc, #72]	; (800a484 <I2SEx_TxISR_I2SExt+0x90>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d101      	bne.n	800a444 <I2SEx_TxISR_I2SExt+0x50>
 800a440:	4b11      	ldr	r3, [pc, #68]	; (800a488 <I2SEx_TxISR_I2SExt+0x94>)
 800a442:	e001      	b.n	800a448 <I2SEx_TxISR_I2SExt+0x54>
 800a444:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a448:	685a      	ldr	r2, [r3, #4]
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	490d      	ldr	r1, [pc, #52]	; (800a484 <I2SEx_TxISR_I2SExt+0x90>)
 800a450:	428b      	cmp	r3, r1
 800a452:	d101      	bne.n	800a458 <I2SEx_TxISR_I2SExt+0x64>
 800a454:	4b0c      	ldr	r3, [pc, #48]	; (800a488 <I2SEx_TxISR_I2SExt+0x94>)
 800a456:	e001      	b.n	800a45c <I2SEx_TxISR_I2SExt+0x68>
 800a458:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a45c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a460:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a466:	b29b      	uxth	r3, r3
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d106      	bne.n	800a47a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2201      	movs	r2, #1
 800a470:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f7f7 f8af 	bl	80015d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a47a:	bf00      	nop
 800a47c:	3708      	adds	r7, #8
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}
 800a482:	bf00      	nop
 800a484:	40003800 	.word	0x40003800
 800a488:	40003400 	.word	0x40003400

0800a48c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b082      	sub	sp, #8
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	68d8      	ldr	r0, [r3, #12]
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a49e:	1c99      	adds	r1, r3, #2
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	62d1      	str	r1, [r2, #44]	; 0x2c
 800a4a4:	b282      	uxth	r2, r0
 800a4a6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	3b01      	subs	r3, #1
 800a4b0:	b29a      	uxth	r2, r3
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a4ba:	b29b      	uxth	r3, r3
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d113      	bne.n	800a4e8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	685a      	ldr	r2, [r3, #4]
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a4ce:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d106      	bne.n	800a4e8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2201      	movs	r2, #1
 800a4de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f7f7 f878 	bl	80015d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a4e8:	bf00      	nop
 800a4ea:	3708      	adds	r7, #8
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}

0800a4f0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b082      	sub	sp, #8
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	4a20      	ldr	r2, [pc, #128]	; (800a580 <I2SEx_RxISR_I2SExt+0x90>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d101      	bne.n	800a506 <I2SEx_RxISR_I2SExt+0x16>
 800a502:	4b20      	ldr	r3, [pc, #128]	; (800a584 <I2SEx_RxISR_I2SExt+0x94>)
 800a504:	e001      	b.n	800a50a <I2SEx_RxISR_I2SExt+0x1a>
 800a506:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a50a:	68d8      	ldr	r0, [r3, #12]
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a510:	1c99      	adds	r1, r3, #2
 800a512:	687a      	ldr	r2, [r7, #4]
 800a514:	62d1      	str	r1, [r2, #44]	; 0x2c
 800a516:	b282      	uxth	r2, r0
 800a518:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a51e:	b29b      	uxth	r3, r3
 800a520:	3b01      	subs	r3, #1
 800a522:	b29a      	uxth	r2, r3
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d121      	bne.n	800a576 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	4a12      	ldr	r2, [pc, #72]	; (800a580 <I2SEx_RxISR_I2SExt+0x90>)
 800a538:	4293      	cmp	r3, r2
 800a53a:	d101      	bne.n	800a540 <I2SEx_RxISR_I2SExt+0x50>
 800a53c:	4b11      	ldr	r3, [pc, #68]	; (800a584 <I2SEx_RxISR_I2SExt+0x94>)
 800a53e:	e001      	b.n	800a544 <I2SEx_RxISR_I2SExt+0x54>
 800a540:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a544:	685a      	ldr	r2, [r3, #4]
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	490d      	ldr	r1, [pc, #52]	; (800a580 <I2SEx_RxISR_I2SExt+0x90>)
 800a54c:	428b      	cmp	r3, r1
 800a54e:	d101      	bne.n	800a554 <I2SEx_RxISR_I2SExt+0x64>
 800a550:	4b0c      	ldr	r3, [pc, #48]	; (800a584 <I2SEx_RxISR_I2SExt+0x94>)
 800a552:	e001      	b.n	800a558 <I2SEx_RxISR_I2SExt+0x68>
 800a554:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a558:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a55c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a562:	b29b      	uxth	r3, r3
 800a564:	2b00      	cmp	r3, #0
 800a566:	d106      	bne.n	800a576 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2201      	movs	r2, #1
 800a56c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f7f7 f831 	bl	80015d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a576:	bf00      	nop
 800a578:	3708      	adds	r7, #8
 800a57a:	46bd      	mov	sp, r7
 800a57c:	bd80      	pop	{r7, pc}
 800a57e:	bf00      	nop
 800a580:	40003800 	.word	0x40003800
 800a584:	40003400 	.word	0x40003400

0800a588 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b086      	sub	sp, #24
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d101      	bne.n	800a59a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a596:	2301      	movs	r3, #1
 800a598:	e22d      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f003 0301 	and.w	r3, r3, #1
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d075      	beq.n	800a692 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a5a6:	4ba3      	ldr	r3, [pc, #652]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a5a8:	689b      	ldr	r3, [r3, #8]
 800a5aa:	f003 030c 	and.w	r3, r3, #12
 800a5ae:	2b04      	cmp	r3, #4
 800a5b0:	d00c      	beq.n	800a5cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a5b2:	4ba0      	ldr	r3, [pc, #640]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a5b4:	689b      	ldr	r3, [r3, #8]
 800a5b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a5ba:	2b08      	cmp	r3, #8
 800a5bc:	d112      	bne.n	800a5e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a5be:	4b9d      	ldr	r3, [pc, #628]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a5c0:	685b      	ldr	r3, [r3, #4]
 800a5c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a5c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a5ca:	d10b      	bne.n	800a5e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5cc:	4b99      	ldr	r3, [pc, #612]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d05b      	beq.n	800a690 <HAL_RCC_OscConfig+0x108>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	685b      	ldr	r3, [r3, #4]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d157      	bne.n	800a690 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	e208      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	685b      	ldr	r3, [r3, #4]
 800a5e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5ec:	d106      	bne.n	800a5fc <HAL_RCC_OscConfig+0x74>
 800a5ee:	4b91      	ldr	r3, [pc, #580]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	4a90      	ldr	r2, [pc, #576]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a5f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a5f8:	6013      	str	r3, [r2, #0]
 800a5fa:	e01d      	b.n	800a638 <HAL_RCC_OscConfig+0xb0>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a604:	d10c      	bne.n	800a620 <HAL_RCC_OscConfig+0x98>
 800a606:	4b8b      	ldr	r3, [pc, #556]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	4a8a      	ldr	r2, [pc, #552]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a60c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a610:	6013      	str	r3, [r2, #0]
 800a612:	4b88      	ldr	r3, [pc, #544]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	4a87      	ldr	r2, [pc, #540]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a61c:	6013      	str	r3, [r2, #0]
 800a61e:	e00b      	b.n	800a638 <HAL_RCC_OscConfig+0xb0>
 800a620:	4b84      	ldr	r3, [pc, #528]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	4a83      	ldr	r2, [pc, #524]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a626:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a62a:	6013      	str	r3, [r2, #0]
 800a62c:	4b81      	ldr	r3, [pc, #516]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	4a80      	ldr	r2, [pc, #512]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a632:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a636:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d013      	beq.n	800a668 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a640:	f7fc ffe2 	bl	8007608 <HAL_GetTick>
 800a644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a646:	e008      	b.n	800a65a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a648:	f7fc ffde 	bl	8007608 <HAL_GetTick>
 800a64c:	4602      	mov	r2, r0
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	1ad3      	subs	r3, r2, r3
 800a652:	2b64      	cmp	r3, #100	; 0x64
 800a654:	d901      	bls.n	800a65a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a656:	2303      	movs	r3, #3
 800a658:	e1cd      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a65a:	4b76      	ldr	r3, [pc, #472]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a662:	2b00      	cmp	r3, #0
 800a664:	d0f0      	beq.n	800a648 <HAL_RCC_OscConfig+0xc0>
 800a666:	e014      	b.n	800a692 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a668:	f7fc ffce 	bl	8007608 <HAL_GetTick>
 800a66c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a66e:	e008      	b.n	800a682 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a670:	f7fc ffca 	bl	8007608 <HAL_GetTick>
 800a674:	4602      	mov	r2, r0
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	1ad3      	subs	r3, r2, r3
 800a67a:	2b64      	cmp	r3, #100	; 0x64
 800a67c:	d901      	bls.n	800a682 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a67e:	2303      	movs	r3, #3
 800a680:	e1b9      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a682:	4b6c      	ldr	r3, [pc, #432]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d1f0      	bne.n	800a670 <HAL_RCC_OscConfig+0xe8>
 800a68e:	e000      	b.n	800a692 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a690:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f003 0302 	and.w	r3, r3, #2
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d063      	beq.n	800a766 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a69e:	4b65      	ldr	r3, [pc, #404]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a6a0:	689b      	ldr	r3, [r3, #8]
 800a6a2:	f003 030c 	and.w	r3, r3, #12
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d00b      	beq.n	800a6c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a6aa:	4b62      	ldr	r3, [pc, #392]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a6ac:	689b      	ldr	r3, [r3, #8]
 800a6ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a6b2:	2b08      	cmp	r3, #8
 800a6b4:	d11c      	bne.n	800a6f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a6b6:	4b5f      	ldr	r3, [pc, #380]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a6b8:	685b      	ldr	r3, [r3, #4]
 800a6ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d116      	bne.n	800a6f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a6c2:	4b5c      	ldr	r3, [pc, #368]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f003 0302 	and.w	r3, r3, #2
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d005      	beq.n	800a6da <HAL_RCC_OscConfig+0x152>
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	68db      	ldr	r3, [r3, #12]
 800a6d2:	2b01      	cmp	r3, #1
 800a6d4:	d001      	beq.n	800a6da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	e18d      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a6da:	4b56      	ldr	r3, [pc, #344]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	691b      	ldr	r3, [r3, #16]
 800a6e6:	00db      	lsls	r3, r3, #3
 800a6e8:	4952      	ldr	r1, [pc, #328]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a6ea:	4313      	orrs	r3, r2
 800a6ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a6ee:	e03a      	b.n	800a766 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	68db      	ldr	r3, [r3, #12]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d020      	beq.n	800a73a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a6f8:	4b4f      	ldr	r3, [pc, #316]	; (800a838 <HAL_RCC_OscConfig+0x2b0>)
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6fe:	f7fc ff83 	bl	8007608 <HAL_GetTick>
 800a702:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a704:	e008      	b.n	800a718 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a706:	f7fc ff7f 	bl	8007608 <HAL_GetTick>
 800a70a:	4602      	mov	r2, r0
 800a70c:	693b      	ldr	r3, [r7, #16]
 800a70e:	1ad3      	subs	r3, r2, r3
 800a710:	2b02      	cmp	r3, #2
 800a712:	d901      	bls.n	800a718 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a714:	2303      	movs	r3, #3
 800a716:	e16e      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a718:	4b46      	ldr	r3, [pc, #280]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	f003 0302 	and.w	r3, r3, #2
 800a720:	2b00      	cmp	r3, #0
 800a722:	d0f0      	beq.n	800a706 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a724:	4b43      	ldr	r3, [pc, #268]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	691b      	ldr	r3, [r3, #16]
 800a730:	00db      	lsls	r3, r3, #3
 800a732:	4940      	ldr	r1, [pc, #256]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a734:	4313      	orrs	r3, r2
 800a736:	600b      	str	r3, [r1, #0]
 800a738:	e015      	b.n	800a766 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a73a:	4b3f      	ldr	r3, [pc, #252]	; (800a838 <HAL_RCC_OscConfig+0x2b0>)
 800a73c:	2200      	movs	r2, #0
 800a73e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a740:	f7fc ff62 	bl	8007608 <HAL_GetTick>
 800a744:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a746:	e008      	b.n	800a75a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a748:	f7fc ff5e 	bl	8007608 <HAL_GetTick>
 800a74c:	4602      	mov	r2, r0
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	1ad3      	subs	r3, r2, r3
 800a752:	2b02      	cmp	r3, #2
 800a754:	d901      	bls.n	800a75a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a756:	2303      	movs	r3, #3
 800a758:	e14d      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a75a:	4b36      	ldr	r3, [pc, #216]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f003 0302 	and.w	r3, r3, #2
 800a762:	2b00      	cmp	r3, #0
 800a764:	d1f0      	bne.n	800a748 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f003 0308 	and.w	r3, r3, #8
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d030      	beq.n	800a7d4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	695b      	ldr	r3, [r3, #20]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d016      	beq.n	800a7a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a77a:	4b30      	ldr	r3, [pc, #192]	; (800a83c <HAL_RCC_OscConfig+0x2b4>)
 800a77c:	2201      	movs	r2, #1
 800a77e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a780:	f7fc ff42 	bl	8007608 <HAL_GetTick>
 800a784:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a786:	e008      	b.n	800a79a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a788:	f7fc ff3e 	bl	8007608 <HAL_GetTick>
 800a78c:	4602      	mov	r2, r0
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	1ad3      	subs	r3, r2, r3
 800a792:	2b02      	cmp	r3, #2
 800a794:	d901      	bls.n	800a79a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a796:	2303      	movs	r3, #3
 800a798:	e12d      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a79a:	4b26      	ldr	r3, [pc, #152]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a79c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a79e:	f003 0302 	and.w	r3, r3, #2
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d0f0      	beq.n	800a788 <HAL_RCC_OscConfig+0x200>
 800a7a6:	e015      	b.n	800a7d4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a7a8:	4b24      	ldr	r3, [pc, #144]	; (800a83c <HAL_RCC_OscConfig+0x2b4>)
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a7ae:	f7fc ff2b 	bl	8007608 <HAL_GetTick>
 800a7b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a7b4:	e008      	b.n	800a7c8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a7b6:	f7fc ff27 	bl	8007608 <HAL_GetTick>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	1ad3      	subs	r3, r2, r3
 800a7c0:	2b02      	cmp	r3, #2
 800a7c2:	d901      	bls.n	800a7c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a7c4:	2303      	movs	r3, #3
 800a7c6:	e116      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a7c8:	4b1a      	ldr	r3, [pc, #104]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a7ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a7cc:	f003 0302 	and.w	r3, r3, #2
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d1f0      	bne.n	800a7b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f003 0304 	and.w	r3, r3, #4
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	f000 80a0 	beq.w	800a922 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a7e6:	4b13      	ldr	r3, [pc, #76]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a7e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d10f      	bne.n	800a812 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	60fb      	str	r3, [r7, #12]
 800a7f6:	4b0f      	ldr	r3, [pc, #60]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a7f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7fa:	4a0e      	ldr	r2, [pc, #56]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a7fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a800:	6413      	str	r3, [r2, #64]	; 0x40
 800a802:	4b0c      	ldr	r3, [pc, #48]	; (800a834 <HAL_RCC_OscConfig+0x2ac>)
 800a804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a80a:	60fb      	str	r3, [r7, #12]
 800a80c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a80e:	2301      	movs	r3, #1
 800a810:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a812:	4b0b      	ldr	r3, [pc, #44]	; (800a840 <HAL_RCC_OscConfig+0x2b8>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d121      	bne.n	800a862 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a81e:	4b08      	ldr	r3, [pc, #32]	; (800a840 <HAL_RCC_OscConfig+0x2b8>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	4a07      	ldr	r2, [pc, #28]	; (800a840 <HAL_RCC_OscConfig+0x2b8>)
 800a824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a82a:	f7fc feed 	bl	8007608 <HAL_GetTick>
 800a82e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a830:	e011      	b.n	800a856 <HAL_RCC_OscConfig+0x2ce>
 800a832:	bf00      	nop
 800a834:	40023800 	.word	0x40023800
 800a838:	42470000 	.word	0x42470000
 800a83c:	42470e80 	.word	0x42470e80
 800a840:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a844:	f7fc fee0 	bl	8007608 <HAL_GetTick>
 800a848:	4602      	mov	r2, r0
 800a84a:	693b      	ldr	r3, [r7, #16]
 800a84c:	1ad3      	subs	r3, r2, r3
 800a84e:	2b02      	cmp	r3, #2
 800a850:	d901      	bls.n	800a856 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800a852:	2303      	movs	r3, #3
 800a854:	e0cf      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a856:	4b6a      	ldr	r3, [pc, #424]	; (800aa00 <HAL_RCC_OscConfig+0x478>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d0f0      	beq.n	800a844 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	689b      	ldr	r3, [r3, #8]
 800a866:	2b01      	cmp	r3, #1
 800a868:	d106      	bne.n	800a878 <HAL_RCC_OscConfig+0x2f0>
 800a86a:	4b66      	ldr	r3, [pc, #408]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a86c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a86e:	4a65      	ldr	r2, [pc, #404]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a870:	f043 0301 	orr.w	r3, r3, #1
 800a874:	6713      	str	r3, [r2, #112]	; 0x70
 800a876:	e01c      	b.n	800a8b2 <HAL_RCC_OscConfig+0x32a>
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	689b      	ldr	r3, [r3, #8]
 800a87c:	2b05      	cmp	r3, #5
 800a87e:	d10c      	bne.n	800a89a <HAL_RCC_OscConfig+0x312>
 800a880:	4b60      	ldr	r3, [pc, #384]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a884:	4a5f      	ldr	r2, [pc, #380]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a886:	f043 0304 	orr.w	r3, r3, #4
 800a88a:	6713      	str	r3, [r2, #112]	; 0x70
 800a88c:	4b5d      	ldr	r3, [pc, #372]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a88e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a890:	4a5c      	ldr	r2, [pc, #368]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a892:	f043 0301 	orr.w	r3, r3, #1
 800a896:	6713      	str	r3, [r2, #112]	; 0x70
 800a898:	e00b      	b.n	800a8b2 <HAL_RCC_OscConfig+0x32a>
 800a89a:	4b5a      	ldr	r3, [pc, #360]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a89c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a89e:	4a59      	ldr	r2, [pc, #356]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a8a0:	f023 0301 	bic.w	r3, r3, #1
 800a8a4:	6713      	str	r3, [r2, #112]	; 0x70
 800a8a6:	4b57      	ldr	r3, [pc, #348]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a8a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8aa:	4a56      	ldr	r2, [pc, #344]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a8ac:	f023 0304 	bic.w	r3, r3, #4
 800a8b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	689b      	ldr	r3, [r3, #8]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d015      	beq.n	800a8e6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8ba:	f7fc fea5 	bl	8007608 <HAL_GetTick>
 800a8be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a8c0:	e00a      	b.n	800a8d8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a8c2:	f7fc fea1 	bl	8007608 <HAL_GetTick>
 800a8c6:	4602      	mov	r2, r0
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	1ad3      	subs	r3, r2, r3
 800a8cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d901      	bls.n	800a8d8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800a8d4:	2303      	movs	r3, #3
 800a8d6:	e08e      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a8d8:	4b4a      	ldr	r3, [pc, #296]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a8da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8dc:	f003 0302 	and.w	r3, r3, #2
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d0ee      	beq.n	800a8c2 <HAL_RCC_OscConfig+0x33a>
 800a8e4:	e014      	b.n	800a910 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a8e6:	f7fc fe8f 	bl	8007608 <HAL_GetTick>
 800a8ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a8ec:	e00a      	b.n	800a904 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a8ee:	f7fc fe8b 	bl	8007608 <HAL_GetTick>
 800a8f2:	4602      	mov	r2, r0
 800a8f4:	693b      	ldr	r3, [r7, #16]
 800a8f6:	1ad3      	subs	r3, r2, r3
 800a8f8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d901      	bls.n	800a904 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800a900:	2303      	movs	r3, #3
 800a902:	e078      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a904:	4b3f      	ldr	r3, [pc, #252]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a908:	f003 0302 	and.w	r3, r3, #2
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d1ee      	bne.n	800a8ee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a910:	7dfb      	ldrb	r3, [r7, #23]
 800a912:	2b01      	cmp	r3, #1
 800a914:	d105      	bne.n	800a922 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a916:	4b3b      	ldr	r3, [pc, #236]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a91a:	4a3a      	ldr	r2, [pc, #232]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a91c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a920:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	699b      	ldr	r3, [r3, #24]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d064      	beq.n	800a9f4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a92a:	4b36      	ldr	r3, [pc, #216]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a92c:	689b      	ldr	r3, [r3, #8]
 800a92e:	f003 030c 	and.w	r3, r3, #12
 800a932:	2b08      	cmp	r3, #8
 800a934:	d05c      	beq.n	800a9f0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	699b      	ldr	r3, [r3, #24]
 800a93a:	2b02      	cmp	r3, #2
 800a93c:	d141      	bne.n	800a9c2 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a93e:	4b32      	ldr	r3, [pc, #200]	; (800aa08 <HAL_RCC_OscConfig+0x480>)
 800a940:	2200      	movs	r2, #0
 800a942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a944:	f7fc fe60 	bl	8007608 <HAL_GetTick>
 800a948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a94a:	e008      	b.n	800a95e <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a94c:	f7fc fe5c 	bl	8007608 <HAL_GetTick>
 800a950:	4602      	mov	r2, r0
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	1ad3      	subs	r3, r2, r3
 800a956:	2b02      	cmp	r3, #2
 800a958:	d901      	bls.n	800a95e <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800a95a:	2303      	movs	r3, #3
 800a95c:	e04b      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a95e:	4b29      	ldr	r3, [pc, #164]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a966:	2b00      	cmp	r3, #0
 800a968:	d1f0      	bne.n	800a94c <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	69da      	ldr	r2, [r3, #28]
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6a1b      	ldr	r3, [r3, #32]
 800a972:	431a      	orrs	r2, r3
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a978:	019b      	lsls	r3, r3, #6
 800a97a:	431a      	orrs	r2, r3
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a980:	085b      	lsrs	r3, r3, #1
 800a982:	3b01      	subs	r3, #1
 800a984:	041b      	lsls	r3, r3, #16
 800a986:	431a      	orrs	r2, r3
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a98c:	061b      	lsls	r3, r3, #24
 800a98e:	491d      	ldr	r1, [pc, #116]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a990:	4313      	orrs	r3, r2
 800a992:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a994:	4b1c      	ldr	r3, [pc, #112]	; (800aa08 <HAL_RCC_OscConfig+0x480>)
 800a996:	2201      	movs	r2, #1
 800a998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a99a:	f7fc fe35 	bl	8007608 <HAL_GetTick>
 800a99e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a9a0:	e008      	b.n	800a9b4 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a9a2:	f7fc fe31 	bl	8007608 <HAL_GetTick>
 800a9a6:	4602      	mov	r2, r0
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	1ad3      	subs	r3, r2, r3
 800a9ac:	2b02      	cmp	r3, #2
 800a9ae:	d901      	bls.n	800a9b4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800a9b0:	2303      	movs	r3, #3
 800a9b2:	e020      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a9b4:	4b13      	ldr	r3, [pc, #76]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d0f0      	beq.n	800a9a2 <HAL_RCC_OscConfig+0x41a>
 800a9c0:	e018      	b.n	800a9f4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9c2:	4b11      	ldr	r3, [pc, #68]	; (800aa08 <HAL_RCC_OscConfig+0x480>)
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a9c8:	f7fc fe1e 	bl	8007608 <HAL_GetTick>
 800a9cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9ce:	e008      	b.n	800a9e2 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a9d0:	f7fc fe1a 	bl	8007608 <HAL_GetTick>
 800a9d4:	4602      	mov	r2, r0
 800a9d6:	693b      	ldr	r3, [r7, #16]
 800a9d8:	1ad3      	subs	r3, r2, r3
 800a9da:	2b02      	cmp	r3, #2
 800a9dc:	d901      	bls.n	800a9e2 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800a9de:	2303      	movs	r3, #3
 800a9e0:	e009      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9e2:	4b08      	ldr	r3, [pc, #32]	; (800aa04 <HAL_RCC_OscConfig+0x47c>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d1f0      	bne.n	800a9d0 <HAL_RCC_OscConfig+0x448>
 800a9ee:	e001      	b.n	800a9f4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	e000      	b.n	800a9f6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800a9f4:	2300      	movs	r3, #0
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3718      	adds	r7, #24
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}
 800a9fe:	bf00      	nop
 800aa00:	40007000 	.word	0x40007000
 800aa04:	40023800 	.word	0x40023800
 800aa08:	42470060 	.word	0x42470060

0800aa0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b084      	sub	sp, #16
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d101      	bne.n	800aa20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	e0ca      	b.n	800abb6 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800aa20:	4b67      	ldr	r3, [pc, #412]	; (800abc0 <HAL_RCC_ClockConfig+0x1b4>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f003 030f 	and.w	r3, r3, #15
 800aa28:	683a      	ldr	r2, [r7, #0]
 800aa2a:	429a      	cmp	r2, r3
 800aa2c:	d90c      	bls.n	800aa48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aa2e:	4b64      	ldr	r3, [pc, #400]	; (800abc0 <HAL_RCC_ClockConfig+0x1b4>)
 800aa30:	683a      	ldr	r2, [r7, #0]
 800aa32:	b2d2      	uxtb	r2, r2
 800aa34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aa36:	4b62      	ldr	r3, [pc, #392]	; (800abc0 <HAL_RCC_ClockConfig+0x1b4>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f003 030f 	and.w	r3, r3, #15
 800aa3e:	683a      	ldr	r2, [r7, #0]
 800aa40:	429a      	cmp	r2, r3
 800aa42:	d001      	beq.n	800aa48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800aa44:	2301      	movs	r3, #1
 800aa46:	e0b6      	b.n	800abb6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f003 0302 	and.w	r3, r3, #2
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d020      	beq.n	800aa96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	f003 0304 	and.w	r3, r3, #4
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d005      	beq.n	800aa6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800aa60:	4b58      	ldr	r3, [pc, #352]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800aa62:	689b      	ldr	r3, [r3, #8]
 800aa64:	4a57      	ldr	r2, [pc, #348]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800aa66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800aa6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f003 0308 	and.w	r3, r3, #8
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d005      	beq.n	800aa84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800aa78:	4b52      	ldr	r3, [pc, #328]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800aa7a:	689b      	ldr	r3, [r3, #8]
 800aa7c:	4a51      	ldr	r2, [pc, #324]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800aa7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800aa82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aa84:	4b4f      	ldr	r3, [pc, #316]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800aa86:	689b      	ldr	r3, [r3, #8]
 800aa88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	689b      	ldr	r3, [r3, #8]
 800aa90:	494c      	ldr	r1, [pc, #304]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800aa92:	4313      	orrs	r3, r2
 800aa94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f003 0301 	and.w	r3, r3, #1
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d044      	beq.n	800ab2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	685b      	ldr	r3, [r3, #4]
 800aaa6:	2b01      	cmp	r3, #1
 800aaa8:	d107      	bne.n	800aaba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800aaaa:	4b46      	ldr	r3, [pc, #280]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d119      	bne.n	800aaea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800aab6:	2301      	movs	r3, #1
 800aab8:	e07d      	b.n	800abb6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	685b      	ldr	r3, [r3, #4]
 800aabe:	2b02      	cmp	r3, #2
 800aac0:	d003      	beq.n	800aaca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800aac6:	2b03      	cmp	r3, #3
 800aac8:	d107      	bne.n	800aada <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aaca:	4b3e      	ldr	r3, [pc, #248]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d109      	bne.n	800aaea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800aad6:	2301      	movs	r3, #1
 800aad8:	e06d      	b.n	800abb6 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aada:	4b3a      	ldr	r3, [pc, #232]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f003 0302 	and.w	r3, r3, #2
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d101      	bne.n	800aaea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800aae6:	2301      	movs	r3, #1
 800aae8:	e065      	b.n	800abb6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800aaea:	4b36      	ldr	r3, [pc, #216]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	f023 0203 	bic.w	r2, r3, #3
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	685b      	ldr	r3, [r3, #4]
 800aaf6:	4933      	ldr	r1, [pc, #204]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800aafc:	f7fc fd84 	bl	8007608 <HAL_GetTick>
 800ab00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab02:	e00a      	b.n	800ab1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab04:	f7fc fd80 	bl	8007608 <HAL_GetTick>
 800ab08:	4602      	mov	r2, r0
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	1ad3      	subs	r3, r2, r3
 800ab0e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d901      	bls.n	800ab1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ab16:	2303      	movs	r3, #3
 800ab18:	e04d      	b.n	800abb6 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab1a:	4b2a      	ldr	r3, [pc, #168]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800ab1c:	689b      	ldr	r3, [r3, #8]
 800ab1e:	f003 020c 	and.w	r2, r3, #12
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	685b      	ldr	r3, [r3, #4]
 800ab26:	009b      	lsls	r3, r3, #2
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d1eb      	bne.n	800ab04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ab2c:	4b24      	ldr	r3, [pc, #144]	; (800abc0 <HAL_RCC_ClockConfig+0x1b4>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f003 030f 	and.w	r3, r3, #15
 800ab34:	683a      	ldr	r2, [r7, #0]
 800ab36:	429a      	cmp	r2, r3
 800ab38:	d20c      	bcs.n	800ab54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab3a:	4b21      	ldr	r3, [pc, #132]	; (800abc0 <HAL_RCC_ClockConfig+0x1b4>)
 800ab3c:	683a      	ldr	r2, [r7, #0]
 800ab3e:	b2d2      	uxtb	r2, r2
 800ab40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab42:	4b1f      	ldr	r3, [pc, #124]	; (800abc0 <HAL_RCC_ClockConfig+0x1b4>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f003 030f 	and.w	r3, r3, #15
 800ab4a:	683a      	ldr	r2, [r7, #0]
 800ab4c:	429a      	cmp	r2, r3
 800ab4e:	d001      	beq.n	800ab54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ab50:	2301      	movs	r3, #1
 800ab52:	e030      	b.n	800abb6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	f003 0304 	and.w	r3, r3, #4
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d008      	beq.n	800ab72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ab60:	4b18      	ldr	r3, [pc, #96]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800ab62:	689b      	ldr	r3, [r3, #8]
 800ab64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	68db      	ldr	r3, [r3, #12]
 800ab6c:	4915      	ldr	r1, [pc, #84]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800ab6e:	4313      	orrs	r3, r2
 800ab70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	f003 0308 	and.w	r3, r3, #8
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d009      	beq.n	800ab92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ab7e:	4b11      	ldr	r3, [pc, #68]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800ab80:	689b      	ldr	r3, [r3, #8]
 800ab82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	691b      	ldr	r3, [r3, #16]
 800ab8a:	00db      	lsls	r3, r3, #3
 800ab8c:	490d      	ldr	r1, [pc, #52]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800ab8e:	4313      	orrs	r3, r2
 800ab90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800ab92:	f000 f81d 	bl	800abd0 <HAL_RCC_GetSysClockFreq>
 800ab96:	4601      	mov	r1, r0
 800ab98:	4b0a      	ldr	r3, [pc, #40]	; (800abc4 <HAL_RCC_ClockConfig+0x1b8>)
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	091b      	lsrs	r3, r3, #4
 800ab9e:	f003 030f 	and.w	r3, r3, #15
 800aba2:	4a09      	ldr	r2, [pc, #36]	; (800abc8 <HAL_RCC_ClockConfig+0x1bc>)
 800aba4:	5cd3      	ldrb	r3, [r2, r3]
 800aba6:	fa21 f303 	lsr.w	r3, r1, r3
 800abaa:	4a08      	ldr	r2, [pc, #32]	; (800abcc <HAL_RCC_ClockConfig+0x1c0>)
 800abac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800abae:	2000      	movs	r0, #0
 800abb0:	f7fc fce6 	bl	8007580 <HAL_InitTick>

  return HAL_OK;
 800abb4:	2300      	movs	r3, #0
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	3710      	adds	r7, #16
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}
 800abbe:	bf00      	nop
 800abc0:	40023c00 	.word	0x40023c00
 800abc4:	40023800 	.word	0x40023800
 800abc8:	0800f888 	.word	0x0800f888
 800abcc:	20000030 	.word	0x20000030

0800abd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800abd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abd2:	b085      	sub	sp, #20
 800abd4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800abd6:	2300      	movs	r3, #0
 800abd8:	607b      	str	r3, [r7, #4]
 800abda:	2300      	movs	r3, #0
 800abdc:	60fb      	str	r3, [r7, #12]
 800abde:	2300      	movs	r3, #0
 800abe0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800abe2:	2300      	movs	r3, #0
 800abe4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800abe6:	4b63      	ldr	r3, [pc, #396]	; (800ad74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800abe8:	689b      	ldr	r3, [r3, #8]
 800abea:	f003 030c 	and.w	r3, r3, #12
 800abee:	2b04      	cmp	r3, #4
 800abf0:	d007      	beq.n	800ac02 <HAL_RCC_GetSysClockFreq+0x32>
 800abf2:	2b08      	cmp	r3, #8
 800abf4:	d008      	beq.n	800ac08 <HAL_RCC_GetSysClockFreq+0x38>
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	f040 80b4 	bne.w	800ad64 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800abfc:	4b5e      	ldr	r3, [pc, #376]	; (800ad78 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800abfe:	60bb      	str	r3, [r7, #8]
       break;
 800ac00:	e0b3      	b.n	800ad6a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800ac02:	4b5e      	ldr	r3, [pc, #376]	; (800ad7c <HAL_RCC_GetSysClockFreq+0x1ac>)
 800ac04:	60bb      	str	r3, [r7, #8]
      break;
 800ac06:	e0b0      	b.n	800ad6a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ac08:	4b5a      	ldr	r3, [pc, #360]	; (800ad74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ac0a:	685b      	ldr	r3, [r3, #4]
 800ac0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ac10:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800ac12:	4b58      	ldr	r3, [pc, #352]	; (800ad74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ac14:	685b      	ldr	r3, [r3, #4]
 800ac16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d04a      	beq.n	800acb4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ac1e:	4b55      	ldr	r3, [pc, #340]	; (800ad74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ac20:	685b      	ldr	r3, [r3, #4]
 800ac22:	099b      	lsrs	r3, r3, #6
 800ac24:	f04f 0400 	mov.w	r4, #0
 800ac28:	f240 11ff 	movw	r1, #511	; 0x1ff
 800ac2c:	f04f 0200 	mov.w	r2, #0
 800ac30:	ea03 0501 	and.w	r5, r3, r1
 800ac34:	ea04 0602 	and.w	r6, r4, r2
 800ac38:	4629      	mov	r1, r5
 800ac3a:	4632      	mov	r2, r6
 800ac3c:	f04f 0300 	mov.w	r3, #0
 800ac40:	f04f 0400 	mov.w	r4, #0
 800ac44:	0154      	lsls	r4, r2, #5
 800ac46:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800ac4a:	014b      	lsls	r3, r1, #5
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	4622      	mov	r2, r4
 800ac50:	1b49      	subs	r1, r1, r5
 800ac52:	eb62 0206 	sbc.w	r2, r2, r6
 800ac56:	f04f 0300 	mov.w	r3, #0
 800ac5a:	f04f 0400 	mov.w	r4, #0
 800ac5e:	0194      	lsls	r4, r2, #6
 800ac60:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800ac64:	018b      	lsls	r3, r1, #6
 800ac66:	1a5b      	subs	r3, r3, r1
 800ac68:	eb64 0402 	sbc.w	r4, r4, r2
 800ac6c:	f04f 0100 	mov.w	r1, #0
 800ac70:	f04f 0200 	mov.w	r2, #0
 800ac74:	00e2      	lsls	r2, r4, #3
 800ac76:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800ac7a:	00d9      	lsls	r1, r3, #3
 800ac7c:	460b      	mov	r3, r1
 800ac7e:	4614      	mov	r4, r2
 800ac80:	195b      	adds	r3, r3, r5
 800ac82:	eb44 0406 	adc.w	r4, r4, r6
 800ac86:	f04f 0100 	mov.w	r1, #0
 800ac8a:	f04f 0200 	mov.w	r2, #0
 800ac8e:	0262      	lsls	r2, r4, #9
 800ac90:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800ac94:	0259      	lsls	r1, r3, #9
 800ac96:	460b      	mov	r3, r1
 800ac98:	4614      	mov	r4, r2
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	4621      	mov	r1, r4
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	f04f 0400 	mov.w	r4, #0
 800aca4:	461a      	mov	r2, r3
 800aca6:	4623      	mov	r3, r4
 800aca8:	f7f5 ff92 	bl	8000bd0 <__aeabi_uldivmod>
 800acac:	4603      	mov	r3, r0
 800acae:	460c      	mov	r4, r1
 800acb0:	60fb      	str	r3, [r7, #12]
 800acb2:	e049      	b.n	800ad48 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800acb4:	4b2f      	ldr	r3, [pc, #188]	; (800ad74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800acb6:	685b      	ldr	r3, [r3, #4]
 800acb8:	099b      	lsrs	r3, r3, #6
 800acba:	f04f 0400 	mov.w	r4, #0
 800acbe:	f240 11ff 	movw	r1, #511	; 0x1ff
 800acc2:	f04f 0200 	mov.w	r2, #0
 800acc6:	ea03 0501 	and.w	r5, r3, r1
 800acca:	ea04 0602 	and.w	r6, r4, r2
 800acce:	4629      	mov	r1, r5
 800acd0:	4632      	mov	r2, r6
 800acd2:	f04f 0300 	mov.w	r3, #0
 800acd6:	f04f 0400 	mov.w	r4, #0
 800acda:	0154      	lsls	r4, r2, #5
 800acdc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800ace0:	014b      	lsls	r3, r1, #5
 800ace2:	4619      	mov	r1, r3
 800ace4:	4622      	mov	r2, r4
 800ace6:	1b49      	subs	r1, r1, r5
 800ace8:	eb62 0206 	sbc.w	r2, r2, r6
 800acec:	f04f 0300 	mov.w	r3, #0
 800acf0:	f04f 0400 	mov.w	r4, #0
 800acf4:	0194      	lsls	r4, r2, #6
 800acf6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800acfa:	018b      	lsls	r3, r1, #6
 800acfc:	1a5b      	subs	r3, r3, r1
 800acfe:	eb64 0402 	sbc.w	r4, r4, r2
 800ad02:	f04f 0100 	mov.w	r1, #0
 800ad06:	f04f 0200 	mov.w	r2, #0
 800ad0a:	00e2      	lsls	r2, r4, #3
 800ad0c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800ad10:	00d9      	lsls	r1, r3, #3
 800ad12:	460b      	mov	r3, r1
 800ad14:	4614      	mov	r4, r2
 800ad16:	195b      	adds	r3, r3, r5
 800ad18:	eb44 0406 	adc.w	r4, r4, r6
 800ad1c:	f04f 0100 	mov.w	r1, #0
 800ad20:	f04f 0200 	mov.w	r2, #0
 800ad24:	02a2      	lsls	r2, r4, #10
 800ad26:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800ad2a:	0299      	lsls	r1, r3, #10
 800ad2c:	460b      	mov	r3, r1
 800ad2e:	4614      	mov	r4, r2
 800ad30:	4618      	mov	r0, r3
 800ad32:	4621      	mov	r1, r4
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f04f 0400 	mov.w	r4, #0
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	4623      	mov	r3, r4
 800ad3e:	f7f5 ff47 	bl	8000bd0 <__aeabi_uldivmod>
 800ad42:	4603      	mov	r3, r0
 800ad44:	460c      	mov	r4, r1
 800ad46:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800ad48:	4b0a      	ldr	r3, [pc, #40]	; (800ad74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ad4a:	685b      	ldr	r3, [r3, #4]
 800ad4c:	0c1b      	lsrs	r3, r3, #16
 800ad4e:	f003 0303 	and.w	r3, r3, #3
 800ad52:	3301      	adds	r3, #1
 800ad54:	005b      	lsls	r3, r3, #1
 800ad56:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800ad58:	68fa      	ldr	r2, [r7, #12]
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad60:	60bb      	str	r3, [r7, #8]
      break;
 800ad62:	e002      	b.n	800ad6a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800ad64:	4b04      	ldr	r3, [pc, #16]	; (800ad78 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800ad66:	60bb      	str	r3, [r7, #8]
      break;
 800ad68:	bf00      	nop
    }
  }
  return sysclockfreq;
 800ad6a:	68bb      	ldr	r3, [r7, #8]
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3714      	adds	r7, #20
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad74:	40023800 	.word	0x40023800
 800ad78:	00f42400 	.word	0x00f42400
 800ad7c:	007a1200 	.word	0x007a1200

0800ad80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ad80:	b480      	push	{r7}
 800ad82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ad84:	4b03      	ldr	r3, [pc, #12]	; (800ad94 <HAL_RCC_GetHCLKFreq+0x14>)
 800ad86:	681b      	ldr	r3, [r3, #0]
}
 800ad88:	4618      	mov	r0, r3
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad90:	4770      	bx	lr
 800ad92:	bf00      	nop
 800ad94:	20000030 	.word	0x20000030

0800ad98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800ad9c:	f7ff fff0 	bl	800ad80 <HAL_RCC_GetHCLKFreq>
 800ada0:	4601      	mov	r1, r0
 800ada2:	4b05      	ldr	r3, [pc, #20]	; (800adb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800ada4:	689b      	ldr	r3, [r3, #8]
 800ada6:	0a9b      	lsrs	r3, r3, #10
 800ada8:	f003 0307 	and.w	r3, r3, #7
 800adac:	4a03      	ldr	r2, [pc, #12]	; (800adbc <HAL_RCC_GetPCLK1Freq+0x24>)
 800adae:	5cd3      	ldrb	r3, [r2, r3]
 800adb0:	fa21 f303 	lsr.w	r3, r1, r3
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	bd80      	pop	{r7, pc}
 800adb8:	40023800 	.word	0x40023800
 800adbc:	0800f898 	.word	0x0800f898

0800adc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800adc4:	f7ff ffdc 	bl	800ad80 <HAL_RCC_GetHCLKFreq>
 800adc8:	4601      	mov	r1, r0
 800adca:	4b05      	ldr	r3, [pc, #20]	; (800ade0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800adcc:	689b      	ldr	r3, [r3, #8]
 800adce:	0b5b      	lsrs	r3, r3, #13
 800add0:	f003 0307 	and.w	r3, r3, #7
 800add4:	4a03      	ldr	r2, [pc, #12]	; (800ade4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800add6:	5cd3      	ldrb	r3, [r2, r3]
 800add8:	fa21 f303 	lsr.w	r3, r1, r3
}
 800addc:	4618      	mov	r0, r3
 800adde:	bd80      	pop	{r7, pc}
 800ade0:	40023800 	.word	0x40023800
 800ade4:	0800f898 	.word	0x0800f898

0800ade8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b086      	sub	sp, #24
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800adf0:	2300      	movs	r3, #0
 800adf2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800adf4:	2300      	movs	r3, #0
 800adf6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	f003 0301 	and.w	r3, r3, #1
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d105      	bne.n	800ae10 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d035      	beq.n	800ae7c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800ae10:	4b62      	ldr	r3, [pc, #392]	; (800af9c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800ae12:	2200      	movs	r2, #0
 800ae14:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800ae16:	f7fc fbf7 	bl	8007608 <HAL_GetTick>
 800ae1a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ae1c:	e008      	b.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800ae1e:	f7fc fbf3 	bl	8007608 <HAL_GetTick>
 800ae22:	4602      	mov	r2, r0
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	1ad3      	subs	r3, r2, r3
 800ae28:	2b02      	cmp	r3, #2
 800ae2a:	d901      	bls.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ae2c:	2303      	movs	r3, #3
 800ae2e:	e0b0      	b.n	800af92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ae30:	4b5b      	ldr	r3, [pc, #364]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d1f0      	bne.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	685b      	ldr	r3, [r3, #4]
 800ae40:	019a      	lsls	r2, r3, #6
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	689b      	ldr	r3, [r3, #8]
 800ae46:	071b      	lsls	r3, r3, #28
 800ae48:	4955      	ldr	r1, [pc, #340]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ae4a:	4313      	orrs	r3, r2
 800ae4c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800ae50:	4b52      	ldr	r3, [pc, #328]	; (800af9c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800ae52:	2201      	movs	r2, #1
 800ae54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800ae56:	f7fc fbd7 	bl	8007608 <HAL_GetTick>
 800ae5a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800ae5c:	e008      	b.n	800ae70 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800ae5e:	f7fc fbd3 	bl	8007608 <HAL_GetTick>
 800ae62:	4602      	mov	r2, r0
 800ae64:	697b      	ldr	r3, [r7, #20]
 800ae66:	1ad3      	subs	r3, r2, r3
 800ae68:	2b02      	cmp	r3, #2
 800ae6a:	d901      	bls.n	800ae70 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ae6c:	2303      	movs	r3, #3
 800ae6e:	e090      	b.n	800af92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800ae70:	4b4b      	ldr	r3, [pc, #300]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d0f0      	beq.n	800ae5e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	f003 0302 	and.w	r3, r3, #2
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	f000 8083 	beq.w	800af90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	60fb      	str	r3, [r7, #12]
 800ae8e:	4b44      	ldr	r3, [pc, #272]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ae90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae92:	4a43      	ldr	r2, [pc, #268]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ae94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae98:	6413      	str	r3, [r2, #64]	; 0x40
 800ae9a:	4b41      	ldr	r3, [pc, #260]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ae9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aea2:	60fb      	str	r3, [r7, #12]
 800aea4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800aea6:	4b3f      	ldr	r3, [pc, #252]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	4a3e      	ldr	r2, [pc, #248]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800aeac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aeb0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800aeb2:	f7fc fba9 	bl	8007608 <HAL_GetTick>
 800aeb6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800aeb8:	e008      	b.n	800aecc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800aeba:	f7fc fba5 	bl	8007608 <HAL_GetTick>
 800aebe:	4602      	mov	r2, r0
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	1ad3      	subs	r3, r2, r3
 800aec4:	2b02      	cmp	r3, #2
 800aec6:	d901      	bls.n	800aecc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800aec8:	2303      	movs	r3, #3
 800aeca:	e062      	b.n	800af92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800aecc:	4b35      	ldr	r3, [pc, #212]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d0f0      	beq.n	800aeba <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800aed8:	4b31      	ldr	r3, [pc, #196]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aeda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aedc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aee0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800aee2:	693b      	ldr	r3, [r7, #16]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d02f      	beq.n	800af48 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	68db      	ldr	r3, [r3, #12]
 800aeec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aef0:	693a      	ldr	r2, [r7, #16]
 800aef2:	429a      	cmp	r2, r3
 800aef4:	d028      	beq.n	800af48 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800aef6:	4b2a      	ldr	r3, [pc, #168]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aefa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aefe:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800af00:	4b29      	ldr	r3, [pc, #164]	; (800afa8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800af02:	2201      	movs	r2, #1
 800af04:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800af06:	4b28      	ldr	r3, [pc, #160]	; (800afa8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800af08:	2200      	movs	r2, #0
 800af0a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800af0c:	4a24      	ldr	r2, [pc, #144]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af0e:	693b      	ldr	r3, [r7, #16]
 800af10:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800af12:	4b23      	ldr	r3, [pc, #140]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af16:	f003 0301 	and.w	r3, r3, #1
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	d114      	bne.n	800af48 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800af1e:	f7fc fb73 	bl	8007608 <HAL_GetTick>
 800af22:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af24:	e00a      	b.n	800af3c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800af26:	f7fc fb6f 	bl	8007608 <HAL_GetTick>
 800af2a:	4602      	mov	r2, r0
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	1ad3      	subs	r3, r2, r3
 800af30:	f241 3288 	movw	r2, #5000	; 0x1388
 800af34:	4293      	cmp	r3, r2
 800af36:	d901      	bls.n	800af3c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800af38:	2303      	movs	r3, #3
 800af3a:	e02a      	b.n	800af92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af3c:	4b18      	ldr	r3, [pc, #96]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af40:	f003 0302 	and.w	r3, r3, #2
 800af44:	2b00      	cmp	r3, #0
 800af46:	d0ee      	beq.n	800af26 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	68db      	ldr	r3, [r3, #12]
 800af4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800af50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800af54:	d10d      	bne.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800af56:	4b12      	ldr	r3, [pc, #72]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af58:	689b      	ldr	r3, [r3, #8]
 800af5a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	68db      	ldr	r3, [r3, #12]
 800af62:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800af66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af6a:	490d      	ldr	r1, [pc, #52]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af6c:	4313      	orrs	r3, r2
 800af6e:	608b      	str	r3, [r1, #8]
 800af70:	e005      	b.n	800af7e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800af72:	4b0b      	ldr	r3, [pc, #44]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af74:	689b      	ldr	r3, [r3, #8]
 800af76:	4a0a      	ldr	r2, [pc, #40]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af78:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800af7c:	6093      	str	r3, [r2, #8]
 800af7e:	4b08      	ldr	r3, [pc, #32]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af80:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	68db      	ldr	r3, [r3, #12]
 800af86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800af8a:	4905      	ldr	r1, [pc, #20]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800af8c:	4313      	orrs	r3, r2
 800af8e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800af90:	2300      	movs	r3, #0
}
 800af92:	4618      	mov	r0, r3
 800af94:	3718      	adds	r7, #24
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}
 800af9a:	bf00      	nop
 800af9c:	42470068 	.word	0x42470068
 800afa0:	40023800 	.word	0x40023800
 800afa4:	40007000 	.word	0x40007000
 800afa8:	42470e40 	.word	0x42470e40

0800afac <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800afac:	b480      	push	{r7}
 800afae:	b087      	sub	sp, #28
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800afb4:	2300      	movs	r3, #0
 800afb6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800afb8:	2300      	movs	r3, #0
 800afba:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800afbc:	2300      	movs	r3, #0
 800afbe:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800afc0:	2300      	movs	r3, #0
 800afc2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2b01      	cmp	r3, #1
 800afc8:	d13d      	bne.n	800b046 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800afca:	4b22      	ldr	r3, [pc, #136]	; (800b054 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800afcc:	689b      	ldr	r3, [r3, #8]
 800afce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800afd2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d004      	beq.n	800afe4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800afda:	2b01      	cmp	r3, #1
 800afdc:	d12f      	bne.n	800b03e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800afde:	4b1e      	ldr	r3, [pc, #120]	; (800b058 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800afe0:	617b      	str	r3, [r7, #20]
          break;
 800afe2:	e02f      	b.n	800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800afe4:	4b1b      	ldr	r3, [pc, #108]	; (800b054 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800afe6:	685b      	ldr	r3, [r3, #4]
 800afe8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800afec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aff0:	d108      	bne.n	800b004 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800aff2:	4b18      	ldr	r3, [pc, #96]	; (800b054 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800aff4:	685b      	ldr	r3, [r3, #4]
 800aff6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800affa:	4a18      	ldr	r2, [pc, #96]	; (800b05c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800affc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b000:	613b      	str	r3, [r7, #16]
 800b002:	e007      	b.n	800b014 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b004:	4b13      	ldr	r3, [pc, #76]	; (800b054 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b00c:	4a14      	ldr	r2, [pc, #80]	; (800b060 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800b00e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b012:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800b014:	4b0f      	ldr	r3, [pc, #60]	; (800b054 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800b016:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b01a:	099b      	lsrs	r3, r3, #6
 800b01c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	fb02 f303 	mul.w	r3, r2, r3
 800b026:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800b028:	4b0a      	ldr	r3, [pc, #40]	; (800b054 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800b02a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b02e:	0f1b      	lsrs	r3, r3, #28
 800b030:	f003 0307 	and.w	r3, r3, #7
 800b034:	68ba      	ldr	r2, [r7, #8]
 800b036:	fbb2 f3f3 	udiv	r3, r2, r3
 800b03a:	617b      	str	r3, [r7, #20]
          break;
 800b03c:	e002      	b.n	800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800b03e:	2300      	movs	r3, #0
 800b040:	617b      	str	r3, [r7, #20]
          break;
 800b042:	bf00      	nop
        }
      }
      break;
 800b044:	bf00      	nop
    }
  }
  return frequency;
 800b046:	697b      	ldr	r3, [r7, #20]
}
 800b048:	4618      	mov	r0, r3
 800b04a:	371c      	adds	r7, #28
 800b04c:	46bd      	mov	sp, r7
 800b04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b052:	4770      	bx	lr
 800b054:	40023800 	.word	0x40023800
 800b058:	00bb8000 	.word	0x00bb8000
 800b05c:	007a1200 	.word	0x007a1200
 800b060:	00f42400 	.word	0x00f42400

0800b064 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b082      	sub	sp, #8
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d101      	bne.n	800b076 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b072:	2301      	movs	r3, #1
 800b074:	e01d      	b.n	800b0b2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b07c:	b2db      	uxtb	r3, r3
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d106      	bne.n	800b090 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2200      	movs	r2, #0
 800b086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b08a:	6878      	ldr	r0, [r7, #4]
 800b08c:	f7fc f87e 	bl	800718c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2202      	movs	r2, #2
 800b094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681a      	ldr	r2, [r3, #0]
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	3304      	adds	r3, #4
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	4610      	mov	r0, r2
 800b0a4:	f000 fa1e 	bl	800b4e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b0b0:	2300      	movs	r3, #0
}
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	3708      	adds	r7, #8
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}

0800b0ba <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b0ba:	b480      	push	{r7}
 800b0bc:	b085      	sub	sp, #20
 800b0be:	af00      	add	r7, sp, #0
 800b0c0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	68da      	ldr	r2, [r3, #12]
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	f042 0201 	orr.w	r2, r2, #1
 800b0d0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	689b      	ldr	r3, [r3, #8]
 800b0d8:	f003 0307 	and.w	r3, r3, #7
 800b0dc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	2b06      	cmp	r3, #6
 800b0e2:	d007      	beq.n	800b0f4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	681a      	ldr	r2, [r3, #0]
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f042 0201 	orr.w	r2, r2, #1
 800b0f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b0f4:	2300      	movs	r3, #0
}
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	3714      	adds	r7, #20
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b100:	4770      	bx	lr

0800b102 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b102:	b580      	push	{r7, lr}
 800b104:	b082      	sub	sp, #8
 800b106:	af00      	add	r7, sp, #0
 800b108:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	691b      	ldr	r3, [r3, #16]
 800b110:	f003 0302 	and.w	r3, r3, #2
 800b114:	2b02      	cmp	r3, #2
 800b116:	d122      	bne.n	800b15e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	68db      	ldr	r3, [r3, #12]
 800b11e:	f003 0302 	and.w	r3, r3, #2
 800b122:	2b02      	cmp	r3, #2
 800b124:	d11b      	bne.n	800b15e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	f06f 0202 	mvn.w	r2, #2
 800b12e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2201      	movs	r2, #1
 800b134:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	699b      	ldr	r3, [r3, #24]
 800b13c:	f003 0303 	and.w	r3, r3, #3
 800b140:	2b00      	cmp	r3, #0
 800b142:	d003      	beq.n	800b14c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f000 f9af 	bl	800b4a8 <HAL_TIM_IC_CaptureCallback>
 800b14a:	e005      	b.n	800b158 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f000 f9a1 	bl	800b494 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f000 f9b2 	bl	800b4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2200      	movs	r2, #0
 800b15c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	691b      	ldr	r3, [r3, #16]
 800b164:	f003 0304 	and.w	r3, r3, #4
 800b168:	2b04      	cmp	r3, #4
 800b16a:	d122      	bne.n	800b1b2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	68db      	ldr	r3, [r3, #12]
 800b172:	f003 0304 	and.w	r3, r3, #4
 800b176:	2b04      	cmp	r3, #4
 800b178:	d11b      	bne.n	800b1b2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f06f 0204 	mvn.w	r2, #4
 800b182:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2202      	movs	r2, #2
 800b188:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	699b      	ldr	r3, [r3, #24]
 800b190:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b194:	2b00      	cmp	r3, #0
 800b196:	d003      	beq.n	800b1a0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b198:	6878      	ldr	r0, [r7, #4]
 800b19a:	f000 f985 	bl	800b4a8 <HAL_TIM_IC_CaptureCallback>
 800b19e:	e005      	b.n	800b1ac <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b1a0:	6878      	ldr	r0, [r7, #4]
 800b1a2:	f000 f977 	bl	800b494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b1a6:	6878      	ldr	r0, [r7, #4]
 800b1a8:	f000 f988 	bl	800b4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	691b      	ldr	r3, [r3, #16]
 800b1b8:	f003 0308 	and.w	r3, r3, #8
 800b1bc:	2b08      	cmp	r3, #8
 800b1be:	d122      	bne.n	800b206 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	68db      	ldr	r3, [r3, #12]
 800b1c6:	f003 0308 	and.w	r3, r3, #8
 800b1ca:	2b08      	cmp	r3, #8
 800b1cc:	d11b      	bne.n	800b206 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	f06f 0208 	mvn.w	r2, #8
 800b1d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2204      	movs	r2, #4
 800b1dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	69db      	ldr	r3, [r3, #28]
 800b1e4:	f003 0303 	and.w	r3, r3, #3
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d003      	beq.n	800b1f4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f000 f95b 	bl	800b4a8 <HAL_TIM_IC_CaptureCallback>
 800b1f2:	e005      	b.n	800b200 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f000 f94d 	bl	800b494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	f000 f95e 	bl	800b4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2200      	movs	r2, #0
 800b204:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	691b      	ldr	r3, [r3, #16]
 800b20c:	f003 0310 	and.w	r3, r3, #16
 800b210:	2b10      	cmp	r3, #16
 800b212:	d122      	bne.n	800b25a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	68db      	ldr	r3, [r3, #12]
 800b21a:	f003 0310 	and.w	r3, r3, #16
 800b21e:	2b10      	cmp	r3, #16
 800b220:	d11b      	bne.n	800b25a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f06f 0210 	mvn.w	r2, #16
 800b22a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2208      	movs	r2, #8
 800b230:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	69db      	ldr	r3, [r3, #28]
 800b238:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d003      	beq.n	800b248 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f000 f931 	bl	800b4a8 <HAL_TIM_IC_CaptureCallback>
 800b246:	e005      	b.n	800b254 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f000 f923 	bl	800b494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 f934 	bl	800b4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2200      	movs	r2, #0
 800b258:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	691b      	ldr	r3, [r3, #16]
 800b260:	f003 0301 	and.w	r3, r3, #1
 800b264:	2b01      	cmp	r3, #1
 800b266:	d10e      	bne.n	800b286 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	68db      	ldr	r3, [r3, #12]
 800b26e:	f003 0301 	and.w	r3, r3, #1
 800b272:	2b01      	cmp	r3, #1
 800b274:	d107      	bne.n	800b286 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	f06f 0201 	mvn.w	r2, #1
 800b27e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f000 f8fd 	bl	800b480 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	691b      	ldr	r3, [r3, #16]
 800b28c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b290:	2b80      	cmp	r3, #128	; 0x80
 800b292:	d10e      	bne.n	800b2b2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b29e:	2b80      	cmp	r3, #128	; 0x80
 800b2a0:	d107      	bne.n	800b2b2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b2aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 faa2 	bl	800b7f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	691b      	ldr	r3, [r3, #16]
 800b2b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2bc:	2b40      	cmp	r3, #64	; 0x40
 800b2be:	d10e      	bne.n	800b2de <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	68db      	ldr	r3, [r3, #12]
 800b2c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2ca:	2b40      	cmp	r3, #64	; 0x40
 800b2cc:	d107      	bne.n	800b2de <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b2d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b2d8:	6878      	ldr	r0, [r7, #4]
 800b2da:	f000 f8f9 	bl	800b4d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	691b      	ldr	r3, [r3, #16]
 800b2e4:	f003 0320 	and.w	r3, r3, #32
 800b2e8:	2b20      	cmp	r3, #32
 800b2ea:	d10e      	bne.n	800b30a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	68db      	ldr	r3, [r3, #12]
 800b2f2:	f003 0320 	and.w	r3, r3, #32
 800b2f6:	2b20      	cmp	r3, #32
 800b2f8:	d107      	bne.n	800b30a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f06f 0220 	mvn.w	r2, #32
 800b302:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f000 fa6c 	bl	800b7e2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b30a:	bf00      	nop
 800b30c:	3708      	adds	r7, #8
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}

0800b312 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b312:	b580      	push	{r7, lr}
 800b314:	b084      	sub	sp, #16
 800b316:	af00      	add	r7, sp, #0
 800b318:	6078      	str	r0, [r7, #4]
 800b31a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b322:	2b01      	cmp	r3, #1
 800b324:	d101      	bne.n	800b32a <HAL_TIM_ConfigClockSource+0x18>
 800b326:	2302      	movs	r3, #2
 800b328:	e0a6      	b.n	800b478 <HAL_TIM_ConfigClockSource+0x166>
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2201      	movs	r2, #1
 800b32e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2202      	movs	r2, #2
 800b336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	689b      	ldr	r3, [r3, #8]
 800b340:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b348:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b350:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	68fa      	ldr	r2, [r7, #12]
 800b358:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	2b40      	cmp	r3, #64	; 0x40
 800b360:	d067      	beq.n	800b432 <HAL_TIM_ConfigClockSource+0x120>
 800b362:	2b40      	cmp	r3, #64	; 0x40
 800b364:	d80b      	bhi.n	800b37e <HAL_TIM_ConfigClockSource+0x6c>
 800b366:	2b10      	cmp	r3, #16
 800b368:	d073      	beq.n	800b452 <HAL_TIM_ConfigClockSource+0x140>
 800b36a:	2b10      	cmp	r3, #16
 800b36c:	d802      	bhi.n	800b374 <HAL_TIM_ConfigClockSource+0x62>
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d06f      	beq.n	800b452 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800b372:	e078      	b.n	800b466 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b374:	2b20      	cmp	r3, #32
 800b376:	d06c      	beq.n	800b452 <HAL_TIM_ConfigClockSource+0x140>
 800b378:	2b30      	cmp	r3, #48	; 0x30
 800b37a:	d06a      	beq.n	800b452 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800b37c:	e073      	b.n	800b466 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b37e:	2b70      	cmp	r3, #112	; 0x70
 800b380:	d00d      	beq.n	800b39e <HAL_TIM_ConfigClockSource+0x8c>
 800b382:	2b70      	cmp	r3, #112	; 0x70
 800b384:	d804      	bhi.n	800b390 <HAL_TIM_ConfigClockSource+0x7e>
 800b386:	2b50      	cmp	r3, #80	; 0x50
 800b388:	d033      	beq.n	800b3f2 <HAL_TIM_ConfigClockSource+0xe0>
 800b38a:	2b60      	cmp	r3, #96	; 0x60
 800b38c:	d041      	beq.n	800b412 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800b38e:	e06a      	b.n	800b466 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b390:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b394:	d066      	beq.n	800b464 <HAL_TIM_ConfigClockSource+0x152>
 800b396:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b39a:	d017      	beq.n	800b3cc <HAL_TIM_ConfigClockSource+0xba>
      break;
 800b39c:	e063      	b.n	800b466 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6818      	ldr	r0, [r3, #0]
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	6899      	ldr	r1, [r3, #8]
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	685a      	ldr	r2, [r3, #4]
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	68db      	ldr	r3, [r3, #12]
 800b3ae:	f000 f9b3 	bl	800b718 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	689b      	ldr	r3, [r3, #8]
 800b3b8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b3c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	68fa      	ldr	r2, [r7, #12]
 800b3c8:	609a      	str	r2, [r3, #8]
      break;
 800b3ca:	e04c      	b.n	800b466 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6818      	ldr	r0, [r3, #0]
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	6899      	ldr	r1, [r3, #8]
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	685a      	ldr	r2, [r3, #4]
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	68db      	ldr	r3, [r3, #12]
 800b3dc:	f000 f99c 	bl	800b718 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	689a      	ldr	r2, [r3, #8]
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b3ee:	609a      	str	r2, [r3, #8]
      break;
 800b3f0:	e039      	b.n	800b466 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	6818      	ldr	r0, [r3, #0]
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	6859      	ldr	r1, [r3, #4]
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	68db      	ldr	r3, [r3, #12]
 800b3fe:	461a      	mov	r2, r3
 800b400:	f000 f910 	bl	800b624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	2150      	movs	r1, #80	; 0x50
 800b40a:	4618      	mov	r0, r3
 800b40c:	f000 f969 	bl	800b6e2 <TIM_ITRx_SetConfig>
      break;
 800b410:	e029      	b.n	800b466 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6818      	ldr	r0, [r3, #0]
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	6859      	ldr	r1, [r3, #4]
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	68db      	ldr	r3, [r3, #12]
 800b41e:	461a      	mov	r2, r3
 800b420:	f000 f92f 	bl	800b682 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	2160      	movs	r1, #96	; 0x60
 800b42a:	4618      	mov	r0, r3
 800b42c:	f000 f959 	bl	800b6e2 <TIM_ITRx_SetConfig>
      break;
 800b430:	e019      	b.n	800b466 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6818      	ldr	r0, [r3, #0]
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	6859      	ldr	r1, [r3, #4]
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	68db      	ldr	r3, [r3, #12]
 800b43e:	461a      	mov	r2, r3
 800b440:	f000 f8f0 	bl	800b624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	2140      	movs	r1, #64	; 0x40
 800b44a:	4618      	mov	r0, r3
 800b44c:	f000 f949 	bl	800b6e2 <TIM_ITRx_SetConfig>
      break;
 800b450:	e009      	b.n	800b466 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681a      	ldr	r2, [r3, #0]
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	4619      	mov	r1, r3
 800b45c:	4610      	mov	r0, r2
 800b45e:	f000 f940 	bl	800b6e2 <TIM_ITRx_SetConfig>
      break;
 800b462:	e000      	b.n	800b466 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800b464:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	2201      	movs	r2, #1
 800b46a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2200      	movs	r2, #0
 800b472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b476:	2300      	movs	r3, #0
}
 800b478:	4618      	mov	r0, r3
 800b47a:	3710      	adds	r7, #16
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}

0800b480 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b480:	b480      	push	{r7}
 800b482:	b083      	sub	sp, #12
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b488:	bf00      	nop
 800b48a:	370c      	adds	r7, #12
 800b48c:	46bd      	mov	sp, r7
 800b48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b492:	4770      	bx	lr

0800b494 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b494:	b480      	push	{r7}
 800b496:	b083      	sub	sp, #12
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b49c:	bf00      	nop
 800b49e:	370c      	adds	r7, #12
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a6:	4770      	bx	lr

0800b4a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b4a8:	b480      	push	{r7}
 800b4aa:	b083      	sub	sp, #12
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b4b0:	bf00      	nop
 800b4b2:	370c      	adds	r7, #12
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ba:	4770      	bx	lr

0800b4bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b083      	sub	sp, #12
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b4c4:	bf00      	nop
 800b4c6:	370c      	adds	r7, #12
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ce:	4770      	bx	lr

0800b4d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b4d0:	b480      	push	{r7}
 800b4d2:	b083      	sub	sp, #12
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b4d8:	bf00      	nop
 800b4da:	370c      	adds	r7, #12
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr

0800b4e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b085      	sub	sp, #20
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
 800b4ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	4a40      	ldr	r2, [pc, #256]	; (800b5f8 <TIM_Base_SetConfig+0x114>)
 800b4f8:	4293      	cmp	r3, r2
 800b4fa:	d013      	beq.n	800b524 <TIM_Base_SetConfig+0x40>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b502:	d00f      	beq.n	800b524 <TIM_Base_SetConfig+0x40>
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	4a3d      	ldr	r2, [pc, #244]	; (800b5fc <TIM_Base_SetConfig+0x118>)
 800b508:	4293      	cmp	r3, r2
 800b50a:	d00b      	beq.n	800b524 <TIM_Base_SetConfig+0x40>
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	4a3c      	ldr	r2, [pc, #240]	; (800b600 <TIM_Base_SetConfig+0x11c>)
 800b510:	4293      	cmp	r3, r2
 800b512:	d007      	beq.n	800b524 <TIM_Base_SetConfig+0x40>
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	4a3b      	ldr	r2, [pc, #236]	; (800b604 <TIM_Base_SetConfig+0x120>)
 800b518:	4293      	cmp	r3, r2
 800b51a:	d003      	beq.n	800b524 <TIM_Base_SetConfig+0x40>
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	4a3a      	ldr	r2, [pc, #232]	; (800b608 <TIM_Base_SetConfig+0x124>)
 800b520:	4293      	cmp	r3, r2
 800b522:	d108      	bne.n	800b536 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b52a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	685b      	ldr	r3, [r3, #4]
 800b530:	68fa      	ldr	r2, [r7, #12]
 800b532:	4313      	orrs	r3, r2
 800b534:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	4a2f      	ldr	r2, [pc, #188]	; (800b5f8 <TIM_Base_SetConfig+0x114>)
 800b53a:	4293      	cmp	r3, r2
 800b53c:	d02b      	beq.n	800b596 <TIM_Base_SetConfig+0xb2>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b544:	d027      	beq.n	800b596 <TIM_Base_SetConfig+0xb2>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	4a2c      	ldr	r2, [pc, #176]	; (800b5fc <TIM_Base_SetConfig+0x118>)
 800b54a:	4293      	cmp	r3, r2
 800b54c:	d023      	beq.n	800b596 <TIM_Base_SetConfig+0xb2>
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	4a2b      	ldr	r2, [pc, #172]	; (800b600 <TIM_Base_SetConfig+0x11c>)
 800b552:	4293      	cmp	r3, r2
 800b554:	d01f      	beq.n	800b596 <TIM_Base_SetConfig+0xb2>
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	4a2a      	ldr	r2, [pc, #168]	; (800b604 <TIM_Base_SetConfig+0x120>)
 800b55a:	4293      	cmp	r3, r2
 800b55c:	d01b      	beq.n	800b596 <TIM_Base_SetConfig+0xb2>
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	4a29      	ldr	r2, [pc, #164]	; (800b608 <TIM_Base_SetConfig+0x124>)
 800b562:	4293      	cmp	r3, r2
 800b564:	d017      	beq.n	800b596 <TIM_Base_SetConfig+0xb2>
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	4a28      	ldr	r2, [pc, #160]	; (800b60c <TIM_Base_SetConfig+0x128>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d013      	beq.n	800b596 <TIM_Base_SetConfig+0xb2>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	4a27      	ldr	r2, [pc, #156]	; (800b610 <TIM_Base_SetConfig+0x12c>)
 800b572:	4293      	cmp	r3, r2
 800b574:	d00f      	beq.n	800b596 <TIM_Base_SetConfig+0xb2>
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	4a26      	ldr	r2, [pc, #152]	; (800b614 <TIM_Base_SetConfig+0x130>)
 800b57a:	4293      	cmp	r3, r2
 800b57c:	d00b      	beq.n	800b596 <TIM_Base_SetConfig+0xb2>
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	4a25      	ldr	r2, [pc, #148]	; (800b618 <TIM_Base_SetConfig+0x134>)
 800b582:	4293      	cmp	r3, r2
 800b584:	d007      	beq.n	800b596 <TIM_Base_SetConfig+0xb2>
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	4a24      	ldr	r2, [pc, #144]	; (800b61c <TIM_Base_SetConfig+0x138>)
 800b58a:	4293      	cmp	r3, r2
 800b58c:	d003      	beq.n	800b596 <TIM_Base_SetConfig+0xb2>
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	4a23      	ldr	r2, [pc, #140]	; (800b620 <TIM_Base_SetConfig+0x13c>)
 800b592:	4293      	cmp	r3, r2
 800b594:	d108      	bne.n	800b5a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b59c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	68db      	ldr	r3, [r3, #12]
 800b5a2:	68fa      	ldr	r2, [r7, #12]
 800b5a4:	4313      	orrs	r3, r2
 800b5a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	695b      	ldr	r3, [r3, #20]
 800b5b2:	4313      	orrs	r3, r2
 800b5b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	68fa      	ldr	r2, [r7, #12]
 800b5ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	689a      	ldr	r2, [r3, #8]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	681a      	ldr	r2, [r3, #0]
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	4a0a      	ldr	r2, [pc, #40]	; (800b5f8 <TIM_Base_SetConfig+0x114>)
 800b5d0:	4293      	cmp	r3, r2
 800b5d2:	d003      	beq.n	800b5dc <TIM_Base_SetConfig+0xf8>
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	4a0c      	ldr	r2, [pc, #48]	; (800b608 <TIM_Base_SetConfig+0x124>)
 800b5d8:	4293      	cmp	r3, r2
 800b5da:	d103      	bne.n	800b5e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	691a      	ldr	r2, [r3, #16]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	615a      	str	r2, [r3, #20]
}
 800b5ea:	bf00      	nop
 800b5ec:	3714      	adds	r7, #20
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	40010000 	.word	0x40010000
 800b5fc:	40000400 	.word	0x40000400
 800b600:	40000800 	.word	0x40000800
 800b604:	40000c00 	.word	0x40000c00
 800b608:	40010400 	.word	0x40010400
 800b60c:	40014000 	.word	0x40014000
 800b610:	40014400 	.word	0x40014400
 800b614:	40014800 	.word	0x40014800
 800b618:	40001800 	.word	0x40001800
 800b61c:	40001c00 	.word	0x40001c00
 800b620:	40002000 	.word	0x40002000

0800b624 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b624:	b480      	push	{r7}
 800b626:	b087      	sub	sp, #28
 800b628:	af00      	add	r7, sp, #0
 800b62a:	60f8      	str	r0, [r7, #12]
 800b62c:	60b9      	str	r1, [r7, #8]
 800b62e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	6a1b      	ldr	r3, [r3, #32]
 800b634:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	6a1b      	ldr	r3, [r3, #32]
 800b63a:	f023 0201 	bic.w	r2, r3, #1
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	699b      	ldr	r3, [r3, #24]
 800b646:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b64e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	011b      	lsls	r3, r3, #4
 800b654:	693a      	ldr	r2, [r7, #16]
 800b656:	4313      	orrs	r3, r2
 800b658:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	f023 030a 	bic.w	r3, r3, #10
 800b660:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b662:	697a      	ldr	r2, [r7, #20]
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	4313      	orrs	r3, r2
 800b668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	693a      	ldr	r2, [r7, #16]
 800b66e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	697a      	ldr	r2, [r7, #20]
 800b674:	621a      	str	r2, [r3, #32]
}
 800b676:	bf00      	nop
 800b678:	371c      	adds	r7, #28
 800b67a:	46bd      	mov	sp, r7
 800b67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b680:	4770      	bx	lr

0800b682 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b682:	b480      	push	{r7}
 800b684:	b087      	sub	sp, #28
 800b686:	af00      	add	r7, sp, #0
 800b688:	60f8      	str	r0, [r7, #12]
 800b68a:	60b9      	str	r1, [r7, #8]
 800b68c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	6a1b      	ldr	r3, [r3, #32]
 800b692:	f023 0210 	bic.w	r2, r3, #16
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	699b      	ldr	r3, [r3, #24]
 800b69e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	6a1b      	ldr	r3, [r3, #32]
 800b6a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b6ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	031b      	lsls	r3, r3, #12
 800b6b2:	697a      	ldr	r2, [r7, #20]
 800b6b4:	4313      	orrs	r3, r2
 800b6b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b6b8:	693b      	ldr	r3, [r7, #16]
 800b6ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b6be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	011b      	lsls	r3, r3, #4
 800b6c4:	693a      	ldr	r2, [r7, #16]
 800b6c6:	4313      	orrs	r3, r2
 800b6c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	697a      	ldr	r2, [r7, #20]
 800b6ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	693a      	ldr	r2, [r7, #16]
 800b6d4:	621a      	str	r2, [r3, #32]
}
 800b6d6:	bf00      	nop
 800b6d8:	371c      	adds	r7, #28
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr

0800b6e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b6e2:	b480      	push	{r7}
 800b6e4:	b085      	sub	sp, #20
 800b6e6:	af00      	add	r7, sp, #0
 800b6e8:	6078      	str	r0, [r7, #4]
 800b6ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	689b      	ldr	r3, [r3, #8]
 800b6f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b6f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b6fa:	683a      	ldr	r2, [r7, #0]
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	4313      	orrs	r3, r2
 800b700:	f043 0307 	orr.w	r3, r3, #7
 800b704:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	68fa      	ldr	r2, [r7, #12]
 800b70a:	609a      	str	r2, [r3, #8]
}
 800b70c:	bf00      	nop
 800b70e:	3714      	adds	r7, #20
 800b710:	46bd      	mov	sp, r7
 800b712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b716:	4770      	bx	lr

0800b718 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b718:	b480      	push	{r7}
 800b71a:	b087      	sub	sp, #28
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	60f8      	str	r0, [r7, #12]
 800b720:	60b9      	str	r1, [r7, #8]
 800b722:	607a      	str	r2, [r7, #4]
 800b724:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	689b      	ldr	r3, [r3, #8]
 800b72a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b72c:	697b      	ldr	r3, [r7, #20]
 800b72e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b732:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	021a      	lsls	r2, r3, #8
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	431a      	orrs	r2, r3
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	4313      	orrs	r3, r2
 800b740:	697a      	ldr	r2, [r7, #20]
 800b742:	4313      	orrs	r3, r2
 800b744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	697a      	ldr	r2, [r7, #20]
 800b74a:	609a      	str	r2, [r3, #8]
}
 800b74c:	bf00      	nop
 800b74e:	371c      	adds	r7, #28
 800b750:	46bd      	mov	sp, r7
 800b752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b756:	4770      	bx	lr

0800b758 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b758:	b480      	push	{r7}
 800b75a:	b085      	sub	sp, #20
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d101      	bne.n	800b770 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b76c:	2302      	movs	r3, #2
 800b76e:	e032      	b.n	800b7d6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2201      	movs	r2, #1
 800b774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2202      	movs	r2, #2
 800b77c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	685b      	ldr	r3, [r3, #4]
 800b786:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	689b      	ldr	r3, [r3, #8]
 800b78e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b796:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	68fa      	ldr	r2, [r7, #12]
 800b79e:	4313      	orrs	r3, r2
 800b7a0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b7a8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b7aa:	683b      	ldr	r3, [r7, #0]
 800b7ac:	685b      	ldr	r3, [r3, #4]
 800b7ae:	68ba      	ldr	r2, [r7, #8]
 800b7b0:	4313      	orrs	r3, r2
 800b7b2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	68fa      	ldr	r2, [r7, #12]
 800b7ba:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	68ba      	ldr	r2, [r7, #8]
 800b7c2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2201      	movs	r2, #1
 800b7c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b7d4:	2300      	movs	r3, #0
}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	3714      	adds	r7, #20
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e0:	4770      	bx	lr

0800b7e2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b7e2:	b480      	push	{r7}
 800b7e4:	b083      	sub	sp, #12
 800b7e6:	af00      	add	r7, sp, #0
 800b7e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b7ea:	bf00      	nop
 800b7ec:	370c      	adds	r7, #12
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f4:	4770      	bx	lr

0800b7f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b7f6:	b480      	push	{r7}
 800b7f8:	b083      	sub	sp, #12
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b7fe:	bf00      	nop
 800b800:	370c      	adds	r7, #12
 800b802:	46bd      	mov	sp, r7
 800b804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b808:	4770      	bx	lr

0800b80a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b80a:	b580      	push	{r7, lr}
 800b80c:	b082      	sub	sp, #8
 800b80e:	af00      	add	r7, sp, #0
 800b810:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d101      	bne.n	800b81c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b818:	2301      	movs	r3, #1
 800b81a:	e03f      	b.n	800b89c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b822:	b2db      	uxtb	r3, r3
 800b824:	2b00      	cmp	r3, #0
 800b826:	d106      	bne.n	800b836 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2200      	movs	r2, #0
 800b82c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b830:	6878      	ldr	r0, [r7, #4]
 800b832:	f7fb fcd1 	bl	80071d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2224      	movs	r2, #36	; 0x24
 800b83a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	68da      	ldr	r2, [r3, #12]
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b84c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b84e:	6878      	ldr	r0, [r7, #4]
 800b850:	f000 fab0 	bl	800bdb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	691a      	ldr	r2, [r3, #16]
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b862:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	695a      	ldr	r2, [r3, #20]
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b872:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	68da      	ldr	r2, [r3, #12]
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b882:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2200      	movs	r2, #0
 800b888:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2220      	movs	r2, #32
 800b88e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2220      	movs	r2, #32
 800b896:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b89a:	2300      	movs	r3, #0
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3708      	adds	r7, #8
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}

0800b8a4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b8a4:	b480      	push	{r7}
 800b8a6:	b085      	sub	sp, #20
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	60f8      	str	r0, [r7, #12]
 800b8ac:	60b9      	str	r1, [r7, #8]
 800b8ae:	4613      	mov	r3, r2
 800b8b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b8b8:	b2db      	uxtb	r3, r3
 800b8ba:	2b20      	cmp	r3, #32
 800b8bc:	d140      	bne.n	800b940 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d002      	beq.n	800b8ca <HAL_UART_Receive_IT+0x26>
 800b8c4:	88fb      	ldrh	r3, [r7, #6]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d101      	bne.n	800b8ce <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b8ca:	2301      	movs	r3, #1
 800b8cc:	e039      	b.n	800b942 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b8d4:	2b01      	cmp	r3, #1
 800b8d6:	d101      	bne.n	800b8dc <HAL_UART_Receive_IT+0x38>
 800b8d8:	2302      	movs	r3, #2
 800b8da:	e032      	b.n	800b942 <HAL_UART_Receive_IT+0x9e>
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	2201      	movs	r2, #1
 800b8e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	68ba      	ldr	r2, [r7, #8]
 800b8e8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	88fa      	ldrh	r2, [r7, #6]
 800b8ee:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	88fa      	ldrh	r2, [r7, #6]
 800b8f4:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	2222      	movs	r2, #34	; 0x22
 800b900:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	2200      	movs	r2, #0
 800b908:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	68da      	ldr	r2, [r3, #12]
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b91a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	695a      	ldr	r2, [r3, #20]
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	f042 0201 	orr.w	r2, r2, #1
 800b92a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	68da      	ldr	r2, [r3, #12]
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	f042 0220 	orr.w	r2, r2, #32
 800b93a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800b93c:	2300      	movs	r3, #0
 800b93e:	e000      	b.n	800b942 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800b940:	2302      	movs	r3, #2
  }
}
 800b942:	4618      	mov	r0, r3
 800b944:	3714      	adds	r7, #20
 800b946:	46bd      	mov	sp, r7
 800b948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94c:	4770      	bx	lr
	...

0800b950 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b088      	sub	sp, #32
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	68db      	ldr	r3, [r3, #12]
 800b966:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	695b      	ldr	r3, [r3, #20]
 800b96e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800b970:	2300      	movs	r3, #0
 800b972:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800b974:	2300      	movs	r3, #0
 800b976:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b978:	69fb      	ldr	r3, [r7, #28]
 800b97a:	f003 030f 	and.w	r3, r3, #15
 800b97e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800b980:	693b      	ldr	r3, [r7, #16]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d10d      	bne.n	800b9a2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b986:	69fb      	ldr	r3, [r7, #28]
 800b988:	f003 0320 	and.w	r3, r3, #32
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d008      	beq.n	800b9a2 <HAL_UART_IRQHandler+0x52>
 800b990:	69bb      	ldr	r3, [r7, #24]
 800b992:	f003 0320 	and.w	r3, r3, #32
 800b996:	2b00      	cmp	r3, #0
 800b998:	d003      	beq.n	800b9a2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f000 f988 	bl	800bcb0 <UART_Receive_IT>
      return;
 800b9a0:	e0cc      	b.n	800bb3c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b9a2:	693b      	ldr	r3, [r7, #16]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	f000 80ab 	beq.w	800bb00 <HAL_UART_IRQHandler+0x1b0>
 800b9aa:	697b      	ldr	r3, [r7, #20]
 800b9ac:	f003 0301 	and.w	r3, r3, #1
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d105      	bne.n	800b9c0 <HAL_UART_IRQHandler+0x70>
 800b9b4:	69bb      	ldr	r3, [r7, #24]
 800b9b6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	f000 80a0 	beq.w	800bb00 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b9c0:	69fb      	ldr	r3, [r7, #28]
 800b9c2:	f003 0301 	and.w	r3, r3, #1
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d00a      	beq.n	800b9e0 <HAL_UART_IRQHandler+0x90>
 800b9ca:	69bb      	ldr	r3, [r7, #24]
 800b9cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d005      	beq.n	800b9e0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9d8:	f043 0201 	orr.w	r2, r3, #1
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b9e0:	69fb      	ldr	r3, [r7, #28]
 800b9e2:	f003 0304 	and.w	r3, r3, #4
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d00a      	beq.n	800ba00 <HAL_UART_IRQHandler+0xb0>
 800b9ea:	697b      	ldr	r3, [r7, #20]
 800b9ec:	f003 0301 	and.w	r3, r3, #1
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d005      	beq.n	800ba00 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9f8:	f043 0202 	orr.w	r2, r3, #2
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ba00:	69fb      	ldr	r3, [r7, #28]
 800ba02:	f003 0302 	and.w	r3, r3, #2
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d00a      	beq.n	800ba20 <HAL_UART_IRQHandler+0xd0>
 800ba0a:	697b      	ldr	r3, [r7, #20]
 800ba0c:	f003 0301 	and.w	r3, r3, #1
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d005      	beq.n	800ba20 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba18:	f043 0204 	orr.w	r2, r3, #4
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ba20:	69fb      	ldr	r3, [r7, #28]
 800ba22:	f003 0308 	and.w	r3, r3, #8
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d00a      	beq.n	800ba40 <HAL_UART_IRQHandler+0xf0>
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	f003 0301 	and.w	r3, r3, #1
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d005      	beq.n	800ba40 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba38:	f043 0208 	orr.w	r2, r3, #8
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d078      	beq.n	800bb3a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ba48:	69fb      	ldr	r3, [r7, #28]
 800ba4a:	f003 0320 	and.w	r3, r3, #32
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d007      	beq.n	800ba62 <HAL_UART_IRQHandler+0x112>
 800ba52:	69bb      	ldr	r3, [r7, #24]
 800ba54:	f003 0320 	and.w	r3, r3, #32
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d002      	beq.n	800ba62 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800ba5c:	6878      	ldr	r0, [r7, #4]
 800ba5e:	f000 f927 	bl	800bcb0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	695b      	ldr	r3, [r3, #20]
 800ba68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba6c:	2b40      	cmp	r3, #64	; 0x40
 800ba6e:	bf0c      	ite	eq
 800ba70:	2301      	moveq	r3, #1
 800ba72:	2300      	movne	r3, #0
 800ba74:	b2db      	uxtb	r3, r3
 800ba76:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba7c:	f003 0308 	and.w	r3, r3, #8
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d102      	bne.n	800ba8a <HAL_UART_IRQHandler+0x13a>
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d031      	beq.n	800baee <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ba8a:	6878      	ldr	r0, [r7, #4]
 800ba8c:	f000 f870 	bl	800bb70 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	695b      	ldr	r3, [r3, #20]
 800ba96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba9a:	2b40      	cmp	r3, #64	; 0x40
 800ba9c:	d123      	bne.n	800bae6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	695a      	ldr	r2, [r3, #20]
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800baac:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d013      	beq.n	800bade <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800baba:	4a22      	ldr	r2, [pc, #136]	; (800bb44 <HAL_UART_IRQHandler+0x1f4>)
 800babc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bac2:	4618      	mov	r0, r3
 800bac4:	f7fb ffee 	bl	8007aa4 <HAL_DMA_Abort_IT>
 800bac8:	4603      	mov	r3, r0
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d016      	beq.n	800bafc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bad2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bad8:	4610      	mov	r0, r2
 800bada:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800badc:	e00e      	b.n	800bafc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	f000 f83c 	bl	800bb5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bae4:	e00a      	b.n	800bafc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f000 f838 	bl	800bb5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800baec:	e006      	b.n	800bafc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800baee:	6878      	ldr	r0, [r7, #4]
 800baf0:	f000 f834 	bl	800bb5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2200      	movs	r2, #0
 800baf8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800bafa:	e01e      	b.n	800bb3a <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bafc:	bf00      	nop
    return;
 800bafe:	e01c      	b.n	800bb3a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bb00:	69fb      	ldr	r3, [r7, #28]
 800bb02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d008      	beq.n	800bb1c <HAL_UART_IRQHandler+0x1cc>
 800bb0a:	69bb      	ldr	r3, [r7, #24]
 800bb0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d003      	beq.n	800bb1c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800bb14:	6878      	ldr	r0, [r7, #4]
 800bb16:	f000 f85d 	bl	800bbd4 <UART_Transmit_IT>
    return;
 800bb1a:	e00f      	b.n	800bb3c <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bb1c:	69fb      	ldr	r3, [r7, #28]
 800bb1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d00a      	beq.n	800bb3c <HAL_UART_IRQHandler+0x1ec>
 800bb26:	69bb      	ldr	r3, [r7, #24]
 800bb28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d005      	beq.n	800bb3c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800bb30:	6878      	ldr	r0, [r7, #4]
 800bb32:	f000 f8a5 	bl	800bc80 <UART_EndTransmit_IT>
    return;
 800bb36:	bf00      	nop
 800bb38:	e000      	b.n	800bb3c <HAL_UART_IRQHandler+0x1ec>
    return;
 800bb3a:	bf00      	nop
  }
}
 800bb3c:	3720      	adds	r7, #32
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	bd80      	pop	{r7, pc}
 800bb42:	bf00      	nop
 800bb44:	0800bbad 	.word	0x0800bbad

0800bb48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b083      	sub	sp, #12
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800bb50:	bf00      	nop
 800bb52:	370c      	adds	r7, #12
 800bb54:	46bd      	mov	sp, r7
 800bb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5a:	4770      	bx	lr

0800bb5c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b083      	sub	sp, #12
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800bb64:	bf00      	nop
 800bb66:	370c      	adds	r7, #12
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6e:	4770      	bx	lr

0800bb70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bb70:	b480      	push	{r7}
 800bb72:	b083      	sub	sp, #12
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	68da      	ldr	r2, [r3, #12]
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800bb86:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	695a      	ldr	r2, [r3, #20]
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f022 0201 	bic.w	r2, r2, #1
 800bb96:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2220      	movs	r2, #32
 800bb9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800bba0:	bf00      	nop
 800bba2:	370c      	adds	r7, #12
 800bba4:	46bd      	mov	sp, r7
 800bba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbaa:	4770      	bx	lr

0800bbac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b084      	sub	sp, #16
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbb8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bbc6:	68f8      	ldr	r0, [r7, #12]
 800bbc8:	f7ff ffc8 	bl	800bb5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bbcc:	bf00      	nop
 800bbce:	3710      	adds	r7, #16
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	bd80      	pop	{r7, pc}

0800bbd4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800bbd4:	b480      	push	{r7}
 800bbd6:	b085      	sub	sp, #20
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	2b21      	cmp	r3, #33	; 0x21
 800bbe6:	d144      	bne.n	800bc72 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	689b      	ldr	r3, [r3, #8]
 800bbec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bbf0:	d11a      	bne.n	800bc28 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	6a1b      	ldr	r3, [r3, #32]
 800bbf6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	881b      	ldrh	r3, [r3, #0]
 800bbfc:	461a      	mov	r2, r3
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bc06:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	691b      	ldr	r3, [r3, #16]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d105      	bne.n	800bc1c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	6a1b      	ldr	r3, [r3, #32]
 800bc14:	1c9a      	adds	r2, r3, #2
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	621a      	str	r2, [r3, #32]
 800bc1a:	e00e      	b.n	800bc3a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	6a1b      	ldr	r3, [r3, #32]
 800bc20:	1c5a      	adds	r2, r3, #1
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	621a      	str	r2, [r3, #32]
 800bc26:	e008      	b.n	800bc3a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6a1b      	ldr	r3, [r3, #32]
 800bc2c:	1c59      	adds	r1, r3, #1
 800bc2e:	687a      	ldr	r2, [r7, #4]
 800bc30:	6211      	str	r1, [r2, #32]
 800bc32:	781a      	ldrb	r2, [r3, #0]
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bc3e:	b29b      	uxth	r3, r3
 800bc40:	3b01      	subs	r3, #1
 800bc42:	b29b      	uxth	r3, r3
 800bc44:	687a      	ldr	r2, [r7, #4]
 800bc46:	4619      	mov	r1, r3
 800bc48:	84d1      	strh	r1, [r2, #38]	; 0x26
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d10f      	bne.n	800bc6e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	68da      	ldr	r2, [r3, #12]
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bc5c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	68da      	ldr	r2, [r3, #12]
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bc6c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	e000      	b.n	800bc74 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800bc72:	2302      	movs	r3, #2
  }
}
 800bc74:	4618      	mov	r0, r3
 800bc76:	3714      	adds	r7, #20
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7e:	4770      	bx	lr

0800bc80 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b082      	sub	sp, #8
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	68da      	ldr	r2, [r3, #12]
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc96:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2220      	movs	r2, #32
 800bc9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f7ff ff51 	bl	800bb48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800bca6:	2300      	movs	r3, #0
}
 800bca8:	4618      	mov	r0, r3
 800bcaa:	3708      	adds	r7, #8
 800bcac:	46bd      	mov	sp, r7
 800bcae:	bd80      	pop	{r7, pc}

0800bcb0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b084      	sub	sp, #16
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800bcbe:	b2db      	uxtb	r3, r3
 800bcc0:	2b22      	cmp	r3, #34	; 0x22
 800bcc2:	d171      	bne.n	800bda8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	689b      	ldr	r3, [r3, #8]
 800bcc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bccc:	d123      	bne.n	800bd16 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcd2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	691b      	ldr	r3, [r3, #16]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d10e      	bne.n	800bcfa <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	685b      	ldr	r3, [r3, #4]
 800bce2:	b29b      	uxth	r3, r3
 800bce4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bce8:	b29a      	uxth	r2, r3
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcf2:	1c9a      	adds	r2, r3, #2
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	629a      	str	r2, [r3, #40]	; 0x28
 800bcf8:	e029      	b.n	800bd4e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	685b      	ldr	r3, [r3, #4]
 800bd00:	b29b      	uxth	r3, r3
 800bd02:	b2db      	uxtb	r3, r3
 800bd04:	b29a      	uxth	r2, r3
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd0e:	1c5a      	adds	r2, r3, #1
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	629a      	str	r2, [r3, #40]	; 0x28
 800bd14:	e01b      	b.n	800bd4e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	691b      	ldr	r3, [r3, #16]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d10a      	bne.n	800bd34 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	6858      	ldr	r0, [r3, #4]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd28:	1c59      	adds	r1, r3, #1
 800bd2a:	687a      	ldr	r2, [r7, #4]
 800bd2c:	6291      	str	r1, [r2, #40]	; 0x28
 800bd2e:	b2c2      	uxtb	r2, r0
 800bd30:	701a      	strb	r2, [r3, #0]
 800bd32:	e00c      	b.n	800bd4e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	685b      	ldr	r3, [r3, #4]
 800bd3a:	b2da      	uxtb	r2, r3
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd40:	1c58      	adds	r0, r3, #1
 800bd42:	6879      	ldr	r1, [r7, #4]
 800bd44:	6288      	str	r0, [r1, #40]	; 0x28
 800bd46:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bd4a:	b2d2      	uxtb	r2, r2
 800bd4c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bd52:	b29b      	uxth	r3, r3
 800bd54:	3b01      	subs	r3, #1
 800bd56:	b29b      	uxth	r3, r3
 800bd58:	687a      	ldr	r2, [r7, #4]
 800bd5a:	4619      	mov	r1, r3
 800bd5c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d120      	bne.n	800bda4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	68da      	ldr	r2, [r3, #12]
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	f022 0220 	bic.w	r2, r2, #32
 800bd70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	68da      	ldr	r2, [r3, #12]
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bd80:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	695a      	ldr	r2, [r3, #20]
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	f022 0201 	bic.w	r2, r2, #1
 800bd90:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2220      	movs	r2, #32
 800bd96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	f7f6 f8ac 	bl	8001ef8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800bda0:	2300      	movs	r3, #0
 800bda2:	e002      	b.n	800bdaa <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800bda4:	2300      	movs	r3, #0
 800bda6:	e000      	b.n	800bdaa <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800bda8:	2302      	movs	r3, #2
  }
}
 800bdaa:	4618      	mov	r0, r3
 800bdac:	3710      	adds	r7, #16
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	bd80      	pop	{r7, pc}
	...

0800bdb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bdb4:	b5b0      	push	{r4, r5, r7, lr}
 800bdb6:	b084      	sub	sp, #16
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	691b      	ldr	r3, [r3, #16]
 800bdc2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	68da      	ldr	r2, [r3, #12]
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	430a      	orrs	r2, r1
 800bdd0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	689a      	ldr	r2, [r3, #8]
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	691b      	ldr	r3, [r3, #16]
 800bdda:	431a      	orrs	r2, r3
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	695b      	ldr	r3, [r3, #20]
 800bde0:	431a      	orrs	r2, r3
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	69db      	ldr	r3, [r3, #28]
 800bde6:	4313      	orrs	r3, r2
 800bde8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	68db      	ldr	r3, [r3, #12]
 800bdf0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800bdf4:	f023 030c 	bic.w	r3, r3, #12
 800bdf8:	687a      	ldr	r2, [r7, #4]
 800bdfa:	6812      	ldr	r2, [r2, #0]
 800bdfc:	68f9      	ldr	r1, [r7, #12]
 800bdfe:	430b      	orrs	r3, r1
 800be00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	695b      	ldr	r3, [r3, #20]
 800be08:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	699a      	ldr	r2, [r3, #24]
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	430a      	orrs	r2, r1
 800be16:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	69db      	ldr	r3, [r3, #28]
 800be1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be20:	f040 80e4 	bne.w	800bfec <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	4aab      	ldr	r2, [pc, #684]	; (800c0d8 <UART_SetConfig+0x324>)
 800be2a:	4293      	cmp	r3, r2
 800be2c:	d004      	beq.n	800be38 <UART_SetConfig+0x84>
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	4aaa      	ldr	r2, [pc, #680]	; (800c0dc <UART_SetConfig+0x328>)
 800be34:	4293      	cmp	r3, r2
 800be36:	d16c      	bne.n	800bf12 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800be38:	f7fe ffc2 	bl	800adc0 <HAL_RCC_GetPCLK2Freq>
 800be3c:	4602      	mov	r2, r0
 800be3e:	4613      	mov	r3, r2
 800be40:	009b      	lsls	r3, r3, #2
 800be42:	4413      	add	r3, r2
 800be44:	009a      	lsls	r2, r3, #2
 800be46:	441a      	add	r2, r3
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	685b      	ldr	r3, [r3, #4]
 800be4c:	005b      	lsls	r3, r3, #1
 800be4e:	fbb2 f3f3 	udiv	r3, r2, r3
 800be52:	4aa3      	ldr	r2, [pc, #652]	; (800c0e0 <UART_SetConfig+0x32c>)
 800be54:	fba2 2303 	umull	r2, r3, r2, r3
 800be58:	095b      	lsrs	r3, r3, #5
 800be5a:	011c      	lsls	r4, r3, #4
 800be5c:	f7fe ffb0 	bl	800adc0 <HAL_RCC_GetPCLK2Freq>
 800be60:	4602      	mov	r2, r0
 800be62:	4613      	mov	r3, r2
 800be64:	009b      	lsls	r3, r3, #2
 800be66:	4413      	add	r3, r2
 800be68:	009a      	lsls	r2, r3, #2
 800be6a:	441a      	add	r2, r3
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	685b      	ldr	r3, [r3, #4]
 800be70:	005b      	lsls	r3, r3, #1
 800be72:	fbb2 f5f3 	udiv	r5, r2, r3
 800be76:	f7fe ffa3 	bl	800adc0 <HAL_RCC_GetPCLK2Freq>
 800be7a:	4602      	mov	r2, r0
 800be7c:	4613      	mov	r3, r2
 800be7e:	009b      	lsls	r3, r3, #2
 800be80:	4413      	add	r3, r2
 800be82:	009a      	lsls	r2, r3, #2
 800be84:	441a      	add	r2, r3
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	685b      	ldr	r3, [r3, #4]
 800be8a:	005b      	lsls	r3, r3, #1
 800be8c:	fbb2 f3f3 	udiv	r3, r2, r3
 800be90:	4a93      	ldr	r2, [pc, #588]	; (800c0e0 <UART_SetConfig+0x32c>)
 800be92:	fba2 2303 	umull	r2, r3, r2, r3
 800be96:	095b      	lsrs	r3, r3, #5
 800be98:	2264      	movs	r2, #100	; 0x64
 800be9a:	fb02 f303 	mul.w	r3, r2, r3
 800be9e:	1aeb      	subs	r3, r5, r3
 800bea0:	00db      	lsls	r3, r3, #3
 800bea2:	3332      	adds	r3, #50	; 0x32
 800bea4:	4a8e      	ldr	r2, [pc, #568]	; (800c0e0 <UART_SetConfig+0x32c>)
 800bea6:	fba2 2303 	umull	r2, r3, r2, r3
 800beaa:	095b      	lsrs	r3, r3, #5
 800beac:	005b      	lsls	r3, r3, #1
 800beae:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800beb2:	441c      	add	r4, r3
 800beb4:	f7fe ff84 	bl	800adc0 <HAL_RCC_GetPCLK2Freq>
 800beb8:	4602      	mov	r2, r0
 800beba:	4613      	mov	r3, r2
 800bebc:	009b      	lsls	r3, r3, #2
 800bebe:	4413      	add	r3, r2
 800bec0:	009a      	lsls	r2, r3, #2
 800bec2:	441a      	add	r2, r3
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	005b      	lsls	r3, r3, #1
 800beca:	fbb2 f5f3 	udiv	r5, r2, r3
 800bece:	f7fe ff77 	bl	800adc0 <HAL_RCC_GetPCLK2Freq>
 800bed2:	4602      	mov	r2, r0
 800bed4:	4613      	mov	r3, r2
 800bed6:	009b      	lsls	r3, r3, #2
 800bed8:	4413      	add	r3, r2
 800beda:	009a      	lsls	r2, r3, #2
 800bedc:	441a      	add	r2, r3
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	685b      	ldr	r3, [r3, #4]
 800bee2:	005b      	lsls	r3, r3, #1
 800bee4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bee8:	4a7d      	ldr	r2, [pc, #500]	; (800c0e0 <UART_SetConfig+0x32c>)
 800beea:	fba2 2303 	umull	r2, r3, r2, r3
 800beee:	095b      	lsrs	r3, r3, #5
 800bef0:	2264      	movs	r2, #100	; 0x64
 800bef2:	fb02 f303 	mul.w	r3, r2, r3
 800bef6:	1aeb      	subs	r3, r5, r3
 800bef8:	00db      	lsls	r3, r3, #3
 800befa:	3332      	adds	r3, #50	; 0x32
 800befc:	4a78      	ldr	r2, [pc, #480]	; (800c0e0 <UART_SetConfig+0x32c>)
 800befe:	fba2 2303 	umull	r2, r3, r2, r3
 800bf02:	095b      	lsrs	r3, r3, #5
 800bf04:	f003 0207 	and.w	r2, r3, #7
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	4422      	add	r2, r4
 800bf0e:	609a      	str	r2, [r3, #8]
 800bf10:	e154      	b.n	800c1bc <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800bf12:	f7fe ff41 	bl	800ad98 <HAL_RCC_GetPCLK1Freq>
 800bf16:	4602      	mov	r2, r0
 800bf18:	4613      	mov	r3, r2
 800bf1a:	009b      	lsls	r3, r3, #2
 800bf1c:	4413      	add	r3, r2
 800bf1e:	009a      	lsls	r2, r3, #2
 800bf20:	441a      	add	r2, r3
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	685b      	ldr	r3, [r3, #4]
 800bf26:	005b      	lsls	r3, r3, #1
 800bf28:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf2c:	4a6c      	ldr	r2, [pc, #432]	; (800c0e0 <UART_SetConfig+0x32c>)
 800bf2e:	fba2 2303 	umull	r2, r3, r2, r3
 800bf32:	095b      	lsrs	r3, r3, #5
 800bf34:	011c      	lsls	r4, r3, #4
 800bf36:	f7fe ff2f 	bl	800ad98 <HAL_RCC_GetPCLK1Freq>
 800bf3a:	4602      	mov	r2, r0
 800bf3c:	4613      	mov	r3, r2
 800bf3e:	009b      	lsls	r3, r3, #2
 800bf40:	4413      	add	r3, r2
 800bf42:	009a      	lsls	r2, r3, #2
 800bf44:	441a      	add	r2, r3
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	685b      	ldr	r3, [r3, #4]
 800bf4a:	005b      	lsls	r3, r3, #1
 800bf4c:	fbb2 f5f3 	udiv	r5, r2, r3
 800bf50:	f7fe ff22 	bl	800ad98 <HAL_RCC_GetPCLK1Freq>
 800bf54:	4602      	mov	r2, r0
 800bf56:	4613      	mov	r3, r2
 800bf58:	009b      	lsls	r3, r3, #2
 800bf5a:	4413      	add	r3, r2
 800bf5c:	009a      	lsls	r2, r3, #2
 800bf5e:	441a      	add	r2, r3
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	685b      	ldr	r3, [r3, #4]
 800bf64:	005b      	lsls	r3, r3, #1
 800bf66:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf6a:	4a5d      	ldr	r2, [pc, #372]	; (800c0e0 <UART_SetConfig+0x32c>)
 800bf6c:	fba2 2303 	umull	r2, r3, r2, r3
 800bf70:	095b      	lsrs	r3, r3, #5
 800bf72:	2264      	movs	r2, #100	; 0x64
 800bf74:	fb02 f303 	mul.w	r3, r2, r3
 800bf78:	1aeb      	subs	r3, r5, r3
 800bf7a:	00db      	lsls	r3, r3, #3
 800bf7c:	3332      	adds	r3, #50	; 0x32
 800bf7e:	4a58      	ldr	r2, [pc, #352]	; (800c0e0 <UART_SetConfig+0x32c>)
 800bf80:	fba2 2303 	umull	r2, r3, r2, r3
 800bf84:	095b      	lsrs	r3, r3, #5
 800bf86:	005b      	lsls	r3, r3, #1
 800bf88:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bf8c:	441c      	add	r4, r3
 800bf8e:	f7fe ff03 	bl	800ad98 <HAL_RCC_GetPCLK1Freq>
 800bf92:	4602      	mov	r2, r0
 800bf94:	4613      	mov	r3, r2
 800bf96:	009b      	lsls	r3, r3, #2
 800bf98:	4413      	add	r3, r2
 800bf9a:	009a      	lsls	r2, r3, #2
 800bf9c:	441a      	add	r2, r3
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	685b      	ldr	r3, [r3, #4]
 800bfa2:	005b      	lsls	r3, r3, #1
 800bfa4:	fbb2 f5f3 	udiv	r5, r2, r3
 800bfa8:	f7fe fef6 	bl	800ad98 <HAL_RCC_GetPCLK1Freq>
 800bfac:	4602      	mov	r2, r0
 800bfae:	4613      	mov	r3, r2
 800bfb0:	009b      	lsls	r3, r3, #2
 800bfb2:	4413      	add	r3, r2
 800bfb4:	009a      	lsls	r2, r3, #2
 800bfb6:	441a      	add	r2, r3
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	005b      	lsls	r3, r3, #1
 800bfbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfc2:	4a47      	ldr	r2, [pc, #284]	; (800c0e0 <UART_SetConfig+0x32c>)
 800bfc4:	fba2 2303 	umull	r2, r3, r2, r3
 800bfc8:	095b      	lsrs	r3, r3, #5
 800bfca:	2264      	movs	r2, #100	; 0x64
 800bfcc:	fb02 f303 	mul.w	r3, r2, r3
 800bfd0:	1aeb      	subs	r3, r5, r3
 800bfd2:	00db      	lsls	r3, r3, #3
 800bfd4:	3332      	adds	r3, #50	; 0x32
 800bfd6:	4a42      	ldr	r2, [pc, #264]	; (800c0e0 <UART_SetConfig+0x32c>)
 800bfd8:	fba2 2303 	umull	r2, r3, r2, r3
 800bfdc:	095b      	lsrs	r3, r3, #5
 800bfde:	f003 0207 	and.w	r2, r3, #7
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	4422      	add	r2, r4
 800bfe8:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800bfea:	e0e7      	b.n	800c1bc <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	4a39      	ldr	r2, [pc, #228]	; (800c0d8 <UART_SetConfig+0x324>)
 800bff2:	4293      	cmp	r3, r2
 800bff4:	d004      	beq.n	800c000 <UART_SetConfig+0x24c>
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	4a38      	ldr	r2, [pc, #224]	; (800c0dc <UART_SetConfig+0x328>)
 800bffc:	4293      	cmp	r3, r2
 800bffe:	d171      	bne.n	800c0e4 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800c000:	f7fe fede 	bl	800adc0 <HAL_RCC_GetPCLK2Freq>
 800c004:	4602      	mov	r2, r0
 800c006:	4613      	mov	r3, r2
 800c008:	009b      	lsls	r3, r3, #2
 800c00a:	4413      	add	r3, r2
 800c00c:	009a      	lsls	r2, r3, #2
 800c00e:	441a      	add	r2, r3
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	685b      	ldr	r3, [r3, #4]
 800c014:	009b      	lsls	r3, r3, #2
 800c016:	fbb2 f3f3 	udiv	r3, r2, r3
 800c01a:	4a31      	ldr	r2, [pc, #196]	; (800c0e0 <UART_SetConfig+0x32c>)
 800c01c:	fba2 2303 	umull	r2, r3, r2, r3
 800c020:	095b      	lsrs	r3, r3, #5
 800c022:	011c      	lsls	r4, r3, #4
 800c024:	f7fe fecc 	bl	800adc0 <HAL_RCC_GetPCLK2Freq>
 800c028:	4602      	mov	r2, r0
 800c02a:	4613      	mov	r3, r2
 800c02c:	009b      	lsls	r3, r3, #2
 800c02e:	4413      	add	r3, r2
 800c030:	009a      	lsls	r2, r3, #2
 800c032:	441a      	add	r2, r3
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	685b      	ldr	r3, [r3, #4]
 800c038:	009b      	lsls	r3, r3, #2
 800c03a:	fbb2 f5f3 	udiv	r5, r2, r3
 800c03e:	f7fe febf 	bl	800adc0 <HAL_RCC_GetPCLK2Freq>
 800c042:	4602      	mov	r2, r0
 800c044:	4613      	mov	r3, r2
 800c046:	009b      	lsls	r3, r3, #2
 800c048:	4413      	add	r3, r2
 800c04a:	009a      	lsls	r2, r3, #2
 800c04c:	441a      	add	r2, r3
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	685b      	ldr	r3, [r3, #4]
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	fbb2 f3f3 	udiv	r3, r2, r3
 800c058:	4a21      	ldr	r2, [pc, #132]	; (800c0e0 <UART_SetConfig+0x32c>)
 800c05a:	fba2 2303 	umull	r2, r3, r2, r3
 800c05e:	095b      	lsrs	r3, r3, #5
 800c060:	2264      	movs	r2, #100	; 0x64
 800c062:	fb02 f303 	mul.w	r3, r2, r3
 800c066:	1aeb      	subs	r3, r5, r3
 800c068:	011b      	lsls	r3, r3, #4
 800c06a:	3332      	adds	r3, #50	; 0x32
 800c06c:	4a1c      	ldr	r2, [pc, #112]	; (800c0e0 <UART_SetConfig+0x32c>)
 800c06e:	fba2 2303 	umull	r2, r3, r2, r3
 800c072:	095b      	lsrs	r3, r3, #5
 800c074:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c078:	441c      	add	r4, r3
 800c07a:	f7fe fea1 	bl	800adc0 <HAL_RCC_GetPCLK2Freq>
 800c07e:	4602      	mov	r2, r0
 800c080:	4613      	mov	r3, r2
 800c082:	009b      	lsls	r3, r3, #2
 800c084:	4413      	add	r3, r2
 800c086:	009a      	lsls	r2, r3, #2
 800c088:	441a      	add	r2, r3
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	685b      	ldr	r3, [r3, #4]
 800c08e:	009b      	lsls	r3, r3, #2
 800c090:	fbb2 f5f3 	udiv	r5, r2, r3
 800c094:	f7fe fe94 	bl	800adc0 <HAL_RCC_GetPCLK2Freq>
 800c098:	4602      	mov	r2, r0
 800c09a:	4613      	mov	r3, r2
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	4413      	add	r3, r2
 800c0a0:	009a      	lsls	r2, r3, #2
 800c0a2:	441a      	add	r2, r3
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	685b      	ldr	r3, [r3, #4]
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0ae:	4a0c      	ldr	r2, [pc, #48]	; (800c0e0 <UART_SetConfig+0x32c>)
 800c0b0:	fba2 2303 	umull	r2, r3, r2, r3
 800c0b4:	095b      	lsrs	r3, r3, #5
 800c0b6:	2264      	movs	r2, #100	; 0x64
 800c0b8:	fb02 f303 	mul.w	r3, r2, r3
 800c0bc:	1aeb      	subs	r3, r5, r3
 800c0be:	011b      	lsls	r3, r3, #4
 800c0c0:	3332      	adds	r3, #50	; 0x32
 800c0c2:	4a07      	ldr	r2, [pc, #28]	; (800c0e0 <UART_SetConfig+0x32c>)
 800c0c4:	fba2 2303 	umull	r2, r3, r2, r3
 800c0c8:	095b      	lsrs	r3, r3, #5
 800c0ca:	f003 020f 	and.w	r2, r3, #15
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	4422      	add	r2, r4
 800c0d4:	609a      	str	r2, [r3, #8]
 800c0d6:	e071      	b.n	800c1bc <UART_SetConfig+0x408>
 800c0d8:	40011000 	.word	0x40011000
 800c0dc:	40011400 	.word	0x40011400
 800c0e0:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800c0e4:	f7fe fe58 	bl	800ad98 <HAL_RCC_GetPCLK1Freq>
 800c0e8:	4602      	mov	r2, r0
 800c0ea:	4613      	mov	r3, r2
 800c0ec:	009b      	lsls	r3, r3, #2
 800c0ee:	4413      	add	r3, r2
 800c0f0:	009a      	lsls	r2, r3, #2
 800c0f2:	441a      	add	r2, r3
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	685b      	ldr	r3, [r3, #4]
 800c0f8:	009b      	lsls	r3, r3, #2
 800c0fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0fe:	4a31      	ldr	r2, [pc, #196]	; (800c1c4 <UART_SetConfig+0x410>)
 800c100:	fba2 2303 	umull	r2, r3, r2, r3
 800c104:	095b      	lsrs	r3, r3, #5
 800c106:	011c      	lsls	r4, r3, #4
 800c108:	f7fe fe46 	bl	800ad98 <HAL_RCC_GetPCLK1Freq>
 800c10c:	4602      	mov	r2, r0
 800c10e:	4613      	mov	r3, r2
 800c110:	009b      	lsls	r3, r3, #2
 800c112:	4413      	add	r3, r2
 800c114:	009a      	lsls	r2, r3, #2
 800c116:	441a      	add	r2, r3
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	685b      	ldr	r3, [r3, #4]
 800c11c:	009b      	lsls	r3, r3, #2
 800c11e:	fbb2 f5f3 	udiv	r5, r2, r3
 800c122:	f7fe fe39 	bl	800ad98 <HAL_RCC_GetPCLK1Freq>
 800c126:	4602      	mov	r2, r0
 800c128:	4613      	mov	r3, r2
 800c12a:	009b      	lsls	r3, r3, #2
 800c12c:	4413      	add	r3, r2
 800c12e:	009a      	lsls	r2, r3, #2
 800c130:	441a      	add	r2, r3
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	685b      	ldr	r3, [r3, #4]
 800c136:	009b      	lsls	r3, r3, #2
 800c138:	fbb2 f3f3 	udiv	r3, r2, r3
 800c13c:	4a21      	ldr	r2, [pc, #132]	; (800c1c4 <UART_SetConfig+0x410>)
 800c13e:	fba2 2303 	umull	r2, r3, r2, r3
 800c142:	095b      	lsrs	r3, r3, #5
 800c144:	2264      	movs	r2, #100	; 0x64
 800c146:	fb02 f303 	mul.w	r3, r2, r3
 800c14a:	1aeb      	subs	r3, r5, r3
 800c14c:	011b      	lsls	r3, r3, #4
 800c14e:	3332      	adds	r3, #50	; 0x32
 800c150:	4a1c      	ldr	r2, [pc, #112]	; (800c1c4 <UART_SetConfig+0x410>)
 800c152:	fba2 2303 	umull	r2, r3, r2, r3
 800c156:	095b      	lsrs	r3, r3, #5
 800c158:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c15c:	441c      	add	r4, r3
 800c15e:	f7fe fe1b 	bl	800ad98 <HAL_RCC_GetPCLK1Freq>
 800c162:	4602      	mov	r2, r0
 800c164:	4613      	mov	r3, r2
 800c166:	009b      	lsls	r3, r3, #2
 800c168:	4413      	add	r3, r2
 800c16a:	009a      	lsls	r2, r3, #2
 800c16c:	441a      	add	r2, r3
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	685b      	ldr	r3, [r3, #4]
 800c172:	009b      	lsls	r3, r3, #2
 800c174:	fbb2 f5f3 	udiv	r5, r2, r3
 800c178:	f7fe fe0e 	bl	800ad98 <HAL_RCC_GetPCLK1Freq>
 800c17c:	4602      	mov	r2, r0
 800c17e:	4613      	mov	r3, r2
 800c180:	009b      	lsls	r3, r3, #2
 800c182:	4413      	add	r3, r2
 800c184:	009a      	lsls	r2, r3, #2
 800c186:	441a      	add	r2, r3
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	009b      	lsls	r3, r3, #2
 800c18e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c192:	4a0c      	ldr	r2, [pc, #48]	; (800c1c4 <UART_SetConfig+0x410>)
 800c194:	fba2 2303 	umull	r2, r3, r2, r3
 800c198:	095b      	lsrs	r3, r3, #5
 800c19a:	2264      	movs	r2, #100	; 0x64
 800c19c:	fb02 f303 	mul.w	r3, r2, r3
 800c1a0:	1aeb      	subs	r3, r5, r3
 800c1a2:	011b      	lsls	r3, r3, #4
 800c1a4:	3332      	adds	r3, #50	; 0x32
 800c1a6:	4a07      	ldr	r2, [pc, #28]	; (800c1c4 <UART_SetConfig+0x410>)
 800c1a8:	fba2 2303 	umull	r2, r3, r2, r3
 800c1ac:	095b      	lsrs	r3, r3, #5
 800c1ae:	f003 020f 	and.w	r2, r3, #15
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	4422      	add	r2, r4
 800c1b8:	609a      	str	r2, [r3, #8]
}
 800c1ba:	e7ff      	b.n	800c1bc <UART_SetConfig+0x408>
 800c1bc:	bf00      	nop
 800c1be:	3710      	adds	r7, #16
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	bdb0      	pop	{r4, r5, r7, pc}
 800c1c4:	51eb851f 	.word	0x51eb851f

0800c1c8 <__errno>:
 800c1c8:	4b01      	ldr	r3, [pc, #4]	; (800c1d0 <__errno+0x8>)
 800c1ca:	6818      	ldr	r0, [r3, #0]
 800c1cc:	4770      	bx	lr
 800c1ce:	bf00      	nop
 800c1d0:	2000003c 	.word	0x2000003c

0800c1d4 <__libc_init_array>:
 800c1d4:	b570      	push	{r4, r5, r6, lr}
 800c1d6:	4e0d      	ldr	r6, [pc, #52]	; (800c20c <__libc_init_array+0x38>)
 800c1d8:	4c0d      	ldr	r4, [pc, #52]	; (800c210 <__libc_init_array+0x3c>)
 800c1da:	1ba4      	subs	r4, r4, r6
 800c1dc:	10a4      	asrs	r4, r4, #2
 800c1de:	2500      	movs	r5, #0
 800c1e0:	42a5      	cmp	r5, r4
 800c1e2:	d109      	bne.n	800c1f8 <__libc_init_array+0x24>
 800c1e4:	4e0b      	ldr	r6, [pc, #44]	; (800c214 <__libc_init_array+0x40>)
 800c1e6:	4c0c      	ldr	r4, [pc, #48]	; (800c218 <__libc_init_array+0x44>)
 800c1e8:	f002 f898 	bl	800e31c <_init>
 800c1ec:	1ba4      	subs	r4, r4, r6
 800c1ee:	10a4      	asrs	r4, r4, #2
 800c1f0:	2500      	movs	r5, #0
 800c1f2:	42a5      	cmp	r5, r4
 800c1f4:	d105      	bne.n	800c202 <__libc_init_array+0x2e>
 800c1f6:	bd70      	pop	{r4, r5, r6, pc}
 800c1f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c1fc:	4798      	blx	r3
 800c1fe:	3501      	adds	r5, #1
 800c200:	e7ee      	b.n	800c1e0 <__libc_init_array+0xc>
 800c202:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c206:	4798      	blx	r3
 800c208:	3501      	adds	r5, #1
 800c20a:	e7f2      	b.n	800c1f2 <__libc_init_array+0x1e>
 800c20c:	0800fad8 	.word	0x0800fad8
 800c210:	0800fad8 	.word	0x0800fad8
 800c214:	0800fad8 	.word	0x0800fad8
 800c218:	0800fadc 	.word	0x0800fadc

0800c21c <memcpy>:
 800c21c:	b510      	push	{r4, lr}
 800c21e:	1e43      	subs	r3, r0, #1
 800c220:	440a      	add	r2, r1
 800c222:	4291      	cmp	r1, r2
 800c224:	d100      	bne.n	800c228 <memcpy+0xc>
 800c226:	bd10      	pop	{r4, pc}
 800c228:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c22c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c230:	e7f7      	b.n	800c222 <memcpy+0x6>

0800c232 <memset>:
 800c232:	4402      	add	r2, r0
 800c234:	4603      	mov	r3, r0
 800c236:	4293      	cmp	r3, r2
 800c238:	d100      	bne.n	800c23c <memset+0xa>
 800c23a:	4770      	bx	lr
 800c23c:	f803 1b01 	strb.w	r1, [r3], #1
 800c240:	e7f9      	b.n	800c236 <memset+0x4>
 800c242:	0000      	movs	r0, r0
 800c244:	0000      	movs	r0, r0
	...

0800c248 <tan>:
 800c248:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c24a:	ec51 0b10 	vmov	r0, r1, d0
 800c24e:	4a14      	ldr	r2, [pc, #80]	; (800c2a0 <tan+0x58>)
 800c250:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c254:	4293      	cmp	r3, r2
 800c256:	dc05      	bgt.n	800c264 <tan+0x1c>
 800c258:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 800c298 <tan+0x50>
 800c25c:	2001      	movs	r0, #1
 800c25e:	f001 fce3 	bl	800dc28 <__kernel_tan>
 800c262:	e009      	b.n	800c278 <tan+0x30>
 800c264:	4a0f      	ldr	r2, [pc, #60]	; (800c2a4 <tan+0x5c>)
 800c266:	4293      	cmp	r3, r2
 800c268:	dd09      	ble.n	800c27e <tan+0x36>
 800c26a:	ee10 2a10 	vmov	r2, s0
 800c26e:	460b      	mov	r3, r1
 800c270:	f7f3 ffae 	bl	80001d0 <__aeabi_dsub>
 800c274:	ec41 0b10 	vmov	d0, r0, r1
 800c278:	b005      	add	sp, #20
 800c27a:	f85d fb04 	ldr.w	pc, [sp], #4
 800c27e:	4668      	mov	r0, sp
 800c280:	f000 feee 	bl	800d060 <__ieee754_rem_pio2>
 800c284:	0040      	lsls	r0, r0, #1
 800c286:	f000 0002 	and.w	r0, r0, #2
 800c28a:	f1c0 0001 	rsb	r0, r0, #1
 800c28e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c292:	ed9d 0b00 	vldr	d0, [sp]
 800c296:	e7e2      	b.n	800c25e <tan+0x16>
	...
 800c2a0:	3fe921fb 	.word	0x3fe921fb
 800c2a4:	7fefffff 	.word	0x7fefffff

0800c2a8 <pow>:
 800c2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2ac:	ed2d 8b04 	vpush	{d8-d9}
 800c2b0:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800c584 <pow+0x2dc>
 800c2b4:	b08d      	sub	sp, #52	; 0x34
 800c2b6:	ec57 6b10 	vmov	r6, r7, d0
 800c2ba:	ec55 4b11 	vmov	r4, r5, d1
 800c2be:	f000 f9bf 	bl	800c640 <__ieee754_pow>
 800c2c2:	f999 3000 	ldrsb.w	r3, [r9]
 800c2c6:	9300      	str	r3, [sp, #0]
 800c2c8:	3301      	adds	r3, #1
 800c2ca:	eeb0 8a40 	vmov.f32	s16, s0
 800c2ce:	eef0 8a60 	vmov.f32	s17, s1
 800c2d2:	46c8      	mov	r8, r9
 800c2d4:	d05f      	beq.n	800c396 <pow+0xee>
 800c2d6:	4622      	mov	r2, r4
 800c2d8:	462b      	mov	r3, r5
 800c2da:	4620      	mov	r0, r4
 800c2dc:	4629      	mov	r1, r5
 800c2de:	f7f4 fbc9 	bl	8000a74 <__aeabi_dcmpun>
 800c2e2:	4683      	mov	fp, r0
 800c2e4:	2800      	cmp	r0, #0
 800c2e6:	d156      	bne.n	800c396 <pow+0xee>
 800c2e8:	4632      	mov	r2, r6
 800c2ea:	463b      	mov	r3, r7
 800c2ec:	4630      	mov	r0, r6
 800c2ee:	4639      	mov	r1, r7
 800c2f0:	f7f4 fbc0 	bl	8000a74 <__aeabi_dcmpun>
 800c2f4:	9001      	str	r0, [sp, #4]
 800c2f6:	b1e8      	cbz	r0, 800c334 <pow+0x8c>
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	4620      	mov	r0, r4
 800c2fe:	4629      	mov	r1, r5
 800c300:	f7f4 fb86 	bl	8000a10 <__aeabi_dcmpeq>
 800c304:	2800      	cmp	r0, #0
 800c306:	d046      	beq.n	800c396 <pow+0xee>
 800c308:	2301      	movs	r3, #1
 800c30a:	9302      	str	r3, [sp, #8]
 800c30c:	4b96      	ldr	r3, [pc, #600]	; (800c568 <pow+0x2c0>)
 800c30e:	9303      	str	r3, [sp, #12]
 800c310:	4b96      	ldr	r3, [pc, #600]	; (800c56c <pow+0x2c4>)
 800c312:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800c316:	2200      	movs	r2, #0
 800c318:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c31c:	9b00      	ldr	r3, [sp, #0]
 800c31e:	2b02      	cmp	r3, #2
 800c320:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c324:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c328:	d033      	beq.n	800c392 <pow+0xea>
 800c32a:	a802      	add	r0, sp, #8
 800c32c:	f001 fee0 	bl	800e0f0 <matherr>
 800c330:	bb48      	cbnz	r0, 800c386 <pow+0xde>
 800c332:	e05d      	b.n	800c3f0 <pow+0x148>
 800c334:	f04f 0a00 	mov.w	sl, #0
 800c338:	f04f 0b00 	mov.w	fp, #0
 800c33c:	4652      	mov	r2, sl
 800c33e:	465b      	mov	r3, fp
 800c340:	4630      	mov	r0, r6
 800c342:	4639      	mov	r1, r7
 800c344:	f7f4 fb64 	bl	8000a10 <__aeabi_dcmpeq>
 800c348:	ec4b ab19 	vmov	d9, sl, fp
 800c34c:	2800      	cmp	r0, #0
 800c34e:	d054      	beq.n	800c3fa <pow+0x152>
 800c350:	4652      	mov	r2, sl
 800c352:	465b      	mov	r3, fp
 800c354:	4620      	mov	r0, r4
 800c356:	4629      	mov	r1, r5
 800c358:	f7f4 fb5a 	bl	8000a10 <__aeabi_dcmpeq>
 800c35c:	4680      	mov	r8, r0
 800c35e:	b318      	cbz	r0, 800c3a8 <pow+0x100>
 800c360:	2301      	movs	r3, #1
 800c362:	9302      	str	r3, [sp, #8]
 800c364:	4b80      	ldr	r3, [pc, #512]	; (800c568 <pow+0x2c0>)
 800c366:	9303      	str	r3, [sp, #12]
 800c368:	9b01      	ldr	r3, [sp, #4]
 800c36a:	930a      	str	r3, [sp, #40]	; 0x28
 800c36c:	9b00      	ldr	r3, [sp, #0]
 800c36e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c372:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c376:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d0d5      	beq.n	800c32a <pow+0x82>
 800c37e:	4b7b      	ldr	r3, [pc, #492]	; (800c56c <pow+0x2c4>)
 800c380:	2200      	movs	r2, #0
 800c382:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c388:	b11b      	cbz	r3, 800c392 <pow+0xea>
 800c38a:	f7ff ff1d 	bl	800c1c8 <__errno>
 800c38e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c390:	6003      	str	r3, [r0, #0]
 800c392:	ed9d 8b08 	vldr	d8, [sp, #32]
 800c396:	eeb0 0a48 	vmov.f32	s0, s16
 800c39a:	eef0 0a68 	vmov.f32	s1, s17
 800c39e:	b00d      	add	sp, #52	; 0x34
 800c3a0:	ecbd 8b04 	vpop	{d8-d9}
 800c3a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3a8:	ec45 4b10 	vmov	d0, r4, r5
 800c3ac:	f001 fe11 	bl	800dfd2 <finite>
 800c3b0:	2800      	cmp	r0, #0
 800c3b2:	d0f0      	beq.n	800c396 <pow+0xee>
 800c3b4:	4652      	mov	r2, sl
 800c3b6:	465b      	mov	r3, fp
 800c3b8:	4620      	mov	r0, r4
 800c3ba:	4629      	mov	r1, r5
 800c3bc:	f7f4 fb32 	bl	8000a24 <__aeabi_dcmplt>
 800c3c0:	2800      	cmp	r0, #0
 800c3c2:	d0e8      	beq.n	800c396 <pow+0xee>
 800c3c4:	2301      	movs	r3, #1
 800c3c6:	9302      	str	r3, [sp, #8]
 800c3c8:	4b67      	ldr	r3, [pc, #412]	; (800c568 <pow+0x2c0>)
 800c3ca:	9303      	str	r3, [sp, #12]
 800c3cc:	f999 3000 	ldrsb.w	r3, [r9]
 800c3d0:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800c3d4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c3d8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c3dc:	b913      	cbnz	r3, 800c3e4 <pow+0x13c>
 800c3de:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800c3e2:	e7a2      	b.n	800c32a <pow+0x82>
 800c3e4:	4962      	ldr	r1, [pc, #392]	; (800c570 <pow+0x2c8>)
 800c3e6:	2000      	movs	r0, #0
 800c3e8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c3ec:	2b02      	cmp	r3, #2
 800c3ee:	d19c      	bne.n	800c32a <pow+0x82>
 800c3f0:	f7ff feea 	bl	800c1c8 <__errno>
 800c3f4:	2321      	movs	r3, #33	; 0x21
 800c3f6:	6003      	str	r3, [r0, #0]
 800c3f8:	e7c5      	b.n	800c386 <pow+0xde>
 800c3fa:	eeb0 0a48 	vmov.f32	s0, s16
 800c3fe:	eef0 0a68 	vmov.f32	s1, s17
 800c402:	f001 fde6 	bl	800dfd2 <finite>
 800c406:	9000      	str	r0, [sp, #0]
 800c408:	2800      	cmp	r0, #0
 800c40a:	f040 8081 	bne.w	800c510 <pow+0x268>
 800c40e:	ec47 6b10 	vmov	d0, r6, r7
 800c412:	f001 fdde 	bl	800dfd2 <finite>
 800c416:	2800      	cmp	r0, #0
 800c418:	d07a      	beq.n	800c510 <pow+0x268>
 800c41a:	ec45 4b10 	vmov	d0, r4, r5
 800c41e:	f001 fdd8 	bl	800dfd2 <finite>
 800c422:	2800      	cmp	r0, #0
 800c424:	d074      	beq.n	800c510 <pow+0x268>
 800c426:	ec53 2b18 	vmov	r2, r3, d8
 800c42a:	ee18 0a10 	vmov	r0, s16
 800c42e:	4619      	mov	r1, r3
 800c430:	f7f4 fb20 	bl	8000a74 <__aeabi_dcmpun>
 800c434:	f999 9000 	ldrsb.w	r9, [r9]
 800c438:	4b4b      	ldr	r3, [pc, #300]	; (800c568 <pow+0x2c0>)
 800c43a:	b1b0      	cbz	r0, 800c46a <pow+0x1c2>
 800c43c:	2201      	movs	r2, #1
 800c43e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c442:	9b00      	ldr	r3, [sp, #0]
 800c444:	930a      	str	r3, [sp, #40]	; 0x28
 800c446:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c44a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c44e:	f1b9 0f00 	cmp.w	r9, #0
 800c452:	d0c4      	beq.n	800c3de <pow+0x136>
 800c454:	4652      	mov	r2, sl
 800c456:	465b      	mov	r3, fp
 800c458:	4650      	mov	r0, sl
 800c45a:	4659      	mov	r1, fp
 800c45c:	f7f4 f99a 	bl	8000794 <__aeabi_ddiv>
 800c460:	f1b9 0f02 	cmp.w	r9, #2
 800c464:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c468:	e7c1      	b.n	800c3ee <pow+0x146>
 800c46a:	2203      	movs	r2, #3
 800c46c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c470:	900a      	str	r0, [sp, #40]	; 0x28
 800c472:	4629      	mov	r1, r5
 800c474:	4620      	mov	r0, r4
 800c476:	2200      	movs	r2, #0
 800c478:	4b3e      	ldr	r3, [pc, #248]	; (800c574 <pow+0x2cc>)
 800c47a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c47e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c482:	f7f4 f85d 	bl	8000540 <__aeabi_dmul>
 800c486:	4604      	mov	r4, r0
 800c488:	460d      	mov	r5, r1
 800c48a:	f1b9 0f00 	cmp.w	r9, #0
 800c48e:	d124      	bne.n	800c4da <pow+0x232>
 800c490:	4b39      	ldr	r3, [pc, #228]	; (800c578 <pow+0x2d0>)
 800c492:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c496:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c49a:	4630      	mov	r0, r6
 800c49c:	4652      	mov	r2, sl
 800c49e:	465b      	mov	r3, fp
 800c4a0:	4639      	mov	r1, r7
 800c4a2:	f7f4 fabf 	bl	8000a24 <__aeabi_dcmplt>
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	d056      	beq.n	800c558 <pow+0x2b0>
 800c4aa:	ec45 4b10 	vmov	d0, r4, r5
 800c4ae:	f001 fe2b 	bl	800e108 <rint>
 800c4b2:	4622      	mov	r2, r4
 800c4b4:	462b      	mov	r3, r5
 800c4b6:	ec51 0b10 	vmov	r0, r1, d0
 800c4ba:	f7f4 faa9 	bl	8000a10 <__aeabi_dcmpeq>
 800c4be:	b920      	cbnz	r0, 800c4ca <pow+0x222>
 800c4c0:	4b2e      	ldr	r3, [pc, #184]	; (800c57c <pow+0x2d4>)
 800c4c2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c4c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c4ca:	f998 3000 	ldrsb.w	r3, [r8]
 800c4ce:	2b02      	cmp	r3, #2
 800c4d0:	d142      	bne.n	800c558 <pow+0x2b0>
 800c4d2:	f7ff fe79 	bl	800c1c8 <__errno>
 800c4d6:	2322      	movs	r3, #34	; 0x22
 800c4d8:	e78d      	b.n	800c3f6 <pow+0x14e>
 800c4da:	4b29      	ldr	r3, [pc, #164]	; (800c580 <pow+0x2d8>)
 800c4dc:	2200      	movs	r2, #0
 800c4de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c4e2:	4630      	mov	r0, r6
 800c4e4:	4652      	mov	r2, sl
 800c4e6:	465b      	mov	r3, fp
 800c4e8:	4639      	mov	r1, r7
 800c4ea:	f7f4 fa9b 	bl	8000a24 <__aeabi_dcmplt>
 800c4ee:	2800      	cmp	r0, #0
 800c4f0:	d0eb      	beq.n	800c4ca <pow+0x222>
 800c4f2:	ec45 4b10 	vmov	d0, r4, r5
 800c4f6:	f001 fe07 	bl	800e108 <rint>
 800c4fa:	4622      	mov	r2, r4
 800c4fc:	462b      	mov	r3, r5
 800c4fe:	ec51 0b10 	vmov	r0, r1, d0
 800c502:	f7f4 fa85 	bl	8000a10 <__aeabi_dcmpeq>
 800c506:	2800      	cmp	r0, #0
 800c508:	d1df      	bne.n	800c4ca <pow+0x222>
 800c50a:	2200      	movs	r2, #0
 800c50c:	4b18      	ldr	r3, [pc, #96]	; (800c570 <pow+0x2c8>)
 800c50e:	e7da      	b.n	800c4c6 <pow+0x21e>
 800c510:	2200      	movs	r2, #0
 800c512:	2300      	movs	r3, #0
 800c514:	ec51 0b18 	vmov	r0, r1, d8
 800c518:	f7f4 fa7a 	bl	8000a10 <__aeabi_dcmpeq>
 800c51c:	2800      	cmp	r0, #0
 800c51e:	f43f af3a 	beq.w	800c396 <pow+0xee>
 800c522:	ec47 6b10 	vmov	d0, r6, r7
 800c526:	f001 fd54 	bl	800dfd2 <finite>
 800c52a:	2800      	cmp	r0, #0
 800c52c:	f43f af33 	beq.w	800c396 <pow+0xee>
 800c530:	ec45 4b10 	vmov	d0, r4, r5
 800c534:	f001 fd4d 	bl	800dfd2 <finite>
 800c538:	2800      	cmp	r0, #0
 800c53a:	f43f af2c 	beq.w	800c396 <pow+0xee>
 800c53e:	2304      	movs	r3, #4
 800c540:	9302      	str	r3, [sp, #8]
 800c542:	4b09      	ldr	r3, [pc, #36]	; (800c568 <pow+0x2c0>)
 800c544:	9303      	str	r3, [sp, #12]
 800c546:	2300      	movs	r3, #0
 800c548:	930a      	str	r3, [sp, #40]	; 0x28
 800c54a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c54e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c552:	ed8d 9b08 	vstr	d9, [sp, #32]
 800c556:	e7b8      	b.n	800c4ca <pow+0x222>
 800c558:	a802      	add	r0, sp, #8
 800c55a:	f001 fdc9 	bl	800e0f0 <matherr>
 800c55e:	2800      	cmp	r0, #0
 800c560:	f47f af11 	bne.w	800c386 <pow+0xde>
 800c564:	e7b5      	b.n	800c4d2 <pow+0x22a>
 800c566:	bf00      	nop
 800c568:	0800f8a8 	.word	0x0800f8a8
 800c56c:	3ff00000 	.word	0x3ff00000
 800c570:	fff00000 	.word	0xfff00000
 800c574:	3fe00000 	.word	0x3fe00000
 800c578:	47efffff 	.word	0x47efffff
 800c57c:	c7efffff 	.word	0xc7efffff
 800c580:	7ff00000 	.word	0x7ff00000
 800c584:	200000a0 	.word	0x200000a0

0800c588 <sqrt>:
 800c588:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c58c:	ed2d 8b02 	vpush	{d8}
 800c590:	b08b      	sub	sp, #44	; 0x2c
 800c592:	ec55 4b10 	vmov	r4, r5, d0
 800c596:	f000 ff55 	bl	800d444 <__ieee754_sqrt>
 800c59a:	4b26      	ldr	r3, [pc, #152]	; (800c634 <sqrt+0xac>)
 800c59c:	eeb0 8a40 	vmov.f32	s16, s0
 800c5a0:	eef0 8a60 	vmov.f32	s17, s1
 800c5a4:	f993 6000 	ldrsb.w	r6, [r3]
 800c5a8:	1c73      	adds	r3, r6, #1
 800c5aa:	d02a      	beq.n	800c602 <sqrt+0x7a>
 800c5ac:	4622      	mov	r2, r4
 800c5ae:	462b      	mov	r3, r5
 800c5b0:	4620      	mov	r0, r4
 800c5b2:	4629      	mov	r1, r5
 800c5b4:	f7f4 fa5e 	bl	8000a74 <__aeabi_dcmpun>
 800c5b8:	4607      	mov	r7, r0
 800c5ba:	bb10      	cbnz	r0, 800c602 <sqrt+0x7a>
 800c5bc:	f04f 0800 	mov.w	r8, #0
 800c5c0:	f04f 0900 	mov.w	r9, #0
 800c5c4:	4642      	mov	r2, r8
 800c5c6:	464b      	mov	r3, r9
 800c5c8:	4620      	mov	r0, r4
 800c5ca:	4629      	mov	r1, r5
 800c5cc:	f7f4 fa2a 	bl	8000a24 <__aeabi_dcmplt>
 800c5d0:	b1b8      	cbz	r0, 800c602 <sqrt+0x7a>
 800c5d2:	2301      	movs	r3, #1
 800c5d4:	9300      	str	r3, [sp, #0]
 800c5d6:	4b18      	ldr	r3, [pc, #96]	; (800c638 <sqrt+0xb0>)
 800c5d8:	9301      	str	r3, [sp, #4]
 800c5da:	9708      	str	r7, [sp, #32]
 800c5dc:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800c5e0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c5e4:	b9b6      	cbnz	r6, 800c614 <sqrt+0x8c>
 800c5e6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800c5ea:	4668      	mov	r0, sp
 800c5ec:	f001 fd80 	bl	800e0f0 <matherr>
 800c5f0:	b1d0      	cbz	r0, 800c628 <sqrt+0xa0>
 800c5f2:	9b08      	ldr	r3, [sp, #32]
 800c5f4:	b11b      	cbz	r3, 800c5fe <sqrt+0x76>
 800c5f6:	f7ff fde7 	bl	800c1c8 <__errno>
 800c5fa:	9b08      	ldr	r3, [sp, #32]
 800c5fc:	6003      	str	r3, [r0, #0]
 800c5fe:	ed9d 8b06 	vldr	d8, [sp, #24]
 800c602:	eeb0 0a48 	vmov.f32	s0, s16
 800c606:	eef0 0a68 	vmov.f32	s1, s17
 800c60a:	b00b      	add	sp, #44	; 0x2c
 800c60c:	ecbd 8b02 	vpop	{d8}
 800c610:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c614:	4642      	mov	r2, r8
 800c616:	464b      	mov	r3, r9
 800c618:	4640      	mov	r0, r8
 800c61a:	4649      	mov	r1, r9
 800c61c:	f7f4 f8ba 	bl	8000794 <__aeabi_ddiv>
 800c620:	2e02      	cmp	r6, #2
 800c622:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c626:	d1e0      	bne.n	800c5ea <sqrt+0x62>
 800c628:	f7ff fdce 	bl	800c1c8 <__errno>
 800c62c:	2321      	movs	r3, #33	; 0x21
 800c62e:	6003      	str	r3, [r0, #0]
 800c630:	e7df      	b.n	800c5f2 <sqrt+0x6a>
 800c632:	bf00      	nop
 800c634:	200000a0 	.word	0x200000a0
 800c638:	0800f8ac 	.word	0x0800f8ac
 800c63c:	00000000 	.word	0x00000000

0800c640 <__ieee754_pow>:
 800c640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c644:	b091      	sub	sp, #68	; 0x44
 800c646:	ed8d 1b00 	vstr	d1, [sp]
 800c64a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800c64e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800c652:	ea58 0302 	orrs.w	r3, r8, r2
 800c656:	ec57 6b10 	vmov	r6, r7, d0
 800c65a:	f000 84be 	beq.w	800cfda <__ieee754_pow+0x99a>
 800c65e:	4b7a      	ldr	r3, [pc, #488]	; (800c848 <__ieee754_pow+0x208>)
 800c660:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c664:	429c      	cmp	r4, r3
 800c666:	463d      	mov	r5, r7
 800c668:	ee10 aa10 	vmov	sl, s0
 800c66c:	dc09      	bgt.n	800c682 <__ieee754_pow+0x42>
 800c66e:	d103      	bne.n	800c678 <__ieee754_pow+0x38>
 800c670:	b93e      	cbnz	r6, 800c682 <__ieee754_pow+0x42>
 800c672:	45a0      	cmp	r8, r4
 800c674:	dc0d      	bgt.n	800c692 <__ieee754_pow+0x52>
 800c676:	e001      	b.n	800c67c <__ieee754_pow+0x3c>
 800c678:	4598      	cmp	r8, r3
 800c67a:	dc02      	bgt.n	800c682 <__ieee754_pow+0x42>
 800c67c:	4598      	cmp	r8, r3
 800c67e:	d10e      	bne.n	800c69e <__ieee754_pow+0x5e>
 800c680:	b16a      	cbz	r2, 800c69e <__ieee754_pow+0x5e>
 800c682:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c686:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c68a:	ea54 030a 	orrs.w	r3, r4, sl
 800c68e:	f000 84a4 	beq.w	800cfda <__ieee754_pow+0x99a>
 800c692:	486e      	ldr	r0, [pc, #440]	; (800c84c <__ieee754_pow+0x20c>)
 800c694:	b011      	add	sp, #68	; 0x44
 800c696:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c69a:	f001 bd2d 	b.w	800e0f8 <nan>
 800c69e:	2d00      	cmp	r5, #0
 800c6a0:	da53      	bge.n	800c74a <__ieee754_pow+0x10a>
 800c6a2:	4b6b      	ldr	r3, [pc, #428]	; (800c850 <__ieee754_pow+0x210>)
 800c6a4:	4598      	cmp	r8, r3
 800c6a6:	dc4d      	bgt.n	800c744 <__ieee754_pow+0x104>
 800c6a8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c6ac:	4598      	cmp	r8, r3
 800c6ae:	dd4c      	ble.n	800c74a <__ieee754_pow+0x10a>
 800c6b0:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c6b4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c6b8:	2b14      	cmp	r3, #20
 800c6ba:	dd26      	ble.n	800c70a <__ieee754_pow+0xca>
 800c6bc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c6c0:	fa22 f103 	lsr.w	r1, r2, r3
 800c6c4:	fa01 f303 	lsl.w	r3, r1, r3
 800c6c8:	4293      	cmp	r3, r2
 800c6ca:	d13e      	bne.n	800c74a <__ieee754_pow+0x10a>
 800c6cc:	f001 0101 	and.w	r1, r1, #1
 800c6d0:	f1c1 0b02 	rsb	fp, r1, #2
 800c6d4:	2a00      	cmp	r2, #0
 800c6d6:	d15b      	bne.n	800c790 <__ieee754_pow+0x150>
 800c6d8:	4b5b      	ldr	r3, [pc, #364]	; (800c848 <__ieee754_pow+0x208>)
 800c6da:	4598      	cmp	r8, r3
 800c6dc:	d124      	bne.n	800c728 <__ieee754_pow+0xe8>
 800c6de:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c6e2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c6e6:	ea53 030a 	orrs.w	r3, r3, sl
 800c6ea:	f000 8476 	beq.w	800cfda <__ieee754_pow+0x99a>
 800c6ee:	4b59      	ldr	r3, [pc, #356]	; (800c854 <__ieee754_pow+0x214>)
 800c6f0:	429c      	cmp	r4, r3
 800c6f2:	dd2d      	ble.n	800c750 <__ieee754_pow+0x110>
 800c6f4:	f1b9 0f00 	cmp.w	r9, #0
 800c6f8:	f280 8473 	bge.w	800cfe2 <__ieee754_pow+0x9a2>
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	2100      	movs	r1, #0
 800c700:	ec41 0b10 	vmov	d0, r0, r1
 800c704:	b011      	add	sp, #68	; 0x44
 800c706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c70a:	2a00      	cmp	r2, #0
 800c70c:	d13e      	bne.n	800c78c <__ieee754_pow+0x14c>
 800c70e:	f1c3 0314 	rsb	r3, r3, #20
 800c712:	fa48 f103 	asr.w	r1, r8, r3
 800c716:	fa01 f303 	lsl.w	r3, r1, r3
 800c71a:	4543      	cmp	r3, r8
 800c71c:	f040 8469 	bne.w	800cff2 <__ieee754_pow+0x9b2>
 800c720:	f001 0101 	and.w	r1, r1, #1
 800c724:	f1c1 0b02 	rsb	fp, r1, #2
 800c728:	4b4b      	ldr	r3, [pc, #300]	; (800c858 <__ieee754_pow+0x218>)
 800c72a:	4598      	cmp	r8, r3
 800c72c:	d118      	bne.n	800c760 <__ieee754_pow+0x120>
 800c72e:	f1b9 0f00 	cmp.w	r9, #0
 800c732:	f280 845a 	bge.w	800cfea <__ieee754_pow+0x9aa>
 800c736:	4948      	ldr	r1, [pc, #288]	; (800c858 <__ieee754_pow+0x218>)
 800c738:	4632      	mov	r2, r6
 800c73a:	463b      	mov	r3, r7
 800c73c:	2000      	movs	r0, #0
 800c73e:	f7f4 f829 	bl	8000794 <__aeabi_ddiv>
 800c742:	e7dd      	b.n	800c700 <__ieee754_pow+0xc0>
 800c744:	f04f 0b02 	mov.w	fp, #2
 800c748:	e7c4      	b.n	800c6d4 <__ieee754_pow+0x94>
 800c74a:	f04f 0b00 	mov.w	fp, #0
 800c74e:	e7c1      	b.n	800c6d4 <__ieee754_pow+0x94>
 800c750:	f1b9 0f00 	cmp.w	r9, #0
 800c754:	dad2      	bge.n	800c6fc <__ieee754_pow+0xbc>
 800c756:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c75a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c75e:	e7cf      	b.n	800c700 <__ieee754_pow+0xc0>
 800c760:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c764:	d106      	bne.n	800c774 <__ieee754_pow+0x134>
 800c766:	4632      	mov	r2, r6
 800c768:	463b      	mov	r3, r7
 800c76a:	4610      	mov	r0, r2
 800c76c:	4619      	mov	r1, r3
 800c76e:	f7f3 fee7 	bl	8000540 <__aeabi_dmul>
 800c772:	e7c5      	b.n	800c700 <__ieee754_pow+0xc0>
 800c774:	4b39      	ldr	r3, [pc, #228]	; (800c85c <__ieee754_pow+0x21c>)
 800c776:	4599      	cmp	r9, r3
 800c778:	d10a      	bne.n	800c790 <__ieee754_pow+0x150>
 800c77a:	2d00      	cmp	r5, #0
 800c77c:	db08      	blt.n	800c790 <__ieee754_pow+0x150>
 800c77e:	ec47 6b10 	vmov	d0, r6, r7
 800c782:	b011      	add	sp, #68	; 0x44
 800c784:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c788:	f000 be5c 	b.w	800d444 <__ieee754_sqrt>
 800c78c:	f04f 0b00 	mov.w	fp, #0
 800c790:	ec47 6b10 	vmov	d0, r6, r7
 800c794:	f001 fc14 	bl	800dfc0 <fabs>
 800c798:	ec51 0b10 	vmov	r0, r1, d0
 800c79c:	f1ba 0f00 	cmp.w	sl, #0
 800c7a0:	d127      	bne.n	800c7f2 <__ieee754_pow+0x1b2>
 800c7a2:	b124      	cbz	r4, 800c7ae <__ieee754_pow+0x16e>
 800c7a4:	4b2c      	ldr	r3, [pc, #176]	; (800c858 <__ieee754_pow+0x218>)
 800c7a6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c7aa:	429a      	cmp	r2, r3
 800c7ac:	d121      	bne.n	800c7f2 <__ieee754_pow+0x1b2>
 800c7ae:	f1b9 0f00 	cmp.w	r9, #0
 800c7b2:	da05      	bge.n	800c7c0 <__ieee754_pow+0x180>
 800c7b4:	4602      	mov	r2, r0
 800c7b6:	460b      	mov	r3, r1
 800c7b8:	2000      	movs	r0, #0
 800c7ba:	4927      	ldr	r1, [pc, #156]	; (800c858 <__ieee754_pow+0x218>)
 800c7bc:	f7f3 ffea 	bl	8000794 <__aeabi_ddiv>
 800c7c0:	2d00      	cmp	r5, #0
 800c7c2:	da9d      	bge.n	800c700 <__ieee754_pow+0xc0>
 800c7c4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c7c8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c7cc:	ea54 030b 	orrs.w	r3, r4, fp
 800c7d0:	d108      	bne.n	800c7e4 <__ieee754_pow+0x1a4>
 800c7d2:	4602      	mov	r2, r0
 800c7d4:	460b      	mov	r3, r1
 800c7d6:	4610      	mov	r0, r2
 800c7d8:	4619      	mov	r1, r3
 800c7da:	f7f3 fcf9 	bl	80001d0 <__aeabi_dsub>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	e7ac      	b.n	800c73e <__ieee754_pow+0xfe>
 800c7e4:	f1bb 0f01 	cmp.w	fp, #1
 800c7e8:	d18a      	bne.n	800c700 <__ieee754_pow+0xc0>
 800c7ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7ee:	4619      	mov	r1, r3
 800c7f0:	e786      	b.n	800c700 <__ieee754_pow+0xc0>
 800c7f2:	0fed      	lsrs	r5, r5, #31
 800c7f4:	1e6b      	subs	r3, r5, #1
 800c7f6:	930d      	str	r3, [sp, #52]	; 0x34
 800c7f8:	ea5b 0303 	orrs.w	r3, fp, r3
 800c7fc:	d102      	bne.n	800c804 <__ieee754_pow+0x1c4>
 800c7fe:	4632      	mov	r2, r6
 800c800:	463b      	mov	r3, r7
 800c802:	e7e8      	b.n	800c7d6 <__ieee754_pow+0x196>
 800c804:	4b16      	ldr	r3, [pc, #88]	; (800c860 <__ieee754_pow+0x220>)
 800c806:	4598      	cmp	r8, r3
 800c808:	f340 80fe 	ble.w	800ca08 <__ieee754_pow+0x3c8>
 800c80c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c810:	4598      	cmp	r8, r3
 800c812:	dd0a      	ble.n	800c82a <__ieee754_pow+0x1ea>
 800c814:	4b0f      	ldr	r3, [pc, #60]	; (800c854 <__ieee754_pow+0x214>)
 800c816:	429c      	cmp	r4, r3
 800c818:	dc0d      	bgt.n	800c836 <__ieee754_pow+0x1f6>
 800c81a:	f1b9 0f00 	cmp.w	r9, #0
 800c81e:	f6bf af6d 	bge.w	800c6fc <__ieee754_pow+0xbc>
 800c822:	a307      	add	r3, pc, #28	; (adr r3, 800c840 <__ieee754_pow+0x200>)
 800c824:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c828:	e79f      	b.n	800c76a <__ieee754_pow+0x12a>
 800c82a:	4b0e      	ldr	r3, [pc, #56]	; (800c864 <__ieee754_pow+0x224>)
 800c82c:	429c      	cmp	r4, r3
 800c82e:	ddf4      	ble.n	800c81a <__ieee754_pow+0x1da>
 800c830:	4b09      	ldr	r3, [pc, #36]	; (800c858 <__ieee754_pow+0x218>)
 800c832:	429c      	cmp	r4, r3
 800c834:	dd18      	ble.n	800c868 <__ieee754_pow+0x228>
 800c836:	f1b9 0f00 	cmp.w	r9, #0
 800c83a:	dcf2      	bgt.n	800c822 <__ieee754_pow+0x1e2>
 800c83c:	e75e      	b.n	800c6fc <__ieee754_pow+0xbc>
 800c83e:	bf00      	nop
 800c840:	8800759c 	.word	0x8800759c
 800c844:	7e37e43c 	.word	0x7e37e43c
 800c848:	7ff00000 	.word	0x7ff00000
 800c84c:	0800f8b0 	.word	0x0800f8b0
 800c850:	433fffff 	.word	0x433fffff
 800c854:	3fefffff 	.word	0x3fefffff
 800c858:	3ff00000 	.word	0x3ff00000
 800c85c:	3fe00000 	.word	0x3fe00000
 800c860:	41e00000 	.word	0x41e00000
 800c864:	3feffffe 	.word	0x3feffffe
 800c868:	2200      	movs	r2, #0
 800c86a:	4b63      	ldr	r3, [pc, #396]	; (800c9f8 <__ieee754_pow+0x3b8>)
 800c86c:	f7f3 fcb0 	bl	80001d0 <__aeabi_dsub>
 800c870:	a355      	add	r3, pc, #340	; (adr r3, 800c9c8 <__ieee754_pow+0x388>)
 800c872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c876:	4604      	mov	r4, r0
 800c878:	460d      	mov	r5, r1
 800c87a:	f7f3 fe61 	bl	8000540 <__aeabi_dmul>
 800c87e:	a354      	add	r3, pc, #336	; (adr r3, 800c9d0 <__ieee754_pow+0x390>)
 800c880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c884:	4606      	mov	r6, r0
 800c886:	460f      	mov	r7, r1
 800c888:	4620      	mov	r0, r4
 800c88a:	4629      	mov	r1, r5
 800c88c:	f7f3 fe58 	bl	8000540 <__aeabi_dmul>
 800c890:	2200      	movs	r2, #0
 800c892:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c896:	4b59      	ldr	r3, [pc, #356]	; (800c9fc <__ieee754_pow+0x3bc>)
 800c898:	4620      	mov	r0, r4
 800c89a:	4629      	mov	r1, r5
 800c89c:	f7f3 fe50 	bl	8000540 <__aeabi_dmul>
 800c8a0:	4602      	mov	r2, r0
 800c8a2:	460b      	mov	r3, r1
 800c8a4:	a14c      	add	r1, pc, #304	; (adr r1, 800c9d8 <__ieee754_pow+0x398>)
 800c8a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8aa:	f7f3 fc91 	bl	80001d0 <__aeabi_dsub>
 800c8ae:	4622      	mov	r2, r4
 800c8b0:	462b      	mov	r3, r5
 800c8b2:	f7f3 fe45 	bl	8000540 <__aeabi_dmul>
 800c8b6:	4602      	mov	r2, r0
 800c8b8:	460b      	mov	r3, r1
 800c8ba:	2000      	movs	r0, #0
 800c8bc:	4950      	ldr	r1, [pc, #320]	; (800ca00 <__ieee754_pow+0x3c0>)
 800c8be:	f7f3 fc87 	bl	80001d0 <__aeabi_dsub>
 800c8c2:	4622      	mov	r2, r4
 800c8c4:	462b      	mov	r3, r5
 800c8c6:	4680      	mov	r8, r0
 800c8c8:	4689      	mov	r9, r1
 800c8ca:	4620      	mov	r0, r4
 800c8cc:	4629      	mov	r1, r5
 800c8ce:	f7f3 fe37 	bl	8000540 <__aeabi_dmul>
 800c8d2:	4602      	mov	r2, r0
 800c8d4:	460b      	mov	r3, r1
 800c8d6:	4640      	mov	r0, r8
 800c8d8:	4649      	mov	r1, r9
 800c8da:	f7f3 fe31 	bl	8000540 <__aeabi_dmul>
 800c8de:	a340      	add	r3, pc, #256	; (adr r3, 800c9e0 <__ieee754_pow+0x3a0>)
 800c8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e4:	f7f3 fe2c 	bl	8000540 <__aeabi_dmul>
 800c8e8:	4602      	mov	r2, r0
 800c8ea:	460b      	mov	r3, r1
 800c8ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8f0:	f7f3 fc6e 	bl	80001d0 <__aeabi_dsub>
 800c8f4:	4602      	mov	r2, r0
 800c8f6:	460b      	mov	r3, r1
 800c8f8:	4604      	mov	r4, r0
 800c8fa:	460d      	mov	r5, r1
 800c8fc:	4630      	mov	r0, r6
 800c8fe:	4639      	mov	r1, r7
 800c900:	f7f3 fc68 	bl	80001d4 <__adddf3>
 800c904:	2000      	movs	r0, #0
 800c906:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c90a:	4632      	mov	r2, r6
 800c90c:	463b      	mov	r3, r7
 800c90e:	f7f3 fc5f 	bl	80001d0 <__aeabi_dsub>
 800c912:	4602      	mov	r2, r0
 800c914:	460b      	mov	r3, r1
 800c916:	4620      	mov	r0, r4
 800c918:	4629      	mov	r1, r5
 800c91a:	f7f3 fc59 	bl	80001d0 <__aeabi_dsub>
 800c91e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c920:	f10b 33ff 	add.w	r3, fp, #4294967295
 800c924:	4313      	orrs	r3, r2
 800c926:	4606      	mov	r6, r0
 800c928:	460f      	mov	r7, r1
 800c92a:	f040 81eb 	bne.w	800cd04 <__ieee754_pow+0x6c4>
 800c92e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800c9e8 <__ieee754_pow+0x3a8>
 800c932:	e9dd 4500 	ldrd	r4, r5, [sp]
 800c936:	2400      	movs	r4, #0
 800c938:	4622      	mov	r2, r4
 800c93a:	462b      	mov	r3, r5
 800c93c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c940:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c944:	f7f3 fc44 	bl	80001d0 <__aeabi_dsub>
 800c948:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c94c:	f7f3 fdf8 	bl	8000540 <__aeabi_dmul>
 800c950:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c954:	4680      	mov	r8, r0
 800c956:	4689      	mov	r9, r1
 800c958:	4630      	mov	r0, r6
 800c95a:	4639      	mov	r1, r7
 800c95c:	f7f3 fdf0 	bl	8000540 <__aeabi_dmul>
 800c960:	4602      	mov	r2, r0
 800c962:	460b      	mov	r3, r1
 800c964:	4640      	mov	r0, r8
 800c966:	4649      	mov	r1, r9
 800c968:	f7f3 fc34 	bl	80001d4 <__adddf3>
 800c96c:	4622      	mov	r2, r4
 800c96e:	462b      	mov	r3, r5
 800c970:	4680      	mov	r8, r0
 800c972:	4689      	mov	r9, r1
 800c974:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c978:	f7f3 fde2 	bl	8000540 <__aeabi_dmul>
 800c97c:	460b      	mov	r3, r1
 800c97e:	4604      	mov	r4, r0
 800c980:	460d      	mov	r5, r1
 800c982:	4602      	mov	r2, r0
 800c984:	4649      	mov	r1, r9
 800c986:	4640      	mov	r0, r8
 800c988:	e9cd 4500 	strd	r4, r5, [sp]
 800c98c:	f7f3 fc22 	bl	80001d4 <__adddf3>
 800c990:	4b1c      	ldr	r3, [pc, #112]	; (800ca04 <__ieee754_pow+0x3c4>)
 800c992:	4299      	cmp	r1, r3
 800c994:	4606      	mov	r6, r0
 800c996:	460f      	mov	r7, r1
 800c998:	468b      	mov	fp, r1
 800c99a:	f340 82f7 	ble.w	800cf8c <__ieee754_pow+0x94c>
 800c99e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c9a2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c9a6:	4303      	orrs	r3, r0
 800c9a8:	f000 81ea 	beq.w	800cd80 <__ieee754_pow+0x740>
 800c9ac:	a310      	add	r3, pc, #64	; (adr r3, 800c9f0 <__ieee754_pow+0x3b0>)
 800c9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9b6:	f7f3 fdc3 	bl	8000540 <__aeabi_dmul>
 800c9ba:	a30d      	add	r3, pc, #52	; (adr r3, 800c9f0 <__ieee754_pow+0x3b0>)
 800c9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c0:	e6d5      	b.n	800c76e <__ieee754_pow+0x12e>
 800c9c2:	bf00      	nop
 800c9c4:	f3af 8000 	nop.w
 800c9c8:	60000000 	.word	0x60000000
 800c9cc:	3ff71547 	.word	0x3ff71547
 800c9d0:	f85ddf44 	.word	0xf85ddf44
 800c9d4:	3e54ae0b 	.word	0x3e54ae0b
 800c9d8:	55555555 	.word	0x55555555
 800c9dc:	3fd55555 	.word	0x3fd55555
 800c9e0:	652b82fe 	.word	0x652b82fe
 800c9e4:	3ff71547 	.word	0x3ff71547
 800c9e8:	00000000 	.word	0x00000000
 800c9ec:	bff00000 	.word	0xbff00000
 800c9f0:	8800759c 	.word	0x8800759c
 800c9f4:	7e37e43c 	.word	0x7e37e43c
 800c9f8:	3ff00000 	.word	0x3ff00000
 800c9fc:	3fd00000 	.word	0x3fd00000
 800ca00:	3fe00000 	.word	0x3fe00000
 800ca04:	408fffff 	.word	0x408fffff
 800ca08:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800ca0c:	f04f 0200 	mov.w	r2, #0
 800ca10:	da05      	bge.n	800ca1e <__ieee754_pow+0x3de>
 800ca12:	4bd3      	ldr	r3, [pc, #844]	; (800cd60 <__ieee754_pow+0x720>)
 800ca14:	f7f3 fd94 	bl	8000540 <__aeabi_dmul>
 800ca18:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800ca1c:	460c      	mov	r4, r1
 800ca1e:	1523      	asrs	r3, r4, #20
 800ca20:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ca24:	4413      	add	r3, r2
 800ca26:	9309      	str	r3, [sp, #36]	; 0x24
 800ca28:	4bce      	ldr	r3, [pc, #824]	; (800cd64 <__ieee754_pow+0x724>)
 800ca2a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ca2e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800ca32:	429c      	cmp	r4, r3
 800ca34:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ca38:	dd08      	ble.n	800ca4c <__ieee754_pow+0x40c>
 800ca3a:	4bcb      	ldr	r3, [pc, #812]	; (800cd68 <__ieee754_pow+0x728>)
 800ca3c:	429c      	cmp	r4, r3
 800ca3e:	f340 815e 	ble.w	800ccfe <__ieee754_pow+0x6be>
 800ca42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca44:	3301      	adds	r3, #1
 800ca46:	9309      	str	r3, [sp, #36]	; 0x24
 800ca48:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800ca4c:	f04f 0a00 	mov.w	sl, #0
 800ca50:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800ca54:	930c      	str	r3, [sp, #48]	; 0x30
 800ca56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ca58:	4bc4      	ldr	r3, [pc, #784]	; (800cd6c <__ieee754_pow+0x72c>)
 800ca5a:	4413      	add	r3, r2
 800ca5c:	ed93 7b00 	vldr	d7, [r3]
 800ca60:	4629      	mov	r1, r5
 800ca62:	ec53 2b17 	vmov	r2, r3, d7
 800ca66:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ca6a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ca6e:	f7f3 fbaf 	bl	80001d0 <__aeabi_dsub>
 800ca72:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ca76:	4606      	mov	r6, r0
 800ca78:	460f      	mov	r7, r1
 800ca7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca7e:	f7f3 fba9 	bl	80001d4 <__adddf3>
 800ca82:	4602      	mov	r2, r0
 800ca84:	460b      	mov	r3, r1
 800ca86:	2000      	movs	r0, #0
 800ca88:	49b9      	ldr	r1, [pc, #740]	; (800cd70 <__ieee754_pow+0x730>)
 800ca8a:	f7f3 fe83 	bl	8000794 <__aeabi_ddiv>
 800ca8e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ca92:	4602      	mov	r2, r0
 800ca94:	460b      	mov	r3, r1
 800ca96:	4630      	mov	r0, r6
 800ca98:	4639      	mov	r1, r7
 800ca9a:	f7f3 fd51 	bl	8000540 <__aeabi_dmul>
 800ca9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800caa2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800caa6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800caaa:	2300      	movs	r3, #0
 800caac:	9302      	str	r3, [sp, #8]
 800caae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800cab2:	106d      	asrs	r5, r5, #1
 800cab4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800cab8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800cabc:	2200      	movs	r2, #0
 800cabe:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800cac2:	4640      	mov	r0, r8
 800cac4:	4649      	mov	r1, r9
 800cac6:	4614      	mov	r4, r2
 800cac8:	461d      	mov	r5, r3
 800caca:	f7f3 fd39 	bl	8000540 <__aeabi_dmul>
 800cace:	4602      	mov	r2, r0
 800cad0:	460b      	mov	r3, r1
 800cad2:	4630      	mov	r0, r6
 800cad4:	4639      	mov	r1, r7
 800cad6:	f7f3 fb7b 	bl	80001d0 <__aeabi_dsub>
 800cada:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cade:	4606      	mov	r6, r0
 800cae0:	460f      	mov	r7, r1
 800cae2:	4620      	mov	r0, r4
 800cae4:	4629      	mov	r1, r5
 800cae6:	f7f3 fb73 	bl	80001d0 <__aeabi_dsub>
 800caea:	4602      	mov	r2, r0
 800caec:	460b      	mov	r3, r1
 800caee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800caf2:	f7f3 fb6d 	bl	80001d0 <__aeabi_dsub>
 800caf6:	4642      	mov	r2, r8
 800caf8:	464b      	mov	r3, r9
 800cafa:	f7f3 fd21 	bl	8000540 <__aeabi_dmul>
 800cafe:	4602      	mov	r2, r0
 800cb00:	460b      	mov	r3, r1
 800cb02:	4630      	mov	r0, r6
 800cb04:	4639      	mov	r1, r7
 800cb06:	f7f3 fb63 	bl	80001d0 <__aeabi_dsub>
 800cb0a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800cb0e:	f7f3 fd17 	bl	8000540 <__aeabi_dmul>
 800cb12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb16:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cb1a:	4610      	mov	r0, r2
 800cb1c:	4619      	mov	r1, r3
 800cb1e:	f7f3 fd0f 	bl	8000540 <__aeabi_dmul>
 800cb22:	a37b      	add	r3, pc, #492	; (adr r3, 800cd10 <__ieee754_pow+0x6d0>)
 800cb24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb28:	4604      	mov	r4, r0
 800cb2a:	460d      	mov	r5, r1
 800cb2c:	f7f3 fd08 	bl	8000540 <__aeabi_dmul>
 800cb30:	a379      	add	r3, pc, #484	; (adr r3, 800cd18 <__ieee754_pow+0x6d8>)
 800cb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb36:	f7f3 fb4d 	bl	80001d4 <__adddf3>
 800cb3a:	4622      	mov	r2, r4
 800cb3c:	462b      	mov	r3, r5
 800cb3e:	f7f3 fcff 	bl	8000540 <__aeabi_dmul>
 800cb42:	a377      	add	r3, pc, #476	; (adr r3, 800cd20 <__ieee754_pow+0x6e0>)
 800cb44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb48:	f7f3 fb44 	bl	80001d4 <__adddf3>
 800cb4c:	4622      	mov	r2, r4
 800cb4e:	462b      	mov	r3, r5
 800cb50:	f7f3 fcf6 	bl	8000540 <__aeabi_dmul>
 800cb54:	a374      	add	r3, pc, #464	; (adr r3, 800cd28 <__ieee754_pow+0x6e8>)
 800cb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb5a:	f7f3 fb3b 	bl	80001d4 <__adddf3>
 800cb5e:	4622      	mov	r2, r4
 800cb60:	462b      	mov	r3, r5
 800cb62:	f7f3 fced 	bl	8000540 <__aeabi_dmul>
 800cb66:	a372      	add	r3, pc, #456	; (adr r3, 800cd30 <__ieee754_pow+0x6f0>)
 800cb68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb6c:	f7f3 fb32 	bl	80001d4 <__adddf3>
 800cb70:	4622      	mov	r2, r4
 800cb72:	462b      	mov	r3, r5
 800cb74:	f7f3 fce4 	bl	8000540 <__aeabi_dmul>
 800cb78:	a36f      	add	r3, pc, #444	; (adr r3, 800cd38 <__ieee754_pow+0x6f8>)
 800cb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb7e:	f7f3 fb29 	bl	80001d4 <__adddf3>
 800cb82:	4622      	mov	r2, r4
 800cb84:	4606      	mov	r6, r0
 800cb86:	460f      	mov	r7, r1
 800cb88:	462b      	mov	r3, r5
 800cb8a:	4620      	mov	r0, r4
 800cb8c:	4629      	mov	r1, r5
 800cb8e:	f7f3 fcd7 	bl	8000540 <__aeabi_dmul>
 800cb92:	4602      	mov	r2, r0
 800cb94:	460b      	mov	r3, r1
 800cb96:	4630      	mov	r0, r6
 800cb98:	4639      	mov	r1, r7
 800cb9a:	f7f3 fcd1 	bl	8000540 <__aeabi_dmul>
 800cb9e:	4642      	mov	r2, r8
 800cba0:	4604      	mov	r4, r0
 800cba2:	460d      	mov	r5, r1
 800cba4:	464b      	mov	r3, r9
 800cba6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbaa:	f7f3 fb13 	bl	80001d4 <__adddf3>
 800cbae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cbb2:	f7f3 fcc5 	bl	8000540 <__aeabi_dmul>
 800cbb6:	4622      	mov	r2, r4
 800cbb8:	462b      	mov	r3, r5
 800cbba:	f7f3 fb0b 	bl	80001d4 <__adddf3>
 800cbbe:	4642      	mov	r2, r8
 800cbc0:	4606      	mov	r6, r0
 800cbc2:	460f      	mov	r7, r1
 800cbc4:	464b      	mov	r3, r9
 800cbc6:	4640      	mov	r0, r8
 800cbc8:	4649      	mov	r1, r9
 800cbca:	f7f3 fcb9 	bl	8000540 <__aeabi_dmul>
 800cbce:	2200      	movs	r2, #0
 800cbd0:	4b68      	ldr	r3, [pc, #416]	; (800cd74 <__ieee754_pow+0x734>)
 800cbd2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800cbd6:	f7f3 fafd 	bl	80001d4 <__adddf3>
 800cbda:	4632      	mov	r2, r6
 800cbdc:	463b      	mov	r3, r7
 800cbde:	f7f3 faf9 	bl	80001d4 <__adddf3>
 800cbe2:	9802      	ldr	r0, [sp, #8]
 800cbe4:	460d      	mov	r5, r1
 800cbe6:	4604      	mov	r4, r0
 800cbe8:	4602      	mov	r2, r0
 800cbea:	460b      	mov	r3, r1
 800cbec:	4640      	mov	r0, r8
 800cbee:	4649      	mov	r1, r9
 800cbf0:	f7f3 fca6 	bl	8000540 <__aeabi_dmul>
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	4680      	mov	r8, r0
 800cbf8:	4689      	mov	r9, r1
 800cbfa:	4b5e      	ldr	r3, [pc, #376]	; (800cd74 <__ieee754_pow+0x734>)
 800cbfc:	4620      	mov	r0, r4
 800cbfe:	4629      	mov	r1, r5
 800cc00:	f7f3 fae6 	bl	80001d0 <__aeabi_dsub>
 800cc04:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800cc08:	f7f3 fae2 	bl	80001d0 <__aeabi_dsub>
 800cc0c:	4602      	mov	r2, r0
 800cc0e:	460b      	mov	r3, r1
 800cc10:	4630      	mov	r0, r6
 800cc12:	4639      	mov	r1, r7
 800cc14:	f7f3 fadc 	bl	80001d0 <__aeabi_dsub>
 800cc18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc1c:	f7f3 fc90 	bl	8000540 <__aeabi_dmul>
 800cc20:	4622      	mov	r2, r4
 800cc22:	4606      	mov	r6, r0
 800cc24:	460f      	mov	r7, r1
 800cc26:	462b      	mov	r3, r5
 800cc28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc2c:	f7f3 fc88 	bl	8000540 <__aeabi_dmul>
 800cc30:	4602      	mov	r2, r0
 800cc32:	460b      	mov	r3, r1
 800cc34:	4630      	mov	r0, r6
 800cc36:	4639      	mov	r1, r7
 800cc38:	f7f3 facc 	bl	80001d4 <__adddf3>
 800cc3c:	4606      	mov	r6, r0
 800cc3e:	460f      	mov	r7, r1
 800cc40:	4602      	mov	r2, r0
 800cc42:	460b      	mov	r3, r1
 800cc44:	4640      	mov	r0, r8
 800cc46:	4649      	mov	r1, r9
 800cc48:	f7f3 fac4 	bl	80001d4 <__adddf3>
 800cc4c:	9802      	ldr	r0, [sp, #8]
 800cc4e:	a33c      	add	r3, pc, #240	; (adr r3, 800cd40 <__ieee754_pow+0x700>)
 800cc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc54:	4604      	mov	r4, r0
 800cc56:	460d      	mov	r5, r1
 800cc58:	f7f3 fc72 	bl	8000540 <__aeabi_dmul>
 800cc5c:	4642      	mov	r2, r8
 800cc5e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cc62:	464b      	mov	r3, r9
 800cc64:	4620      	mov	r0, r4
 800cc66:	4629      	mov	r1, r5
 800cc68:	f7f3 fab2 	bl	80001d0 <__aeabi_dsub>
 800cc6c:	4602      	mov	r2, r0
 800cc6e:	460b      	mov	r3, r1
 800cc70:	4630      	mov	r0, r6
 800cc72:	4639      	mov	r1, r7
 800cc74:	f7f3 faac 	bl	80001d0 <__aeabi_dsub>
 800cc78:	a333      	add	r3, pc, #204	; (adr r3, 800cd48 <__ieee754_pow+0x708>)
 800cc7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc7e:	f7f3 fc5f 	bl	8000540 <__aeabi_dmul>
 800cc82:	a333      	add	r3, pc, #204	; (adr r3, 800cd50 <__ieee754_pow+0x710>)
 800cc84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc88:	4606      	mov	r6, r0
 800cc8a:	460f      	mov	r7, r1
 800cc8c:	4620      	mov	r0, r4
 800cc8e:	4629      	mov	r1, r5
 800cc90:	f7f3 fc56 	bl	8000540 <__aeabi_dmul>
 800cc94:	4602      	mov	r2, r0
 800cc96:	460b      	mov	r3, r1
 800cc98:	4630      	mov	r0, r6
 800cc9a:	4639      	mov	r1, r7
 800cc9c:	f7f3 fa9a 	bl	80001d4 <__adddf3>
 800cca0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cca2:	4b35      	ldr	r3, [pc, #212]	; (800cd78 <__ieee754_pow+0x738>)
 800cca4:	4413      	add	r3, r2
 800cca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccaa:	f7f3 fa93 	bl	80001d4 <__adddf3>
 800ccae:	4604      	mov	r4, r0
 800ccb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ccb2:	460d      	mov	r5, r1
 800ccb4:	f7f3 fbda 	bl	800046c <__aeabi_i2d>
 800ccb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ccba:	4b30      	ldr	r3, [pc, #192]	; (800cd7c <__ieee754_pow+0x73c>)
 800ccbc:	4413      	add	r3, r2
 800ccbe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ccc2:	4606      	mov	r6, r0
 800ccc4:	460f      	mov	r7, r1
 800ccc6:	4622      	mov	r2, r4
 800ccc8:	462b      	mov	r3, r5
 800ccca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ccce:	f7f3 fa81 	bl	80001d4 <__adddf3>
 800ccd2:	4642      	mov	r2, r8
 800ccd4:	464b      	mov	r3, r9
 800ccd6:	f7f3 fa7d 	bl	80001d4 <__adddf3>
 800ccda:	4632      	mov	r2, r6
 800ccdc:	463b      	mov	r3, r7
 800ccde:	f7f3 fa79 	bl	80001d4 <__adddf3>
 800cce2:	9802      	ldr	r0, [sp, #8]
 800cce4:	4632      	mov	r2, r6
 800cce6:	463b      	mov	r3, r7
 800cce8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ccec:	f7f3 fa70 	bl	80001d0 <__aeabi_dsub>
 800ccf0:	4642      	mov	r2, r8
 800ccf2:	464b      	mov	r3, r9
 800ccf4:	f7f3 fa6c 	bl	80001d0 <__aeabi_dsub>
 800ccf8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ccfc:	e607      	b.n	800c90e <__ieee754_pow+0x2ce>
 800ccfe:	f04f 0a01 	mov.w	sl, #1
 800cd02:	e6a5      	b.n	800ca50 <__ieee754_pow+0x410>
 800cd04:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800cd58 <__ieee754_pow+0x718>
 800cd08:	e613      	b.n	800c932 <__ieee754_pow+0x2f2>
 800cd0a:	bf00      	nop
 800cd0c:	f3af 8000 	nop.w
 800cd10:	4a454eef 	.word	0x4a454eef
 800cd14:	3fca7e28 	.word	0x3fca7e28
 800cd18:	93c9db65 	.word	0x93c9db65
 800cd1c:	3fcd864a 	.word	0x3fcd864a
 800cd20:	a91d4101 	.word	0xa91d4101
 800cd24:	3fd17460 	.word	0x3fd17460
 800cd28:	518f264d 	.word	0x518f264d
 800cd2c:	3fd55555 	.word	0x3fd55555
 800cd30:	db6fabff 	.word	0xdb6fabff
 800cd34:	3fdb6db6 	.word	0x3fdb6db6
 800cd38:	33333303 	.word	0x33333303
 800cd3c:	3fe33333 	.word	0x3fe33333
 800cd40:	e0000000 	.word	0xe0000000
 800cd44:	3feec709 	.word	0x3feec709
 800cd48:	dc3a03fd 	.word	0xdc3a03fd
 800cd4c:	3feec709 	.word	0x3feec709
 800cd50:	145b01f5 	.word	0x145b01f5
 800cd54:	be3e2fe0 	.word	0xbe3e2fe0
 800cd58:	00000000 	.word	0x00000000
 800cd5c:	3ff00000 	.word	0x3ff00000
 800cd60:	43400000 	.word	0x43400000
 800cd64:	0003988e 	.word	0x0003988e
 800cd68:	000bb679 	.word	0x000bb679
 800cd6c:	0800f8b8 	.word	0x0800f8b8
 800cd70:	3ff00000 	.word	0x3ff00000
 800cd74:	40080000 	.word	0x40080000
 800cd78:	0800f8d8 	.word	0x0800f8d8
 800cd7c:	0800f8c8 	.word	0x0800f8c8
 800cd80:	a3b4      	add	r3, pc, #720	; (adr r3, 800d054 <__ieee754_pow+0xa14>)
 800cd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd86:	4640      	mov	r0, r8
 800cd88:	4649      	mov	r1, r9
 800cd8a:	f7f3 fa23 	bl	80001d4 <__adddf3>
 800cd8e:	4622      	mov	r2, r4
 800cd90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd94:	462b      	mov	r3, r5
 800cd96:	4630      	mov	r0, r6
 800cd98:	4639      	mov	r1, r7
 800cd9a:	f7f3 fa19 	bl	80001d0 <__aeabi_dsub>
 800cd9e:	4602      	mov	r2, r0
 800cda0:	460b      	mov	r3, r1
 800cda2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cda6:	f7f3 fe5b 	bl	8000a60 <__aeabi_dcmpgt>
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	f47f adfe 	bne.w	800c9ac <__ieee754_pow+0x36c>
 800cdb0:	4aa3      	ldr	r2, [pc, #652]	; (800d040 <__ieee754_pow+0xa00>)
 800cdb2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	f340 810a 	ble.w	800cfd0 <__ieee754_pow+0x990>
 800cdbc:	151b      	asrs	r3, r3, #20
 800cdbe:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800cdc2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800cdc6:	fa4a f303 	asr.w	r3, sl, r3
 800cdca:	445b      	add	r3, fp
 800cdcc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800cdd0:	4e9c      	ldr	r6, [pc, #624]	; (800d044 <__ieee754_pow+0xa04>)
 800cdd2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800cdd6:	4116      	asrs	r6, r2
 800cdd8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800cddc:	2000      	movs	r0, #0
 800cdde:	ea23 0106 	bic.w	r1, r3, r6
 800cde2:	f1c2 0214 	rsb	r2, r2, #20
 800cde6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800cdea:	fa4a fa02 	asr.w	sl, sl, r2
 800cdee:	f1bb 0f00 	cmp.w	fp, #0
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	460b      	mov	r3, r1
 800cdf6:	4620      	mov	r0, r4
 800cdf8:	4629      	mov	r1, r5
 800cdfa:	bfb8      	it	lt
 800cdfc:	f1ca 0a00 	rsblt	sl, sl, #0
 800ce00:	f7f3 f9e6 	bl	80001d0 <__aeabi_dsub>
 800ce04:	e9cd 0100 	strd	r0, r1, [sp]
 800ce08:	4642      	mov	r2, r8
 800ce0a:	464b      	mov	r3, r9
 800ce0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce10:	f7f3 f9e0 	bl	80001d4 <__adddf3>
 800ce14:	2000      	movs	r0, #0
 800ce16:	a378      	add	r3, pc, #480	; (adr r3, 800cff8 <__ieee754_pow+0x9b8>)
 800ce18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce1c:	4604      	mov	r4, r0
 800ce1e:	460d      	mov	r5, r1
 800ce20:	f7f3 fb8e 	bl	8000540 <__aeabi_dmul>
 800ce24:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce28:	4606      	mov	r6, r0
 800ce2a:	460f      	mov	r7, r1
 800ce2c:	4620      	mov	r0, r4
 800ce2e:	4629      	mov	r1, r5
 800ce30:	f7f3 f9ce 	bl	80001d0 <__aeabi_dsub>
 800ce34:	4602      	mov	r2, r0
 800ce36:	460b      	mov	r3, r1
 800ce38:	4640      	mov	r0, r8
 800ce3a:	4649      	mov	r1, r9
 800ce3c:	f7f3 f9c8 	bl	80001d0 <__aeabi_dsub>
 800ce40:	a36f      	add	r3, pc, #444	; (adr r3, 800d000 <__ieee754_pow+0x9c0>)
 800ce42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce46:	f7f3 fb7b 	bl	8000540 <__aeabi_dmul>
 800ce4a:	a36f      	add	r3, pc, #444	; (adr r3, 800d008 <__ieee754_pow+0x9c8>)
 800ce4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce50:	4680      	mov	r8, r0
 800ce52:	4689      	mov	r9, r1
 800ce54:	4620      	mov	r0, r4
 800ce56:	4629      	mov	r1, r5
 800ce58:	f7f3 fb72 	bl	8000540 <__aeabi_dmul>
 800ce5c:	4602      	mov	r2, r0
 800ce5e:	460b      	mov	r3, r1
 800ce60:	4640      	mov	r0, r8
 800ce62:	4649      	mov	r1, r9
 800ce64:	f7f3 f9b6 	bl	80001d4 <__adddf3>
 800ce68:	4604      	mov	r4, r0
 800ce6a:	460d      	mov	r5, r1
 800ce6c:	4602      	mov	r2, r0
 800ce6e:	460b      	mov	r3, r1
 800ce70:	4630      	mov	r0, r6
 800ce72:	4639      	mov	r1, r7
 800ce74:	f7f3 f9ae 	bl	80001d4 <__adddf3>
 800ce78:	4632      	mov	r2, r6
 800ce7a:	463b      	mov	r3, r7
 800ce7c:	4680      	mov	r8, r0
 800ce7e:	4689      	mov	r9, r1
 800ce80:	f7f3 f9a6 	bl	80001d0 <__aeabi_dsub>
 800ce84:	4602      	mov	r2, r0
 800ce86:	460b      	mov	r3, r1
 800ce88:	4620      	mov	r0, r4
 800ce8a:	4629      	mov	r1, r5
 800ce8c:	f7f3 f9a0 	bl	80001d0 <__aeabi_dsub>
 800ce90:	4642      	mov	r2, r8
 800ce92:	4606      	mov	r6, r0
 800ce94:	460f      	mov	r7, r1
 800ce96:	464b      	mov	r3, r9
 800ce98:	4640      	mov	r0, r8
 800ce9a:	4649      	mov	r1, r9
 800ce9c:	f7f3 fb50 	bl	8000540 <__aeabi_dmul>
 800cea0:	a35b      	add	r3, pc, #364	; (adr r3, 800d010 <__ieee754_pow+0x9d0>)
 800cea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea6:	4604      	mov	r4, r0
 800cea8:	460d      	mov	r5, r1
 800ceaa:	f7f3 fb49 	bl	8000540 <__aeabi_dmul>
 800ceae:	a35a      	add	r3, pc, #360	; (adr r3, 800d018 <__ieee754_pow+0x9d8>)
 800ceb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceb4:	f7f3 f98c 	bl	80001d0 <__aeabi_dsub>
 800ceb8:	4622      	mov	r2, r4
 800ceba:	462b      	mov	r3, r5
 800cebc:	f7f3 fb40 	bl	8000540 <__aeabi_dmul>
 800cec0:	a357      	add	r3, pc, #348	; (adr r3, 800d020 <__ieee754_pow+0x9e0>)
 800cec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cec6:	f7f3 f985 	bl	80001d4 <__adddf3>
 800ceca:	4622      	mov	r2, r4
 800cecc:	462b      	mov	r3, r5
 800cece:	f7f3 fb37 	bl	8000540 <__aeabi_dmul>
 800ced2:	a355      	add	r3, pc, #340	; (adr r3, 800d028 <__ieee754_pow+0x9e8>)
 800ced4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ced8:	f7f3 f97a 	bl	80001d0 <__aeabi_dsub>
 800cedc:	4622      	mov	r2, r4
 800cede:	462b      	mov	r3, r5
 800cee0:	f7f3 fb2e 	bl	8000540 <__aeabi_dmul>
 800cee4:	a352      	add	r3, pc, #328	; (adr r3, 800d030 <__ieee754_pow+0x9f0>)
 800cee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceea:	f7f3 f973 	bl	80001d4 <__adddf3>
 800ceee:	4622      	mov	r2, r4
 800cef0:	462b      	mov	r3, r5
 800cef2:	f7f3 fb25 	bl	8000540 <__aeabi_dmul>
 800cef6:	4602      	mov	r2, r0
 800cef8:	460b      	mov	r3, r1
 800cefa:	4640      	mov	r0, r8
 800cefc:	4649      	mov	r1, r9
 800cefe:	f7f3 f967 	bl	80001d0 <__aeabi_dsub>
 800cf02:	4604      	mov	r4, r0
 800cf04:	460d      	mov	r5, r1
 800cf06:	4602      	mov	r2, r0
 800cf08:	460b      	mov	r3, r1
 800cf0a:	4640      	mov	r0, r8
 800cf0c:	4649      	mov	r1, r9
 800cf0e:	f7f3 fb17 	bl	8000540 <__aeabi_dmul>
 800cf12:	2200      	movs	r2, #0
 800cf14:	e9cd 0100 	strd	r0, r1, [sp]
 800cf18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cf1c:	4620      	mov	r0, r4
 800cf1e:	4629      	mov	r1, r5
 800cf20:	f7f3 f956 	bl	80001d0 <__aeabi_dsub>
 800cf24:	4602      	mov	r2, r0
 800cf26:	460b      	mov	r3, r1
 800cf28:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf2c:	f7f3 fc32 	bl	8000794 <__aeabi_ddiv>
 800cf30:	4632      	mov	r2, r6
 800cf32:	4604      	mov	r4, r0
 800cf34:	460d      	mov	r5, r1
 800cf36:	463b      	mov	r3, r7
 800cf38:	4640      	mov	r0, r8
 800cf3a:	4649      	mov	r1, r9
 800cf3c:	f7f3 fb00 	bl	8000540 <__aeabi_dmul>
 800cf40:	4632      	mov	r2, r6
 800cf42:	463b      	mov	r3, r7
 800cf44:	f7f3 f946 	bl	80001d4 <__adddf3>
 800cf48:	4602      	mov	r2, r0
 800cf4a:	460b      	mov	r3, r1
 800cf4c:	4620      	mov	r0, r4
 800cf4e:	4629      	mov	r1, r5
 800cf50:	f7f3 f93e 	bl	80001d0 <__aeabi_dsub>
 800cf54:	4642      	mov	r2, r8
 800cf56:	464b      	mov	r3, r9
 800cf58:	f7f3 f93a 	bl	80001d0 <__aeabi_dsub>
 800cf5c:	4602      	mov	r2, r0
 800cf5e:	460b      	mov	r3, r1
 800cf60:	2000      	movs	r0, #0
 800cf62:	4939      	ldr	r1, [pc, #228]	; (800d048 <__ieee754_pow+0xa08>)
 800cf64:	f7f3 f934 	bl	80001d0 <__aeabi_dsub>
 800cf68:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800cf6c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800cf70:	4602      	mov	r2, r0
 800cf72:	460b      	mov	r3, r1
 800cf74:	da2f      	bge.n	800cfd6 <__ieee754_pow+0x996>
 800cf76:	4650      	mov	r0, sl
 800cf78:	ec43 2b10 	vmov	d0, r2, r3
 800cf7c:	f001 f948 	bl	800e210 <scalbn>
 800cf80:	ec51 0b10 	vmov	r0, r1, d0
 800cf84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf88:	f7ff bbf1 	b.w	800c76e <__ieee754_pow+0x12e>
 800cf8c:	4b2f      	ldr	r3, [pc, #188]	; (800d04c <__ieee754_pow+0xa0c>)
 800cf8e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800cf92:	429e      	cmp	r6, r3
 800cf94:	f77f af0c 	ble.w	800cdb0 <__ieee754_pow+0x770>
 800cf98:	4b2d      	ldr	r3, [pc, #180]	; (800d050 <__ieee754_pow+0xa10>)
 800cf9a:	440b      	add	r3, r1
 800cf9c:	4303      	orrs	r3, r0
 800cf9e:	d00b      	beq.n	800cfb8 <__ieee754_pow+0x978>
 800cfa0:	a325      	add	r3, pc, #148	; (adr r3, 800d038 <__ieee754_pow+0x9f8>)
 800cfa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfaa:	f7f3 fac9 	bl	8000540 <__aeabi_dmul>
 800cfae:	a322      	add	r3, pc, #136	; (adr r3, 800d038 <__ieee754_pow+0x9f8>)
 800cfb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb4:	f7ff bbdb 	b.w	800c76e <__ieee754_pow+0x12e>
 800cfb8:	4622      	mov	r2, r4
 800cfba:	462b      	mov	r3, r5
 800cfbc:	f7f3 f908 	bl	80001d0 <__aeabi_dsub>
 800cfc0:	4642      	mov	r2, r8
 800cfc2:	464b      	mov	r3, r9
 800cfc4:	f7f3 fd42 	bl	8000a4c <__aeabi_dcmpge>
 800cfc8:	2800      	cmp	r0, #0
 800cfca:	f43f aef1 	beq.w	800cdb0 <__ieee754_pow+0x770>
 800cfce:	e7e7      	b.n	800cfa0 <__ieee754_pow+0x960>
 800cfd0:	f04f 0a00 	mov.w	sl, #0
 800cfd4:	e718      	b.n	800ce08 <__ieee754_pow+0x7c8>
 800cfd6:	4621      	mov	r1, r4
 800cfd8:	e7d4      	b.n	800cf84 <__ieee754_pow+0x944>
 800cfda:	2000      	movs	r0, #0
 800cfdc:	491a      	ldr	r1, [pc, #104]	; (800d048 <__ieee754_pow+0xa08>)
 800cfde:	f7ff bb8f 	b.w	800c700 <__ieee754_pow+0xc0>
 800cfe2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfe6:	f7ff bb8b 	b.w	800c700 <__ieee754_pow+0xc0>
 800cfea:	4630      	mov	r0, r6
 800cfec:	4639      	mov	r1, r7
 800cfee:	f7ff bb87 	b.w	800c700 <__ieee754_pow+0xc0>
 800cff2:	4693      	mov	fp, r2
 800cff4:	f7ff bb98 	b.w	800c728 <__ieee754_pow+0xe8>
 800cff8:	00000000 	.word	0x00000000
 800cffc:	3fe62e43 	.word	0x3fe62e43
 800d000:	fefa39ef 	.word	0xfefa39ef
 800d004:	3fe62e42 	.word	0x3fe62e42
 800d008:	0ca86c39 	.word	0x0ca86c39
 800d00c:	be205c61 	.word	0xbe205c61
 800d010:	72bea4d0 	.word	0x72bea4d0
 800d014:	3e663769 	.word	0x3e663769
 800d018:	c5d26bf1 	.word	0xc5d26bf1
 800d01c:	3ebbbd41 	.word	0x3ebbbd41
 800d020:	af25de2c 	.word	0xaf25de2c
 800d024:	3f11566a 	.word	0x3f11566a
 800d028:	16bebd93 	.word	0x16bebd93
 800d02c:	3f66c16c 	.word	0x3f66c16c
 800d030:	5555553e 	.word	0x5555553e
 800d034:	3fc55555 	.word	0x3fc55555
 800d038:	c2f8f359 	.word	0xc2f8f359
 800d03c:	01a56e1f 	.word	0x01a56e1f
 800d040:	3fe00000 	.word	0x3fe00000
 800d044:	000fffff 	.word	0x000fffff
 800d048:	3ff00000 	.word	0x3ff00000
 800d04c:	4090cbff 	.word	0x4090cbff
 800d050:	3f6f3400 	.word	0x3f6f3400
 800d054:	652b82fe 	.word	0x652b82fe
 800d058:	3c971547 	.word	0x3c971547
 800d05c:	00000000 	.word	0x00000000

0800d060 <__ieee754_rem_pio2>:
 800d060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d064:	ec57 6b10 	vmov	r6, r7, d0
 800d068:	4bc3      	ldr	r3, [pc, #780]	; (800d378 <__ieee754_rem_pio2+0x318>)
 800d06a:	b08d      	sub	sp, #52	; 0x34
 800d06c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d070:	4598      	cmp	r8, r3
 800d072:	4604      	mov	r4, r0
 800d074:	9704      	str	r7, [sp, #16]
 800d076:	dc07      	bgt.n	800d088 <__ieee754_rem_pio2+0x28>
 800d078:	2200      	movs	r2, #0
 800d07a:	2300      	movs	r3, #0
 800d07c:	ed84 0b00 	vstr	d0, [r4]
 800d080:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d084:	2500      	movs	r5, #0
 800d086:	e027      	b.n	800d0d8 <__ieee754_rem_pio2+0x78>
 800d088:	4bbc      	ldr	r3, [pc, #752]	; (800d37c <__ieee754_rem_pio2+0x31c>)
 800d08a:	4598      	cmp	r8, r3
 800d08c:	dc75      	bgt.n	800d17a <__ieee754_rem_pio2+0x11a>
 800d08e:	9b04      	ldr	r3, [sp, #16]
 800d090:	4dbb      	ldr	r5, [pc, #748]	; (800d380 <__ieee754_rem_pio2+0x320>)
 800d092:	2b00      	cmp	r3, #0
 800d094:	ee10 0a10 	vmov	r0, s0
 800d098:	a3a9      	add	r3, pc, #676	; (adr r3, 800d340 <__ieee754_rem_pio2+0x2e0>)
 800d09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d09e:	4639      	mov	r1, r7
 800d0a0:	dd36      	ble.n	800d110 <__ieee754_rem_pio2+0xb0>
 800d0a2:	f7f3 f895 	bl	80001d0 <__aeabi_dsub>
 800d0a6:	45a8      	cmp	r8, r5
 800d0a8:	4606      	mov	r6, r0
 800d0aa:	460f      	mov	r7, r1
 800d0ac:	d018      	beq.n	800d0e0 <__ieee754_rem_pio2+0x80>
 800d0ae:	a3a6      	add	r3, pc, #664	; (adr r3, 800d348 <__ieee754_rem_pio2+0x2e8>)
 800d0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b4:	f7f3 f88c 	bl	80001d0 <__aeabi_dsub>
 800d0b8:	4602      	mov	r2, r0
 800d0ba:	460b      	mov	r3, r1
 800d0bc:	e9c4 2300 	strd	r2, r3, [r4]
 800d0c0:	4630      	mov	r0, r6
 800d0c2:	4639      	mov	r1, r7
 800d0c4:	f7f3 f884 	bl	80001d0 <__aeabi_dsub>
 800d0c8:	a39f      	add	r3, pc, #636	; (adr r3, 800d348 <__ieee754_rem_pio2+0x2e8>)
 800d0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ce:	f7f3 f87f 	bl	80001d0 <__aeabi_dsub>
 800d0d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d0d6:	2501      	movs	r5, #1
 800d0d8:	4628      	mov	r0, r5
 800d0da:	b00d      	add	sp, #52	; 0x34
 800d0dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0e0:	a39b      	add	r3, pc, #620	; (adr r3, 800d350 <__ieee754_rem_pio2+0x2f0>)
 800d0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0e6:	f7f3 f873 	bl	80001d0 <__aeabi_dsub>
 800d0ea:	a39b      	add	r3, pc, #620	; (adr r3, 800d358 <__ieee754_rem_pio2+0x2f8>)
 800d0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f0:	4606      	mov	r6, r0
 800d0f2:	460f      	mov	r7, r1
 800d0f4:	f7f3 f86c 	bl	80001d0 <__aeabi_dsub>
 800d0f8:	4602      	mov	r2, r0
 800d0fa:	460b      	mov	r3, r1
 800d0fc:	e9c4 2300 	strd	r2, r3, [r4]
 800d100:	4630      	mov	r0, r6
 800d102:	4639      	mov	r1, r7
 800d104:	f7f3 f864 	bl	80001d0 <__aeabi_dsub>
 800d108:	a393      	add	r3, pc, #588	; (adr r3, 800d358 <__ieee754_rem_pio2+0x2f8>)
 800d10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d10e:	e7de      	b.n	800d0ce <__ieee754_rem_pio2+0x6e>
 800d110:	f7f3 f860 	bl	80001d4 <__adddf3>
 800d114:	45a8      	cmp	r8, r5
 800d116:	4606      	mov	r6, r0
 800d118:	460f      	mov	r7, r1
 800d11a:	d016      	beq.n	800d14a <__ieee754_rem_pio2+0xea>
 800d11c:	a38a      	add	r3, pc, #552	; (adr r3, 800d348 <__ieee754_rem_pio2+0x2e8>)
 800d11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d122:	f7f3 f857 	bl	80001d4 <__adddf3>
 800d126:	4602      	mov	r2, r0
 800d128:	460b      	mov	r3, r1
 800d12a:	e9c4 2300 	strd	r2, r3, [r4]
 800d12e:	4630      	mov	r0, r6
 800d130:	4639      	mov	r1, r7
 800d132:	f7f3 f84d 	bl	80001d0 <__aeabi_dsub>
 800d136:	a384      	add	r3, pc, #528	; (adr r3, 800d348 <__ieee754_rem_pio2+0x2e8>)
 800d138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d13c:	f7f3 f84a 	bl	80001d4 <__adddf3>
 800d140:	f04f 35ff 	mov.w	r5, #4294967295
 800d144:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d148:	e7c6      	b.n	800d0d8 <__ieee754_rem_pio2+0x78>
 800d14a:	a381      	add	r3, pc, #516	; (adr r3, 800d350 <__ieee754_rem_pio2+0x2f0>)
 800d14c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d150:	f7f3 f840 	bl	80001d4 <__adddf3>
 800d154:	a380      	add	r3, pc, #512	; (adr r3, 800d358 <__ieee754_rem_pio2+0x2f8>)
 800d156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d15a:	4606      	mov	r6, r0
 800d15c:	460f      	mov	r7, r1
 800d15e:	f7f3 f839 	bl	80001d4 <__adddf3>
 800d162:	4602      	mov	r2, r0
 800d164:	460b      	mov	r3, r1
 800d166:	e9c4 2300 	strd	r2, r3, [r4]
 800d16a:	4630      	mov	r0, r6
 800d16c:	4639      	mov	r1, r7
 800d16e:	f7f3 f82f 	bl	80001d0 <__aeabi_dsub>
 800d172:	a379      	add	r3, pc, #484	; (adr r3, 800d358 <__ieee754_rem_pio2+0x2f8>)
 800d174:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d178:	e7e0      	b.n	800d13c <__ieee754_rem_pio2+0xdc>
 800d17a:	4b82      	ldr	r3, [pc, #520]	; (800d384 <__ieee754_rem_pio2+0x324>)
 800d17c:	4598      	cmp	r8, r3
 800d17e:	f300 80d0 	bgt.w	800d322 <__ieee754_rem_pio2+0x2c2>
 800d182:	f000 ff1d 	bl	800dfc0 <fabs>
 800d186:	ec57 6b10 	vmov	r6, r7, d0
 800d18a:	ee10 0a10 	vmov	r0, s0
 800d18e:	a374      	add	r3, pc, #464	; (adr r3, 800d360 <__ieee754_rem_pio2+0x300>)
 800d190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d194:	4639      	mov	r1, r7
 800d196:	f7f3 f9d3 	bl	8000540 <__aeabi_dmul>
 800d19a:	2200      	movs	r2, #0
 800d19c:	4b7a      	ldr	r3, [pc, #488]	; (800d388 <__ieee754_rem_pio2+0x328>)
 800d19e:	f7f3 f819 	bl	80001d4 <__adddf3>
 800d1a2:	f7f3 fc7d 	bl	8000aa0 <__aeabi_d2iz>
 800d1a6:	4605      	mov	r5, r0
 800d1a8:	f7f3 f960 	bl	800046c <__aeabi_i2d>
 800d1ac:	a364      	add	r3, pc, #400	; (adr r3, 800d340 <__ieee754_rem_pio2+0x2e0>)
 800d1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1b6:	f7f3 f9c3 	bl	8000540 <__aeabi_dmul>
 800d1ba:	4602      	mov	r2, r0
 800d1bc:	460b      	mov	r3, r1
 800d1be:	4630      	mov	r0, r6
 800d1c0:	4639      	mov	r1, r7
 800d1c2:	f7f3 f805 	bl	80001d0 <__aeabi_dsub>
 800d1c6:	a360      	add	r3, pc, #384	; (adr r3, 800d348 <__ieee754_rem_pio2+0x2e8>)
 800d1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1cc:	4682      	mov	sl, r0
 800d1ce:	468b      	mov	fp, r1
 800d1d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1d4:	f7f3 f9b4 	bl	8000540 <__aeabi_dmul>
 800d1d8:	2d1f      	cmp	r5, #31
 800d1da:	4606      	mov	r6, r0
 800d1dc:	460f      	mov	r7, r1
 800d1de:	dc0c      	bgt.n	800d1fa <__ieee754_rem_pio2+0x19a>
 800d1e0:	1e6a      	subs	r2, r5, #1
 800d1e2:	4b6a      	ldr	r3, [pc, #424]	; (800d38c <__ieee754_rem_pio2+0x32c>)
 800d1e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1e8:	4543      	cmp	r3, r8
 800d1ea:	d006      	beq.n	800d1fa <__ieee754_rem_pio2+0x19a>
 800d1ec:	4632      	mov	r2, r6
 800d1ee:	463b      	mov	r3, r7
 800d1f0:	4650      	mov	r0, sl
 800d1f2:	4659      	mov	r1, fp
 800d1f4:	f7f2 ffec 	bl	80001d0 <__aeabi_dsub>
 800d1f8:	e00e      	b.n	800d218 <__ieee754_rem_pio2+0x1b8>
 800d1fa:	4632      	mov	r2, r6
 800d1fc:	463b      	mov	r3, r7
 800d1fe:	4650      	mov	r0, sl
 800d200:	4659      	mov	r1, fp
 800d202:	f7f2 ffe5 	bl	80001d0 <__aeabi_dsub>
 800d206:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d20a:	9305      	str	r3, [sp, #20]
 800d20c:	9a05      	ldr	r2, [sp, #20]
 800d20e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d212:	1ad3      	subs	r3, r2, r3
 800d214:	2b10      	cmp	r3, #16
 800d216:	dc02      	bgt.n	800d21e <__ieee754_rem_pio2+0x1be>
 800d218:	e9c4 0100 	strd	r0, r1, [r4]
 800d21c:	e039      	b.n	800d292 <__ieee754_rem_pio2+0x232>
 800d21e:	a34c      	add	r3, pc, #304	; (adr r3, 800d350 <__ieee754_rem_pio2+0x2f0>)
 800d220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d224:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d228:	f7f3 f98a 	bl	8000540 <__aeabi_dmul>
 800d22c:	4606      	mov	r6, r0
 800d22e:	460f      	mov	r7, r1
 800d230:	4602      	mov	r2, r0
 800d232:	460b      	mov	r3, r1
 800d234:	4650      	mov	r0, sl
 800d236:	4659      	mov	r1, fp
 800d238:	f7f2 ffca 	bl	80001d0 <__aeabi_dsub>
 800d23c:	4602      	mov	r2, r0
 800d23e:	460b      	mov	r3, r1
 800d240:	4680      	mov	r8, r0
 800d242:	4689      	mov	r9, r1
 800d244:	4650      	mov	r0, sl
 800d246:	4659      	mov	r1, fp
 800d248:	f7f2 ffc2 	bl	80001d0 <__aeabi_dsub>
 800d24c:	4632      	mov	r2, r6
 800d24e:	463b      	mov	r3, r7
 800d250:	f7f2 ffbe 	bl	80001d0 <__aeabi_dsub>
 800d254:	a340      	add	r3, pc, #256	; (adr r3, 800d358 <__ieee754_rem_pio2+0x2f8>)
 800d256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d25a:	4606      	mov	r6, r0
 800d25c:	460f      	mov	r7, r1
 800d25e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d262:	f7f3 f96d 	bl	8000540 <__aeabi_dmul>
 800d266:	4632      	mov	r2, r6
 800d268:	463b      	mov	r3, r7
 800d26a:	f7f2 ffb1 	bl	80001d0 <__aeabi_dsub>
 800d26e:	4602      	mov	r2, r0
 800d270:	460b      	mov	r3, r1
 800d272:	4606      	mov	r6, r0
 800d274:	460f      	mov	r7, r1
 800d276:	4640      	mov	r0, r8
 800d278:	4649      	mov	r1, r9
 800d27a:	f7f2 ffa9 	bl	80001d0 <__aeabi_dsub>
 800d27e:	9a05      	ldr	r2, [sp, #20]
 800d280:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d284:	1ad3      	subs	r3, r2, r3
 800d286:	2b31      	cmp	r3, #49	; 0x31
 800d288:	dc20      	bgt.n	800d2cc <__ieee754_rem_pio2+0x26c>
 800d28a:	e9c4 0100 	strd	r0, r1, [r4]
 800d28e:	46c2      	mov	sl, r8
 800d290:	46cb      	mov	fp, r9
 800d292:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d296:	4650      	mov	r0, sl
 800d298:	4642      	mov	r2, r8
 800d29a:	464b      	mov	r3, r9
 800d29c:	4659      	mov	r1, fp
 800d29e:	f7f2 ff97 	bl	80001d0 <__aeabi_dsub>
 800d2a2:	463b      	mov	r3, r7
 800d2a4:	4632      	mov	r2, r6
 800d2a6:	f7f2 ff93 	bl	80001d0 <__aeabi_dsub>
 800d2aa:	9b04      	ldr	r3, [sp, #16]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d2b2:	f6bf af11 	bge.w	800d0d8 <__ieee754_rem_pio2+0x78>
 800d2b6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d2ba:	6063      	str	r3, [r4, #4]
 800d2bc:	f8c4 8000 	str.w	r8, [r4]
 800d2c0:	60a0      	str	r0, [r4, #8]
 800d2c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d2c6:	60e3      	str	r3, [r4, #12]
 800d2c8:	426d      	negs	r5, r5
 800d2ca:	e705      	b.n	800d0d8 <__ieee754_rem_pio2+0x78>
 800d2cc:	a326      	add	r3, pc, #152	; (adr r3, 800d368 <__ieee754_rem_pio2+0x308>)
 800d2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d2d6:	f7f3 f933 	bl	8000540 <__aeabi_dmul>
 800d2da:	4606      	mov	r6, r0
 800d2dc:	460f      	mov	r7, r1
 800d2de:	4602      	mov	r2, r0
 800d2e0:	460b      	mov	r3, r1
 800d2e2:	4640      	mov	r0, r8
 800d2e4:	4649      	mov	r1, r9
 800d2e6:	f7f2 ff73 	bl	80001d0 <__aeabi_dsub>
 800d2ea:	4602      	mov	r2, r0
 800d2ec:	460b      	mov	r3, r1
 800d2ee:	4682      	mov	sl, r0
 800d2f0:	468b      	mov	fp, r1
 800d2f2:	4640      	mov	r0, r8
 800d2f4:	4649      	mov	r1, r9
 800d2f6:	f7f2 ff6b 	bl	80001d0 <__aeabi_dsub>
 800d2fa:	4632      	mov	r2, r6
 800d2fc:	463b      	mov	r3, r7
 800d2fe:	f7f2 ff67 	bl	80001d0 <__aeabi_dsub>
 800d302:	a31b      	add	r3, pc, #108	; (adr r3, 800d370 <__ieee754_rem_pio2+0x310>)
 800d304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d308:	4606      	mov	r6, r0
 800d30a:	460f      	mov	r7, r1
 800d30c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d310:	f7f3 f916 	bl	8000540 <__aeabi_dmul>
 800d314:	4632      	mov	r2, r6
 800d316:	463b      	mov	r3, r7
 800d318:	f7f2 ff5a 	bl	80001d0 <__aeabi_dsub>
 800d31c:	4606      	mov	r6, r0
 800d31e:	460f      	mov	r7, r1
 800d320:	e764      	b.n	800d1ec <__ieee754_rem_pio2+0x18c>
 800d322:	4b1b      	ldr	r3, [pc, #108]	; (800d390 <__ieee754_rem_pio2+0x330>)
 800d324:	4598      	cmp	r8, r3
 800d326:	dd35      	ble.n	800d394 <__ieee754_rem_pio2+0x334>
 800d328:	ee10 2a10 	vmov	r2, s0
 800d32c:	463b      	mov	r3, r7
 800d32e:	4630      	mov	r0, r6
 800d330:	4639      	mov	r1, r7
 800d332:	f7f2 ff4d 	bl	80001d0 <__aeabi_dsub>
 800d336:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d33a:	e9c4 0100 	strd	r0, r1, [r4]
 800d33e:	e6a1      	b.n	800d084 <__ieee754_rem_pio2+0x24>
 800d340:	54400000 	.word	0x54400000
 800d344:	3ff921fb 	.word	0x3ff921fb
 800d348:	1a626331 	.word	0x1a626331
 800d34c:	3dd0b461 	.word	0x3dd0b461
 800d350:	1a600000 	.word	0x1a600000
 800d354:	3dd0b461 	.word	0x3dd0b461
 800d358:	2e037073 	.word	0x2e037073
 800d35c:	3ba3198a 	.word	0x3ba3198a
 800d360:	6dc9c883 	.word	0x6dc9c883
 800d364:	3fe45f30 	.word	0x3fe45f30
 800d368:	2e000000 	.word	0x2e000000
 800d36c:	3ba3198a 	.word	0x3ba3198a
 800d370:	252049c1 	.word	0x252049c1
 800d374:	397b839a 	.word	0x397b839a
 800d378:	3fe921fb 	.word	0x3fe921fb
 800d37c:	4002d97b 	.word	0x4002d97b
 800d380:	3ff921fb 	.word	0x3ff921fb
 800d384:	413921fb 	.word	0x413921fb
 800d388:	3fe00000 	.word	0x3fe00000
 800d38c:	0800f8e8 	.word	0x0800f8e8
 800d390:	7fefffff 	.word	0x7fefffff
 800d394:	ea4f 5528 	mov.w	r5, r8, asr #20
 800d398:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800d39c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800d3a0:	4630      	mov	r0, r6
 800d3a2:	460f      	mov	r7, r1
 800d3a4:	f7f3 fb7c 	bl	8000aa0 <__aeabi_d2iz>
 800d3a8:	f7f3 f860 	bl	800046c <__aeabi_i2d>
 800d3ac:	4602      	mov	r2, r0
 800d3ae:	460b      	mov	r3, r1
 800d3b0:	4630      	mov	r0, r6
 800d3b2:	4639      	mov	r1, r7
 800d3b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d3b8:	f7f2 ff0a 	bl	80001d0 <__aeabi_dsub>
 800d3bc:	2200      	movs	r2, #0
 800d3be:	4b1f      	ldr	r3, [pc, #124]	; (800d43c <__ieee754_rem_pio2+0x3dc>)
 800d3c0:	f7f3 f8be 	bl	8000540 <__aeabi_dmul>
 800d3c4:	460f      	mov	r7, r1
 800d3c6:	4606      	mov	r6, r0
 800d3c8:	f7f3 fb6a 	bl	8000aa0 <__aeabi_d2iz>
 800d3cc:	f7f3 f84e 	bl	800046c <__aeabi_i2d>
 800d3d0:	4602      	mov	r2, r0
 800d3d2:	460b      	mov	r3, r1
 800d3d4:	4630      	mov	r0, r6
 800d3d6:	4639      	mov	r1, r7
 800d3d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d3dc:	f7f2 fef8 	bl	80001d0 <__aeabi_dsub>
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	4b16      	ldr	r3, [pc, #88]	; (800d43c <__ieee754_rem_pio2+0x3dc>)
 800d3e4:	f7f3 f8ac 	bl	8000540 <__aeabi_dmul>
 800d3e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d3ec:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800d3f0:	f04f 0803 	mov.w	r8, #3
 800d3f4:	2600      	movs	r6, #0
 800d3f6:	2700      	movs	r7, #0
 800d3f8:	4632      	mov	r2, r6
 800d3fa:	463b      	mov	r3, r7
 800d3fc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800d400:	f108 3aff 	add.w	sl, r8, #4294967295
 800d404:	f7f3 fb04 	bl	8000a10 <__aeabi_dcmpeq>
 800d408:	b9b0      	cbnz	r0, 800d438 <__ieee754_rem_pio2+0x3d8>
 800d40a:	4b0d      	ldr	r3, [pc, #52]	; (800d440 <__ieee754_rem_pio2+0x3e0>)
 800d40c:	9301      	str	r3, [sp, #4]
 800d40e:	2302      	movs	r3, #2
 800d410:	9300      	str	r3, [sp, #0]
 800d412:	462a      	mov	r2, r5
 800d414:	4643      	mov	r3, r8
 800d416:	4621      	mov	r1, r4
 800d418:	a806      	add	r0, sp, #24
 800d41a:	f000 f8c5 	bl	800d5a8 <__kernel_rem_pio2>
 800d41e:	9b04      	ldr	r3, [sp, #16]
 800d420:	2b00      	cmp	r3, #0
 800d422:	4605      	mov	r5, r0
 800d424:	f6bf ae58 	bge.w	800d0d8 <__ieee754_rem_pio2+0x78>
 800d428:	6863      	ldr	r3, [r4, #4]
 800d42a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d42e:	6063      	str	r3, [r4, #4]
 800d430:	68e3      	ldr	r3, [r4, #12]
 800d432:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d436:	e746      	b.n	800d2c6 <__ieee754_rem_pio2+0x266>
 800d438:	46d0      	mov	r8, sl
 800d43a:	e7dd      	b.n	800d3f8 <__ieee754_rem_pio2+0x398>
 800d43c:	41700000 	.word	0x41700000
 800d440:	0800f968 	.word	0x0800f968

0800d444 <__ieee754_sqrt>:
 800d444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d448:	4955      	ldr	r1, [pc, #340]	; (800d5a0 <__ieee754_sqrt+0x15c>)
 800d44a:	ec55 4b10 	vmov	r4, r5, d0
 800d44e:	43a9      	bics	r1, r5
 800d450:	462b      	mov	r3, r5
 800d452:	462a      	mov	r2, r5
 800d454:	d112      	bne.n	800d47c <__ieee754_sqrt+0x38>
 800d456:	ee10 2a10 	vmov	r2, s0
 800d45a:	ee10 0a10 	vmov	r0, s0
 800d45e:	4629      	mov	r1, r5
 800d460:	f7f3 f86e 	bl	8000540 <__aeabi_dmul>
 800d464:	4602      	mov	r2, r0
 800d466:	460b      	mov	r3, r1
 800d468:	4620      	mov	r0, r4
 800d46a:	4629      	mov	r1, r5
 800d46c:	f7f2 feb2 	bl	80001d4 <__adddf3>
 800d470:	4604      	mov	r4, r0
 800d472:	460d      	mov	r5, r1
 800d474:	ec45 4b10 	vmov	d0, r4, r5
 800d478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d47c:	2d00      	cmp	r5, #0
 800d47e:	ee10 0a10 	vmov	r0, s0
 800d482:	4621      	mov	r1, r4
 800d484:	dc0f      	bgt.n	800d4a6 <__ieee754_sqrt+0x62>
 800d486:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d48a:	4330      	orrs	r0, r6
 800d48c:	d0f2      	beq.n	800d474 <__ieee754_sqrt+0x30>
 800d48e:	b155      	cbz	r5, 800d4a6 <__ieee754_sqrt+0x62>
 800d490:	ee10 2a10 	vmov	r2, s0
 800d494:	4620      	mov	r0, r4
 800d496:	4629      	mov	r1, r5
 800d498:	f7f2 fe9a 	bl	80001d0 <__aeabi_dsub>
 800d49c:	4602      	mov	r2, r0
 800d49e:	460b      	mov	r3, r1
 800d4a0:	f7f3 f978 	bl	8000794 <__aeabi_ddiv>
 800d4a4:	e7e4      	b.n	800d470 <__ieee754_sqrt+0x2c>
 800d4a6:	151b      	asrs	r3, r3, #20
 800d4a8:	d073      	beq.n	800d592 <__ieee754_sqrt+0x14e>
 800d4aa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d4ae:	07dd      	lsls	r5, r3, #31
 800d4b0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800d4b4:	bf48      	it	mi
 800d4b6:	0fc8      	lsrmi	r0, r1, #31
 800d4b8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800d4bc:	bf44      	itt	mi
 800d4be:	0049      	lslmi	r1, r1, #1
 800d4c0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800d4c4:	2500      	movs	r5, #0
 800d4c6:	1058      	asrs	r0, r3, #1
 800d4c8:	0fcb      	lsrs	r3, r1, #31
 800d4ca:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800d4ce:	0049      	lsls	r1, r1, #1
 800d4d0:	2316      	movs	r3, #22
 800d4d2:	462c      	mov	r4, r5
 800d4d4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800d4d8:	19a7      	adds	r7, r4, r6
 800d4da:	4297      	cmp	r7, r2
 800d4dc:	bfde      	ittt	le
 800d4de:	19bc      	addle	r4, r7, r6
 800d4e0:	1bd2      	suble	r2, r2, r7
 800d4e2:	19ad      	addle	r5, r5, r6
 800d4e4:	0fcf      	lsrs	r7, r1, #31
 800d4e6:	3b01      	subs	r3, #1
 800d4e8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800d4ec:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d4f0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d4f4:	d1f0      	bne.n	800d4d8 <__ieee754_sqrt+0x94>
 800d4f6:	f04f 0c20 	mov.w	ip, #32
 800d4fa:	469e      	mov	lr, r3
 800d4fc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d500:	42a2      	cmp	r2, r4
 800d502:	eb06 070e 	add.w	r7, r6, lr
 800d506:	dc02      	bgt.n	800d50e <__ieee754_sqrt+0xca>
 800d508:	d112      	bne.n	800d530 <__ieee754_sqrt+0xec>
 800d50a:	428f      	cmp	r7, r1
 800d50c:	d810      	bhi.n	800d530 <__ieee754_sqrt+0xec>
 800d50e:	2f00      	cmp	r7, #0
 800d510:	eb07 0e06 	add.w	lr, r7, r6
 800d514:	da42      	bge.n	800d59c <__ieee754_sqrt+0x158>
 800d516:	f1be 0f00 	cmp.w	lr, #0
 800d51a:	db3f      	blt.n	800d59c <__ieee754_sqrt+0x158>
 800d51c:	f104 0801 	add.w	r8, r4, #1
 800d520:	1b12      	subs	r2, r2, r4
 800d522:	428f      	cmp	r7, r1
 800d524:	bf88      	it	hi
 800d526:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800d52a:	1bc9      	subs	r1, r1, r7
 800d52c:	4433      	add	r3, r6
 800d52e:	4644      	mov	r4, r8
 800d530:	0052      	lsls	r2, r2, #1
 800d532:	f1bc 0c01 	subs.w	ip, ip, #1
 800d536:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800d53a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d53e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d542:	d1dd      	bne.n	800d500 <__ieee754_sqrt+0xbc>
 800d544:	430a      	orrs	r2, r1
 800d546:	d006      	beq.n	800d556 <__ieee754_sqrt+0x112>
 800d548:	1c5c      	adds	r4, r3, #1
 800d54a:	bf13      	iteet	ne
 800d54c:	3301      	addne	r3, #1
 800d54e:	3501      	addeq	r5, #1
 800d550:	4663      	moveq	r3, ip
 800d552:	f023 0301 	bicne.w	r3, r3, #1
 800d556:	106a      	asrs	r2, r5, #1
 800d558:	085b      	lsrs	r3, r3, #1
 800d55a:	07e9      	lsls	r1, r5, #31
 800d55c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800d560:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800d564:	bf48      	it	mi
 800d566:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800d56a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800d56e:	461c      	mov	r4, r3
 800d570:	e780      	b.n	800d474 <__ieee754_sqrt+0x30>
 800d572:	0aca      	lsrs	r2, r1, #11
 800d574:	3815      	subs	r0, #21
 800d576:	0549      	lsls	r1, r1, #21
 800d578:	2a00      	cmp	r2, #0
 800d57a:	d0fa      	beq.n	800d572 <__ieee754_sqrt+0x12e>
 800d57c:	02d6      	lsls	r6, r2, #11
 800d57e:	d50a      	bpl.n	800d596 <__ieee754_sqrt+0x152>
 800d580:	f1c3 0420 	rsb	r4, r3, #32
 800d584:	fa21 f404 	lsr.w	r4, r1, r4
 800d588:	1e5d      	subs	r5, r3, #1
 800d58a:	4099      	lsls	r1, r3
 800d58c:	4322      	orrs	r2, r4
 800d58e:	1b43      	subs	r3, r0, r5
 800d590:	e78b      	b.n	800d4aa <__ieee754_sqrt+0x66>
 800d592:	4618      	mov	r0, r3
 800d594:	e7f0      	b.n	800d578 <__ieee754_sqrt+0x134>
 800d596:	0052      	lsls	r2, r2, #1
 800d598:	3301      	adds	r3, #1
 800d59a:	e7ef      	b.n	800d57c <__ieee754_sqrt+0x138>
 800d59c:	46a0      	mov	r8, r4
 800d59e:	e7bf      	b.n	800d520 <__ieee754_sqrt+0xdc>
 800d5a0:	7ff00000 	.word	0x7ff00000
 800d5a4:	00000000 	.word	0x00000000

0800d5a8 <__kernel_rem_pio2>:
 800d5a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5ac:	ed2d 8b02 	vpush	{d8}
 800d5b0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800d5b4:	1ed4      	subs	r4, r2, #3
 800d5b6:	9308      	str	r3, [sp, #32]
 800d5b8:	9101      	str	r1, [sp, #4]
 800d5ba:	4bc5      	ldr	r3, [pc, #788]	; (800d8d0 <__kernel_rem_pio2+0x328>)
 800d5bc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800d5be:	9009      	str	r0, [sp, #36]	; 0x24
 800d5c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d5c4:	9304      	str	r3, [sp, #16]
 800d5c6:	9b08      	ldr	r3, [sp, #32]
 800d5c8:	3b01      	subs	r3, #1
 800d5ca:	9307      	str	r3, [sp, #28]
 800d5cc:	2318      	movs	r3, #24
 800d5ce:	fb94 f4f3 	sdiv	r4, r4, r3
 800d5d2:	f06f 0317 	mvn.w	r3, #23
 800d5d6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800d5da:	fb04 3303 	mla	r3, r4, r3, r3
 800d5de:	eb03 0a02 	add.w	sl, r3, r2
 800d5e2:	9b04      	ldr	r3, [sp, #16]
 800d5e4:	9a07      	ldr	r2, [sp, #28]
 800d5e6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800d8c0 <__kernel_rem_pio2+0x318>
 800d5ea:	eb03 0802 	add.w	r8, r3, r2
 800d5ee:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d5f0:	1aa7      	subs	r7, r4, r2
 800d5f2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d5f6:	ae22      	add	r6, sp, #136	; 0x88
 800d5f8:	2500      	movs	r5, #0
 800d5fa:	4545      	cmp	r5, r8
 800d5fc:	dd13      	ble.n	800d626 <__kernel_rem_pio2+0x7e>
 800d5fe:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800d8c0 <__kernel_rem_pio2+0x318>
 800d602:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800d606:	2600      	movs	r6, #0
 800d608:	9b04      	ldr	r3, [sp, #16]
 800d60a:	429e      	cmp	r6, r3
 800d60c:	dc32      	bgt.n	800d674 <__kernel_rem_pio2+0xcc>
 800d60e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d610:	9302      	str	r3, [sp, #8]
 800d612:	9b08      	ldr	r3, [sp, #32]
 800d614:	199d      	adds	r5, r3, r6
 800d616:	ab22      	add	r3, sp, #136	; 0x88
 800d618:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d61c:	9306      	str	r3, [sp, #24]
 800d61e:	ec59 8b18 	vmov	r8, r9, d8
 800d622:	2700      	movs	r7, #0
 800d624:	e01f      	b.n	800d666 <__kernel_rem_pio2+0xbe>
 800d626:	42ef      	cmn	r7, r5
 800d628:	d407      	bmi.n	800d63a <__kernel_rem_pio2+0x92>
 800d62a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d62e:	f7f2 ff1d 	bl	800046c <__aeabi_i2d>
 800d632:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d636:	3501      	adds	r5, #1
 800d638:	e7df      	b.n	800d5fa <__kernel_rem_pio2+0x52>
 800d63a:	ec51 0b18 	vmov	r0, r1, d8
 800d63e:	e7f8      	b.n	800d632 <__kernel_rem_pio2+0x8a>
 800d640:	9906      	ldr	r1, [sp, #24]
 800d642:	9d02      	ldr	r5, [sp, #8]
 800d644:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800d648:	9106      	str	r1, [sp, #24]
 800d64a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800d64e:	9502      	str	r5, [sp, #8]
 800d650:	f7f2 ff76 	bl	8000540 <__aeabi_dmul>
 800d654:	4602      	mov	r2, r0
 800d656:	460b      	mov	r3, r1
 800d658:	4640      	mov	r0, r8
 800d65a:	4649      	mov	r1, r9
 800d65c:	f7f2 fdba 	bl	80001d4 <__adddf3>
 800d660:	3701      	adds	r7, #1
 800d662:	4680      	mov	r8, r0
 800d664:	4689      	mov	r9, r1
 800d666:	9b07      	ldr	r3, [sp, #28]
 800d668:	429f      	cmp	r7, r3
 800d66a:	dde9      	ble.n	800d640 <__kernel_rem_pio2+0x98>
 800d66c:	e8eb 8902 	strd	r8, r9, [fp], #8
 800d670:	3601      	adds	r6, #1
 800d672:	e7c9      	b.n	800d608 <__kernel_rem_pio2+0x60>
 800d674:	9b04      	ldr	r3, [sp, #16]
 800d676:	aa0e      	add	r2, sp, #56	; 0x38
 800d678:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d67c:	930c      	str	r3, [sp, #48]	; 0x30
 800d67e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d680:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d684:	9c04      	ldr	r4, [sp, #16]
 800d686:	930b      	str	r3, [sp, #44]	; 0x2c
 800d688:	ab9a      	add	r3, sp, #616	; 0x268
 800d68a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800d68e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d692:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d696:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800d69a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800d69e:	ab9a      	add	r3, sp, #616	; 0x268
 800d6a0:	445b      	add	r3, fp
 800d6a2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800d6a6:	2500      	movs	r5, #0
 800d6a8:	1b63      	subs	r3, r4, r5
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	dc78      	bgt.n	800d7a0 <__kernel_rem_pio2+0x1f8>
 800d6ae:	4650      	mov	r0, sl
 800d6b0:	ec49 8b10 	vmov	d0, r8, r9
 800d6b4:	f000 fdac 	bl	800e210 <scalbn>
 800d6b8:	ec57 6b10 	vmov	r6, r7, d0
 800d6bc:	2200      	movs	r2, #0
 800d6be:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d6c2:	ee10 0a10 	vmov	r0, s0
 800d6c6:	4639      	mov	r1, r7
 800d6c8:	f7f2 ff3a 	bl	8000540 <__aeabi_dmul>
 800d6cc:	ec41 0b10 	vmov	d0, r0, r1
 800d6d0:	f000 fc8a 	bl	800dfe8 <floor>
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	ec51 0b10 	vmov	r0, r1, d0
 800d6da:	4b7e      	ldr	r3, [pc, #504]	; (800d8d4 <__kernel_rem_pio2+0x32c>)
 800d6dc:	f7f2 ff30 	bl	8000540 <__aeabi_dmul>
 800d6e0:	4602      	mov	r2, r0
 800d6e2:	460b      	mov	r3, r1
 800d6e4:	4630      	mov	r0, r6
 800d6e6:	4639      	mov	r1, r7
 800d6e8:	f7f2 fd72 	bl	80001d0 <__aeabi_dsub>
 800d6ec:	460f      	mov	r7, r1
 800d6ee:	4606      	mov	r6, r0
 800d6f0:	f7f3 f9d6 	bl	8000aa0 <__aeabi_d2iz>
 800d6f4:	9006      	str	r0, [sp, #24]
 800d6f6:	f7f2 feb9 	bl	800046c <__aeabi_i2d>
 800d6fa:	4602      	mov	r2, r0
 800d6fc:	460b      	mov	r3, r1
 800d6fe:	4630      	mov	r0, r6
 800d700:	4639      	mov	r1, r7
 800d702:	f7f2 fd65 	bl	80001d0 <__aeabi_dsub>
 800d706:	f1ba 0f00 	cmp.w	sl, #0
 800d70a:	4606      	mov	r6, r0
 800d70c:	460f      	mov	r7, r1
 800d70e:	dd6c      	ble.n	800d7ea <__kernel_rem_pio2+0x242>
 800d710:	1e62      	subs	r2, r4, #1
 800d712:	ab0e      	add	r3, sp, #56	; 0x38
 800d714:	f1ca 0118 	rsb	r1, sl, #24
 800d718:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d71c:	9d06      	ldr	r5, [sp, #24]
 800d71e:	fa40 f301 	asr.w	r3, r0, r1
 800d722:	441d      	add	r5, r3
 800d724:	408b      	lsls	r3, r1
 800d726:	1ac0      	subs	r0, r0, r3
 800d728:	ab0e      	add	r3, sp, #56	; 0x38
 800d72a:	9506      	str	r5, [sp, #24]
 800d72c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d730:	f1ca 0317 	rsb	r3, sl, #23
 800d734:	fa40 f303 	asr.w	r3, r0, r3
 800d738:	9302      	str	r3, [sp, #8]
 800d73a:	9b02      	ldr	r3, [sp, #8]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	dd62      	ble.n	800d806 <__kernel_rem_pio2+0x25e>
 800d740:	9b06      	ldr	r3, [sp, #24]
 800d742:	2200      	movs	r2, #0
 800d744:	3301      	adds	r3, #1
 800d746:	9306      	str	r3, [sp, #24]
 800d748:	4615      	mov	r5, r2
 800d74a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d74e:	4294      	cmp	r4, r2
 800d750:	f300 8095 	bgt.w	800d87e <__kernel_rem_pio2+0x2d6>
 800d754:	f1ba 0f00 	cmp.w	sl, #0
 800d758:	dd07      	ble.n	800d76a <__kernel_rem_pio2+0x1c2>
 800d75a:	f1ba 0f01 	cmp.w	sl, #1
 800d75e:	f000 80a2 	beq.w	800d8a6 <__kernel_rem_pio2+0x2fe>
 800d762:	f1ba 0f02 	cmp.w	sl, #2
 800d766:	f000 80c1 	beq.w	800d8ec <__kernel_rem_pio2+0x344>
 800d76a:	9b02      	ldr	r3, [sp, #8]
 800d76c:	2b02      	cmp	r3, #2
 800d76e:	d14a      	bne.n	800d806 <__kernel_rem_pio2+0x25e>
 800d770:	4632      	mov	r2, r6
 800d772:	463b      	mov	r3, r7
 800d774:	2000      	movs	r0, #0
 800d776:	4958      	ldr	r1, [pc, #352]	; (800d8d8 <__kernel_rem_pio2+0x330>)
 800d778:	f7f2 fd2a 	bl	80001d0 <__aeabi_dsub>
 800d77c:	4606      	mov	r6, r0
 800d77e:	460f      	mov	r7, r1
 800d780:	2d00      	cmp	r5, #0
 800d782:	d040      	beq.n	800d806 <__kernel_rem_pio2+0x25e>
 800d784:	4650      	mov	r0, sl
 800d786:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800d8c8 <__kernel_rem_pio2+0x320>
 800d78a:	f000 fd41 	bl	800e210 <scalbn>
 800d78e:	4630      	mov	r0, r6
 800d790:	4639      	mov	r1, r7
 800d792:	ec53 2b10 	vmov	r2, r3, d0
 800d796:	f7f2 fd1b 	bl	80001d0 <__aeabi_dsub>
 800d79a:	4606      	mov	r6, r0
 800d79c:	460f      	mov	r7, r1
 800d79e:	e032      	b.n	800d806 <__kernel_rem_pio2+0x25e>
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	4b4e      	ldr	r3, [pc, #312]	; (800d8dc <__kernel_rem_pio2+0x334>)
 800d7a4:	4640      	mov	r0, r8
 800d7a6:	4649      	mov	r1, r9
 800d7a8:	f7f2 feca 	bl	8000540 <__aeabi_dmul>
 800d7ac:	f7f3 f978 	bl	8000aa0 <__aeabi_d2iz>
 800d7b0:	f7f2 fe5c 	bl	800046c <__aeabi_i2d>
 800d7b4:	2200      	movs	r2, #0
 800d7b6:	4b4a      	ldr	r3, [pc, #296]	; (800d8e0 <__kernel_rem_pio2+0x338>)
 800d7b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d7bc:	f7f2 fec0 	bl	8000540 <__aeabi_dmul>
 800d7c0:	4602      	mov	r2, r0
 800d7c2:	460b      	mov	r3, r1
 800d7c4:	4640      	mov	r0, r8
 800d7c6:	4649      	mov	r1, r9
 800d7c8:	f7f2 fd02 	bl	80001d0 <__aeabi_dsub>
 800d7cc:	f7f3 f968 	bl	8000aa0 <__aeabi_d2iz>
 800d7d0:	ab0e      	add	r3, sp, #56	; 0x38
 800d7d2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800d7d6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800d7da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d7de:	f7f2 fcf9 	bl	80001d4 <__adddf3>
 800d7e2:	3501      	adds	r5, #1
 800d7e4:	4680      	mov	r8, r0
 800d7e6:	4689      	mov	r9, r1
 800d7e8:	e75e      	b.n	800d6a8 <__kernel_rem_pio2+0x100>
 800d7ea:	d105      	bne.n	800d7f8 <__kernel_rem_pio2+0x250>
 800d7ec:	1e63      	subs	r3, r4, #1
 800d7ee:	aa0e      	add	r2, sp, #56	; 0x38
 800d7f0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d7f4:	15c3      	asrs	r3, r0, #23
 800d7f6:	e79f      	b.n	800d738 <__kernel_rem_pio2+0x190>
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	4b3a      	ldr	r3, [pc, #232]	; (800d8e4 <__kernel_rem_pio2+0x33c>)
 800d7fc:	f7f3 f926 	bl	8000a4c <__aeabi_dcmpge>
 800d800:	2800      	cmp	r0, #0
 800d802:	d139      	bne.n	800d878 <__kernel_rem_pio2+0x2d0>
 800d804:	9002      	str	r0, [sp, #8]
 800d806:	2200      	movs	r2, #0
 800d808:	2300      	movs	r3, #0
 800d80a:	4630      	mov	r0, r6
 800d80c:	4639      	mov	r1, r7
 800d80e:	f7f3 f8ff 	bl	8000a10 <__aeabi_dcmpeq>
 800d812:	2800      	cmp	r0, #0
 800d814:	f000 80c7 	beq.w	800d9a6 <__kernel_rem_pio2+0x3fe>
 800d818:	1e65      	subs	r5, r4, #1
 800d81a:	462b      	mov	r3, r5
 800d81c:	2200      	movs	r2, #0
 800d81e:	9904      	ldr	r1, [sp, #16]
 800d820:	428b      	cmp	r3, r1
 800d822:	da6a      	bge.n	800d8fa <__kernel_rem_pio2+0x352>
 800d824:	2a00      	cmp	r2, #0
 800d826:	f000 8088 	beq.w	800d93a <__kernel_rem_pio2+0x392>
 800d82a:	ab0e      	add	r3, sp, #56	; 0x38
 800d82c:	f1aa 0a18 	sub.w	sl, sl, #24
 800d830:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d834:	2b00      	cmp	r3, #0
 800d836:	f000 80b4 	beq.w	800d9a2 <__kernel_rem_pio2+0x3fa>
 800d83a:	4650      	mov	r0, sl
 800d83c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800d8c8 <__kernel_rem_pio2+0x320>
 800d840:	f000 fce6 	bl	800e210 <scalbn>
 800d844:	00ec      	lsls	r4, r5, #3
 800d846:	ab72      	add	r3, sp, #456	; 0x1c8
 800d848:	191e      	adds	r6, r3, r4
 800d84a:	ec59 8b10 	vmov	r8, r9, d0
 800d84e:	f106 0a08 	add.w	sl, r6, #8
 800d852:	462f      	mov	r7, r5
 800d854:	2f00      	cmp	r7, #0
 800d856:	f280 80df 	bge.w	800da18 <__kernel_rem_pio2+0x470>
 800d85a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800d8c0 <__kernel_rem_pio2+0x318>
 800d85e:	f04f 0a00 	mov.w	sl, #0
 800d862:	eba5 030a 	sub.w	r3, r5, sl
 800d866:	2b00      	cmp	r3, #0
 800d868:	f2c0 810a 	blt.w	800da80 <__kernel_rem_pio2+0x4d8>
 800d86c:	f8df b078 	ldr.w	fp, [pc, #120]	; 800d8e8 <__kernel_rem_pio2+0x340>
 800d870:	ec59 8b18 	vmov	r8, r9, d8
 800d874:	2700      	movs	r7, #0
 800d876:	e0f5      	b.n	800da64 <__kernel_rem_pio2+0x4bc>
 800d878:	2302      	movs	r3, #2
 800d87a:	9302      	str	r3, [sp, #8]
 800d87c:	e760      	b.n	800d740 <__kernel_rem_pio2+0x198>
 800d87e:	ab0e      	add	r3, sp, #56	; 0x38
 800d880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d884:	b94d      	cbnz	r5, 800d89a <__kernel_rem_pio2+0x2f2>
 800d886:	b12b      	cbz	r3, 800d894 <__kernel_rem_pio2+0x2ec>
 800d888:	a80e      	add	r0, sp, #56	; 0x38
 800d88a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d88e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800d892:	2301      	movs	r3, #1
 800d894:	3201      	adds	r2, #1
 800d896:	461d      	mov	r5, r3
 800d898:	e759      	b.n	800d74e <__kernel_rem_pio2+0x1a6>
 800d89a:	a80e      	add	r0, sp, #56	; 0x38
 800d89c:	1acb      	subs	r3, r1, r3
 800d89e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800d8a2:	462b      	mov	r3, r5
 800d8a4:	e7f6      	b.n	800d894 <__kernel_rem_pio2+0x2ec>
 800d8a6:	1e62      	subs	r2, r4, #1
 800d8a8:	ab0e      	add	r3, sp, #56	; 0x38
 800d8aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8ae:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d8b2:	a90e      	add	r1, sp, #56	; 0x38
 800d8b4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d8b8:	e757      	b.n	800d76a <__kernel_rem_pio2+0x1c2>
 800d8ba:	bf00      	nop
 800d8bc:	f3af 8000 	nop.w
	...
 800d8cc:	3ff00000 	.word	0x3ff00000
 800d8d0:	0800fab0 	.word	0x0800fab0
 800d8d4:	40200000 	.word	0x40200000
 800d8d8:	3ff00000 	.word	0x3ff00000
 800d8dc:	3e700000 	.word	0x3e700000
 800d8e0:	41700000 	.word	0x41700000
 800d8e4:	3fe00000 	.word	0x3fe00000
 800d8e8:	0800fa70 	.word	0x0800fa70
 800d8ec:	1e62      	subs	r2, r4, #1
 800d8ee:	ab0e      	add	r3, sp, #56	; 0x38
 800d8f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8f4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d8f8:	e7db      	b.n	800d8b2 <__kernel_rem_pio2+0x30a>
 800d8fa:	a90e      	add	r1, sp, #56	; 0x38
 800d8fc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d900:	3b01      	subs	r3, #1
 800d902:	430a      	orrs	r2, r1
 800d904:	e78b      	b.n	800d81e <__kernel_rem_pio2+0x276>
 800d906:	3301      	adds	r3, #1
 800d908:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d90c:	2900      	cmp	r1, #0
 800d90e:	d0fa      	beq.n	800d906 <__kernel_rem_pio2+0x35e>
 800d910:	9a08      	ldr	r2, [sp, #32]
 800d912:	4422      	add	r2, r4
 800d914:	00d2      	lsls	r2, r2, #3
 800d916:	a922      	add	r1, sp, #136	; 0x88
 800d918:	18e3      	adds	r3, r4, r3
 800d91a:	9206      	str	r2, [sp, #24]
 800d91c:	440a      	add	r2, r1
 800d91e:	9302      	str	r3, [sp, #8]
 800d920:	f10b 0108 	add.w	r1, fp, #8
 800d924:	f102 0308 	add.w	r3, r2, #8
 800d928:	1c66      	adds	r6, r4, #1
 800d92a:	910a      	str	r1, [sp, #40]	; 0x28
 800d92c:	2500      	movs	r5, #0
 800d92e:	930d      	str	r3, [sp, #52]	; 0x34
 800d930:	9b02      	ldr	r3, [sp, #8]
 800d932:	42b3      	cmp	r3, r6
 800d934:	da04      	bge.n	800d940 <__kernel_rem_pio2+0x398>
 800d936:	461c      	mov	r4, r3
 800d938:	e6a6      	b.n	800d688 <__kernel_rem_pio2+0xe0>
 800d93a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d93c:	2301      	movs	r3, #1
 800d93e:	e7e3      	b.n	800d908 <__kernel_rem_pio2+0x360>
 800d940:	9b06      	ldr	r3, [sp, #24]
 800d942:	18ef      	adds	r7, r5, r3
 800d944:	ab22      	add	r3, sp, #136	; 0x88
 800d946:	441f      	add	r7, r3
 800d948:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d94a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d94e:	f7f2 fd8d 	bl	800046c <__aeabi_i2d>
 800d952:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d954:	461c      	mov	r4, r3
 800d956:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d958:	e9c7 0100 	strd	r0, r1, [r7]
 800d95c:	eb03 0b05 	add.w	fp, r3, r5
 800d960:	2700      	movs	r7, #0
 800d962:	f04f 0800 	mov.w	r8, #0
 800d966:	f04f 0900 	mov.w	r9, #0
 800d96a:	9b07      	ldr	r3, [sp, #28]
 800d96c:	429f      	cmp	r7, r3
 800d96e:	dd08      	ble.n	800d982 <__kernel_rem_pio2+0x3da>
 800d970:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d972:	aa72      	add	r2, sp, #456	; 0x1c8
 800d974:	18eb      	adds	r3, r5, r3
 800d976:	4413      	add	r3, r2
 800d978:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800d97c:	3601      	adds	r6, #1
 800d97e:	3508      	adds	r5, #8
 800d980:	e7d6      	b.n	800d930 <__kernel_rem_pio2+0x388>
 800d982:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d986:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d98a:	f7f2 fdd9 	bl	8000540 <__aeabi_dmul>
 800d98e:	4602      	mov	r2, r0
 800d990:	460b      	mov	r3, r1
 800d992:	4640      	mov	r0, r8
 800d994:	4649      	mov	r1, r9
 800d996:	f7f2 fc1d 	bl	80001d4 <__adddf3>
 800d99a:	3701      	adds	r7, #1
 800d99c:	4680      	mov	r8, r0
 800d99e:	4689      	mov	r9, r1
 800d9a0:	e7e3      	b.n	800d96a <__kernel_rem_pio2+0x3c2>
 800d9a2:	3d01      	subs	r5, #1
 800d9a4:	e741      	b.n	800d82a <__kernel_rem_pio2+0x282>
 800d9a6:	f1ca 0000 	rsb	r0, sl, #0
 800d9aa:	ec47 6b10 	vmov	d0, r6, r7
 800d9ae:	f000 fc2f 	bl	800e210 <scalbn>
 800d9b2:	ec57 6b10 	vmov	r6, r7, d0
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	4b99      	ldr	r3, [pc, #612]	; (800dc20 <__kernel_rem_pio2+0x678>)
 800d9ba:	ee10 0a10 	vmov	r0, s0
 800d9be:	4639      	mov	r1, r7
 800d9c0:	f7f3 f844 	bl	8000a4c <__aeabi_dcmpge>
 800d9c4:	b1f8      	cbz	r0, 800da06 <__kernel_rem_pio2+0x45e>
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	4b96      	ldr	r3, [pc, #600]	; (800dc24 <__kernel_rem_pio2+0x67c>)
 800d9ca:	4630      	mov	r0, r6
 800d9cc:	4639      	mov	r1, r7
 800d9ce:	f7f2 fdb7 	bl	8000540 <__aeabi_dmul>
 800d9d2:	f7f3 f865 	bl	8000aa0 <__aeabi_d2iz>
 800d9d6:	4680      	mov	r8, r0
 800d9d8:	f7f2 fd48 	bl	800046c <__aeabi_i2d>
 800d9dc:	2200      	movs	r2, #0
 800d9de:	4b90      	ldr	r3, [pc, #576]	; (800dc20 <__kernel_rem_pio2+0x678>)
 800d9e0:	f7f2 fdae 	bl	8000540 <__aeabi_dmul>
 800d9e4:	460b      	mov	r3, r1
 800d9e6:	4602      	mov	r2, r0
 800d9e8:	4639      	mov	r1, r7
 800d9ea:	4630      	mov	r0, r6
 800d9ec:	f7f2 fbf0 	bl	80001d0 <__aeabi_dsub>
 800d9f0:	f7f3 f856 	bl	8000aa0 <__aeabi_d2iz>
 800d9f4:	1c65      	adds	r5, r4, #1
 800d9f6:	ab0e      	add	r3, sp, #56	; 0x38
 800d9f8:	f10a 0a18 	add.w	sl, sl, #24
 800d9fc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800da00:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800da04:	e719      	b.n	800d83a <__kernel_rem_pio2+0x292>
 800da06:	4630      	mov	r0, r6
 800da08:	4639      	mov	r1, r7
 800da0a:	f7f3 f849 	bl	8000aa0 <__aeabi_d2iz>
 800da0e:	ab0e      	add	r3, sp, #56	; 0x38
 800da10:	4625      	mov	r5, r4
 800da12:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800da16:	e710      	b.n	800d83a <__kernel_rem_pio2+0x292>
 800da18:	ab0e      	add	r3, sp, #56	; 0x38
 800da1a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800da1e:	f7f2 fd25 	bl	800046c <__aeabi_i2d>
 800da22:	4642      	mov	r2, r8
 800da24:	464b      	mov	r3, r9
 800da26:	f7f2 fd8b 	bl	8000540 <__aeabi_dmul>
 800da2a:	2200      	movs	r2, #0
 800da2c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800da30:	4b7c      	ldr	r3, [pc, #496]	; (800dc24 <__kernel_rem_pio2+0x67c>)
 800da32:	4640      	mov	r0, r8
 800da34:	4649      	mov	r1, r9
 800da36:	f7f2 fd83 	bl	8000540 <__aeabi_dmul>
 800da3a:	3f01      	subs	r7, #1
 800da3c:	4680      	mov	r8, r0
 800da3e:	4689      	mov	r9, r1
 800da40:	e708      	b.n	800d854 <__kernel_rem_pio2+0x2ac>
 800da42:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800da46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da4a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800da4e:	f7f2 fd77 	bl	8000540 <__aeabi_dmul>
 800da52:	4602      	mov	r2, r0
 800da54:	460b      	mov	r3, r1
 800da56:	4640      	mov	r0, r8
 800da58:	4649      	mov	r1, r9
 800da5a:	f7f2 fbbb 	bl	80001d4 <__adddf3>
 800da5e:	3701      	adds	r7, #1
 800da60:	4680      	mov	r8, r0
 800da62:	4689      	mov	r9, r1
 800da64:	9b04      	ldr	r3, [sp, #16]
 800da66:	429f      	cmp	r7, r3
 800da68:	dc01      	bgt.n	800da6e <__kernel_rem_pio2+0x4c6>
 800da6a:	45ba      	cmp	sl, r7
 800da6c:	dae9      	bge.n	800da42 <__kernel_rem_pio2+0x49a>
 800da6e:	ab4a      	add	r3, sp, #296	; 0x128
 800da70:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800da74:	e9c3 8900 	strd	r8, r9, [r3]
 800da78:	f10a 0a01 	add.w	sl, sl, #1
 800da7c:	3e08      	subs	r6, #8
 800da7e:	e6f0      	b.n	800d862 <__kernel_rem_pio2+0x2ba>
 800da80:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800da82:	2b03      	cmp	r3, #3
 800da84:	d85b      	bhi.n	800db3e <__kernel_rem_pio2+0x596>
 800da86:	e8df f003 	tbb	[pc, r3]
 800da8a:	264a      	.short	0x264a
 800da8c:	0226      	.short	0x0226
 800da8e:	ab9a      	add	r3, sp, #616	; 0x268
 800da90:	441c      	add	r4, r3
 800da92:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800da96:	46a2      	mov	sl, r4
 800da98:	46ab      	mov	fp, r5
 800da9a:	f1bb 0f00 	cmp.w	fp, #0
 800da9e:	dc6c      	bgt.n	800db7a <__kernel_rem_pio2+0x5d2>
 800daa0:	46a2      	mov	sl, r4
 800daa2:	46ab      	mov	fp, r5
 800daa4:	f1bb 0f01 	cmp.w	fp, #1
 800daa8:	f300 8086 	bgt.w	800dbb8 <__kernel_rem_pio2+0x610>
 800daac:	2000      	movs	r0, #0
 800daae:	2100      	movs	r1, #0
 800dab0:	2d01      	cmp	r5, #1
 800dab2:	f300 80a0 	bgt.w	800dbf6 <__kernel_rem_pio2+0x64e>
 800dab6:	9b02      	ldr	r3, [sp, #8]
 800dab8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800dabc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	f040 809e 	bne.w	800dc02 <__kernel_rem_pio2+0x65a>
 800dac6:	9b01      	ldr	r3, [sp, #4]
 800dac8:	e9c3 7800 	strd	r7, r8, [r3]
 800dacc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800dad0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800dad4:	e033      	b.n	800db3e <__kernel_rem_pio2+0x596>
 800dad6:	3408      	adds	r4, #8
 800dad8:	ab4a      	add	r3, sp, #296	; 0x128
 800dada:	441c      	add	r4, r3
 800dadc:	462e      	mov	r6, r5
 800dade:	2000      	movs	r0, #0
 800dae0:	2100      	movs	r1, #0
 800dae2:	2e00      	cmp	r6, #0
 800dae4:	da3a      	bge.n	800db5c <__kernel_rem_pio2+0x5b4>
 800dae6:	9b02      	ldr	r3, [sp, #8]
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d03d      	beq.n	800db68 <__kernel_rem_pio2+0x5c0>
 800daec:	4602      	mov	r2, r0
 800daee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800daf2:	9c01      	ldr	r4, [sp, #4]
 800daf4:	e9c4 2300 	strd	r2, r3, [r4]
 800daf8:	4602      	mov	r2, r0
 800dafa:	460b      	mov	r3, r1
 800dafc:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800db00:	f7f2 fb66 	bl	80001d0 <__aeabi_dsub>
 800db04:	ae4c      	add	r6, sp, #304	; 0x130
 800db06:	2401      	movs	r4, #1
 800db08:	42a5      	cmp	r5, r4
 800db0a:	da30      	bge.n	800db6e <__kernel_rem_pio2+0x5c6>
 800db0c:	9b02      	ldr	r3, [sp, #8]
 800db0e:	b113      	cbz	r3, 800db16 <__kernel_rem_pio2+0x56e>
 800db10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800db14:	4619      	mov	r1, r3
 800db16:	9b01      	ldr	r3, [sp, #4]
 800db18:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800db1c:	e00f      	b.n	800db3e <__kernel_rem_pio2+0x596>
 800db1e:	ab9a      	add	r3, sp, #616	; 0x268
 800db20:	441c      	add	r4, r3
 800db22:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800db26:	2000      	movs	r0, #0
 800db28:	2100      	movs	r1, #0
 800db2a:	2d00      	cmp	r5, #0
 800db2c:	da10      	bge.n	800db50 <__kernel_rem_pio2+0x5a8>
 800db2e:	9b02      	ldr	r3, [sp, #8]
 800db30:	b113      	cbz	r3, 800db38 <__kernel_rem_pio2+0x590>
 800db32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800db36:	4619      	mov	r1, r3
 800db38:	9b01      	ldr	r3, [sp, #4]
 800db3a:	e9c3 0100 	strd	r0, r1, [r3]
 800db3e:	9b06      	ldr	r3, [sp, #24]
 800db40:	f003 0007 	and.w	r0, r3, #7
 800db44:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800db48:	ecbd 8b02 	vpop	{d8}
 800db4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db50:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800db54:	f7f2 fb3e 	bl	80001d4 <__adddf3>
 800db58:	3d01      	subs	r5, #1
 800db5a:	e7e6      	b.n	800db2a <__kernel_rem_pio2+0x582>
 800db5c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800db60:	f7f2 fb38 	bl	80001d4 <__adddf3>
 800db64:	3e01      	subs	r6, #1
 800db66:	e7bc      	b.n	800dae2 <__kernel_rem_pio2+0x53a>
 800db68:	4602      	mov	r2, r0
 800db6a:	460b      	mov	r3, r1
 800db6c:	e7c1      	b.n	800daf2 <__kernel_rem_pio2+0x54a>
 800db6e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800db72:	f7f2 fb2f 	bl	80001d4 <__adddf3>
 800db76:	3401      	adds	r4, #1
 800db78:	e7c6      	b.n	800db08 <__kernel_rem_pio2+0x560>
 800db7a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800db7e:	ed3a 7b02 	vldmdb	sl!, {d7}
 800db82:	4640      	mov	r0, r8
 800db84:	ec53 2b17 	vmov	r2, r3, d7
 800db88:	4649      	mov	r1, r9
 800db8a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800db8e:	f7f2 fb21 	bl	80001d4 <__adddf3>
 800db92:	4602      	mov	r2, r0
 800db94:	460b      	mov	r3, r1
 800db96:	4606      	mov	r6, r0
 800db98:	460f      	mov	r7, r1
 800db9a:	4640      	mov	r0, r8
 800db9c:	4649      	mov	r1, r9
 800db9e:	f7f2 fb17 	bl	80001d0 <__aeabi_dsub>
 800dba2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dba6:	f7f2 fb15 	bl	80001d4 <__adddf3>
 800dbaa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dbae:	e9ca 0100 	strd	r0, r1, [sl]
 800dbb2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800dbb6:	e770      	b.n	800da9a <__kernel_rem_pio2+0x4f2>
 800dbb8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800dbbc:	ed3a 7b02 	vldmdb	sl!, {d7}
 800dbc0:	4630      	mov	r0, r6
 800dbc2:	ec53 2b17 	vmov	r2, r3, d7
 800dbc6:	4639      	mov	r1, r7
 800dbc8:	ed8d 7b04 	vstr	d7, [sp, #16]
 800dbcc:	f7f2 fb02 	bl	80001d4 <__adddf3>
 800dbd0:	4602      	mov	r2, r0
 800dbd2:	460b      	mov	r3, r1
 800dbd4:	4680      	mov	r8, r0
 800dbd6:	4689      	mov	r9, r1
 800dbd8:	4630      	mov	r0, r6
 800dbda:	4639      	mov	r1, r7
 800dbdc:	f7f2 faf8 	bl	80001d0 <__aeabi_dsub>
 800dbe0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dbe4:	f7f2 faf6 	bl	80001d4 <__adddf3>
 800dbe8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dbec:	e9ca 0100 	strd	r0, r1, [sl]
 800dbf0:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800dbf4:	e756      	b.n	800daa4 <__kernel_rem_pio2+0x4fc>
 800dbf6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dbfa:	f7f2 faeb 	bl	80001d4 <__adddf3>
 800dbfe:	3d01      	subs	r5, #1
 800dc00:	e756      	b.n	800dab0 <__kernel_rem_pio2+0x508>
 800dc02:	9b01      	ldr	r3, [sp, #4]
 800dc04:	9a01      	ldr	r2, [sp, #4]
 800dc06:	601f      	str	r7, [r3, #0]
 800dc08:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800dc0c:	605c      	str	r4, [r3, #4]
 800dc0e:	609d      	str	r5, [r3, #8]
 800dc10:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800dc14:	60d3      	str	r3, [r2, #12]
 800dc16:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dc1a:	6110      	str	r0, [r2, #16]
 800dc1c:	6153      	str	r3, [r2, #20]
 800dc1e:	e78e      	b.n	800db3e <__kernel_rem_pio2+0x596>
 800dc20:	41700000 	.word	0x41700000
 800dc24:	3e700000 	.word	0x3e700000

0800dc28 <__kernel_tan>:
 800dc28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc2c:	ec5b ab10 	vmov	sl, fp, d0
 800dc30:	4bbf      	ldr	r3, [pc, #764]	; (800df30 <__kernel_tan+0x308>)
 800dc32:	b089      	sub	sp, #36	; 0x24
 800dc34:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800dc38:	429f      	cmp	r7, r3
 800dc3a:	ec59 8b11 	vmov	r8, r9, d1
 800dc3e:	4606      	mov	r6, r0
 800dc40:	f8cd b008 	str.w	fp, [sp, #8]
 800dc44:	dc22      	bgt.n	800dc8c <__kernel_tan+0x64>
 800dc46:	ee10 0a10 	vmov	r0, s0
 800dc4a:	4659      	mov	r1, fp
 800dc4c:	f7f2 ff28 	bl	8000aa0 <__aeabi_d2iz>
 800dc50:	2800      	cmp	r0, #0
 800dc52:	d145      	bne.n	800dce0 <__kernel_tan+0xb8>
 800dc54:	1c73      	adds	r3, r6, #1
 800dc56:	4652      	mov	r2, sl
 800dc58:	4313      	orrs	r3, r2
 800dc5a:	433b      	orrs	r3, r7
 800dc5c:	d110      	bne.n	800dc80 <__kernel_tan+0x58>
 800dc5e:	ec4b ab10 	vmov	d0, sl, fp
 800dc62:	f000 f9ad 	bl	800dfc0 <fabs>
 800dc66:	49b3      	ldr	r1, [pc, #716]	; (800df34 <__kernel_tan+0x30c>)
 800dc68:	ec53 2b10 	vmov	r2, r3, d0
 800dc6c:	2000      	movs	r0, #0
 800dc6e:	f7f2 fd91 	bl	8000794 <__aeabi_ddiv>
 800dc72:	4682      	mov	sl, r0
 800dc74:	468b      	mov	fp, r1
 800dc76:	ec4b ab10 	vmov	d0, sl, fp
 800dc7a:	b009      	add	sp, #36	; 0x24
 800dc7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc80:	2e01      	cmp	r6, #1
 800dc82:	d0f8      	beq.n	800dc76 <__kernel_tan+0x4e>
 800dc84:	465b      	mov	r3, fp
 800dc86:	2000      	movs	r0, #0
 800dc88:	49ab      	ldr	r1, [pc, #684]	; (800df38 <__kernel_tan+0x310>)
 800dc8a:	e7f0      	b.n	800dc6e <__kernel_tan+0x46>
 800dc8c:	4bab      	ldr	r3, [pc, #684]	; (800df3c <__kernel_tan+0x314>)
 800dc8e:	429f      	cmp	r7, r3
 800dc90:	dd26      	ble.n	800dce0 <__kernel_tan+0xb8>
 800dc92:	9b02      	ldr	r3, [sp, #8]
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	da09      	bge.n	800dcac <__kernel_tan+0x84>
 800dc98:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800dc9c:	469b      	mov	fp, r3
 800dc9e:	ee10 aa10 	vmov	sl, s0
 800dca2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800dca6:	ee11 8a10 	vmov	r8, s2
 800dcaa:	4699      	mov	r9, r3
 800dcac:	4652      	mov	r2, sl
 800dcae:	465b      	mov	r3, fp
 800dcb0:	a181      	add	r1, pc, #516	; (adr r1, 800deb8 <__kernel_tan+0x290>)
 800dcb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dcb6:	f7f2 fa8b 	bl	80001d0 <__aeabi_dsub>
 800dcba:	4642      	mov	r2, r8
 800dcbc:	464b      	mov	r3, r9
 800dcbe:	4604      	mov	r4, r0
 800dcc0:	460d      	mov	r5, r1
 800dcc2:	a17f      	add	r1, pc, #508	; (adr r1, 800dec0 <__kernel_tan+0x298>)
 800dcc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dcc8:	f7f2 fa82 	bl	80001d0 <__aeabi_dsub>
 800dccc:	4622      	mov	r2, r4
 800dcce:	462b      	mov	r3, r5
 800dcd0:	f7f2 fa80 	bl	80001d4 <__adddf3>
 800dcd4:	f04f 0800 	mov.w	r8, #0
 800dcd8:	4682      	mov	sl, r0
 800dcda:	468b      	mov	fp, r1
 800dcdc:	f04f 0900 	mov.w	r9, #0
 800dce0:	4652      	mov	r2, sl
 800dce2:	465b      	mov	r3, fp
 800dce4:	4650      	mov	r0, sl
 800dce6:	4659      	mov	r1, fp
 800dce8:	f7f2 fc2a 	bl	8000540 <__aeabi_dmul>
 800dcec:	4602      	mov	r2, r0
 800dcee:	460b      	mov	r3, r1
 800dcf0:	e9cd 0100 	strd	r0, r1, [sp]
 800dcf4:	f7f2 fc24 	bl	8000540 <__aeabi_dmul>
 800dcf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dcfc:	4604      	mov	r4, r0
 800dcfe:	460d      	mov	r5, r1
 800dd00:	4650      	mov	r0, sl
 800dd02:	4659      	mov	r1, fp
 800dd04:	f7f2 fc1c 	bl	8000540 <__aeabi_dmul>
 800dd08:	a36f      	add	r3, pc, #444	; (adr r3, 800dec8 <__kernel_tan+0x2a0>)
 800dd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd12:	4620      	mov	r0, r4
 800dd14:	4629      	mov	r1, r5
 800dd16:	f7f2 fc13 	bl	8000540 <__aeabi_dmul>
 800dd1a:	a36d      	add	r3, pc, #436	; (adr r3, 800ded0 <__kernel_tan+0x2a8>)
 800dd1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd20:	f7f2 fa58 	bl	80001d4 <__adddf3>
 800dd24:	4622      	mov	r2, r4
 800dd26:	462b      	mov	r3, r5
 800dd28:	f7f2 fc0a 	bl	8000540 <__aeabi_dmul>
 800dd2c:	a36a      	add	r3, pc, #424	; (adr r3, 800ded8 <__kernel_tan+0x2b0>)
 800dd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd32:	f7f2 fa4f 	bl	80001d4 <__adddf3>
 800dd36:	4622      	mov	r2, r4
 800dd38:	462b      	mov	r3, r5
 800dd3a:	f7f2 fc01 	bl	8000540 <__aeabi_dmul>
 800dd3e:	a368      	add	r3, pc, #416	; (adr r3, 800dee0 <__kernel_tan+0x2b8>)
 800dd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd44:	f7f2 fa46 	bl	80001d4 <__adddf3>
 800dd48:	4622      	mov	r2, r4
 800dd4a:	462b      	mov	r3, r5
 800dd4c:	f7f2 fbf8 	bl	8000540 <__aeabi_dmul>
 800dd50:	a365      	add	r3, pc, #404	; (adr r3, 800dee8 <__kernel_tan+0x2c0>)
 800dd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd56:	f7f2 fa3d 	bl	80001d4 <__adddf3>
 800dd5a:	4622      	mov	r2, r4
 800dd5c:	462b      	mov	r3, r5
 800dd5e:	f7f2 fbef 	bl	8000540 <__aeabi_dmul>
 800dd62:	a363      	add	r3, pc, #396	; (adr r3, 800def0 <__kernel_tan+0x2c8>)
 800dd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd68:	f7f2 fa34 	bl	80001d4 <__adddf3>
 800dd6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd70:	f7f2 fbe6 	bl	8000540 <__aeabi_dmul>
 800dd74:	a360      	add	r3, pc, #384	; (adr r3, 800def8 <__kernel_tan+0x2d0>)
 800dd76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd7a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dd7e:	4620      	mov	r0, r4
 800dd80:	4629      	mov	r1, r5
 800dd82:	f7f2 fbdd 	bl	8000540 <__aeabi_dmul>
 800dd86:	a35e      	add	r3, pc, #376	; (adr r3, 800df00 <__kernel_tan+0x2d8>)
 800dd88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd8c:	f7f2 fa22 	bl	80001d4 <__adddf3>
 800dd90:	4622      	mov	r2, r4
 800dd92:	462b      	mov	r3, r5
 800dd94:	f7f2 fbd4 	bl	8000540 <__aeabi_dmul>
 800dd98:	a35b      	add	r3, pc, #364	; (adr r3, 800df08 <__kernel_tan+0x2e0>)
 800dd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd9e:	f7f2 fa19 	bl	80001d4 <__adddf3>
 800dda2:	4622      	mov	r2, r4
 800dda4:	462b      	mov	r3, r5
 800dda6:	f7f2 fbcb 	bl	8000540 <__aeabi_dmul>
 800ddaa:	a359      	add	r3, pc, #356	; (adr r3, 800df10 <__kernel_tan+0x2e8>)
 800ddac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddb0:	f7f2 fa10 	bl	80001d4 <__adddf3>
 800ddb4:	4622      	mov	r2, r4
 800ddb6:	462b      	mov	r3, r5
 800ddb8:	f7f2 fbc2 	bl	8000540 <__aeabi_dmul>
 800ddbc:	a356      	add	r3, pc, #344	; (adr r3, 800df18 <__kernel_tan+0x2f0>)
 800ddbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc2:	f7f2 fa07 	bl	80001d4 <__adddf3>
 800ddc6:	4622      	mov	r2, r4
 800ddc8:	462b      	mov	r3, r5
 800ddca:	f7f2 fbb9 	bl	8000540 <__aeabi_dmul>
 800ddce:	a354      	add	r3, pc, #336	; (adr r3, 800df20 <__kernel_tan+0x2f8>)
 800ddd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd4:	f7f2 f9fe 	bl	80001d4 <__adddf3>
 800ddd8:	4602      	mov	r2, r0
 800ddda:	460b      	mov	r3, r1
 800dddc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dde0:	f7f2 f9f8 	bl	80001d4 <__adddf3>
 800dde4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dde8:	f7f2 fbaa 	bl	8000540 <__aeabi_dmul>
 800ddec:	4642      	mov	r2, r8
 800ddee:	464b      	mov	r3, r9
 800ddf0:	f7f2 f9f0 	bl	80001d4 <__adddf3>
 800ddf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddf8:	f7f2 fba2 	bl	8000540 <__aeabi_dmul>
 800ddfc:	4642      	mov	r2, r8
 800ddfe:	464b      	mov	r3, r9
 800de00:	f7f2 f9e8 	bl	80001d4 <__adddf3>
 800de04:	a348      	add	r3, pc, #288	; (adr r3, 800df28 <__kernel_tan+0x300>)
 800de06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de0a:	4604      	mov	r4, r0
 800de0c:	460d      	mov	r5, r1
 800de0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de12:	f7f2 fb95 	bl	8000540 <__aeabi_dmul>
 800de16:	4622      	mov	r2, r4
 800de18:	462b      	mov	r3, r5
 800de1a:	f7f2 f9db 	bl	80001d4 <__adddf3>
 800de1e:	e9cd 0100 	strd	r0, r1, [sp]
 800de22:	460b      	mov	r3, r1
 800de24:	4602      	mov	r2, r0
 800de26:	4659      	mov	r1, fp
 800de28:	4650      	mov	r0, sl
 800de2a:	f7f2 f9d3 	bl	80001d4 <__adddf3>
 800de2e:	4b43      	ldr	r3, [pc, #268]	; (800df3c <__kernel_tan+0x314>)
 800de30:	429f      	cmp	r7, r3
 800de32:	4604      	mov	r4, r0
 800de34:	460d      	mov	r5, r1
 800de36:	f340 8083 	ble.w	800df40 <__kernel_tan+0x318>
 800de3a:	4630      	mov	r0, r6
 800de3c:	f7f2 fb16 	bl	800046c <__aeabi_i2d>
 800de40:	4622      	mov	r2, r4
 800de42:	4680      	mov	r8, r0
 800de44:	4689      	mov	r9, r1
 800de46:	462b      	mov	r3, r5
 800de48:	4620      	mov	r0, r4
 800de4a:	4629      	mov	r1, r5
 800de4c:	f7f2 fb78 	bl	8000540 <__aeabi_dmul>
 800de50:	4642      	mov	r2, r8
 800de52:	4606      	mov	r6, r0
 800de54:	460f      	mov	r7, r1
 800de56:	464b      	mov	r3, r9
 800de58:	4620      	mov	r0, r4
 800de5a:	4629      	mov	r1, r5
 800de5c:	f7f2 f9ba 	bl	80001d4 <__adddf3>
 800de60:	4602      	mov	r2, r0
 800de62:	460b      	mov	r3, r1
 800de64:	4630      	mov	r0, r6
 800de66:	4639      	mov	r1, r7
 800de68:	f7f2 fc94 	bl	8000794 <__aeabi_ddiv>
 800de6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de70:	f7f2 f9ae 	bl	80001d0 <__aeabi_dsub>
 800de74:	4602      	mov	r2, r0
 800de76:	460b      	mov	r3, r1
 800de78:	4650      	mov	r0, sl
 800de7a:	4659      	mov	r1, fp
 800de7c:	f7f2 f9a8 	bl	80001d0 <__aeabi_dsub>
 800de80:	4602      	mov	r2, r0
 800de82:	460b      	mov	r3, r1
 800de84:	f7f2 f9a6 	bl	80001d4 <__adddf3>
 800de88:	4602      	mov	r2, r0
 800de8a:	460b      	mov	r3, r1
 800de8c:	4640      	mov	r0, r8
 800de8e:	4649      	mov	r1, r9
 800de90:	f7f2 f99e 	bl	80001d0 <__aeabi_dsub>
 800de94:	9b02      	ldr	r3, [sp, #8]
 800de96:	4604      	mov	r4, r0
 800de98:	1798      	asrs	r0, r3, #30
 800de9a:	f000 0002 	and.w	r0, r0, #2
 800de9e:	f1c0 0001 	rsb	r0, r0, #1
 800dea2:	460d      	mov	r5, r1
 800dea4:	f7f2 fae2 	bl	800046c <__aeabi_i2d>
 800dea8:	4602      	mov	r2, r0
 800deaa:	460b      	mov	r3, r1
 800deac:	4620      	mov	r0, r4
 800deae:	4629      	mov	r1, r5
 800deb0:	f7f2 fb46 	bl	8000540 <__aeabi_dmul>
 800deb4:	e6dd      	b.n	800dc72 <__kernel_tan+0x4a>
 800deb6:	bf00      	nop
 800deb8:	54442d18 	.word	0x54442d18
 800debc:	3fe921fb 	.word	0x3fe921fb
 800dec0:	33145c07 	.word	0x33145c07
 800dec4:	3c81a626 	.word	0x3c81a626
 800dec8:	74bf7ad4 	.word	0x74bf7ad4
 800decc:	3efb2a70 	.word	0x3efb2a70
 800ded0:	32f0a7e9 	.word	0x32f0a7e9
 800ded4:	3f12b80f 	.word	0x3f12b80f
 800ded8:	1a8d1068 	.word	0x1a8d1068
 800dedc:	3f3026f7 	.word	0x3f3026f7
 800dee0:	fee08315 	.word	0xfee08315
 800dee4:	3f57dbc8 	.word	0x3f57dbc8
 800dee8:	e96e8493 	.word	0xe96e8493
 800deec:	3f8226e3 	.word	0x3f8226e3
 800def0:	1bb341fe 	.word	0x1bb341fe
 800def4:	3faba1ba 	.word	0x3faba1ba
 800def8:	db605373 	.word	0xdb605373
 800defc:	bef375cb 	.word	0xbef375cb
 800df00:	a03792a6 	.word	0xa03792a6
 800df04:	3f147e88 	.word	0x3f147e88
 800df08:	f2f26501 	.word	0xf2f26501
 800df0c:	3f4344d8 	.word	0x3f4344d8
 800df10:	c9560328 	.word	0xc9560328
 800df14:	3f6d6d22 	.word	0x3f6d6d22
 800df18:	8406d637 	.word	0x8406d637
 800df1c:	3f9664f4 	.word	0x3f9664f4
 800df20:	1110fe7a 	.word	0x1110fe7a
 800df24:	3fc11111 	.word	0x3fc11111
 800df28:	55555563 	.word	0x55555563
 800df2c:	3fd55555 	.word	0x3fd55555
 800df30:	3e2fffff 	.word	0x3e2fffff
 800df34:	3ff00000 	.word	0x3ff00000
 800df38:	bff00000 	.word	0xbff00000
 800df3c:	3fe59427 	.word	0x3fe59427
 800df40:	2e01      	cmp	r6, #1
 800df42:	d036      	beq.n	800dfb2 <__kernel_tan+0x38a>
 800df44:	460f      	mov	r7, r1
 800df46:	4602      	mov	r2, r0
 800df48:	460b      	mov	r3, r1
 800df4a:	2000      	movs	r0, #0
 800df4c:	491a      	ldr	r1, [pc, #104]	; (800dfb8 <__kernel_tan+0x390>)
 800df4e:	f7f2 fc21 	bl	8000794 <__aeabi_ddiv>
 800df52:	2600      	movs	r6, #0
 800df54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df58:	4652      	mov	r2, sl
 800df5a:	465b      	mov	r3, fp
 800df5c:	4630      	mov	r0, r6
 800df5e:	4639      	mov	r1, r7
 800df60:	f7f2 f936 	bl	80001d0 <__aeabi_dsub>
 800df64:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800df68:	4602      	mov	r2, r0
 800df6a:	460b      	mov	r3, r1
 800df6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df70:	f7f2 f92e 	bl	80001d0 <__aeabi_dsub>
 800df74:	4632      	mov	r2, r6
 800df76:	462b      	mov	r3, r5
 800df78:	f7f2 fae2 	bl	8000540 <__aeabi_dmul>
 800df7c:	4632      	mov	r2, r6
 800df7e:	4682      	mov	sl, r0
 800df80:	468b      	mov	fp, r1
 800df82:	462b      	mov	r3, r5
 800df84:	4630      	mov	r0, r6
 800df86:	4639      	mov	r1, r7
 800df88:	f7f2 fada 	bl	8000540 <__aeabi_dmul>
 800df8c:	2200      	movs	r2, #0
 800df8e:	4b0b      	ldr	r3, [pc, #44]	; (800dfbc <__kernel_tan+0x394>)
 800df90:	f7f2 f920 	bl	80001d4 <__adddf3>
 800df94:	4602      	mov	r2, r0
 800df96:	460b      	mov	r3, r1
 800df98:	4650      	mov	r0, sl
 800df9a:	4659      	mov	r1, fp
 800df9c:	f7f2 f91a 	bl	80001d4 <__adddf3>
 800dfa0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dfa4:	f7f2 facc 	bl	8000540 <__aeabi_dmul>
 800dfa8:	4632      	mov	r2, r6
 800dfaa:	462b      	mov	r3, r5
 800dfac:	f7f2 f912 	bl	80001d4 <__adddf3>
 800dfb0:	e65f      	b.n	800dc72 <__kernel_tan+0x4a>
 800dfb2:	4682      	mov	sl, r0
 800dfb4:	468b      	mov	fp, r1
 800dfb6:	e65e      	b.n	800dc76 <__kernel_tan+0x4e>
 800dfb8:	bff00000 	.word	0xbff00000
 800dfbc:	3ff00000 	.word	0x3ff00000

0800dfc0 <fabs>:
 800dfc0:	ec51 0b10 	vmov	r0, r1, d0
 800dfc4:	ee10 2a10 	vmov	r2, s0
 800dfc8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dfcc:	ec43 2b10 	vmov	d0, r2, r3
 800dfd0:	4770      	bx	lr

0800dfd2 <finite>:
 800dfd2:	ee10 3a90 	vmov	r3, s1
 800dfd6:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800dfda:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800dfde:	0fc0      	lsrs	r0, r0, #31
 800dfe0:	4770      	bx	lr
 800dfe2:	0000      	movs	r0, r0
 800dfe4:	0000      	movs	r0, r0
	...

0800dfe8 <floor>:
 800dfe8:	ec51 0b10 	vmov	r0, r1, d0
 800dfec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dff0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800dff4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800dff8:	2e13      	cmp	r6, #19
 800dffa:	460c      	mov	r4, r1
 800dffc:	ee10 5a10 	vmov	r5, s0
 800e000:	4680      	mov	r8, r0
 800e002:	dc34      	bgt.n	800e06e <floor+0x86>
 800e004:	2e00      	cmp	r6, #0
 800e006:	da16      	bge.n	800e036 <floor+0x4e>
 800e008:	a335      	add	r3, pc, #212	; (adr r3, 800e0e0 <floor+0xf8>)
 800e00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e00e:	f7f2 f8e1 	bl	80001d4 <__adddf3>
 800e012:	2200      	movs	r2, #0
 800e014:	2300      	movs	r3, #0
 800e016:	f7f2 fd23 	bl	8000a60 <__aeabi_dcmpgt>
 800e01a:	b148      	cbz	r0, 800e030 <floor+0x48>
 800e01c:	2c00      	cmp	r4, #0
 800e01e:	da59      	bge.n	800e0d4 <floor+0xec>
 800e020:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e024:	4a30      	ldr	r2, [pc, #192]	; (800e0e8 <floor+0x100>)
 800e026:	432b      	orrs	r3, r5
 800e028:	2500      	movs	r5, #0
 800e02a:	42ab      	cmp	r3, r5
 800e02c:	bf18      	it	ne
 800e02e:	4614      	movne	r4, r2
 800e030:	4621      	mov	r1, r4
 800e032:	4628      	mov	r0, r5
 800e034:	e025      	b.n	800e082 <floor+0x9a>
 800e036:	4f2d      	ldr	r7, [pc, #180]	; (800e0ec <floor+0x104>)
 800e038:	4137      	asrs	r7, r6
 800e03a:	ea01 0307 	and.w	r3, r1, r7
 800e03e:	4303      	orrs	r3, r0
 800e040:	d01f      	beq.n	800e082 <floor+0x9a>
 800e042:	a327      	add	r3, pc, #156	; (adr r3, 800e0e0 <floor+0xf8>)
 800e044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e048:	f7f2 f8c4 	bl	80001d4 <__adddf3>
 800e04c:	2200      	movs	r2, #0
 800e04e:	2300      	movs	r3, #0
 800e050:	f7f2 fd06 	bl	8000a60 <__aeabi_dcmpgt>
 800e054:	2800      	cmp	r0, #0
 800e056:	d0eb      	beq.n	800e030 <floor+0x48>
 800e058:	2c00      	cmp	r4, #0
 800e05a:	bfbe      	ittt	lt
 800e05c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800e060:	fa43 f606 	asrlt.w	r6, r3, r6
 800e064:	19a4      	addlt	r4, r4, r6
 800e066:	ea24 0407 	bic.w	r4, r4, r7
 800e06a:	2500      	movs	r5, #0
 800e06c:	e7e0      	b.n	800e030 <floor+0x48>
 800e06e:	2e33      	cmp	r6, #51	; 0x33
 800e070:	dd0b      	ble.n	800e08a <floor+0xa2>
 800e072:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e076:	d104      	bne.n	800e082 <floor+0x9a>
 800e078:	ee10 2a10 	vmov	r2, s0
 800e07c:	460b      	mov	r3, r1
 800e07e:	f7f2 f8a9 	bl	80001d4 <__adddf3>
 800e082:	ec41 0b10 	vmov	d0, r0, r1
 800e086:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e08a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800e08e:	f04f 33ff 	mov.w	r3, #4294967295
 800e092:	fa23 f707 	lsr.w	r7, r3, r7
 800e096:	4207      	tst	r7, r0
 800e098:	d0f3      	beq.n	800e082 <floor+0x9a>
 800e09a:	a311      	add	r3, pc, #68	; (adr r3, 800e0e0 <floor+0xf8>)
 800e09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0a0:	f7f2 f898 	bl	80001d4 <__adddf3>
 800e0a4:	2200      	movs	r2, #0
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	f7f2 fcda 	bl	8000a60 <__aeabi_dcmpgt>
 800e0ac:	2800      	cmp	r0, #0
 800e0ae:	d0bf      	beq.n	800e030 <floor+0x48>
 800e0b0:	2c00      	cmp	r4, #0
 800e0b2:	da02      	bge.n	800e0ba <floor+0xd2>
 800e0b4:	2e14      	cmp	r6, #20
 800e0b6:	d103      	bne.n	800e0c0 <floor+0xd8>
 800e0b8:	3401      	adds	r4, #1
 800e0ba:	ea25 0507 	bic.w	r5, r5, r7
 800e0be:	e7b7      	b.n	800e030 <floor+0x48>
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e0c6:	fa03 f606 	lsl.w	r6, r3, r6
 800e0ca:	4435      	add	r5, r6
 800e0cc:	4545      	cmp	r5, r8
 800e0ce:	bf38      	it	cc
 800e0d0:	18e4      	addcc	r4, r4, r3
 800e0d2:	e7f2      	b.n	800e0ba <floor+0xd2>
 800e0d4:	2500      	movs	r5, #0
 800e0d6:	462c      	mov	r4, r5
 800e0d8:	e7aa      	b.n	800e030 <floor+0x48>
 800e0da:	bf00      	nop
 800e0dc:	f3af 8000 	nop.w
 800e0e0:	8800759c 	.word	0x8800759c
 800e0e4:	7e37e43c 	.word	0x7e37e43c
 800e0e8:	bff00000 	.word	0xbff00000
 800e0ec:	000fffff 	.word	0x000fffff

0800e0f0 <matherr>:
 800e0f0:	2000      	movs	r0, #0
 800e0f2:	4770      	bx	lr
 800e0f4:	0000      	movs	r0, r0
	...

0800e0f8 <nan>:
 800e0f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e100 <nan+0x8>
 800e0fc:	4770      	bx	lr
 800e0fe:	bf00      	nop
 800e100:	00000000 	.word	0x00000000
 800e104:	7ff80000 	.word	0x7ff80000

0800e108 <rint>:
 800e108:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e10a:	ec51 0b10 	vmov	r0, r1, d0
 800e10e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e112:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800e116:	2e13      	cmp	r6, #19
 800e118:	460b      	mov	r3, r1
 800e11a:	ee10 4a10 	vmov	r4, s0
 800e11e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800e122:	dc56      	bgt.n	800e1d2 <rint+0xca>
 800e124:	2e00      	cmp	r6, #0
 800e126:	da2b      	bge.n	800e180 <rint+0x78>
 800e128:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800e12c:	4302      	orrs	r2, r0
 800e12e:	d023      	beq.n	800e178 <rint+0x70>
 800e130:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800e134:	4302      	orrs	r2, r0
 800e136:	4254      	negs	r4, r2
 800e138:	4314      	orrs	r4, r2
 800e13a:	0c4b      	lsrs	r3, r1, #17
 800e13c:	0b24      	lsrs	r4, r4, #12
 800e13e:	045b      	lsls	r3, r3, #17
 800e140:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800e144:	ea44 0103 	orr.w	r1, r4, r3
 800e148:	460b      	mov	r3, r1
 800e14a:	492f      	ldr	r1, [pc, #188]	; (800e208 <rint+0x100>)
 800e14c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800e150:	e9d1 6700 	ldrd	r6, r7, [r1]
 800e154:	4602      	mov	r2, r0
 800e156:	4639      	mov	r1, r7
 800e158:	4630      	mov	r0, r6
 800e15a:	f7f2 f83b 	bl	80001d4 <__adddf3>
 800e15e:	e9cd 0100 	strd	r0, r1, [sp]
 800e162:	463b      	mov	r3, r7
 800e164:	4632      	mov	r2, r6
 800e166:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e16a:	f7f2 f831 	bl	80001d0 <__aeabi_dsub>
 800e16e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e172:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800e176:	4639      	mov	r1, r7
 800e178:	ec41 0b10 	vmov	d0, r0, r1
 800e17c:	b003      	add	sp, #12
 800e17e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e180:	4a22      	ldr	r2, [pc, #136]	; (800e20c <rint+0x104>)
 800e182:	4132      	asrs	r2, r6
 800e184:	ea01 0702 	and.w	r7, r1, r2
 800e188:	4307      	orrs	r7, r0
 800e18a:	d0f5      	beq.n	800e178 <rint+0x70>
 800e18c:	0852      	lsrs	r2, r2, #1
 800e18e:	4011      	ands	r1, r2
 800e190:	430c      	orrs	r4, r1
 800e192:	d00b      	beq.n	800e1ac <rint+0xa4>
 800e194:	ea23 0202 	bic.w	r2, r3, r2
 800e198:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e19c:	2e13      	cmp	r6, #19
 800e19e:	fa43 f306 	asr.w	r3, r3, r6
 800e1a2:	bf0c      	ite	eq
 800e1a4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800e1a8:	2400      	movne	r4, #0
 800e1aa:	4313      	orrs	r3, r2
 800e1ac:	4916      	ldr	r1, [pc, #88]	; (800e208 <rint+0x100>)
 800e1ae:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800e1b2:	4622      	mov	r2, r4
 800e1b4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e1b8:	4620      	mov	r0, r4
 800e1ba:	4629      	mov	r1, r5
 800e1bc:	f7f2 f80a 	bl	80001d4 <__adddf3>
 800e1c0:	e9cd 0100 	strd	r0, r1, [sp]
 800e1c4:	4622      	mov	r2, r4
 800e1c6:	462b      	mov	r3, r5
 800e1c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e1cc:	f7f2 f800 	bl	80001d0 <__aeabi_dsub>
 800e1d0:	e7d2      	b.n	800e178 <rint+0x70>
 800e1d2:	2e33      	cmp	r6, #51	; 0x33
 800e1d4:	dd07      	ble.n	800e1e6 <rint+0xde>
 800e1d6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e1da:	d1cd      	bne.n	800e178 <rint+0x70>
 800e1dc:	ee10 2a10 	vmov	r2, s0
 800e1e0:	f7f1 fff8 	bl	80001d4 <__adddf3>
 800e1e4:	e7c8      	b.n	800e178 <rint+0x70>
 800e1e6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800e1ea:	f04f 32ff 	mov.w	r2, #4294967295
 800e1ee:	40f2      	lsrs	r2, r6
 800e1f0:	4210      	tst	r0, r2
 800e1f2:	d0c1      	beq.n	800e178 <rint+0x70>
 800e1f4:	0852      	lsrs	r2, r2, #1
 800e1f6:	4210      	tst	r0, r2
 800e1f8:	bf1f      	itttt	ne
 800e1fa:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800e1fe:	ea20 0202 	bicne.w	r2, r0, r2
 800e202:	4134      	asrne	r4, r6
 800e204:	4314      	orrne	r4, r2
 800e206:	e7d1      	b.n	800e1ac <rint+0xa4>
 800e208:	0800fac0 	.word	0x0800fac0
 800e20c:	000fffff 	.word	0x000fffff

0800e210 <scalbn>:
 800e210:	b570      	push	{r4, r5, r6, lr}
 800e212:	ec55 4b10 	vmov	r4, r5, d0
 800e216:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e21a:	4606      	mov	r6, r0
 800e21c:	462b      	mov	r3, r5
 800e21e:	b9aa      	cbnz	r2, 800e24c <scalbn+0x3c>
 800e220:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e224:	4323      	orrs	r3, r4
 800e226:	d03b      	beq.n	800e2a0 <scalbn+0x90>
 800e228:	4b31      	ldr	r3, [pc, #196]	; (800e2f0 <scalbn+0xe0>)
 800e22a:	4629      	mov	r1, r5
 800e22c:	2200      	movs	r2, #0
 800e22e:	ee10 0a10 	vmov	r0, s0
 800e232:	f7f2 f985 	bl	8000540 <__aeabi_dmul>
 800e236:	4b2f      	ldr	r3, [pc, #188]	; (800e2f4 <scalbn+0xe4>)
 800e238:	429e      	cmp	r6, r3
 800e23a:	4604      	mov	r4, r0
 800e23c:	460d      	mov	r5, r1
 800e23e:	da12      	bge.n	800e266 <scalbn+0x56>
 800e240:	a327      	add	r3, pc, #156	; (adr r3, 800e2e0 <scalbn+0xd0>)
 800e242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e246:	f7f2 f97b 	bl	8000540 <__aeabi_dmul>
 800e24a:	e009      	b.n	800e260 <scalbn+0x50>
 800e24c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e250:	428a      	cmp	r2, r1
 800e252:	d10c      	bne.n	800e26e <scalbn+0x5e>
 800e254:	ee10 2a10 	vmov	r2, s0
 800e258:	4620      	mov	r0, r4
 800e25a:	4629      	mov	r1, r5
 800e25c:	f7f1 ffba 	bl	80001d4 <__adddf3>
 800e260:	4604      	mov	r4, r0
 800e262:	460d      	mov	r5, r1
 800e264:	e01c      	b.n	800e2a0 <scalbn+0x90>
 800e266:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e26a:	460b      	mov	r3, r1
 800e26c:	3a36      	subs	r2, #54	; 0x36
 800e26e:	4432      	add	r2, r6
 800e270:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e274:	428a      	cmp	r2, r1
 800e276:	dd0b      	ble.n	800e290 <scalbn+0x80>
 800e278:	ec45 4b11 	vmov	d1, r4, r5
 800e27c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800e2e8 <scalbn+0xd8>
 800e280:	f000 f83c 	bl	800e2fc <copysign>
 800e284:	a318      	add	r3, pc, #96	; (adr r3, 800e2e8 <scalbn+0xd8>)
 800e286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e28a:	ec51 0b10 	vmov	r0, r1, d0
 800e28e:	e7da      	b.n	800e246 <scalbn+0x36>
 800e290:	2a00      	cmp	r2, #0
 800e292:	dd08      	ble.n	800e2a6 <scalbn+0x96>
 800e294:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e298:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e29c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e2a0:	ec45 4b10 	vmov	d0, r4, r5
 800e2a4:	bd70      	pop	{r4, r5, r6, pc}
 800e2a6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e2aa:	da0d      	bge.n	800e2c8 <scalbn+0xb8>
 800e2ac:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e2b0:	429e      	cmp	r6, r3
 800e2b2:	ec45 4b11 	vmov	d1, r4, r5
 800e2b6:	dce1      	bgt.n	800e27c <scalbn+0x6c>
 800e2b8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800e2e0 <scalbn+0xd0>
 800e2bc:	f000 f81e 	bl	800e2fc <copysign>
 800e2c0:	a307      	add	r3, pc, #28	; (adr r3, 800e2e0 <scalbn+0xd0>)
 800e2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c6:	e7e0      	b.n	800e28a <scalbn+0x7a>
 800e2c8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e2cc:	3236      	adds	r2, #54	; 0x36
 800e2ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e2d2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e2d6:	4620      	mov	r0, r4
 800e2d8:	4629      	mov	r1, r5
 800e2da:	2200      	movs	r2, #0
 800e2dc:	4b06      	ldr	r3, [pc, #24]	; (800e2f8 <scalbn+0xe8>)
 800e2de:	e7b2      	b.n	800e246 <scalbn+0x36>
 800e2e0:	c2f8f359 	.word	0xc2f8f359
 800e2e4:	01a56e1f 	.word	0x01a56e1f
 800e2e8:	8800759c 	.word	0x8800759c
 800e2ec:	7e37e43c 	.word	0x7e37e43c
 800e2f0:	43500000 	.word	0x43500000
 800e2f4:	ffff3cb0 	.word	0xffff3cb0
 800e2f8:	3c900000 	.word	0x3c900000

0800e2fc <copysign>:
 800e2fc:	ec51 0b10 	vmov	r0, r1, d0
 800e300:	ee11 0a90 	vmov	r0, s3
 800e304:	ee10 2a10 	vmov	r2, s0
 800e308:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e30c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800e310:	ea41 0300 	orr.w	r3, r1, r0
 800e314:	ec43 2b10 	vmov	d0, r2, r3
 800e318:	4770      	bx	lr
	...

0800e31c <_init>:
 800e31c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e31e:	bf00      	nop
 800e320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e322:	bc08      	pop	{r3}
 800e324:	469e      	mov	lr, r3
 800e326:	4770      	bx	lr

0800e328 <_fini>:
 800e328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e32a:	bf00      	nop
 800e32c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e32e:	bc08      	pop	{r3}
 800e330:	469e      	mov	lr, r3
 800e332:	4770      	bx	lr
