

================================================================
== Vitis HLS Report for 'bf16_to_float'
================================================================
* Date:           Sun Sep 28 11:43:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.263 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bf16_to_float_loop  |      768|      768|         2|          1|          1|   768|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      23|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      23|     214|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+-----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------+----------------+---------+----+---+-----+-----+
    |mux_325_16_1_1_U101  |mux_325_16_1_1  |        0|   0|  0|  148|    0|
    +---------------------+----------------+---------+----+---+-----+-----+
    |Total                |                |        0|   0|  0|  148|    0|
    +---------------------+----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln178_fu_563_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln178_fu_557_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          21|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   10|         20|
    |i_fu_112                 |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_3_reg_717              |  10|   0|   10|          0|
    |i_fu_112                 |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  bf16_to_float|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  bf16_to_float|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  bf16_to_float|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  bf16_to_float|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  bf16_to_float|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  bf16_to_float|  return value|
|in_0_address0   |  out|    5|   ap_memory|           in_0|         array|
|in_0_ce0        |  out|    1|   ap_memory|           in_0|         array|
|in_0_q0         |   in|   16|   ap_memory|           in_0|         array|
|in_1_address0   |  out|    5|   ap_memory|           in_1|         array|
|in_1_ce0        |  out|    1|   ap_memory|           in_1|         array|
|in_1_q0         |   in|   16|   ap_memory|           in_1|         array|
|in_2_address0   |  out|    5|   ap_memory|           in_2|         array|
|in_2_ce0        |  out|    1|   ap_memory|           in_2|         array|
|in_2_q0         |   in|   16|   ap_memory|           in_2|         array|
|in_3_address0   |  out|    5|   ap_memory|           in_3|         array|
|in_3_ce0        |  out|    1|   ap_memory|           in_3|         array|
|in_3_q0         |   in|   16|   ap_memory|           in_3|         array|
|in_4_address0   |  out|    5|   ap_memory|           in_4|         array|
|in_4_ce0        |  out|    1|   ap_memory|           in_4|         array|
|in_4_q0         |   in|   16|   ap_memory|           in_4|         array|
|in_5_address0   |  out|    5|   ap_memory|           in_5|         array|
|in_5_ce0        |  out|    1|   ap_memory|           in_5|         array|
|in_5_q0         |   in|   16|   ap_memory|           in_5|         array|
|in_6_address0   |  out|    5|   ap_memory|           in_6|         array|
|in_6_ce0        |  out|    1|   ap_memory|           in_6|         array|
|in_6_q0         |   in|   16|   ap_memory|           in_6|         array|
|in_7_address0   |  out|    5|   ap_memory|           in_7|         array|
|in_7_ce0        |  out|    1|   ap_memory|           in_7|         array|
|in_7_q0         |   in|   16|   ap_memory|           in_7|         array|
|in_8_address0   |  out|    5|   ap_memory|           in_8|         array|
|in_8_ce0        |  out|    1|   ap_memory|           in_8|         array|
|in_8_q0         |   in|   16|   ap_memory|           in_8|         array|
|in_9_address0   |  out|    5|   ap_memory|           in_9|         array|
|in_9_ce0        |  out|    1|   ap_memory|           in_9|         array|
|in_9_q0         |   in|   16|   ap_memory|           in_9|         array|
|in_10_address0  |  out|    5|   ap_memory|          in_10|         array|
|in_10_ce0       |  out|    1|   ap_memory|          in_10|         array|
|in_10_q0        |   in|   16|   ap_memory|          in_10|         array|
|in_11_address0  |  out|    5|   ap_memory|          in_11|         array|
|in_11_ce0       |  out|    1|   ap_memory|          in_11|         array|
|in_11_q0        |   in|   16|   ap_memory|          in_11|         array|
|in_12_address0  |  out|    5|   ap_memory|          in_12|         array|
|in_12_ce0       |  out|    1|   ap_memory|          in_12|         array|
|in_12_q0        |   in|   16|   ap_memory|          in_12|         array|
|in_13_address0  |  out|    5|   ap_memory|          in_13|         array|
|in_13_ce0       |  out|    1|   ap_memory|          in_13|         array|
|in_13_q0        |   in|   16|   ap_memory|          in_13|         array|
|in_14_address0  |  out|    5|   ap_memory|          in_14|         array|
|in_14_ce0       |  out|    1|   ap_memory|          in_14|         array|
|in_14_q0        |   in|   16|   ap_memory|          in_14|         array|
|in_15_address0  |  out|    5|   ap_memory|          in_15|         array|
|in_15_ce0       |  out|    1|   ap_memory|          in_15|         array|
|in_15_q0        |   in|   16|   ap_memory|          in_15|         array|
|in_16_address0  |  out|    5|   ap_memory|          in_16|         array|
|in_16_ce0       |  out|    1|   ap_memory|          in_16|         array|
|in_16_q0        |   in|   16|   ap_memory|          in_16|         array|
|in_17_address0  |  out|    5|   ap_memory|          in_17|         array|
|in_17_ce0       |  out|    1|   ap_memory|          in_17|         array|
|in_17_q0        |   in|   16|   ap_memory|          in_17|         array|
|in_18_address0  |  out|    5|   ap_memory|          in_18|         array|
|in_18_ce0       |  out|    1|   ap_memory|          in_18|         array|
|in_18_q0        |   in|   16|   ap_memory|          in_18|         array|
|in_19_address0  |  out|    5|   ap_memory|          in_19|         array|
|in_19_ce0       |  out|    1|   ap_memory|          in_19|         array|
|in_19_q0        |   in|   16|   ap_memory|          in_19|         array|
|in_20_address0  |  out|    5|   ap_memory|          in_20|         array|
|in_20_ce0       |  out|    1|   ap_memory|          in_20|         array|
|in_20_q0        |   in|   16|   ap_memory|          in_20|         array|
|in_21_address0  |  out|    5|   ap_memory|          in_21|         array|
|in_21_ce0       |  out|    1|   ap_memory|          in_21|         array|
|in_21_q0        |   in|   16|   ap_memory|          in_21|         array|
|in_22_address0  |  out|    5|   ap_memory|          in_22|         array|
|in_22_ce0       |  out|    1|   ap_memory|          in_22|         array|
|in_22_q0        |   in|   16|   ap_memory|          in_22|         array|
|in_23_address0  |  out|    5|   ap_memory|          in_23|         array|
|in_23_ce0       |  out|    1|   ap_memory|          in_23|         array|
|in_23_q0        |   in|   16|   ap_memory|          in_23|         array|
|in_24_address0  |  out|    5|   ap_memory|          in_24|         array|
|in_24_ce0       |  out|    1|   ap_memory|          in_24|         array|
|in_24_q0        |   in|   16|   ap_memory|          in_24|         array|
|in_25_address0  |  out|    5|   ap_memory|          in_25|         array|
|in_25_ce0       |  out|    1|   ap_memory|          in_25|         array|
|in_25_q0        |   in|   16|   ap_memory|          in_25|         array|
|in_26_address0  |  out|    5|   ap_memory|          in_26|         array|
|in_26_ce0       |  out|    1|   ap_memory|          in_26|         array|
|in_26_q0        |   in|   16|   ap_memory|          in_26|         array|
|in_27_address0  |  out|    5|   ap_memory|          in_27|         array|
|in_27_ce0       |  out|    1|   ap_memory|          in_27|         array|
|in_27_q0        |   in|   16|   ap_memory|          in_27|         array|
|in_28_address0  |  out|    5|   ap_memory|          in_28|         array|
|in_28_ce0       |  out|    1|   ap_memory|          in_28|         array|
|in_28_q0        |   in|   16|   ap_memory|          in_28|         array|
|in_29_address0  |  out|    5|   ap_memory|          in_29|         array|
|in_29_ce0       |  out|    1|   ap_memory|          in_29|         array|
|in_29_q0        |   in|   16|   ap_memory|          in_29|         array|
|in_30_address0  |  out|    5|   ap_memory|          in_30|         array|
|in_30_ce0       |  out|    1|   ap_memory|          in_30|         array|
|in_30_q0        |   in|   16|   ap_memory|          in_30|         array|
|in_31_address0  |  out|    5|   ap_memory|          in_31|         array|
|in_31_ce0       |  out|    1|   ap_memory|          in_31|         array|
|in_31_q0        |   in|   16|   ap_memory|          in_31|         array|
|out_r_address1  |  out|   10|   ap_memory|          out_r|         array|
|out_r_ce1       |  out|    1|   ap_memory|          out_r|         array|
|out_r_we1       |  out|    1|   ap_memory|          out_r|         array|
|out_r_d1        |  out|   32|   ap_memory|          out_r|         array|
+----------------+-----+-----+------------+---------------+--------------+

