
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.2.1.217.3

// backanno -o es4finalproj_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui es4finalproj_impl_1.udb 
// Netlist created on Tue Dec  6 13:50:00 2022
// Netlist written on Tue Dec  6 13:50:08 2022
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( pll_outcore_o, continCLK, pll_in_clock, data, rgb, delete_me, 
             VSYNC, HSYNC, latch );
  input  pll_in_clock, data;
  output pll_outcore_o, continCLK;
  output [5:0] rgb;
  output [2:0] delete_me;
  output VSYNC, HSYNC, latch;
  wire   \display_inst.vga_init.n35[2] , \display_inst.vga_init.n35[1] , 
         \display_inst.vga_init.n7114 , \display_inst.row_cnt[2] , 
         \display_inst.vga_init.n5053 , \display_inst.row_cnt[1] , 
         \display_inst.vga_init.n2969 , \display_inst.vga_init.n3035 , 
         \display_inst.clk , \display_inst.vga_init.n5055 , 
         \display_inst.vga_init.n35[0] , \display_inst.vga_init.n7111 , 
         \display_inst.row_cnt[0] , VCC_net, \display_inst.vga_init.n45[6] , 
         \display_inst.vga_init.n45[5] , \display_inst.vga_init.n7258 , 
         \display_inst.column_cnt[6] , \display_inst.vga_init.n5077 , 
         \display_inst.column_cnt[5] , \display_inst.vga_init.n5079 , 
         \display_inst.vga_init.n45[4] , \display_inst.vga_init.n45[3] , 
         \display_inst.vga_init.n7255 , \display_inst.column_cnt[4] , 
         \display_inst.vga_init.n5075 , \display_inst.column_cnt[3] , 
         \display_inst.vga_init.n45[2] , \display_inst.vga_init.n45[1] , 
         \display_inst.vga_init.n7252 , \display_inst.column_cnt[2] , 
         \display_inst.vga_init.n5073 , 
         \display_inst.vga_init.column_cnt[1]_2 , 
         \display_inst.vga_init.n45[0] , \display_inst.vga_init.n7129 , 
         \display_inst.column_cnt[0] , \display_inst.vga_init.n35[9] , 
         \display_inst.vga_init.n7126 , \display_inst.vga_init.n5061 , 
         \display_inst.row_cnt[9] , \display_inst.vga_init.n35[8] , 
         \display_inst.vga_init.n35[7] , \display_inst.vga_init.n7123 , 
         \display_inst.row_cnt[8] , \display_inst.vga_init.n5059 , 
         \display_inst.row_cnt[7] , \display_inst.vga_init.n45[9] , 
         \display_inst.vga_init.n7264 , \display_inst.vga_init.n5081 , 
         \display_inst.column_cnt[9] , \display_inst.vga_init.n35[6] , 
         \display_inst.vga_init.n35[5] , \display_inst.vga_init.n7120 , 
         \display_inst.row_cnt[6] , \display_inst.vga_init.n5057 , 
         \display_inst.row_cnt[5] , \display_inst.vga_init.n45[8] , 
         \display_inst.vga_init.n45[7] , \display_inst.vga_init.n7261 , 
         \display_inst.column_cnt[8] , \display_inst.column_cnt[7] , 
         \display_inst.vga_init.n35[4] , \display_inst.vga_init.n35[3] , 
         \display_inst.vga_init.n7117 , \display_inst.row_cnt[4] , 
         \display_inst.row_cnt[3] , \display_inst.pattern_gen_initial.n7228 , 
         \display_inst.pattern_gen_initial.n450 , 
         \display_inst.pattern_gen_initial.n5018 , 
         \display_inst.pattern_gen_initial.n451 , 
         \display_inst.pattern_gen_initial.n1525[8] , 
         \display_inst.pattern_gen_initial.n1525[9] , 
         \display_inst.pattern_gen_initial.n7180 , 
         \display_inst.pattern_gen_initial.n487_adj_108 , 
         \display_inst.pattern_gen_initial.n5033 , 
         \display_inst.pattern_gen_initial.n488_adj_107 , 
         \display_inst.pattern_gen_initial.n508[7] , 
         \display_inst.pattern_gen_initial.n508[8] , 
         \display_inst.pattern_gen_initial.n5035 , 
         \display_inst.pattern_gen_initial.n7234 , 
         \display_inst.pattern_gen_initial.n487 , 
         \display_inst.pattern_gen_initial.n5009 , 
         \display_inst.pattern_gen_initial.n488 , 
         \display_inst.pattern_gen_initial.n508_adj_148[7] , 
         \display_inst.pattern_gen_initial.n508_adj_148[8] , 
         \display_inst.pattern_gen_initial.n5011 , 
         \display_inst.pattern_gen_initial.n7168 , 
         \display_inst.pattern_gen_initial.n5050 , 
         \display_inst.pattern_gen_initial.n411 , 
         \display_inst.pattern_gen_initial.n1669[9] , 
         \display_inst.pattern_gen_initial.n7225 , 
         \display_inst.pattern_gen_initial.n452 , 
         \display_inst.pattern_gen_initial.n5016 , 
         \display_inst.pattern_gen_initial.n453 , 
         \display_inst.pattern_gen_initial.n1525[6] , 
         \display_inst.pattern_gen_initial.n1525[7] , 
         \display_inst.pattern_gen_initial.n7153 , 
         \display_inst.pattern_gen_initial.n412 , 
         \display_inst.pattern_gen_initial.n5048 , 
         \display_inst.pattern_gen_initial.n413 , 
         \display_inst.pattern_gen_initial.n1669[7] , 
         \display_inst.pattern_gen_initial.n1669[8] , 
         \display_inst.pattern_gen_initial.n7231 , 
         \display_inst.pattern_gen_initial.n489 , 
         \display_inst.pattern_gen_initial.n5007 , 
         \display_inst.pattern_gen_initial.n490_c , 
         \display_inst.pattern_gen_initial.n508_adj_148[5] , 
         \display_inst.pattern_gen_initial.n508_adj_148[6] , 
         \display_inst.pattern_gen_initial.n7177 , 
         \display_inst.pattern_gen_initial.n489_adj_119 , 
         \display_inst.pattern_gen_initial.n5031 , \display_inst.n490 , 
         \display_inst.n508[5] , \display_inst.pattern_gen_initial.n508[6] , 
         \display_inst.pattern_gen_initial.n7144 , 
         \display_inst.pattern_gen_initial.n5070 , 
         \display_inst.pattern_gen_initial.n276 , 
         \display_inst.pattern_gen_initial.n7174 , 
         \display_inst.pattern_gen_initial.n491 , 
         \display_inst.pattern_gen_initial.n5029 , 
         \display_inst.pattern_gen_initial.n492 , 
         \display_inst.pattern_gen_initial.n508[3] , 
         \display_inst.pattern_gen_initial.n508[4] , 
         \display_inst.pattern_gen_initial.n7141 , 
         \display_inst.pattern_gen_initial.n5068 , 
         \display_inst.pattern_gen_initial.n278 , 
         \display_inst.pattern_gen_initial.n277 , 
         \display_inst.pattern_gen_initial.n7138 , 
         \display_inst.pattern_gen_initial.n5066 , 
         \display_inst.pattern_gen_initial.n373 , 
         \display_inst.pattern_gen_initial.n327 , 
         \display_inst.pattern_gen_initial.n7222 , 
         \display_inst.pattern_gen_initial.n491_adj_124 , 
         \display_inst.pattern_gen_initial.n5005 , 
         \display_inst.pattern_gen_initial.n492_adj_123 , 
         \display_inst.pattern_gen_initial.n508_adj_148[3] , 
         \display_inst.pattern_gen_initial.n508_adj_148[4] , 
         \display_inst.pattern_gen_initial.n7198 , 
         \display_inst.pattern_gen_initial.n5090 , 
         \display_inst.pattern_gen_initial.n225 , 
         \display_inst.pattern_gen_initial.n7210 , 
         \display_inst.pattern_gen_initial.n454_adj_137 , 
         \display_inst.pattern_gen_initial.n5014 , 
         \display_inst.pattern_gen_initial.n455_adj_136 , 
         \display_inst.pattern_gen_initial.n1525[4] , 
         \display_inst.pattern_gen_initial.n1525[5] , 
         \display_inst.pattern_gen_initial.n7171 , \display_inst.n331 , 
         \display_inst.n508[2] , \display_inst.pattern_gen_initial.n7135 , 
         \display_inst.pattern_gen_initial.n5064 , 
         \display_inst.pattern_gen_initial.n330 , 
         \display_inst.pattern_gen_initial.n329 , 
         \display_inst.pattern_gen_initial.n7216 , 
         \display_inst.pattern_gen_initial.n5026 , 
         \display_inst.pattern_gen_initial.n411_adj_117 , 
         \display_inst.pattern_gen_initial.n1537[9] , 
         \display_inst.pattern_gen_initial.n7150 , 
         \display_inst.pattern_gen_initial.n6006 , 
         \display_inst.pattern_gen_initial.n5046 , 
         \display_inst.pattern_gen_initial.n2851 , 
         \display_inst.pattern_gen_initial.n1669[5] , 
         \display_inst.pattern_gen_initial.n1669[6] , 
         \display_inst.pattern_gen_initial.n7147 , 
         \display_inst.pattern_gen_initial.n1669[4] , 
         \display_inst.pattern_gen_initial.n7132 , 
         \display_inst.pattern_gen_initial.n7195 , 
         \display_inst.pattern_gen_initial.n5088 , 
         \display_inst.pattern_gen_initial.n47[5] , 
         \display_inst.pattern_gen_initial.n226 , 
         \display_inst.pattern_gen_initial.n7213 , 
         \display_inst.pattern_gen_initial.n412_adj_127 , 
         \display_inst.pattern_gen_initial.n5024 , 
         \display_inst.pattern_gen_initial.n413_adj_112 , 
         \display_inst.pattern_gen_initial.n1537[7] , 
         \display_inst.pattern_gen_initial.n1537[8] , 
         \display_inst.pattern_gen_initial.n7165 , 
         \display_inst.pattern_gen_initial.n450_adj_105 , 
         \display_inst.pattern_gen_initial.n5042 , 
         \display_inst.pattern_gen_initial.n451_adj_114 , 
         \display_inst.pattern_gen_initial.n1645[8] , 
         \display_inst.pattern_gen_initial.n1645[9] , 
         \display_inst.pattern_gen_initial.n7162 , 
         \display_inst.pattern_gen_initial.n452_adj_106 , 
         \display_inst.pattern_gen_initial.n5040 , 
         \display_inst.pattern_gen_initial.n453_adj_113 , 
         \display_inst.pattern_gen_initial.n1645[6] , 
         \display_inst.pattern_gen_initial.n1645[7] , 
         \display_inst.pattern_gen_initial.n7159 , 
         \display_inst.pattern_gen_initial.n454 , 
         \display_inst.pattern_gen_initial.n5038 , 
         \display_inst.pattern_gen_initial.n455 , 
         \display_inst.pattern_gen_initial.n1645[4] , 
         \display_inst.pattern_gen_initial.n1645[5] , 
         \display_inst.pattern_gen_initial.n7192 , 
         \display_inst.pattern_gen_initial.n5086 , 
         \display_inst.pattern_gen_initial.n47[3] , 
         \display_inst.pattern_gen_initial.n47[4] , 
         \display_inst.pattern_gen_initial.n7156 , 
         \display_inst.pattern_gen_initial.n1645[3] , 
         \display_inst.pattern_gen_initial.n7189 , 
         \display_inst.pattern_gen_initial.n5084 , 
         \display_inst.pattern_gen_initial.n47[1] , 
         \display_inst.pattern_gen_initial.n47[2] , 
         \display_inst.pattern_gen_initial.n7186 , 
         \display_inst.pattern_gen_initial.n47[0] , 
         \display_inst.pattern_gen_initial.n7204 , 
         \display_inst.pattern_gen_initial.n5994 , 
         \display_inst.pattern_gen_initial.n5022 , 
         \display_inst.pattern_gen_initial.n2841 , 
         \display_inst.pattern_gen_initial.n1537[5] , 
         \display_inst.pattern_gen_initial.n1537[6] , 
         \display_inst.pattern_gen_initial.n7183 , 
         \display_inst.pattern_gen_initial.n486_adj_125 , 
         \display_inst.pattern_gen_initial.n508[9] , 
         \display_inst.pattern_gen_initial.n7207 , 
         \display_inst.pattern_gen_initial.n1525[3] , 
         \display_inst.pattern_gen_initial.n7201 , 
         \display_inst.pattern_gen_initial.n1537[4] , 
         \display_inst.pattern_gen_initial.n7219 , 
         \display_inst.pattern_gen_initial.n508_adj_148[2] , 
         \display_inst.pattern_gen_initial.n7237 , 
         \display_inst.pattern_gen_initial.n486 , 
         \display_inst.pattern_gen_initial.n508_adj_148[9] , 
         \NES_inst.n85[10] , \NES_inst.n85[9] , \NES_inst.n7279 , 
         \NES_inst.NEScount[2] , \NES_inst.n5101 , \NES_inst.NEScount[1] , CLK, 
         \NES_inst.n5103 , \NES_inst.n85[8] , \NES_inst.n85[7] , 
         \NES_inst.n7276 , \NES_inst.NEScount[0] , \NES_inst.n5099 , 
         \NES_inst.NESclk , \NES_inst.n85[6] , \NES_inst.n85[5] , 
         \NES_inst.n7273 , \NES_inst.n14 , \NES_inst.n5097 , \NES_inst.n15 , 
         \NES_inst.n85[4] , \NES_inst.n85[3] , \NES_inst.n7270 , 
         \NES_inst.n16 , \NES_inst.n5095 , \NES_inst.n17 , \NES_inst.n85[2] , 
         \NES_inst.n85[1] , \NES_inst.n7267 , \NES_inst.n18 , \NES_inst.n5093 , 
         \NES_inst.n19 , \NES_inst.n85[0] , \NES_inst.n7249 , \NES_inst.n20 , 
         \NES_inst.n85[19] , \NES_inst.n7294 , \NES_inst.n5111 , 
         \NES_inst.NEScount[11] , \NES_inst.n85[18] , \NES_inst.n85[17] , 
         \NES_inst.n7291 , \NES_inst.NEScount[10] , \NES_inst.n5109 , 
         \NES_inst.NEScount[9] , \NES_inst.n85[16] , \NES_inst.n85[15] , 
         \NES_inst.n7288 , \NES_inst.NEScount[8] , \NES_inst.n5107 , 
         \NES_inst.NEScount[7] , \NES_inst.n85[14] , \NES_inst.n85[13] , 
         \NES_inst.n7285 , \NES_inst.NEScount[6] , \NES_inst.n5105 , 
         \NES_inst.NEScount[5] , \NES_inst.n85[12] , \NES_inst.n85[11] , 
         \NES_inst.n7282 , \NES_inst.NEScount[4] , \NES_inst.NEScount[3] , 
         \NES_inst.output[0].sig_001.FeedThruLUT , 
         \NES_inst.output[1].sig_000.FeedThruLUT , \NES_inst.output[0] , 
         \NES_inst.output[1] , \NES_inst.output_7__N_34 , \NES_inst.output[2] , 
         \display_inst.n67 , \display_inst.n497 , 
         \display_inst.vga_init.n6240 , 
         \display_inst.pattern_gen_initial.n10_adj_140 , \display_inst.n4 , 
         \display_inst.n5998 , \display_inst.n4792 , \display_inst.n5796 , 
         \display_inst.pattern_gen_initial.n5_adj_144 , 
         \display_inst.pattern_gen_initial.n461 , 
         \display_inst.pattern_gen_initial.n4400 , 
         \display_inst.pattern_gen_initial.n4307 , 
         \display_inst.pattern_gen_initial.n497_c , 
         \display_inst.pattern_gen_initial.n10 , 
         \display_inst.pattern_gen_initial.n5556 , 
         \display_inst.pattern_gen_initial.n369 , 
         \display_inst.pattern_gen_initial.n6024 , 
         \display_inst.pattern_gen_initial.n370 , 
         \display_inst.pattern_gen_initial.n14 , 
         \display_inst.pattern_gen_initial.n4436 , 
         \display_inst.pattern_gen_initial.n461_adj_115 , 
         \display_inst.pattern_gen_initial.n5568 , 
         \display_inst.pattern_gen_initial.n370_adj_116 , 
         \display_inst.pattern_gen_initial.n6018 , 
         \display_inst.pattern_gen_initial.n18 , 
         \display_inst.pattern_gen_initial.n371 , 
         \display_inst.pattern_gen_initial.n371_adj_122 , 
         \display_inst.pattern_gen_initial.n5528 , 
         \display_inst.pattern_gen_initial.n6 , 
         \display_inst.pattern_gen_initial.n3_adj_133 , 
         \display_inst.pattern_gen_initial.n10_adj_134 , 
         \display_inst.pattern_gen_initial.n6_adj_126 , 
         \display_inst.pattern_gen_initial.n8_c , 
         \display_inst.pattern_gen_initial.n5 , 
         \display_inst.pattern_gen_initial.n11_adj_142 , 
         \display_inst.pattern_gen_initial.n14_adj_129 , 
         \display_inst.pattern_gen_initial.n380_adj_111 , 
         \display_inst.pattern_gen_initial.n5530 , 
         \display_inst.pattern_gen_initial.n7 , 
         \display_inst.pattern_gen_initial.n9_adj_141 , 
         \display_inst.pattern_gen_initial.n4_adj_131 , 
         \display_inst.pattern_gen_initial.n9_adj_135 , 
         \display_inst.pattern_gen_initial.n9 , 
         \display_inst.pattern_gen_initial.n11 , 
         \display_inst.pattern_gen_initial.n12 , 
         \display_inst.pattern_gen_initial.n5534 , 
         \display_inst.pattern_gen_initial.n6242 , 
         \display_inst.pattern_gen_initial.n18_adj_145 , 
         \display_inst.pattern_gen_initial.n5767 , 
         \display_inst.pattern_gen_initial.n6243 , 
         \display_inst.pattern_gen_initial.n21 , \display_inst.vga_init.n4_c , 
         \display_inst.vga_init.HSYNC_N_83 , \display_inst.vga_init.n29 , 
         \display_inst.vga_init.n116 , \display_inst.n3710 , 
         \display_inst.vga_init.VSYNC_N_86 , \display_inst.n64 , 
         \display_inst.pattern_gen_initial.n4452 , \display_inst.n13 , 
         \display_inst.n2953 , \display_inst.n2905 , 
         \display_inst.pattern_gen_initial.n2902 , \display_inst.n8 , 
         \display_inst.n3667 , \display_inst.pattern_gen_initial.n2869 , 
         \display_inst.vga_init.n6004 , \display_inst.vga_init.n2919 , 
         \display_inst.vga_init.n9 , \display_inst.vga_init.n11 , 
         \display_inst.n3 , \display_inst.vga_init.n92 , 
         \display_inst.vga_init.n5516 , \display_inst.vga_init.n5791 , 
         \display_inst.vga_init.n5497 , 
         \display_inst.pattern_gen_initial.n5776 , 
         \display_inst.vga_init.n118 , \display_inst.n108 , 
         \display_inst.pattern_gen_initial.n4_adj_146 , \display_inst.valid , 
         \display_inst.pattern_gen_initial.n2903 , 
         \display_inst.pattern_gen_initial.n6_adj_143 , \display_inst.n97 , 
         rgb_c_2, \display_inst.pattern_gen_initial.n380 , 
         \display_inst.pattern_gen_initial.n4404 , 
         \display_inst.pattern_gen_initial.n4275 , \NES_inst.n2947 , 
         \NES_inst.n2950 , continCLK_c, \NES_inst.n5519 , delete_me_c_0, 
         \NES_inst.n2916 , \NES_inst.n6 , latch_c, 
         \display_inst.vga_init.VSYNC_N_85 , 
         \display_inst.vga_init.n4_adj_149 , VSYNC_c, 
         \display_inst.vga_init.HSYNC_N_82 , \display_inst.vga_init.n3_c , 
         HSYNC_c, delete_me_c_2, delete_me_c_1, 
         \display_inst.vga_init.valid_N_77 , GND_net, pll_in_clock_c, 
         \display_inst.pll_init.lscc_pll_inst.feedback_w , pll_outcore_o_c, 
         data_c;

  display_inst_vga_init_SLICE_0 \display_inst.vga_init.SLICE_0 ( 
    .DI1(\display_inst.vga_init.n35[2] ), .DI0(\display_inst.vga_init.n35[1] ), 
    .D1(\display_inst.vga_init.n7114 ), .C1(\display_inst.row_cnt[2] ), 
    .D0(\display_inst.vga_init.n5053 ), .C0(\display_inst.row_cnt[1] ), 
    .CE(\display_inst.vga_init.n2969 ), .LSR(\display_inst.vga_init.n3035 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n5053 ), 
    .CIN1(\display_inst.vga_init.n7114 ), .Q0(\display_inst.row_cnt[1] ), 
    .Q1(\display_inst.row_cnt[2] ), .F0(\display_inst.vga_init.n35[1] ), 
    .F1(\display_inst.vga_init.n35[2] ), .COUT1(\display_inst.vga_init.n5055 ), 
    .COUT0(\display_inst.vga_init.n7114 ));
  display_inst_vga_init_SLICE_1 \display_inst.vga_init.SLICE_1 ( 
    .DI1(\display_inst.vga_init.n35[0] ), .D1(\display_inst.vga_init.n7111 ), 
    .C1(\display_inst.row_cnt[0] ), .B1(VCC_net), 
    .CE(\display_inst.vga_init.n2969 ), .LSR(\display_inst.vga_init.n3035 ), 
    .CLK(\display_inst.clk ), .CIN1(\display_inst.vga_init.n7111 ), 
    .Q1(\display_inst.row_cnt[0] ), .F1(\display_inst.vga_init.n35[0] ), 
    .COUT1(\display_inst.vga_init.n5053 ), 
    .COUT0(\display_inst.vga_init.n7111 ));
  display_inst_vga_init_SLICE_2 \display_inst.vga_init.SLICE_2 ( 
    .DI1(\display_inst.vga_init.n45[6] ), .DI0(\display_inst.vga_init.n45[5] ), 
    .D1(\display_inst.vga_init.n7258 ), .C1(\display_inst.column_cnt[6] ), 
    .D0(\display_inst.vga_init.n5077 ), .C0(\display_inst.column_cnt[5] ), 
    .LSR(\display_inst.vga_init.n2969 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n5077 ), .CIN1(\display_inst.vga_init.n7258 ), 
    .Q0(\display_inst.column_cnt[5] ), .Q1(\display_inst.column_cnt[6] ), 
    .F0(\display_inst.vga_init.n45[5] ), .F1(\display_inst.vga_init.n45[6] ), 
    .COUT1(\display_inst.vga_init.n5079 ), 
    .COUT0(\display_inst.vga_init.n7258 ));
  display_inst_vga_init_SLICE_3 \display_inst.vga_init.SLICE_3 ( 
    .DI1(\display_inst.vga_init.n45[4] ), .DI0(\display_inst.vga_init.n45[3] ), 
    .D1(\display_inst.vga_init.n7255 ), .C1(\display_inst.column_cnt[4] ), 
    .D0(\display_inst.vga_init.n5075 ), .C0(\display_inst.column_cnt[3] ), 
    .LSR(\display_inst.vga_init.n2969 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n5075 ), .CIN1(\display_inst.vga_init.n7255 ), 
    .Q0(\display_inst.column_cnt[3] ), .Q1(\display_inst.column_cnt[4] ), 
    .F0(\display_inst.vga_init.n45[3] ), .F1(\display_inst.vga_init.n45[4] ), 
    .COUT1(\display_inst.vga_init.n5077 ), 
    .COUT0(\display_inst.vga_init.n7255 ));
  display_inst_vga_init_SLICE_4 \display_inst.vga_init.SLICE_4 ( 
    .DI1(\display_inst.vga_init.n45[2] ), .DI0(\display_inst.vga_init.n45[1] ), 
    .D1(\display_inst.vga_init.n7252 ), .C1(\display_inst.column_cnt[2] ), 
    .D0(\display_inst.vga_init.n5073 ), 
    .C0(\display_inst.vga_init.column_cnt[1]_2 ), 
    .LSR(\display_inst.vga_init.n2969 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n5073 ), .CIN1(\display_inst.vga_init.n7252 ), 
    .Q0(\display_inst.vga_init.column_cnt[1]_2 ), 
    .Q1(\display_inst.column_cnt[2] ), .F0(\display_inst.vga_init.n45[1] ), 
    .F1(\display_inst.vga_init.n45[2] ), .COUT1(\display_inst.vga_init.n5075 ), 
    .COUT0(\display_inst.vga_init.n7252 ));
  display_inst_vga_init_SLICE_5 \display_inst.vga_init.SLICE_5 ( 
    .DI1(\display_inst.vga_init.n45[0] ), .D1(\display_inst.vga_init.n7129 ), 
    .C1(\display_inst.column_cnt[0] ), .B1(VCC_net), 
    .LSR(\display_inst.vga_init.n2969 ), .CLK(\display_inst.clk ), 
    .CIN1(\display_inst.vga_init.n7129 ), .Q1(\display_inst.column_cnt[0] ), 
    .F1(\display_inst.vga_init.n45[0] ), .COUT1(\display_inst.vga_init.n5073 ), 
    .COUT0(\display_inst.vga_init.n7129 ));
  display_inst_vga_init_SLICE_6 \display_inst.vga_init.SLICE_6 ( 
    .DI0(\display_inst.vga_init.n35[9] ), .D1(\display_inst.vga_init.n7126 ), 
    .D0(\display_inst.vga_init.n5061 ), .C0(\display_inst.row_cnt[9] ), 
    .CE(\display_inst.vga_init.n2969 ), .LSR(\display_inst.vga_init.n3035 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n5061 ), 
    .CIN1(\display_inst.vga_init.n7126 ), .Q0(\display_inst.row_cnt[9] ), 
    .F0(\display_inst.vga_init.n35[9] ), .COUT0(\display_inst.vga_init.n7126 ));
  display_inst_vga_init_SLICE_7 \display_inst.vga_init.SLICE_7 ( 
    .DI1(\display_inst.vga_init.n35[8] ), .DI0(\display_inst.vga_init.n35[7] ), 
    .D1(\display_inst.vga_init.n7123 ), .C1(\display_inst.row_cnt[8] ), 
    .D0(\display_inst.vga_init.n5059 ), .C0(\display_inst.row_cnt[7] ), 
    .CE(\display_inst.vga_init.n2969 ), .LSR(\display_inst.vga_init.n3035 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n5059 ), 
    .CIN1(\display_inst.vga_init.n7123 ), .Q0(\display_inst.row_cnt[7] ), 
    .Q1(\display_inst.row_cnt[8] ), .F0(\display_inst.vga_init.n35[7] ), 
    .F1(\display_inst.vga_init.n35[8] ), .COUT1(\display_inst.vga_init.n5061 ), 
    .COUT0(\display_inst.vga_init.n7123 ));
  display_inst_vga_init_SLICE_8 \display_inst.vga_init.SLICE_8 ( 
    .DI0(\display_inst.vga_init.n45[9] ), .D1(\display_inst.vga_init.n7264 ), 
    .D0(\display_inst.vga_init.n5081 ), .C0(\display_inst.column_cnt[9] ), 
    .LSR(\display_inst.vga_init.n2969 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n5081 ), .CIN1(\display_inst.vga_init.n7264 ), 
    .Q0(\display_inst.column_cnt[9] ), .F0(\display_inst.vga_init.n45[9] ), 
    .COUT0(\display_inst.vga_init.n7264 ));
  display_inst_vga_init_SLICE_9 \display_inst.vga_init.SLICE_9 ( 
    .DI1(\display_inst.vga_init.n35[6] ), .DI0(\display_inst.vga_init.n35[5] ), 
    .D1(\display_inst.vga_init.n7120 ), .C1(\display_inst.row_cnt[6] ), 
    .D0(\display_inst.vga_init.n5057 ), .C0(\display_inst.row_cnt[5] ), 
    .CE(\display_inst.vga_init.n2969 ), .LSR(\display_inst.vga_init.n3035 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n5057 ), 
    .CIN1(\display_inst.vga_init.n7120 ), .Q0(\display_inst.row_cnt[5] ), 
    .Q1(\display_inst.row_cnt[6] ), .F0(\display_inst.vga_init.n35[5] ), 
    .F1(\display_inst.vga_init.n35[6] ), .COUT1(\display_inst.vga_init.n5059 ), 
    .COUT0(\display_inst.vga_init.n7120 ));
  display_inst_vga_init_SLICE_10 \display_inst.vga_init.SLICE_10 ( 
    .DI1(\display_inst.vga_init.n45[8] ), .DI0(\display_inst.vga_init.n45[7] ), 
    .D1(\display_inst.vga_init.n7261 ), .C1(\display_inst.column_cnt[8] ), 
    .D0(\display_inst.vga_init.n5079 ), .C0(\display_inst.column_cnt[7] ), 
    .LSR(\display_inst.vga_init.n2969 ), .CLK(\display_inst.clk ), 
    .CIN0(\display_inst.vga_init.n5079 ), .CIN1(\display_inst.vga_init.n7261 ), 
    .Q0(\display_inst.column_cnt[7] ), .Q1(\display_inst.column_cnt[8] ), 
    .F0(\display_inst.vga_init.n45[7] ), .F1(\display_inst.vga_init.n45[8] ), 
    .COUT1(\display_inst.vga_init.n5081 ), 
    .COUT0(\display_inst.vga_init.n7261 ));
  display_inst_vga_init_SLICE_11 \display_inst.vga_init.SLICE_11 ( 
    .DI1(\display_inst.vga_init.n35[4] ), .DI0(\display_inst.vga_init.n35[3] ), 
    .D1(\display_inst.vga_init.n7117 ), .C1(\display_inst.row_cnt[4] ), 
    .D0(\display_inst.vga_init.n5055 ), .C0(\display_inst.row_cnt[3] ), 
    .CE(\display_inst.vga_init.n2969 ), .LSR(\display_inst.vga_init.n3035 ), 
    .CLK(\display_inst.clk ), .CIN0(\display_inst.vga_init.n5055 ), 
    .CIN1(\display_inst.vga_init.n7117 ), .Q0(\display_inst.row_cnt[3] ), 
    .Q1(\display_inst.row_cnt[4] ), .F0(\display_inst.vga_init.n35[3] ), 
    .F1(\display_inst.vga_init.n35[4] ), .COUT1(\display_inst.vga_init.n5057 ), 
    .COUT0(\display_inst.vga_init.n7117 ));
  display_inst_pattern_gen_initial_SLICE_12 
    \display_inst.pattern_gen_initial.SLICE_12 ( 
    .D1(\display_inst.pattern_gen_initial.n7228 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450 ), 
    .D0(\display_inst.pattern_gen_initial.n5018 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5018 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7228 ), 
    .F0(\display_inst.pattern_gen_initial.n1525[8] ), 
    .F1(\display_inst.pattern_gen_initial.n1525[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n7228 ));
  display_inst_pattern_gen_initial_SLICE_13 
    \display_inst.pattern_gen_initial.SLICE_13 ( 
    .D1(\display_inst.pattern_gen_initial.n7180 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487_adj_108 ), 
    .D0(\display_inst.pattern_gen_initial.n5033 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n488_adj_107 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5033 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7180 ), 
    .F0(\display_inst.pattern_gen_initial.n508[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5035 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7180 ));
  display_inst_pattern_gen_initial_SLICE_14 
    \display_inst.pattern_gen_initial.SLICE_14 ( 
    .D1(\display_inst.pattern_gen_initial.n7234 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n487 ), 
    .D0(\display_inst.pattern_gen_initial.n5009 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n488 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5009 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7234 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_148[7] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_148[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5011 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7234 ));
  display_inst_pattern_gen_initial_SLICE_15 
    \display_inst.pattern_gen_initial.SLICE_15 ( 
    .D1(\display_inst.pattern_gen_initial.n7168 ), 
    .D0(\display_inst.pattern_gen_initial.n5050 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5050 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7168 ), 
    .F0(\display_inst.pattern_gen_initial.n1669[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n7168 ));
  display_inst_pattern_gen_initial_SLICE_16 
    \display_inst.pattern_gen_initial.SLICE_16 ( 
    .D1(\display_inst.pattern_gen_initial.n7225 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452 ), 
    .D0(\display_inst.pattern_gen_initial.n5016 ), 
    .B0(\display_inst.pattern_gen_initial.n453 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5016 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7225 ), 
    .F0(\display_inst.pattern_gen_initial.n1525[6] ), 
    .F1(\display_inst.pattern_gen_initial.n1525[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5018 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7225 ));
  display_inst_pattern_gen_initial_SLICE_17 
    \display_inst.pattern_gen_initial.SLICE_17 ( 
    .D1(\display_inst.pattern_gen_initial.n7153 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412 ), 
    .D0(\display_inst.pattern_gen_initial.n5048 ), 
    .B0(\display_inst.pattern_gen_initial.n413 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5048 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7153 ), 
    .F0(\display_inst.pattern_gen_initial.n1669[7] ), 
    .F1(\display_inst.pattern_gen_initial.n1669[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5050 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7153 ));
  display_inst_pattern_gen_initial_SLICE_18 
    \display_inst.pattern_gen_initial.SLICE_18 ( 
    .D1(\display_inst.pattern_gen_initial.n7231 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489 ), 
    .D0(\display_inst.pattern_gen_initial.n5007 ), 
    .B0(\display_inst.pattern_gen_initial.n490_c ), 
    .CIN0(\display_inst.pattern_gen_initial.n5007 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7231 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_148[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_148[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5009 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7231 ));
  display_inst_pattern_gen_initial_SLICE_19 
    \display_inst.pattern_gen_initial.SLICE_19 ( 
    .D1(\display_inst.pattern_gen_initial.n7177 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n489_adj_119 ), 
    .D0(\display_inst.pattern_gen_initial.n5031 ), .B0(\display_inst.n490 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5031 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7177 ), 
    .F0(\display_inst.n508[5] ), 
    .F1(\display_inst.pattern_gen_initial.n508[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5033 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7177 ));
  display_inst_pattern_gen_initial_SLICE_20 
    \display_inst.pattern_gen_initial.SLICE_20 ( 
    .D1(\display_inst.pattern_gen_initial.n7144 ), 
    .D0(\display_inst.pattern_gen_initial.n5070 ), .C0(VCC_net), 
    .B0(\display_inst.column_cnt[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n5070 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7144 ), 
    .F0(\display_inst.pattern_gen_initial.n276 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7144 ));
  display_inst_pattern_gen_initial_SLICE_21 
    \display_inst.pattern_gen_initial.SLICE_21 ( 
    .D1(\display_inst.pattern_gen_initial.n7174 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491 ), 
    .D0(\display_inst.pattern_gen_initial.n5029 ), 
    .B0(\display_inst.pattern_gen_initial.n492 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5029 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7174 ), 
    .F0(\display_inst.pattern_gen_initial.n508[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5031 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7174 ));
  display_inst_pattern_gen_initial_SLICE_22 
    \display_inst.pattern_gen_initial.SLICE_22 ( 
    .D1(\display_inst.pattern_gen_initial.n7141 ), .C1(VCC_net), 
    .B1(\display_inst.column_cnt[8] ), 
    .D0(\display_inst.pattern_gen_initial.n5068 ), .C0(VCC_net), 
    .B0(\display_inst.column_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n5068 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7141 ), 
    .F0(\display_inst.pattern_gen_initial.n278 ), 
    .F1(\display_inst.pattern_gen_initial.n277 ), 
    .COUT1(\display_inst.pattern_gen_initial.n5070 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7141 ));
  display_inst_pattern_gen_initial_SLICE_23 
    \display_inst.pattern_gen_initial.SLICE_23 ( 
    .D1(\display_inst.pattern_gen_initial.n7138 ), 
    .B1(\display_inst.column_cnt[6] ), 
    .D0(\display_inst.pattern_gen_initial.n5066 ), 
    .B0(\display_inst.column_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n5066 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7138 ), 
    .F0(\display_inst.pattern_gen_initial.n373 ), 
    .F1(\display_inst.pattern_gen_initial.n327 ), 
    .COUT1(\display_inst.pattern_gen_initial.n5068 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7138 ));
  display_inst_pattern_gen_initial_SLICE_24 
    \display_inst.pattern_gen_initial.SLICE_24 ( 
    .D1(\display_inst.pattern_gen_initial.n7222 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n491_adj_124 ), 
    .D0(\display_inst.pattern_gen_initial.n5005 ), 
    .B0(\display_inst.pattern_gen_initial.n492_adj_123 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5005 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7222 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_148[3] ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_148[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5007 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7222 ));
  display_inst_pattern_gen_initial_SLICE_25 
    \display_inst.pattern_gen_initial.SLICE_25 ( 
    .D1(\display_inst.pattern_gen_initial.n7198 ), 
    .D0(\display_inst.pattern_gen_initial.n5090 ), .C0(VCC_net), 
    .B0(\display_inst.row_cnt[9] ), 
    .CIN0(\display_inst.pattern_gen_initial.n5090 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7198 ), 
    .F0(\display_inst.pattern_gen_initial.n225 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7198 ));
  display_inst_pattern_gen_initial_SLICE_26 
    \display_inst.pattern_gen_initial.SLICE_26 ( 
    .D1(\display_inst.pattern_gen_initial.n7210 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454_adj_137 ), 
    .D0(\display_inst.pattern_gen_initial.n5014 ), 
    .B0(\display_inst.pattern_gen_initial.n455_adj_136 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5014 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7210 ), 
    .F0(\display_inst.pattern_gen_initial.n1525[4] ), 
    .F1(\display_inst.pattern_gen_initial.n1525[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5016 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7210 ));
  display_inst_pattern_gen_initial_SLICE_27 
    \display_inst.pattern_gen_initial.SLICE_27 ( 
    .D1(\display_inst.pattern_gen_initial.n7171 ), .C1(VCC_net), 
    .B1(\display_inst.n331 ), .CIN1(\display_inst.pattern_gen_initial.n7171 ), 
    .F1(\display_inst.n508[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5029 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7171 ));
  display_inst_pattern_gen_initial_SLICE_28 
    \display_inst.pattern_gen_initial.SLICE_28 ( 
    .D1(\display_inst.pattern_gen_initial.n7135 ), .C1(VCC_net), 
    .B1(\display_inst.column_cnt[4] ), 
    .D0(\display_inst.pattern_gen_initial.n5064 ), .C0(VCC_net), 
    .B0(\display_inst.column_cnt[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n5064 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7135 ), 
    .F0(\display_inst.pattern_gen_initial.n330 ), 
    .F1(\display_inst.pattern_gen_initial.n329 ), 
    .COUT1(\display_inst.pattern_gen_initial.n5066 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7135 ));
  display_inst_pattern_gen_initial_SLICE_29 
    \display_inst.pattern_gen_initial.SLICE_29 ( 
    .D1(\display_inst.pattern_gen_initial.n7216 ), 
    .D0(\display_inst.pattern_gen_initial.n5026 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n411_adj_117 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5026 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7216 ), 
    .F0(\display_inst.pattern_gen_initial.n1537[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n7216 ));
  display_inst_pattern_gen_initial_SLICE_30 
    \display_inst.pattern_gen_initial.SLICE_30 ( 
    .D1(\display_inst.pattern_gen_initial.n7150 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n6006 ), 
    .D0(\display_inst.pattern_gen_initial.n5046 ), 
    .B0(\display_inst.pattern_gen_initial.n2851 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5046 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7150 ), 
    .F0(\display_inst.pattern_gen_initial.n1669[5] ), 
    .F1(\display_inst.pattern_gen_initial.n1669[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5048 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7150 ));
  display_inst_pattern_gen_initial_SLICE_31 
    \display_inst.pattern_gen_initial.SLICE_31 ( 
    .D1(\display_inst.pattern_gen_initial.n7147 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n329 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7147 ), 
    .F1(\display_inst.pattern_gen_initial.n1669[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5046 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7147 ));
  display_inst_pattern_gen_initial_SLICE_32 
    \display_inst.pattern_gen_initial.SLICE_32 ( 
    .D1(\display_inst.pattern_gen_initial.n7132 ), .C1(VCC_net), 
    .B1(\display_inst.column_cnt[2] ), 
    .CIN1(\display_inst.pattern_gen_initial.n7132 ), .F1(\display_inst.n331 ), 
    .COUT1(\display_inst.pattern_gen_initial.n5064 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7132 ));
  display_inst_pattern_gen_initial_SLICE_33 
    \display_inst.pattern_gen_initial.SLICE_33 ( 
    .D1(\display_inst.pattern_gen_initial.n7195 ), .C1(VCC_net), 
    .B1(\display_inst.row_cnt[8] ), 
    .D0(\display_inst.pattern_gen_initial.n5088 ), .C0(VCC_net), 
    .B0(\display_inst.row_cnt[7] ), 
    .CIN0(\display_inst.pattern_gen_initial.n5088 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7195 ), 
    .F0(\display_inst.pattern_gen_initial.n47[5] ), 
    .F1(\display_inst.pattern_gen_initial.n226 ), 
    .COUT1(\display_inst.pattern_gen_initial.n5090 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7195 ));
  display_inst_pattern_gen_initial_SLICE_34 
    \display_inst.pattern_gen_initial.SLICE_34 ( 
    .D1(\display_inst.pattern_gen_initial.n7213 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n412_adj_127 ), 
    .D0(\display_inst.pattern_gen_initial.n5024 ), 
    .B0(\display_inst.pattern_gen_initial.n413_adj_112 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5024 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7213 ), 
    .F0(\display_inst.pattern_gen_initial.n1537[7] ), 
    .F1(\display_inst.pattern_gen_initial.n1537[8] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5026 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7213 ));
  display_inst_pattern_gen_initial_SLICE_35 
    \display_inst.pattern_gen_initial.SLICE_35 ( 
    .D1(\display_inst.pattern_gen_initial.n7165 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n450_adj_105 ), 
    .D0(\display_inst.pattern_gen_initial.n5042 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n451_adj_114 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5042 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7165 ), 
    .F0(\display_inst.pattern_gen_initial.n1645[8] ), 
    .F1(\display_inst.pattern_gen_initial.n1645[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n7165 ));
  display_inst_pattern_gen_initial_SLICE_36 
    \display_inst.pattern_gen_initial.SLICE_36 ( 
    .D1(\display_inst.pattern_gen_initial.n7162 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n452_adj_106 ), 
    .D0(\display_inst.pattern_gen_initial.n5040 ), 
    .B0(\display_inst.pattern_gen_initial.n453_adj_113 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5040 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7162 ), 
    .F0(\display_inst.pattern_gen_initial.n1645[6] ), 
    .F1(\display_inst.pattern_gen_initial.n1645[7] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5042 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7162 ));
  display_inst_pattern_gen_initial_SLICE_37 
    \display_inst.pattern_gen_initial.SLICE_37 ( 
    .D1(\display_inst.pattern_gen_initial.n7159 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n454 ), 
    .D0(\display_inst.pattern_gen_initial.n5038 ), 
    .B0(\display_inst.pattern_gen_initial.n455 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5038 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7159 ), 
    .F0(\display_inst.pattern_gen_initial.n1645[4] ), 
    .F1(\display_inst.pattern_gen_initial.n1645[5] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5040 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7159 ));
  display_inst_pattern_gen_initial_SLICE_38 
    \display_inst.pattern_gen_initial.SLICE_38 ( 
    .D1(\display_inst.pattern_gen_initial.n7192 ), .C1(VCC_net), 
    .B1(\display_inst.row_cnt[6] ), 
    .D0(\display_inst.pattern_gen_initial.n5086 ), .C0(VCC_net), 
    .B0(\display_inst.row_cnt[5] ), 
    .CIN0(\display_inst.pattern_gen_initial.n5086 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7192 ), 
    .F0(\display_inst.pattern_gen_initial.n47[3] ), 
    .F1(\display_inst.pattern_gen_initial.n47[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5088 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7192 ));
  display_inst_pattern_gen_initial_SLICE_39 
    \display_inst.pattern_gen_initial.SLICE_39 ( 
    .D1(\display_inst.pattern_gen_initial.n7156 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n330 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7156 ), 
    .F1(\display_inst.pattern_gen_initial.n1645[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5038 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7156 ));
  display_inst_pattern_gen_initial_SLICE_40 
    \display_inst.pattern_gen_initial.SLICE_40 ( 
    .D1(\display_inst.pattern_gen_initial.n7189 ), 
    .B1(\display_inst.row_cnt[4] ), 
    .D0(\display_inst.pattern_gen_initial.n5084 ), .C0(VCC_net), 
    .B0(\display_inst.row_cnt[3] ), 
    .CIN0(\display_inst.pattern_gen_initial.n5084 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7189 ), 
    .F0(\display_inst.pattern_gen_initial.n47[1] ), 
    .F1(\display_inst.pattern_gen_initial.n47[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5086 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7189 ));
  display_inst_pattern_gen_initial_SLICE_41 
    \display_inst.pattern_gen_initial.SLICE_41 ( 
    .D1(\display_inst.pattern_gen_initial.n7186 ), .C1(VCC_net), 
    .B1(\display_inst.row_cnt[2] ), 
    .CIN1(\display_inst.pattern_gen_initial.n7186 ), 
    .F1(\display_inst.pattern_gen_initial.n47[0] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5084 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7186 ));
  display_inst_pattern_gen_initial_SLICE_42 
    \display_inst.pattern_gen_initial.SLICE_42 ( 
    .D1(\display_inst.pattern_gen_initial.n7204 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n5994 ), 
    .D0(\display_inst.pattern_gen_initial.n5022 ), 
    .B0(\display_inst.pattern_gen_initial.n2841 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5022 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7204 ), 
    .F0(\display_inst.pattern_gen_initial.n1537[5] ), 
    .F1(\display_inst.pattern_gen_initial.n1537[6] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5024 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7204 ));
  display_inst_pattern_gen_initial_SLICE_43 
    \display_inst.pattern_gen_initial.SLICE_43 ( 
    .D1(\display_inst.pattern_gen_initial.n7183 ), 
    .D0(\display_inst.pattern_gen_initial.n5035 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486_adj_125 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5035 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7183 ), 
    .F0(\display_inst.pattern_gen_initial.n508[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n7183 ));
  display_inst_pattern_gen_initial_SLICE_44 
    \display_inst.pattern_gen_initial.SLICE_44 ( 
    .D1(\display_inst.pattern_gen_initial.n7207 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n47[1] ), 
    .CIN1(\display_inst.pattern_gen_initial.n7207 ), 
    .F1(\display_inst.pattern_gen_initial.n1525[3] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5014 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7207 ));
  display_inst_pattern_gen_initial_SLICE_45 
    \display_inst.pattern_gen_initial.SLICE_45 ( 
    .D1(\display_inst.pattern_gen_initial.n7201 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n47[2] ), 
    .CIN1(\display_inst.pattern_gen_initial.n7201 ), 
    .F1(\display_inst.pattern_gen_initial.n1537[4] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5022 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7201 ));
  display_inst_pattern_gen_initial_SLICE_46 
    \display_inst.pattern_gen_initial.SLICE_46 ( 
    .D1(\display_inst.pattern_gen_initial.n7219 ), .C1(VCC_net), 
    .B1(\display_inst.pattern_gen_initial.n47[0] ), 
    .CIN1(\display_inst.pattern_gen_initial.n7219 ), 
    .F1(\display_inst.pattern_gen_initial.n508_adj_148[2] ), 
    .COUT1(\display_inst.pattern_gen_initial.n5005 ), 
    .COUT0(\display_inst.pattern_gen_initial.n7219 ));
  display_inst_pattern_gen_initial_SLICE_47 
    \display_inst.pattern_gen_initial.SLICE_47 ( 
    .D1(\display_inst.pattern_gen_initial.n7237 ), 
    .D0(\display_inst.pattern_gen_initial.n5011 ), .C0(VCC_net), 
    .B0(\display_inst.pattern_gen_initial.n486 ), 
    .CIN0(\display_inst.pattern_gen_initial.n5011 ), 
    .CIN1(\display_inst.pattern_gen_initial.n7237 ), 
    .F0(\display_inst.pattern_gen_initial.n508_adj_148[9] ), 
    .COUT0(\display_inst.pattern_gen_initial.n7237 ));
  NES_inst_SLICE_48 \NES_inst.SLICE_48 ( .DI1(\NES_inst.n85[10] ), 
    .DI0(\NES_inst.n85[9] ), .D1(\NES_inst.n7279 ), 
    .C1(\NES_inst.NEScount[2] ), .D0(\NES_inst.n5101 ), 
    .C0(\NES_inst.NEScount[1] ), .CLK(CLK), .CIN0(\NES_inst.n5101 ), 
    .CIN1(\NES_inst.n7279 ), .Q0(\NES_inst.NEScount[1] ), 
    .Q1(\NES_inst.NEScount[2] ), .F0(\NES_inst.n85[9] ), 
    .F1(\NES_inst.n85[10] ), .COUT1(\NES_inst.n5103 ), 
    .COUT0(\NES_inst.n7279 ));
  NES_inst_SLICE_49 \NES_inst.SLICE_49 ( .DI1(\NES_inst.n85[8] ), 
    .DI0(\NES_inst.n85[7] ), .D1(\NES_inst.n7276 ), 
    .C1(\NES_inst.NEScount[0] ), .D0(\NES_inst.n5099 ), .C0(\NES_inst.NESclk ), 
    .CLK(CLK), .CIN0(\NES_inst.n5099 ), .CIN1(\NES_inst.n7276 ), 
    .Q0(\NES_inst.NESclk ), .Q1(\NES_inst.NEScount[0] ), 
    .F0(\NES_inst.n85[7] ), .F1(\NES_inst.n85[8] ), .COUT1(\NES_inst.n5101 ), 
    .COUT0(\NES_inst.n7276 ));
  NES_inst_SLICE_50 \NES_inst.SLICE_50 ( .DI1(\NES_inst.n85[6] ), 
    .DI0(\NES_inst.n85[5] ), .D1(\NES_inst.n7273 ), .C1(\NES_inst.n14 ), 
    .D0(\NES_inst.n5097 ), .C0(\NES_inst.n15 ), .CLK(CLK), 
    .CIN0(\NES_inst.n5097 ), .CIN1(\NES_inst.n7273 ), .Q0(\NES_inst.n15 ), 
    .Q1(\NES_inst.n14 ), .F0(\NES_inst.n85[5] ), .F1(\NES_inst.n85[6] ), 
    .COUT1(\NES_inst.n5099 ), .COUT0(\NES_inst.n7273 ));
  NES_inst_SLICE_51 \NES_inst.SLICE_51 ( .DI1(\NES_inst.n85[4] ), 
    .DI0(\NES_inst.n85[3] ), .D1(\NES_inst.n7270 ), .C1(\NES_inst.n16 ), 
    .D0(\NES_inst.n5095 ), .C0(\NES_inst.n17 ), .CLK(CLK), 
    .CIN0(\NES_inst.n5095 ), .CIN1(\NES_inst.n7270 ), .Q0(\NES_inst.n17 ), 
    .Q1(\NES_inst.n16 ), .F0(\NES_inst.n85[3] ), .F1(\NES_inst.n85[4] ), 
    .COUT1(\NES_inst.n5097 ), .COUT0(\NES_inst.n7270 ));
  NES_inst_SLICE_52 \NES_inst.SLICE_52 ( .DI1(\NES_inst.n85[2] ), 
    .DI0(\NES_inst.n85[1] ), .D1(\NES_inst.n7267 ), .C1(\NES_inst.n18 ), 
    .D0(\NES_inst.n5093 ), .C0(\NES_inst.n19 ), .CLK(CLK), 
    .CIN0(\NES_inst.n5093 ), .CIN1(\NES_inst.n7267 ), .Q0(\NES_inst.n19 ), 
    .Q1(\NES_inst.n18 ), .F0(\NES_inst.n85[1] ), .F1(\NES_inst.n85[2] ), 
    .COUT1(\NES_inst.n5095 ), .COUT0(\NES_inst.n7267 ));
  NES_inst_SLICE_53 \NES_inst.SLICE_53 ( .DI1(\NES_inst.n85[0] ), 
    .D1(\NES_inst.n7249 ), .C1(\NES_inst.n20 ), .B1(VCC_net), .CLK(CLK), 
    .CIN1(\NES_inst.n7249 ), .Q1(\NES_inst.n20 ), .F1(\NES_inst.n85[0] ), 
    .COUT1(\NES_inst.n5093 ), .COUT0(\NES_inst.n7249 ));
  NES_inst_SLICE_54 \NES_inst.SLICE_54 ( .DI0(\NES_inst.n85[19] ), 
    .D1(\NES_inst.n7294 ), .D0(\NES_inst.n5111 ), .C0(\NES_inst.NEScount[11] ), 
    .CLK(CLK), .CIN0(\NES_inst.n5111 ), .CIN1(\NES_inst.n7294 ), 
    .Q0(\NES_inst.NEScount[11] ), .F0(\NES_inst.n85[19] ), 
    .COUT0(\NES_inst.n7294 ));
  NES_inst_SLICE_55 \NES_inst.SLICE_55 ( .DI1(\NES_inst.n85[18] ), 
    .DI0(\NES_inst.n85[17] ), .D1(\NES_inst.n7291 ), 
    .C1(\NES_inst.NEScount[10] ), .D0(\NES_inst.n5109 ), 
    .C0(\NES_inst.NEScount[9] ), .CLK(CLK), .CIN0(\NES_inst.n5109 ), 
    .CIN1(\NES_inst.n7291 ), .Q0(\NES_inst.NEScount[9] ), 
    .Q1(\NES_inst.NEScount[10] ), .F0(\NES_inst.n85[17] ), 
    .F1(\NES_inst.n85[18] ), .COUT1(\NES_inst.n5111 ), 
    .COUT0(\NES_inst.n7291 ));
  NES_inst_SLICE_56 \NES_inst.SLICE_56 ( .DI1(\NES_inst.n85[16] ), 
    .DI0(\NES_inst.n85[15] ), .D1(\NES_inst.n7288 ), 
    .C1(\NES_inst.NEScount[8] ), .D0(\NES_inst.n5107 ), 
    .C0(\NES_inst.NEScount[7] ), .CLK(CLK), .CIN0(\NES_inst.n5107 ), 
    .CIN1(\NES_inst.n7288 ), .Q0(\NES_inst.NEScount[7] ), 
    .Q1(\NES_inst.NEScount[8] ), .F0(\NES_inst.n85[15] ), 
    .F1(\NES_inst.n85[16] ), .COUT1(\NES_inst.n5109 ), 
    .COUT0(\NES_inst.n7288 ));
  NES_inst_SLICE_57 \NES_inst.SLICE_57 ( .DI1(\NES_inst.n85[14] ), 
    .DI0(\NES_inst.n85[13] ), .D1(\NES_inst.n7285 ), 
    .C1(\NES_inst.NEScount[6] ), .D0(\NES_inst.n5105 ), 
    .C0(\NES_inst.NEScount[5] ), .CLK(CLK), .CIN0(\NES_inst.n5105 ), 
    .CIN1(\NES_inst.n7285 ), .Q0(\NES_inst.NEScount[5] ), 
    .Q1(\NES_inst.NEScount[6] ), .F0(\NES_inst.n85[13] ), 
    .F1(\NES_inst.n85[14] ), .COUT1(\NES_inst.n5107 ), 
    .COUT0(\NES_inst.n7285 ));
  NES_inst_SLICE_58 \NES_inst.SLICE_58 ( .DI1(\NES_inst.n85[12] ), 
    .DI0(\NES_inst.n85[11] ), .D1(\NES_inst.n7282 ), 
    .C1(\NES_inst.NEScount[4] ), .D0(\NES_inst.n5103 ), 
    .C0(\NES_inst.NEScount[3] ), .CLK(CLK), .CIN0(\NES_inst.n5103 ), 
    .CIN1(\NES_inst.n7282 ), .Q0(\NES_inst.NEScount[3] ), 
    .Q1(\NES_inst.NEScount[4] ), .F0(\NES_inst.n85[11] ), 
    .F1(\NES_inst.n85[12] ), .COUT1(\NES_inst.n5105 ), 
    .COUT0(\NES_inst.n7282 ));
  NES_inst_SLICE_62 \NES_inst.SLICE_62 ( 
    .DI1(\NES_inst.output[0].sig_001.FeedThruLUT ), 
    .DI0(\NES_inst.output[1].sig_000.FeedThruLUT ), .D1(\NES_inst.output[0] ), 
    .D0(\NES_inst.output[1] ), .CE(\NES_inst.output_7__N_34 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output[2] ), 
    .Q1(\NES_inst.output[1] ), .F0(\NES_inst.output[1].sig_000.FeedThruLUT ), 
    .F1(\NES_inst.output[0].sig_001.FeedThruLUT ));
  display_inst_vga_init_SLICE_64 \display_inst.vga_init.SLICE_64 ( 
    .D1(\display_inst.pattern_gen_initial.n508[9] ), .C1(\display_inst.n67 ), 
    .B1(\display_inst.n497 ), 
    .A1(\display_inst.pattern_gen_initial.n486_adj_125 ), 
    .D0(\display_inst.n331 ), .C0(\display_inst.n490 ), 
    .B0(\display_inst.n497 ), .A0(\display_inst.vga_init.n6240 ), 
    .F0(\display_inst.n67 ), 
    .F1(\display_inst.pattern_gen_initial.n10_adj_140 ));
  display_inst_vga_init_SLICE_66 \display_inst.vga_init.SLICE_66 ( 
    .D1(\display_inst.vga_init.column_cnt[1]_2 ), .C1(\display_inst.n4 ), 
    .B1(\display_inst.column_cnt[9] ), .A1(\display_inst.column_cnt[0] ), 
    .D0(\display_inst.column_cnt[3] ), .C0(\display_inst.column_cnt[2] ), 
    .A0(\display_inst.column_cnt[4] ), .F0(\display_inst.n4 ), 
    .F1(\display_inst.n5998 ));
  display_inst_pattern_gen_initial_SLICE_67 
    \display_inst.pattern_gen_initial.SLICE_67 ( .D1(\display_inst.n5998 ), 
    .C1(\display_inst.n4792 ), .B1(\display_inst.n5796 ), 
    .A1(\display_inst.column_cnt[0] ), .D0(\display_inst.column_cnt[5] ), 
    .C0(\display_inst.column_cnt[6] ), .B0(\display_inst.column_cnt[8] ), 
    .A0(\display_inst.column_cnt[7] ), .F0(\display_inst.n4792 ), 
    .F1(\display_inst.pattern_gen_initial.n5_adj_144 ));
  display_inst_pattern_gen_initial_SLICE_68 
    \display_inst.pattern_gen_initial.SLICE_68 ( 
    .D1(\display_inst.pattern_gen_initial.n1525[3] ), 
    .C1(\display_inst.pattern_gen_initial.n461 ), 
    .B1(\display_inst.pattern_gen_initial.n47[1] ), 
    .A1(\display_inst.pattern_gen_initial.n47[0] ), 
    .D0(\display_inst.pattern_gen_initial.n450 ), 
    .C0(\display_inst.pattern_gen_initial.n4400 ), 
    .B0(\display_inst.pattern_gen_initial.n452 ), 
    .A0(\display_inst.pattern_gen_initial.n451 ), 
    .F0(\display_inst.pattern_gen_initial.n461 ), 
    .F1(\display_inst.pattern_gen_initial.n4307 ));
  display_inst_pattern_gen_initial_SLICE_69 
    \display_inst.pattern_gen_initial.SLICE_69 ( 
    .D1(\display_inst.pattern_gen_initial.n497_c ), 
    .C1(\display_inst.pattern_gen_initial.n486 ), 
    .B1(\display_inst.pattern_gen_initial.n508_adj_148[9] ), 
    .D0(\display_inst.pattern_gen_initial.n1525[9] ), 
    .C0(\display_inst.pattern_gen_initial.n450 ), 
    .A0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n486 ), 
    .F1(\display_inst.pattern_gen_initial.n10 ));
  display_inst_pattern_gen_initial_SLICE_70 
    \display_inst.pattern_gen_initial.SLICE_70 ( 
    .D1(\display_inst.pattern_gen_initial.n5556 ), 
    .C1(\display_inst.pattern_gen_initial.n411 ), 
    .A1(\display_inst.pattern_gen_initial.n1669[9] ), 
    .D0(\display_inst.pattern_gen_initial.n369 ), 
    .C0(\display_inst.pattern_gen_initial.n6024 ), 
    .A0(\display_inst.pattern_gen_initial.n370 ), 
    .F0(\display_inst.pattern_gen_initial.n411 ), 
    .F1(\display_inst.pattern_gen_initial.n450_adj_105 ));
  display_inst_pattern_gen_initial_SLICE_71 
    \display_inst.pattern_gen_initial.SLICE_71 ( 
    .D1(\display_inst.pattern_gen_initial.n1669[4] ), 
    .C1(\display_inst.pattern_gen_initial.n5556 ), 
    .B1(\display_inst.pattern_gen_initial.n329 ), 
    .D0(\display_inst.pattern_gen_initial.n412 ), 
    .C0(\display_inst.pattern_gen_initial.n14 ), 
    .B0(\display_inst.pattern_gen_initial.n413 ), 
    .A0(\display_inst.pattern_gen_initial.n411 ), 
    .F0(\display_inst.pattern_gen_initial.n5556 ), 
    .F1(\display_inst.pattern_gen_initial.n455 ));
  display_inst_pattern_gen_initial_SLICE_72 
    \display_inst.pattern_gen_initial.SLICE_72 ( 
    .D1(\display_inst.pattern_gen_initial.n451_adj_114 ), 
    .C1(\display_inst.pattern_gen_initial.n4436 ), 
    .B1(\display_inst.pattern_gen_initial.n452_adj_106 ), 
    .A1(\display_inst.pattern_gen_initial.n450_adj_105 ), 
    .D0(\display_inst.pattern_gen_initial.n454 ), 
    .C0(\display_inst.pattern_gen_initial.n455 ), 
    .B0(\display_inst.pattern_gen_initial.n453_adj_113 ), 
    .A0(\display_inst.pattern_gen_initial.n330 ), 
    .F0(\display_inst.pattern_gen_initial.n4436 ), 
    .F1(\display_inst.pattern_gen_initial.n461_adj_115 ));
  display_inst_pattern_gen_initial_SLICE_73 
    \display_inst.pattern_gen_initial.SLICE_73 ( 
    .D0(\display_inst.pattern_gen_initial.n1645[9] ), 
    .C0(\display_inst.pattern_gen_initial.n450_adj_105 ), 
    .B0(\display_inst.pattern_gen_initial.n461_adj_115 ), 
    .F0(\display_inst.pattern_gen_initial.n486_adj_125 ));
  display_inst_pattern_gen_initial_SLICE_74 
    \display_inst.pattern_gen_initial.SLICE_74 ( 
    .D1(\display_inst.pattern_gen_initial.n5568 ), 
    .C1(\display_inst.pattern_gen_initial.n411_adj_117 ), 
    .A1(\display_inst.pattern_gen_initial.n1537[9] ), 
    .D0(\display_inst.pattern_gen_initial.n370_adj_116 ), 
    .C0(\display_inst.pattern_gen_initial.n6018 ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n18 ), 
    .F0(\display_inst.pattern_gen_initial.n411_adj_117 ), 
    .F1(\display_inst.pattern_gen_initial.n450 ));
  display_inst_pattern_gen_initial_SLICE_75 
    \display_inst.pattern_gen_initial.SLICE_75 ( 
    .D1(\display_inst.pattern_gen_initial.n226 ), 
    .C1(\display_inst.pattern_gen_initial.n47[5] ), 
    .B1(\display_inst.pattern_gen_initial.n47[4] ), 
    .A1(\display_inst.pattern_gen_initial.n225 ), 
    .D0(\display_inst.pattern_gen_initial.n225 ), 
    .C0(\display_inst.pattern_gen_initial.n226 ), 
    .B0(\display_inst.pattern_gen_initial.n47[5] ), 
    .A0(\display_inst.pattern_gen_initial.n47[4] ), 
    .F0(\display_inst.pattern_gen_initial.n370_adj_116 ), 
    .F1(\display_inst.pattern_gen_initial.n371 ));
  display_inst_pattern_gen_initial_SLICE_76 
    \display_inst.pattern_gen_initial.SLICE_76 ( 
    .D1(\display_inst.pattern_gen_initial.n371_adj_122 ), 
    .C1(\display_inst.pattern_gen_initial.n5528 ), 
    .B1(\display_inst.pattern_gen_initial.n373 ), 
    .D0(\display_inst.pattern_gen_initial.n278 ), 
    .C0(\display_inst.pattern_gen_initial.n327 ), 
    .B0(\display_inst.pattern_gen_initial.n277 ), 
    .A0(\display_inst.pattern_gen_initial.n276 ), 
    .F0(\display_inst.pattern_gen_initial.n5528 ), 
    .F1(\display_inst.pattern_gen_initial.n6024 ));
  display_inst_pattern_gen_initial_SLICE_77 
    \display_inst.pattern_gen_initial.SLICE_77 ( 
    .D1(\display_inst.pattern_gen_initial.n369 ), 
    .C1(\display_inst.pattern_gen_initial.n370 ), 
    .B1(\display_inst.pattern_gen_initial.n373 ), 
    .A1(\display_inst.pattern_gen_initial.n6024 ), 
    .D0(\display_inst.pattern_gen_initial.n278 ), 
    .C0(\display_inst.pattern_gen_initial.n327 ), 
    .B0(\display_inst.pattern_gen_initial.n277 ), 
    .A0(\display_inst.pattern_gen_initial.n276 ), 
    .F0(\display_inst.pattern_gen_initial.n370 ), 
    .F1(\display_inst.pattern_gen_initial.n2851 ));
  display_inst_pattern_gen_initial_SLICE_78 
    \display_inst.pattern_gen_initial.SLICE_78 ( 
    .D1(\display_inst.pattern_gen_initial.n486 ), 
    .C1(\display_inst.pattern_gen_initial.n6 ), 
    .B1(\display_inst.pattern_gen_initial.n488 ), 
    .A1(\display_inst.pattern_gen_initial.n487 ), 
    .D0(\display_inst.pattern_gen_initial.n489 ), 
    .C0(\display_inst.pattern_gen_initial.n4307 ), 
    .B0(\display_inst.pattern_gen_initial.n490_c ), 
    .A0(\display_inst.pattern_gen_initial.n491_adj_124 ), 
    .F0(\display_inst.pattern_gen_initial.n6 ), 
    .F1(\display_inst.pattern_gen_initial.n497_c ));
  display_inst_pattern_gen_initial_SLICE_79 
    \display_inst.pattern_gen_initial.SLICE_79 ( 
    .D1(\display_inst.pattern_gen_initial.n497_c ), 
    .C1(\display_inst.pattern_gen_initial.n3_adj_133 ), 
    .B1(\display_inst.pattern_gen_initial.n508_adj_148[7] ), 
    .A1(\display_inst.pattern_gen_initial.n488 ), 
    .D0(\display_inst.pattern_gen_initial.n47[0] ), 
    .C0(\display_inst.pattern_gen_initial.n508_adj_148[2] ), 
    .A0(\display_inst.pattern_gen_initial.n497_c ), 
    .F0(\display_inst.pattern_gen_initial.n3_adj_133 ), 
    .F1(\display_inst.pattern_gen_initial.n10_adj_134 ));
  display_inst_pattern_gen_initial_SLICE_80 
    \display_inst.pattern_gen_initial.SLICE_80 ( 
    .D0(\display_inst.pattern_gen_initial.n486_adj_125 ), 
    .C0(\display_inst.pattern_gen_initial.n6_adj_126 ), 
    .B0(\display_inst.pattern_gen_initial.n487_adj_108 ), 
    .A0(\display_inst.pattern_gen_initial.n488_adj_107 ), 
    .F0(\display_inst.n497 ));
  display_inst_pattern_gen_initial_SLICE_81 
    \display_inst.pattern_gen_initial.SLICE_81 ( 
    .D1(\display_inst.pattern_gen_initial.n508[8] ), 
    .C1(\display_inst.pattern_gen_initial.n8_c ), .B1(\display_inst.n497 ), 
    .A1(\display_inst.pattern_gen_initial.n487_adj_108 ), 
    .D0(\display_inst.pattern_gen_initial.n508[7] ), 
    .C0(\display_inst.pattern_gen_initial.n5 ), 
    .B0(\display_inst.pattern_gen_initial.n488_adj_107 ), 
    .A0(\display_inst.n497 ), .F0(\display_inst.pattern_gen_initial.n8_c ), 
    .F1(\display_inst.pattern_gen_initial.n11_adj_142 ));
  display_inst_pattern_gen_initial_SLICE_82 
    \display_inst.pattern_gen_initial.SLICE_82 ( 
    .D1(\display_inst.pattern_gen_initial.n412_adj_127 ), 
    .C1(\display_inst.pattern_gen_initial.n14_adj_129 ), 
    .B1(\display_inst.pattern_gen_initial.n411_adj_117 ), 
    .A1(\display_inst.pattern_gen_initial.n413_adj_112 ), 
    .D0(\display_inst.pattern_gen_initial.n47[2] ), 
    .C0(\display_inst.pattern_gen_initial.n380_adj_111 ), 
    .B0(\display_inst.pattern_gen_initial.n47[3] ), 
    .A0(\display_inst.pattern_gen_initial.n5530 ), 
    .F0(\display_inst.pattern_gen_initial.n14_adj_129 ), 
    .F1(\display_inst.pattern_gen_initial.n5568 ));
  display_inst_pattern_gen_initial_SLICE_83 
    \display_inst.pattern_gen_initial.SLICE_83 ( 
    .D1(\display_inst.pattern_gen_initial.n1537[7] ), 
    .C1(\display_inst.pattern_gen_initial.n413_adj_112 ), 
    .B1(\display_inst.pattern_gen_initial.n5568 ), 
    .D0(\display_inst.pattern_gen_initial.n380_adj_111 ), 
    .C0(\display_inst.pattern_gen_initial.n371 ), 
    .B0(\display_inst.pattern_gen_initial.n47[3] ), 
    .A0(\display_inst.pattern_gen_initial.n5530 ), 
    .F0(\display_inst.pattern_gen_initial.n413_adj_112 ), 
    .F1(\display_inst.pattern_gen_initial.n452 ));
  display_inst_pattern_gen_initial_SLICE_84 
    \display_inst.pattern_gen_initial.SLICE_84 ( 
    .D1(\display_inst.pattern_gen_initial.n508[6] ), 
    .C1(\display_inst.pattern_gen_initial.n489_adj_119 ), 
    .B1(\display_inst.n497 ), .D0(\display_inst.pattern_gen_initial.n1645[6] ), 
    .C0(\display_inst.pattern_gen_initial.n453_adj_113 ), 
    .A0(\display_inst.pattern_gen_initial.n461_adj_115 ), 
    .F0(\display_inst.pattern_gen_initial.n489_adj_119 ), 
    .F1(\display_inst.pattern_gen_initial.n7 ));
  display_inst_pattern_gen_initial_SLICE_85 
    \display_inst.pattern_gen_initial.SLICE_85 ( .D1(\display_inst.n497 ), 
    .C1(\display_inst.pattern_gen_initial.n492 ), 
    .B1(\display_inst.pattern_gen_initial.n508[3] ), 
    .A1(\display_inst.pattern_gen_initial.n7 ), 
    .D0(\display_inst.pattern_gen_initial.n1645[3] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_115 ), 
    .B0(\display_inst.pattern_gen_initial.n330 ), 
    .F0(\display_inst.pattern_gen_initial.n492 ), 
    .F1(\display_inst.pattern_gen_initial.n9_adj_141 ));
  display_inst_pattern_gen_initial_SLICE_86 
    \display_inst.pattern_gen_initial.SLICE_86 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_148[3] ), 
    .C1(\display_inst.pattern_gen_initial.n492_adj_123 ), 
    .A1(\display_inst.pattern_gen_initial.n497_c ), 
    .D0(\display_inst.pattern_gen_initial.n1525[3] ), 
    .C0(\display_inst.pattern_gen_initial.n47[1] ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n492_adj_123 ), 
    .F1(\display_inst.pattern_gen_initial.n4_adj_131 ));
  display_inst_pattern_gen_initial_SLICE_87 
    \display_inst.pattern_gen_initial.SLICE_87 ( 
    .D0(\display_inst.pattern_gen_initial.n497_c ), 
    .C0(\display_inst.pattern_gen_initial.n4_adj_131 ), 
    .B0(\display_inst.pattern_gen_initial.n508_adj_148[5] ), 
    .A0(\display_inst.pattern_gen_initial.n490_c ), 
    .F0(\display_inst.pattern_gen_initial.n9_adj_135 ));
  display_inst_pattern_gen_initial_SLICE_88 
    \display_inst.pattern_gen_initial.SLICE_88 ( 
    .D1(\display_inst.pattern_gen_initial.n497_c ), 
    .C1(\display_inst.pattern_gen_initial.n487 ), 
    .B1(\display_inst.pattern_gen_initial.n508_adj_148[8] ), 
    .D0(\display_inst.pattern_gen_initial.n1525[8] ), 
    .C0(\display_inst.pattern_gen_initial.n451 ), 
    .A0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n487 ), 
    .F1(\display_inst.pattern_gen_initial.n9 ));
  display_inst_pattern_gen_initial_SLICE_89 
    \display_inst.pattern_gen_initial.SLICE_89 ( 
    .D1(\display_inst.pattern_gen_initial.n508_adj_148[4] ), 
    .C1(\display_inst.pattern_gen_initial.n491_adj_124 ), 
    .B1(\display_inst.pattern_gen_initial.n497_c ), 
    .A1(\display_inst.pattern_gen_initial.n9 ), 
    .D0(\display_inst.pattern_gen_initial.n1525[4] ), 
    .C0(\display_inst.pattern_gen_initial.n455_adj_136 ), 
    .A0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n491_adj_124 ), 
    .F1(\display_inst.pattern_gen_initial.n11 ));
  display_inst_pattern_gen_initial_SLICE_91 
    \display_inst.pattern_gen_initial.SLICE_91 ( 
    .D1(\display_inst.pattern_gen_initial.n9_adj_135 ), 
    .C1(\display_inst.pattern_gen_initial.n12 ), 
    .B1(\display_inst.pattern_gen_initial.n10_adj_134 ), 
    .A1(\display_inst.pattern_gen_initial.n11 ), 
    .D0(\display_inst.pattern_gen_initial.n508_adj_148[6] ), 
    .C0(\display_inst.pattern_gen_initial.n10 ), 
    .B0(\display_inst.pattern_gen_initial.n489 ), 
    .A0(\display_inst.pattern_gen_initial.n497_c ), 
    .F0(\display_inst.pattern_gen_initial.n12 ), 
    .F1(\display_inst.pattern_gen_initial.n5534 ));
  display_inst_pattern_gen_initial_SLICE_92 
    \display_inst.pattern_gen_initial.SLICE_92 ( 
    .D1(\display_inst.pattern_gen_initial.n508[4] ), 
    .C1(\display_inst.pattern_gen_initial.n491 ), .B1(\display_inst.n497 ), 
    .D0(\display_inst.pattern_gen_initial.n1645[4] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_115 ), 
    .A0(\display_inst.pattern_gen_initial.n455 ), 
    .F0(\display_inst.pattern_gen_initial.n491 ), 
    .F1(\display_inst.pattern_gen_initial.n5 ));
  display_inst_pattern_gen_initial_SLICE_94 
    \display_inst.pattern_gen_initial.SLICE_94 ( 
    .D1(\display_inst.pattern_gen_initial.n6242 ), 
    .C1(\display_inst.pattern_gen_initial.n18_adj_145 ), 
    .B1(\display_inst.pattern_gen_initial.n5767 ), 
    .A1(\display_inst.row_cnt[1] ), .D0(\display_inst.row_cnt[3] ), 
    .C0(\display_inst.pattern_gen_initial.n6243 ), 
    .B0(\display_inst.row_cnt[0] ), 
    .A0(\display_inst.pattern_gen_initial.n5767 ), 
    .F0(\display_inst.pattern_gen_initial.n18_adj_145 ), 
    .F1(\display_inst.pattern_gen_initial.n21 ));
  display_inst_vga_init_SLICE_96 \display_inst.vga_init.SLICE_96 ( 
    .D1(\display_inst.column_cnt[9] ), .C1(\display_inst.vga_init.n4_c ), 
    .B1(\display_inst.column_cnt[4] ), .A1(\display_inst.column_cnt[8] ), 
    .D0(\display_inst.column_cnt[7] ), .C0(\display_inst.column_cnt[6] ), 
    .B0(\display_inst.column_cnt[5] ), .F0(\display_inst.vga_init.n4_c ), 
    .F1(\display_inst.vga_init.HSYNC_N_83 ));
  display_inst_vga_init_SLICE_98 \display_inst.vga_init.SLICE_98 ( 
    .D1(\display_inst.row_cnt[4] ), .C1(\display_inst.vga_init.n29 ), 
    .B1(\display_inst.row_cnt[9] ), .A1(\display_inst.row_cnt[5] ), 
    .D0(\display_inst.vga_init.n116 ), .C0(\display_inst.n3710 ), 
    .B0(\display_inst.row_cnt[0] ), .A0(\display_inst.row_cnt[1] ), 
    .F0(\display_inst.vga_init.n29 ), .F1(\display_inst.vga_init.VSYNC_N_86 ));
  display_inst_pattern_gen_initial_SLICE_101 
    \display_inst.pattern_gen_initial.SLICE_101 ( .D1(\display_inst.n4792 ), 
    .C1(\display_inst.n64 ), .B1(\display_inst.n4 ), 
    .A1(\display_inst.column_cnt[9] ), 
    .D0(\display_inst.vga_init.column_cnt[1]_2 ), 
    .B0(\display_inst.column_cnt[0] ), .F0(\display_inst.n64 ), 
    .F1(\display_inst.pattern_gen_initial.n4452 ));
  display_inst_vga_init_SLICE_102 \display_inst.vga_init.SLICE_102 ( 
    .D1(\display_inst.n13 ), .C1(\display_inst.n2953 ), 
    .B1(\display_inst.n2905 ), .A1(\display_inst.vga_init.column_cnt[1]_2 ), 
    .D0(\display_inst.column_cnt[9] ), .C0(\display_inst.column_cnt[7] ), 
    .B0(\display_inst.column_cnt[8] ), .F0(\display_inst.n2953 ), 
    .F1(\display_inst.n5796 ));
  display_inst_pattern_gen_initial_SLICE_103 
    \display_inst.pattern_gen_initial.SLICE_103 ( 
    .D1(\display_inst.pattern_gen_initial.n4452 ), .C1(\display_inst.n2905 ), 
    .B1(\display_inst.n13 ), .A1(\display_inst.n2953 ), 
    .D0(\display_inst.column_cnt[6] ), .C0(\display_inst.column_cnt[5] ), 
    .F0(\display_inst.n2905 ), .F1(\display_inst.pattern_gen_initial.n2902 ));
  display_inst_vga_init_SLICE_104 \display_inst.vga_init.SLICE_104 ( 
    .D1(\display_inst.row_cnt[4] ), .C1(\display_inst.n3710 ), 
    .A1(\display_inst.row_cnt[2] ), .D0(\display_inst.row_cnt[6] ), 
    .C0(\display_inst.row_cnt[7] ), .B0(\display_inst.row_cnt[8] ), 
    .F0(\display_inst.n3710 ), .F1(\display_inst.pattern_gen_initial.n6243 ));
  display_inst_pattern_gen_initial_SLICE_105 
    \display_inst.pattern_gen_initial.SLICE_105 ( .D1(\display_inst.n8 ), 
    .C1(\display_inst.n3667 ), .B1(\display_inst.n3710 ), 
    .A1(\display_inst.row_cnt[4] ), .D0(\display_inst.row_cnt[9] ), 
    .C0(\display_inst.row_cnt[5] ), .F0(\display_inst.n3667 ), 
    .F1(\display_inst.pattern_gen_initial.n2869 ));
  display_inst_vga_init_SLICE_106 \display_inst.vga_init.SLICE_106 ( 
    .C1(\display_inst.row_cnt[3] ), .A1(\display_inst.row_cnt[0] ), 
    .D0(\display_inst.row_cnt[3] ), .C0(\display_inst.row_cnt[2] ), 
    .F0(\display_inst.vga_init.n116 ), 
    .F1(\display_inst.pattern_gen_initial.n6242 ));
  display_inst_vga_init_SLICE_107 \display_inst.vga_init.SLICE_107 ( 
    .D1(\display_inst.row_cnt[9] ), .C1(\display_inst.vga_init.n6004 ), 
    .B1(\display_inst.vga_init.n2969 ), .A1(\display_inst.vga_init.n116 ), 
    .D0(\display_inst.row_cnt[5] ), .C0(\display_inst.n3710 ), 
    .B0(\display_inst.row_cnt[0] ), .A0(\display_inst.vga_init.n2919 ), 
    .F0(\display_inst.vga_init.n6004 ), .F1(\display_inst.vga_init.n3035 ));
  display_inst_vga_init_SLICE_110 \display_inst.vga_init.SLICE_110 ( 
    .D0(\display_inst.column_cnt[6] ), .C0(\display_inst.column_cnt[7] ), 
    .B0(\display_inst.column_cnt[8] ), .F0(\display_inst.vga_init.n9 ));
  display_inst_vga_init_SLICE_111 \display_inst.vga_init.SLICE_111 ( 
    .D1(\display_inst.vga_init.n9 ), .C1(\display_inst.vga_init.n11 ), 
    .B1(\display_inst.n4 ), .A1(\display_inst.column_cnt[5] ), 
    .D0(\display_inst.column_cnt[0] ), 
    .C0(\display_inst.vga_init.column_cnt[1]_2 ), 
    .A0(\display_inst.column_cnt[9] ), .F0(\display_inst.vga_init.n11 ), 
    .F1(\display_inst.vga_init.n2969 ));
  display_inst_vga_init_SLICE_112 \display_inst.vga_init.SLICE_112 ( 
    .D1(\display_inst.row_cnt[4] ), .C1(\display_inst.n3 ), 
    .B1(\display_inst.row_cnt[2] ), .D0(\display_inst.row_cnt[6] ), 
    .C0(\display_inst.row_cnt[7] ), .B0(\display_inst.row_cnt[8] ), 
    .F0(\display_inst.n3 ), .F1(\display_inst.pattern_gen_initial.n5767 ));
  display_inst_vga_init_SLICE_114 \display_inst.vga_init.SLICE_114 ( 
    .D1(\display_inst.vga_init.column_cnt[1]_2 ), .C1(\display_inst.n13 ), 
    .B1(\display_inst.vga_init.n92 ), .D0(\display_inst.column_cnt[2] ), 
    .C0(\display_inst.column_cnt[3] ), .B0(\display_inst.column_cnt[4] ), 
    .F0(\display_inst.n13 ), .F1(\display_inst.vga_init.n5516 ));
  display_inst_vga_init_SLICE_117 \display_inst.vga_init.SLICE_117 ( 
    .D1(\display_inst.vga_init.n5791 ), .C1(\display_inst.vga_init.n2919 ), 
    .B1(\display_inst.row_cnt[2] ), .A1(\display_inst.row_cnt[3] ), 
    .C0(\display_inst.row_cnt[4] ), .A0(\display_inst.row_cnt[1] ), 
    .F0(\display_inst.vga_init.n2919 ), .F1(\display_inst.vga_init.n5497 ));
  display_inst_pattern_gen_initial_SLICE_119 
    \display_inst.pattern_gen_initial.SLICE_119 ( 
    .D0(\display_inst.pattern_gen_initial.n11_adj_142 ), 
    .C0(\display_inst.pattern_gen_initial.n10_adj_140 ), 
    .B0(\display_inst.n64 ), 
    .A0(\display_inst.pattern_gen_initial.n9_adj_141 ), 
    .F0(\display_inst.pattern_gen_initial.n5776 ));
  display_inst_vga_init_SLICE_120 \display_inst.vga_init.SLICE_120 ( 
    .D1(\display_inst.row_cnt[9] ), .C1(\display_inst.vga_init.n118 ), 
    .B1(\display_inst.row_cnt[5] ), .A1(\display_inst.row_cnt[4] ), 
    .D0(\display_inst.row_cnt[3] ), .C0(\display_inst.row_cnt[0] ), 
    .B0(\display_inst.row_cnt[2] ), .A0(\display_inst.row_cnt[1] ), 
    .F0(\display_inst.vga_init.n118 ), .F1(\display_inst.n108 ));
  display_inst_pattern_gen_initial_SLICE_121 
    \display_inst.pattern_gen_initial.SLICE_121 ( 
    .D1(\display_inst.pattern_gen_initial.n2869 ), 
    .C1(\display_inst.pattern_gen_initial.n4_adj_146 ), 
    .B1(\display_inst.valid ), .A1(\display_inst.pattern_gen_initial.n2903 ), 
    .D0(\display_inst.pattern_gen_initial.n5_adj_144 ), 
    .C0(\display_inst.pattern_gen_initial.n6_adj_143 ), 
    .B0(\display_inst.n108 ), .A0(\display_inst.n97 ), 
    .F0(\display_inst.pattern_gen_initial.n4_adj_146 ), .F1(rgb_c_2));
  display_inst_pattern_gen_initial_SLICE_123 
    \display_inst.pattern_gen_initial.SLICE_123 ( 
    .D1(\display_inst.pattern_gen_initial.n1537[8] ), 
    .C1(\display_inst.pattern_gen_initial.n412_adj_127 ), 
    .B1(\display_inst.pattern_gen_initial.n5568 ), 
    .D0(\display_inst.pattern_gen_initial.n6018 ), 
    .C0(\display_inst.pattern_gen_initial.n225 ), 
    .B0(\display_inst.pattern_gen_initial.n18 ), 
    .A0(\display_inst.pattern_gen_initial.n370_adj_116 ), 
    .F0(\display_inst.pattern_gen_initial.n412_adj_127 ), 
    .F1(\display_inst.pattern_gen_initial.n451 ));
  display_inst_pattern_gen_initial_SLICE_124 
    \display_inst.pattern_gen_initial.SLICE_124 ( 
    .D1(\display_inst.pattern_gen_initial.n1669[7] ), 
    .C1(\display_inst.pattern_gen_initial.n413 ), 
    .B1(\display_inst.pattern_gen_initial.n5556 ), 
    .D0(\display_inst.pattern_gen_initial.n371_adj_122 ), 
    .C0(\display_inst.pattern_gen_initial.n5528 ), 
    .B0(\display_inst.pattern_gen_initial.n373 ), 
    .A0(\display_inst.pattern_gen_initial.n380 ), 
    .F0(\display_inst.pattern_gen_initial.n413 ), 
    .F1(\display_inst.pattern_gen_initial.n452_adj_106 ));
  display_inst_pattern_gen_initial_SLICE_126 
    \display_inst.pattern_gen_initial.SLICE_126 ( 
    .D1(\display_inst.pattern_gen_initial.n5556 ), 
    .C1(\display_inst.pattern_gen_initial.n6006 ), 
    .A1(\display_inst.pattern_gen_initial.n1669[6] ), 
    .D0(\display_inst.pattern_gen_initial.n373 ), 
    .C0(\display_inst.pattern_gen_initial.n5528 ), 
    .B0(\display_inst.pattern_gen_initial.n380 ), 
    .F0(\display_inst.pattern_gen_initial.n6006 ), 
    .F1(\display_inst.pattern_gen_initial.n453_adj_113 ));
  display_inst_pattern_gen_initial_SLICE_130 
    \display_inst.pattern_gen_initial.SLICE_130 ( 
    .D1(\display_inst.pattern_gen_initial.n371 ), 
    .C1(\display_inst.pattern_gen_initial.n5530 ), 
    .B1(\display_inst.pattern_gen_initial.n47[3] ), 
    .D0(\display_inst.pattern_gen_initial.n226 ), 
    .C0(\display_inst.pattern_gen_initial.n47[5] ), 
    .B0(\display_inst.pattern_gen_initial.n225 ), 
    .A0(\display_inst.pattern_gen_initial.n47[4] ), 
    .F0(\display_inst.pattern_gen_initial.n5530 ), 
    .F1(\display_inst.pattern_gen_initial.n6018 ));
  display_inst_pattern_gen_initial_SLICE_137 
    \display_inst.pattern_gen_initial.SLICE_137 ( 
    .D1(\display_inst.pattern_gen_initial.n1645[5] ), 
    .C1(\display_inst.pattern_gen_initial.n454 ), 
    .B1(\display_inst.pattern_gen_initial.n461_adj_115 ), 
    .D0(\display_inst.pattern_gen_initial.n5556 ), 
    .C0(\display_inst.pattern_gen_initial.n373 ), 
    .B0(\display_inst.pattern_gen_initial.n380 ), 
    .A0(\display_inst.pattern_gen_initial.n1669[5] ), 
    .F0(\display_inst.pattern_gen_initial.n454 ), .F1(\display_inst.n490 ));
  display_inst_pattern_gen_initial_SLICE_138 
    \display_inst.pattern_gen_initial.SLICE_138 ( 
    .D1(\display_inst.pattern_gen_initial.n5556 ), 
    .C1(\display_inst.pattern_gen_initial.n412 ), 
    .A1(\display_inst.pattern_gen_initial.n1669[8] ), 
    .D0(\display_inst.pattern_gen_initial.n370 ), 
    .C0(\display_inst.pattern_gen_initial.n369 ), 
    .B0(\display_inst.pattern_gen_initial.n6024 ), 
    .F0(\display_inst.pattern_gen_initial.n412 ), 
    .F1(\display_inst.pattern_gen_initial.n451_adj_114 ));
  display_inst_pattern_gen_initial_SLICE_140 
    \display_inst.pattern_gen_initial.SLICE_140 ( 
    .D1(\display_inst.pattern_gen_initial.n1537[5] ), 
    .C1(\display_inst.pattern_gen_initial.n380_adj_111 ), 
    .B1(\display_inst.pattern_gen_initial.n5568 ), 
    .A1(\display_inst.pattern_gen_initial.n47[3] ), 
    .D0(\display_inst.pattern_gen_initial.n370_adj_116 ), 
    .C0(\display_inst.pattern_gen_initial.n225 ), 
    .B0(\display_inst.pattern_gen_initial.n6018 ), 
    .A0(\display_inst.pattern_gen_initial.n18 ), 
    .F0(\display_inst.pattern_gen_initial.n380_adj_111 ), 
    .F1(\display_inst.pattern_gen_initial.n454_adj_137 ));
  display_inst_pattern_gen_initial_SLICE_142 
    \display_inst.pattern_gen_initial.SLICE_142 ( 
    .D1(\display_inst.pattern_gen_initial.n329 ), 
    .C1(\display_inst.pattern_gen_initial.n380 ), 
    .B1(\display_inst.pattern_gen_initial.n373 ), 
    .A1(\display_inst.pattern_gen_initial.n5528 ), 
    .D0(\display_inst.pattern_gen_initial.n369 ), 
    .C0(\display_inst.pattern_gen_initial.n6024 ), 
    .A0(\display_inst.pattern_gen_initial.n370 ), 
    .F0(\display_inst.pattern_gen_initial.n380 ), 
    .F1(\display_inst.pattern_gen_initial.n14 ));
  display_inst_pattern_gen_initial_SLICE_144 
    \display_inst.pattern_gen_initial.SLICE_144 ( 
    .D1(\display_inst.pattern_gen_initial.n278 ), 
    .C1(\display_inst.pattern_gen_initial.n327 ), 
    .B1(\display_inst.pattern_gen_initial.n277 ), 
    .A1(\display_inst.pattern_gen_initial.n276 ), 
    .D0(\display_inst.pattern_gen_initial.n327 ), 
    .C0(\display_inst.pattern_gen_initial.n278 ), 
    .B0(\display_inst.pattern_gen_initial.n276 ), 
    .A0(\display_inst.pattern_gen_initial.n277 ), 
    .F0(\display_inst.pattern_gen_initial.n369 ), 
    .F1(\display_inst.pattern_gen_initial.n371_adj_122 ));
  display_inst_pattern_gen_initial_SLICE_146 
    \display_inst.pattern_gen_initial.SLICE_146 ( 
    .C0(\display_inst.pattern_gen_initial.n226 ), 
    .B0(\display_inst.pattern_gen_initial.n47[5] ), 
    .A0(\display_inst.pattern_gen_initial.n47[4] ), 
    .F0(\display_inst.pattern_gen_initial.n18 ));
  display_inst_pattern_gen_initial_SLICE_150 
    \display_inst.pattern_gen_initial.SLICE_150 ( 
    .D1(\display_inst.pattern_gen_initial.n489_adj_119 ), 
    .C1(\display_inst.pattern_gen_initial.n4404 ), 
    .B1(\display_inst.pattern_gen_initial.n491 ), .A1(\display_inst.n490 ), 
    .D0(\display_inst.pattern_gen_initial.n1645[3] ), 
    .C0(\display_inst.pattern_gen_initial.n461_adj_115 ), 
    .B0(\display_inst.pattern_gen_initial.n330 ), .A0(\display_inst.n331 ), 
    .F0(\display_inst.pattern_gen_initial.n4404 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_126 ));
  display_inst_pattern_gen_initial_SLICE_153 
    \display_inst.pattern_gen_initial.SLICE_153 ( 
    .D1(\display_inst.pattern_gen_initial.n2902 ), 
    .C1(\display_inst.pattern_gen_initial.n4275 ), .B1(\display_inst.n5796 ), 
    .A1(\display_inst.column_cnt[0] ), 
    .D0(\display_inst.pattern_gen_initial.n5776 ), 
    .C0(\display_inst.pattern_gen_initial.n5534 ), 
    .B0(\display_inst.row_cnt[0] ), .A0(\display_inst.row_cnt[1] ), 
    .F0(\display_inst.pattern_gen_initial.n4275 ), 
    .F1(\display_inst.pattern_gen_initial.n6_adj_143 ));
  display_inst_pattern_gen_initial_SLICE_154 
    \display_inst.pattern_gen_initial.SLICE_154 ( 
    .D1(\display_inst.row_cnt[9] ), .C1(\display_inst.row_cnt[6] ), 
    .B1(\display_inst.row_cnt[7] ), .A1(\display_inst.row_cnt[8] ), 
    .D0(\display_inst.pattern_gen_initial.n2902 ), 
    .C0(\display_inst.pattern_gen_initial.n21 ), 
    .B0(\display_inst.row_cnt[5] ), .A0(\display_inst.row_cnt[9] ), 
    .F0(\display_inst.pattern_gen_initial.n2903 ), .F1(\display_inst.n97 ));
  display_inst_pattern_gen_initial_SLICE_157 
    \display_inst.pattern_gen_initial.SLICE_157 ( 
    .D1(\display_inst.pattern_gen_initial.n454_adj_137 ), 
    .C1(\display_inst.pattern_gen_initial.n455_adj_136 ), 
    .B1(\display_inst.pattern_gen_initial.n47[1] ), 
    .A1(\display_inst.pattern_gen_initial.n453 ), 
    .D0(\display_inst.pattern_gen_initial.n1537[4] ), 
    .C0(\display_inst.pattern_gen_initial.n5568 ), 
    .B0(\display_inst.pattern_gen_initial.n47[2] ), 
    .F0(\display_inst.pattern_gen_initial.n455_adj_136 ), 
    .F1(\display_inst.pattern_gen_initial.n4400 ));
  display_inst_pattern_gen_initial_SLICE_158 
    \display_inst.pattern_gen_initial.SLICE_158 ( 
    .D0(\display_inst.pattern_gen_initial.n1525[6] ), 
    .C0(\display_inst.pattern_gen_initial.n453 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n489 ));
  display_inst_pattern_gen_initial_SLICE_159 
    \display_inst.pattern_gen_initial.SLICE_159 ( 
    .D1(\display_inst.pattern_gen_initial.n1537[6] ), 
    .C1(\display_inst.pattern_gen_initial.n5994 ), 
    .B1(\display_inst.pattern_gen_initial.n5568 ), 
    .D0(\display_inst.pattern_gen_initial.n380_adj_111 ), 
    .C0(\display_inst.pattern_gen_initial.n47[3] ), 
    .B0(\display_inst.pattern_gen_initial.n5530 ), 
    .F0(\display_inst.pattern_gen_initial.n5994 ), 
    .F1(\display_inst.pattern_gen_initial.n453 ));
  display_inst_pattern_gen_initial_SLICE_160 
    \display_inst.pattern_gen_initial.SLICE_160 ( 
    .D0(\display_inst.pattern_gen_initial.n1525[5] ), 
    .C0(\display_inst.pattern_gen_initial.n454_adj_137 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n490_c ));
  NES_inst_SLICE_162 \NES_inst.SLICE_162 ( .D1(\NES_inst.NESclk ), 
    .C1(\NES_inst.output_7__N_34 ), .A1(\NES_inst.NEScount[3] ), 
    .D0(\NES_inst.NEScount[4] ), .C0(\NES_inst.n2947 ), .A0(\NES_inst.n2950 ), 
    .F0(\NES_inst.output_7__N_34 ), .F1(continCLK_c));
  NES_inst_SLICE_164 \NES_inst.SLICE_164 ( .D0(\NES_inst.n5519 ), 
    .C0(delete_me_c_0), .A0(\NES_inst.output[0] ), .F0(delete_me_c_0));
  NES_inst_SLICE_165 \NES_inst.SLICE_165 ( .D1(\NES_inst.NEScount[3] ), 
    .C1(\NES_inst.n2950 ), .B1(\NES_inst.n2916 ), .A1(\NES_inst.NEScount[4] ), 
    .D0(\NES_inst.NEScount[5] ), .C0(\NES_inst.NEScount[6] ), 
    .B0(\NES_inst.NEScount[7] ), .F0(\NES_inst.n2950 ), .F1(\NES_inst.n5519 ));
  NES_inst_SLICE_166 \NES_inst.SLICE_166 ( .D1(\NES_inst.NEScount[0] ), 
    .C1(\NES_inst.n2947 ), .B1(\NES_inst.NEScount[1] ), 
    .A1(\NES_inst.NEScount[2] ), .D0(\NES_inst.NEScount[8] ), 
    .C0(\NES_inst.NEScount[9] ), .B0(\NES_inst.NEScount[11] ), 
    .A0(\NES_inst.NEScount[10] ), .F0(\NES_inst.n2947 ), .F1(\NES_inst.n2916 ));
  NES_inst_SLICE_168 \NES_inst.SLICE_168 ( .D1(\NES_inst.NEScount[6] ), 
    .C1(\NES_inst.n6 ), .B1(\NES_inst.NEScount[5] ), 
    .A1(\NES_inst.NEScount[7] ), .D0(\NES_inst.NEScount[4] ), 
    .C0(\NES_inst.n2916 ), .A0(\NES_inst.NEScount[3] ), .F0(\NES_inst.n6 ), 
    .F1(latch_c));
  display_inst_vga_init_SLICE_170 \display_inst.vga_init.SLICE_170 ( 
    .DI1(\display_inst.vga_init.VSYNC_N_85 ), 
    .D1(\display_inst.vga_init.n4_adj_149 ), 
    .C1(\display_inst.vga_init.n5791 ), .B1(\display_inst.row_cnt[9] ), 
    .A1(\display_inst.row_cnt[4] ), .D0(\display_inst.row_cnt[6] ), 
    .C0(\display_inst.row_cnt[7] ), .B0(\display_inst.row_cnt[8] ), 
    .A0(\display_inst.row_cnt[5] ), .LSR(\display_inst.vga_init.VSYNC_N_86 ), 
    .CLK(\display_inst.clk ), .Q1(VSYNC_c), .F0(\display_inst.vga_init.n5791 ), 
    .F1(\display_inst.vga_init.VSYNC_N_85 ));
  display_inst_vga_init_SLICE_174 \display_inst.vga_init.SLICE_174 ( 
    .D1(\display_inst.row_cnt[3] ), .C1(\display_inst.row_cnt[2] ), 
    .D0(\display_inst.row_cnt[2] ), .C0(\display_inst.row_cnt[3] ), 
    .B0(\display_inst.row_cnt[1] ), .F0(\display_inst.vga_init.n4_adj_149 ), 
    .F1(\display_inst.n8 ));
  display_inst_vga_init_SLICE_177 \display_inst.vga_init.SLICE_177 ( 
    .DI1(\display_inst.vga_init.HSYNC_N_82 ), 
    .D1(\display_inst.vga_init.n3_c ), .C1(\display_inst.vga_init.n92 ), 
    .A1(\display_inst.column_cnt[4] ), .D0(\display_inst.column_cnt[8] ), 
    .C0(\display_inst.column_cnt[6] ), .B0(\display_inst.column_cnt[5] ), 
    .LSR(\display_inst.vga_init.HSYNC_N_83 ), .CLK(\display_inst.clk ), 
    .Q1(HSYNC_c), .F0(\display_inst.vga_init.n92 ), 
    .F1(\display_inst.vga_init.HSYNC_N_82 ));
  display_inst_vga_init_SLICE_178 \display_inst.vga_init.SLICE_178 ( 
    .D0(\display_inst.n508[5] ), .B0(\display_inst.n508[2] ), 
    .F0(\display_inst.vga_init.n6240 ));
  NES_inst_SLICE_181 \NES_inst.SLICE_181 ( .D1(delete_me_c_2), 
    .C1(\NES_inst.n5519 ), .B1(\NES_inst.output[2] ), 
    .D0(\NES_inst.output[1] ), .C0(delete_me_c_1), .B0(\NES_inst.n5519 ), 
    .F0(delete_me_c_1), .F1(delete_me_c_2));
  display_inst_pattern_gen_initial_SLICE_187 
    \display_inst.pattern_gen_initial.SLICE_187 ( 
    .D0(\display_inst.pattern_gen_initial.n1525[7] ), 
    .C0(\display_inst.pattern_gen_initial.n452 ), 
    .B0(\display_inst.pattern_gen_initial.n461 ), 
    .F0(\display_inst.pattern_gen_initial.n488 ));
  display_inst_pattern_gen_initial_SLICE_188 
    \display_inst.pattern_gen_initial.SLICE_188 ( 
    .D0(\display_inst.pattern_gen_initial.n461_adj_115 ), 
    .C0(\display_inst.pattern_gen_initial.n452_adj_106 ), 
    .A0(\display_inst.pattern_gen_initial.n1645[7] ), 
    .F0(\display_inst.pattern_gen_initial.n488_adj_107 ));
  display_inst_pattern_gen_initial_SLICE_189 
    \display_inst.pattern_gen_initial.SLICE_189 ( 
    .D0(\display_inst.pattern_gen_initial.n461_adj_115 ), 
    .C0(\display_inst.pattern_gen_initial.n451_adj_114 ), 
    .A0(\display_inst.pattern_gen_initial.n1645[8] ), 
    .F0(\display_inst.pattern_gen_initial.n487_adj_108 ));
  display_inst_vga_init_SLICE_192 \display_inst.vga_init.SLICE_192 ( 
    .DI1(\display_inst.vga_init.valid_N_77 ), 
    .D1(\display_inst.vga_init.n5516 ), .C1(\display_inst.vga_init.n3_c ), 
    .B1(\display_inst.row_cnt[9] ), .A1(\display_inst.vga_init.n5497 ), 
    .D0(\display_inst.column_cnt[7] ), .C0(\display_inst.column_cnt[8] ), 
    .B0(\display_inst.column_cnt[9] ), .CLK(\display_inst.clk ), 
    .Q1(\display_inst.valid ), .F0(\display_inst.vga_init.n3_c ), 
    .F1(\display_inst.vga_init.valid_N_77 ));
  SLICE_194 SLICE_194( .F0(GND_net));
  display_inst_pattern_gen_initial_SLICE_200 
    \display_inst.pattern_gen_initial.SLICE_200 ( 
    .D0(\display_inst.pattern_gen_initial.n380_adj_111 ), 
    .B0(\display_inst.pattern_gen_initial.n47[3] ), 
    .F0(\display_inst.pattern_gen_initial.n2841 ));
  SLICE_202 SLICE_202( .F0(VCC_net));
  display_inst_pll_init_lscc_pll_inst_u_PLL_B 
    \display_inst.pll_init.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(pll_in_clock_c), 
    .FEEDBACK(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\display_inst.pll_init.lscc_pll_inst.feedback_w ), 
    .OUTCORE(pll_outcore_o_c), .OUTGLOBAL(\display_inst.clk ));
  HSOSC_inst HSOSC_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(CLK));
  NES_inst_output_i0_i0 \NES_inst.output_i0_i0 ( .PADDI(data_c), 
    .CE(\NES_inst.output_7__N_34 ), .INCLK(\NES_inst.NESclk ), 
    .DI0(\NES_inst.output[0] ));
  pll_outcore_o pll_outcore_o_I( .PADDO(pll_outcore_o_c), 
    .pll_outcore_o(pll_outcore_o));
  continCLK continCLK_I( .PADDO(continCLK_c), .continCLK(continCLK));
  pll_in_clock pll_in_clock_I( .PADDI(pll_in_clock_c), 
    .pll_in_clock(pll_in_clock));
  data data_I( .PADDI(data_c), .data(data));
  rgb_0_ \rgb[0]_I ( .PADDO(GND_net), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(GND_net), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_2), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(GND_net), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(GND_net), .rgb5(rgb[5]));
  delete_me_0_ \delete_me[0]_I ( .PADDO(delete_me_c_0), 
    .deleteme0(delete_me[0]));
  delete_me_1_ \delete_me[1]_I ( .PADDO(delete_me_c_1), 
    .deleteme1(delete_me[1]));
  delete_me_2_ \delete_me[2]_I ( .PADDO(delete_me_c_2), 
    .deleteme2(delete_me[2]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  latch latch_I( .PADDO(latch_c), .latch(latch));
endmodule

module display_inst_vga_init_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_866_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_866__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_866__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module display_inst_vga_init_SLICE_1 ( input DI1, D1, C1, B1, CE, LSR, CLK, 
    CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_866_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/y_pos_866__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module display_inst_vga_init_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_867_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_867__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_867__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_867_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_867__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_867__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_867_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_867__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_867__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_5 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_867_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_867__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_6 ( input DI0, D1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_866_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_866__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_866_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_866__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_866__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_8 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_867_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_867__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_866_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_866__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_866__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \display_inst/vga_init/x_pos_867_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/x_pos_867__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \display_inst/vga_init/x_pos_867__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_vga_init_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \display_inst/vga_init/y_pos_866_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/y_pos_866__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \display_inst/vga_init/y_pos_866__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_12 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1180_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_13 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_14 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_15 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1192_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_16 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1180_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_17 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1192_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_18 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_19 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_20 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_21 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_22 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_23 ( input D1, B1, D0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_24 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_25 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_9 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_26 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1180_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_27 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_28 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_29 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1181_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_30 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1192_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_31 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1192_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_32 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_969_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_33 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_7 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_34 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1181_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_35 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1190_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_36 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1190_5 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_37 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1190_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_38 ( input D1, C1, B1, D0, C0, 
    B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_5 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_39 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1190_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_40 ( input D1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_41 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/sub_971_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_42 ( input D1, C1, B1, D0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/add_1181_3 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_43 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_4_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_44 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1180_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_45 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/add_1181_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_46 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_47 ( input D1, D0, C0, B0, CIN0, 
    CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \display_inst/pattern_gen_initial/mod_7_add_354_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_SLICE_48 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_865_893_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_865_893__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_865_893__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_49 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_865_893_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_865_893__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_865_893__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_50 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_865_893_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_865_893__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_865_893__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_51 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_865_893_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_865_893__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_865_893__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_52 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_865_893_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_865_893__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_865_893__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_53 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \NES_inst/count_865_893_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_865_893__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module NES_inst_SLICE_54 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \NES_inst/count_865_893_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_865_893__i20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_55 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_865_893_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_865_893__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_865_893__i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_56 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_865_893_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_865_893__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_865_893__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_57 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_865_893_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_865_893__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_865_893__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_58 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_865_893_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_865_893__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_865_893__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_62 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \NES_inst.SLICE_62_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \NES_inst.SLICE_62_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_64 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40002 \display_inst/pattern_gen_initial/i3_4_lut_adj_14 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40003 \display_inst/vga_init/i72_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_66 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40004 \display_inst/vga_init/i5117_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \display_inst/vga_init/i1_3_lut_adj_24 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x4080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_67 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40006 \display_inst/pattern_gen_initial/i1_4_lut_adj_19 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40007 \display_inst/vga_init/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x2F22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_68 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40008 \display_inst.pattern_gen_initial.i3734_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40009 \display_inst/pattern_gen_initial/i3_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_69 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40010 \display_inst/pattern_gen_initial/mod_7_i356_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \display_inst/pattern_gen_initial/mod_7_i333_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_70 ( input D1, C1, A1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40012 \display_inst/pattern_gen_initial/mod_4_i308_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \display_inst.pattern_gen_initial.i5153_3_lut_4_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_71 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40014 \display_inst/pattern_gen_initial/mod_4_i313_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \display_inst/pattern_gen_initial/i2_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x0051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_72 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40016 \display_inst/pattern_gen_initial/i3_4_lut_adj_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40017 \display_inst/pattern_gen_initial/i3862_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_73 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40018 \display_inst/pattern_gen_initial/mod_4_i333_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_74 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40012 \display_inst/pattern_gen_initial/mod_7_i308_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \display_inst/pattern_gen_initial/i5155_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_75 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40020 \display_inst.pattern_gen_initial.i5323_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \display_inst/pattern_gen_initial/mod_7_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x7870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x80F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_76 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \display_inst/pattern_gen_initial/i5142_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \display_inst/pattern_gen_initial/i1_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x5878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_77 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40024 \display_inst.pattern_gen_initial.i1_2_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40025 \display_inst/pattern_gen_initial/mod_4_i253_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x336C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xC444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_78 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40026 \display_inst/pattern_gen_initial/i4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40027 \display_inst/pattern_gen_initial/i1_4_lut_adj_5 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_79 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \display_inst/pattern_gen_initial/i2_4_lut_adj_10 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40029 \display_inst/pattern_gen_initial/mod_7_i363_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_80 ( input D0, C0, B0, A0, 
    output F0 );

  lut40007 \display_inst/pattern_gen_initial/i4_4_lut_adj_7 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_81 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40030 \display_inst/pattern_gen_initial/i4_4_lut_adj_16 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40031 \display_inst/pattern_gen_initial/i1_4_lut_adj_13 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_82 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40032 \display_inst/pattern_gen_initial/i2_4_lut_adj_8 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40033 \display_inst.pattern_gen_initial.i3754_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x0031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x8195") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_83 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40034 \display_inst/pattern_gen_initial/mod_7_i310_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 \display_inst/pattern_gen_initial/mod_7_i283_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x87F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_84 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40036 \display_inst/pattern_gen_initial/mod_4_i359_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \display_inst/pattern_gen_initial/mod_4_i336_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_85 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40037 \display_inst/pattern_gen_initial/i2_4_lut_adj_15 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40038 \display_inst/pattern_gen_initial/mod_4_i339_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_86 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40039 \display_inst/pattern_gen_initial/mod_7_i362_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \display_inst/pattern_gen_initial/mod_7_i339_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_87 ( input D0, C0, B0, A0, 
    output F0 );

  lut40040 \display_inst/pattern_gen_initial/i1_4_lut_adj_12 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_88 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40010 \display_inst/pattern_gen_initial/mod_7_i357_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \display_inst/pattern_gen_initial/mod_7_i334_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_89 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \display_inst/pattern_gen_initial/i3_4_lut_adj_11 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40011 \display_inst/pattern_gen_initial/mod_7_i338_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFEBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_91 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40042 \display_inst/pattern_gen_initial/i7_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40031 \display_inst/pattern_gen_initial/i4_4_lut_adj_9 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_92 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40036 \display_inst/pattern_gen_initial/mod_4_i361_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \display_inst/pattern_gen_initial/mod_4_i338_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_94 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40044 \display_inst/pattern_gen_initial/i34_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40045 \display_inst/pattern_gen_initial/i35_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40046 \display_inst/vga_init/i916_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \display_inst/vga_init/i1_2_lut_3_lut_adj_40 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40048 \display_inst/vga_init/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \display_inst/vga_init/i57_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_101 ( input D1, C1, B1, A1, D0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40050 \display_inst/pattern_gen_initial/i3878_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40051 \display_inst/vga_init/i1_2_lut_adj_36 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_102 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40052 \display_inst/vga_init/i1_4_lut_adj_27 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40053 \display_inst/vga_init/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_103 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40054 \display_inst/pattern_gen_initial/i1_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40055 \display_inst/vga_init/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x00EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_104 ( input D1, C1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40056 \display_inst/pattern_gen_initial/i5320_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \display_inst/vga_init/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_105 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40058 \display_inst/pattern_gen_initial/i1_4_lut_adj_22 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40059 \display_inst/vga_init/i1_2_lut_adj_39 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_106 ( input C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40060 \display_inst/pattern_gen_initial/i5307_2_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \display_inst/vga_init/i133_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_107 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40062 \display_inst/vga_init/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \display_inst/vga_init/i5123_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_110 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40064 \display_inst/vga_init/i2_3_lut_adj_26 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_111 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40065 \display_inst/vga_init/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40066 \display_inst/vga_init/i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_112 ( input D1, C1, B1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40067 \display_inst/pattern_gen_initial/i2_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \display_inst/vga_init/i2_3_lut_adj_28 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_114 ( input D1, C1, B1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40069 \display_inst/vga_init/i2_3_lut_adj_35 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \display_inst/vga_init/i2_3_lut_adj_29 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_117 ( input D1, C1, B1, A1, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40071 \display_inst.vga_init.i1_3_lut_adj_34 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40072 \display_inst/vga_init/i1_2_lut_adj_33 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_119 ( input D0, C0, B0, A0, 
    output F0 );

  lut40073 \display_inst/pattern_gen_initial/i1_4_lut_adj_17 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40074 \display_inst/vga_init/i1_4_lut_adj_38 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \display_inst/vga_init/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_121 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40076 \display_inst/pattern_gen_initial/i3750_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40077 \display_inst/pattern_gen_initial/i1_4_lut_adj_20 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x7770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_123 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40034 \display_inst/pattern_gen_initial/mod_7_i309_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \display_inst.pattern_gen_initial.mod_7_i282_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x10AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_124 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40034 \display_inst/pattern_gen_initial/mod_4_i310_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \display_inst/pattern_gen_initial/mod_4_i283_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xD52A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_126 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40012 \display_inst/pattern_gen_initial/mod_4_i311_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \display_inst/pattern_gen_initial/i5322_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_130 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \display_inst/pattern_gen_initial/i5136_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \display_inst.pattern_gen_initial.i1_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x662A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_137 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 \display_inst/pattern_gen_initial/mod_4_i337_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \display_inst/pattern_gen_initial/mod_4_i312_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x3CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_138 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40012 \display_inst/pattern_gen_initial/mod_4_i309_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \display_inst.pattern_gen_initial.mod_4_i282_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x33C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_140 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40085 \display_inst/pattern_gen_initial/mod_7_i312_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \display_inst/pattern_gen_initial/i5150_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x7B48") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_142 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \display_inst.pattern_gen_initial.i3803_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \display_inst/pattern_gen_initial/i5146_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x8195") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_144 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40089 \display_inst/pattern_gen_initial/i5321_3_lut_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 \display_inst/pattern_gen_initial/i1_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x5F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x0444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_146 ( input C0, B0, A0, output 
    F0 );
  wire   GNDI;

  lut40091 \display_inst/pattern_gen_initial/i1824_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_150 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40092 \display_inst/pattern_gen_initial/i1_4_lut_adj_6 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40093 \display_inst.pattern_gen_initial.i3830_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_153 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40094 \display_inst/pattern_gen_initial/i2_4_lut_adj_18 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40095 \display_inst/pattern_gen_initial/i3702_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x1F11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_154 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40096 \display_inst.vga_init.i1_2_lut_adj_37 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40097 \display_inst/pattern_gen_initial/i1_4_lut_adj_21 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_157 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40098 \display_inst/pattern_gen_initial/i3826_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40099 \display_inst/pattern_gen_initial/mod_7_i313_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_158 ( input D0, C0, B0, output 
    F0 );
  wire   GNDI;

  lut40018 \display_inst/pattern_gen_initial/mod_7_i336_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_159 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40034 \display_inst/pattern_gen_initial/mod_7_i311_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \display_inst/pattern_gen_initial/i5324_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_160 ( input D0, C0, B0, output 
    F0 );
  wire   GNDI;

  lut40018 \display_inst/pattern_gen_initial/mod_7_i337_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_SLICE_162 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \NES_inst/i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \NES_inst/i5475_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_164 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40103 \NES_inst/digital_7__I_0_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40042 \NES_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \NES_inst/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module NES_inst_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40104 \NES_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \NES_inst/i3_4_lut_adj_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_168 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \NES_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \NES_inst/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_170 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40108 \display_inst/vga_init/i5472_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \display_inst.vga_init.i1_2_lut_adj_31 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20110 \display_inst/vga_init/VSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x0313") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20110 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module display_inst_vga_init_SLICE_174 ( input D1, C1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40111 \display_inst/vga_init/i1_2_lut_adj_30 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \display_inst/vga_init/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_177 ( input DI1, D1, C1, A1, D0, C0, B0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40113 \display_inst/vga_init/i5465_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \display_inst/vga_init/i1_2_lut_3_lut_adj_32 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20110 \display_inst/vga_init/HSYNC ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x05FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_vga_init_SLICE_178 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40114 \display_inst/vga_init/i5318_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_181 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40115 \NES_inst/digital_7__I_0_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \NES_inst/digital_7__I_0_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_187 ( input D0, C0, B0, output 
    F0 );
  wire   GNDI;

  lut40018 \display_inst/pattern_gen_initial/mod_7_i335_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_pattern_gen_initial_SLICE_188 ( input D0, C0, A0, output 
    F0 );
  wire   GNDI;

  lut40117 \display_inst/pattern_gen_initial/mod_4_i335_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_189 ( input D0, C0, A0, output 
    F0 );
  wire   GNDI;

  lut40117 \display_inst/pattern_gen_initial/mod_4_i334_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module display_inst_vga_init_SLICE_192 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40118 \display_inst/vga_init/i5460_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \display_inst/vga_init/i1_2_lut_3_lut_adj_25 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \display_inst/vga_init/valid_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x0111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_194 ( output F0 );
  wire   GNDI;

  lut40120 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pattern_gen_initial_SLICE_200 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40121 \display_inst/pattern_gen_initial/i1_2_lut_adj_23 ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_202 ( output F0 );
  wire   GNDI;

  lut40122 i6011( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module display_inst_pll_init_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, 
    FEEDBACK, RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \display_inst/pll_init/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module HSOSC_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B HSOSC_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module NES_inst_output_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B \NES_inst/output_i0_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module pll_outcore_o ( input PADDO, output pll_outcore_o );
  wire   VCCI;

  BB_B_B \pll_outcore_o_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(pll_outcore_o));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pll_outcore_o) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module continCLK ( input PADDO, output continCLK );
  wire   VCCI;

  BB_B_B \continCLK_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(continCLK));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => continCLK) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_in_clock ( output PADDI, input pll_in_clock );
  wire   GNDI;

  BB_B_B \pll_in_clock_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(pll_in_clock));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pll_in_clock => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data ( output PADDI, input data );
  wire   GNDI;

  BB_B_B \data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_0_ ( input PADDO, output deleteme0 );
  wire   VCCI;

  BB_B_B \delete_me_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme0) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_1_ ( input PADDO, output deleteme1 );
  wire   VCCI;

  BB_B_B \delete_me_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme1) = (0:0:0,0:0:0);
  endspecify

endmodule

module delete_me_2_ ( input PADDO, output deleteme2 );
  wire   VCCI;

  BB_B_B \delete_me_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(deleteme2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => deleteme2) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch ( input PADDO, output latch );
  wire   VCCI;

  BB_B_B \latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch) = (0:0:0,0:0:0);
  endspecify

endmodule
