# Yosys synthesis script for verilog_debounce

# Print all commands to log before executing them.
echo on

# Read hdl files
read -verific
read -vhdl ../../../benchmarks/mixed_languages/debounce/debounce.vhd 
read -sv ../../../benchmarks/mixed_languages/debounce/verilog_debounce.v 

# Performe synthesis
synth  -flatten -top verilog_debounce

# Write synthesized verilog
write_verilog -noattr -nohex verilog_debounce_output_verilog.v

# Print statistics 
stat
