{"vcs1":{"timestamp_begin":1750072280.041473968, "rt":2.41, "ut":0.49, "st":0.09}}
{"vcselab":{"timestamp_begin":1750072282.537436520, "rt":1.01, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1750072283.609220617, "rt":0.18, "ut":0.13, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750072279.681134155}
{"VCS_COMP_START_TIME": 1750072279.681134155}
{"VCS_COMP_END_TIME": 1750072286.293052036}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv -full64 -debug_access+all"}
{"vcs1": {"peak_mem": 1087097}}
{"stitch_vcselab": {"peak_mem": 1087324}}
