{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 15:49:21 2022 " "Info: Processing started: Tue Nov 22 15:49:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off porta_entrada_saida -c lado_registrador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off porta_entrada_saida -c lado_registrador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dbus\[0\]_191 " "Warning: Node \"dbus\[0\]_191\" is a latch" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 10 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "nrst " "Info: Assuming node \"nrst\" is a latch enable. Will not compute fmax for this pin." {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dbus\[0\]_191 abus\[4\] nrst 6.498 ns register " "Info: tsu for register \"dbus\[0\]_191\" (data pin = \"abus\[4\]\", clock pin = \"nrst\") is 6.498 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.435 ns + Longest pin register " "Info: + Longest pin to register delay is 8.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus\[4\] 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'abus\[4\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[4] } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.992 ns) + CELL(0.275 ns) 7.117 ns Equal0~1 2 COMB LCCOMB_X4_Y35_N26 2 " "Info: 2: + IC(5.992 ns) + CELL(0.275 ns) = 7.117 ns; Loc. = LCCOMB_X4_Y35_N26; Fanout = 2; COMB Node = 'Equal0~1'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.267 ns" { abus[4] Equal0~1 } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.389 ns) 7.761 ns process_0~0 3 COMB LCCOMB_X4_Y35_N28 1 " "Info: 3: + IC(0.255 ns) + CELL(0.389 ns) = 7.761 ns; Loc. = LCCOMB_X4_Y35_N28; Fanout = 1; COMB Node = 'process_0~0'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { Equal0~1 process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 8.435 ns dbus\[0\]_191 4 REG LCCOMB_X4_Y35_N8 8 " "Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 8.435 ns; Loc. = LCCOMB_X4_Y35_N8; Fanout = 8; REG Node = 'dbus\[0\]_191'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { process_0~0 dbus[0]_191 } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 22.93 % ) " "Info: Total cell delay = 1.934 ns ( 22.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.501 ns ( 77.07 % ) " "Info: Total interconnect delay = 6.501 ns ( 77.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { abus[4] Equal0~1 process_0~0 dbus[0]_191 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { abus[4] {} abus[4]~combout {} Equal0~1 {} process_0~0 {} dbus[0]_191 {} } { 0.000ns 0.000ns 5.992ns 0.255ns 0.254ns } { 0.000ns 0.850ns 0.275ns 0.389ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.672 ns + " "Info: + Micro setup delay of destination is 0.672 ns" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nrst destination 2.609 ns - Shortest register " "Info: - Shortest clock path from clock \"nrst\" to destination register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns nrst 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'nrst'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns nrst~clkctrl 2 COMB CLKCTRL_G1 9 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'nrst~clkctrl'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { nrst nrst~clkctrl } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.150 ns) 2.609 ns dbus\[0\]_191 3 REG LCCOMB_X4_Y35_N8 8 " "Info: 3: + IC(1.347 ns) + CELL(0.150 ns) = 2.609 ns; Loc. = LCCOMB_X4_Y35_N8; Fanout = 8; REG Node = 'dbus\[0\]_191'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { nrst~clkctrl dbus[0]_191 } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 44.04 % ) " "Info: Total cell delay = 1.149 ns ( 44.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.460 ns ( 55.96 % ) " "Info: Total interconnect delay = 1.460 ns ( 55.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { nrst nrst~clkctrl dbus[0]_191 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { nrst {} nrst~combout {} nrst~clkctrl {} dbus[0]_191 {} } { 0.000ns 0.000ns 0.113ns 1.347ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { abus[4] Equal0~1 process_0~0 dbus[0]_191 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { abus[4] {} abus[4]~combout {} Equal0~1 {} process_0~0 {} dbus[0]_191 {} } { 0.000ns 0.000ns 5.992ns 0.255ns 0.254ns } { 0.000ns 0.850ns 0.275ns 0.389ns 0.420ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { nrst nrst~clkctrl dbus[0]_191 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { nrst {} nrst~combout {} nrst~clkctrl {} dbus[0]_191 {} } { 0.000ns 0.000ns 0.113ns 1.347ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in port_io\[3\] port_reg\[3\] 9.832 ns register " "Info: tco from clock \"clk_in\" to destination pin \"port_io\[3\]\" through register \"port_reg\[3\]\" is 9.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.685 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns port_reg\[3\] 3 REG LCFF_X4_Y35_N31 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X4_Y35_N31; Fanout = 1; REG Node = 'port_reg\[3\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk_in~clkctrl port_reg[3] } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk_in clk_in~clkctrl port_reg[3] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[3] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.897 ns + Longest register pin " "Info: + Longest register to pin delay is 6.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_reg\[3\] 1 REG LCFF_X4_Y35_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y35_N31; Fanout = 1; REG Node = 'port_reg\[3\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_reg[3] } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.129 ns) + CELL(2.768 ns) 6.897 ns port_io\[3\] 2 PIN PIN_AB10 0 " "Info: 2: + IC(4.129 ns) + CELL(2.768 ns) = 6.897 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'port_io\[3\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { port_reg[3] port_io[3] } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns ( 40.13 % ) " "Info: Total cell delay = 2.768 ns ( 40.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.129 ns ( 59.87 % ) " "Info: Total interconnect delay = 4.129 ns ( 59.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { port_reg[3] port_io[3] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { port_reg[3] {} port_io[3] {} } { 0.000ns 4.129ns } { 0.000ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk_in clk_in~clkctrl port_reg[3] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[3] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { port_reg[3] port_io[3] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { port_reg[3] {} port_io[3] {} } { 0.000ns 4.129ns } { 0.000ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dbus\[0\]_191 rd_en nrst -0.898 ns register " "Info: th for register \"dbus\[0\]_191\" (data pin = \"rd_en\", clock pin = \"nrst\") is -0.898 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nrst destination 2.609 ns + Longest register " "Info: + Longest clock path from clock \"nrst\" to destination register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns nrst 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'nrst'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns nrst~clkctrl 2 COMB CLKCTRL_G1 9 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'nrst~clkctrl'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { nrst nrst~clkctrl } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.150 ns) 2.609 ns dbus\[0\]_191 3 REG LCCOMB_X4_Y35_N8 8 " "Info: 3: + IC(1.347 ns) + CELL(0.150 ns) = 2.609 ns; Loc. = LCCOMB_X4_Y35_N8; Fanout = 8; REG Node = 'dbus\[0\]_191'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { nrst~clkctrl dbus[0]_191 } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 44.04 % ) " "Info: Total cell delay = 1.149 ns ( 44.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.460 ns ( 55.96 % ) " "Info: Total interconnect delay = 1.460 ns ( 55.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { nrst nrst~clkctrl dbus[0]_191 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { nrst {} nrst~combout {} nrst~clkctrl {} dbus[0]_191 {} } { 0.000ns 0.000ns 0.113ns 1.347ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.507 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns rd_en 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'rd_en'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_en } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.150 ns) 2.833 ns process_0~0 2 COMB LCCOMB_X4_Y35_N28 1 " "Info: 2: + IC(1.704 ns) + CELL(0.150 ns) = 2.833 ns; Loc. = LCCOMB_X4_Y35_N28; Fanout = 1; COMB Node = 'process_0~0'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { rd_en process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 3.507 ns dbus\[0\]_191 3 REG LCCOMB_X4_Y35_N8 8 " "Info: 3: + IC(0.254 ns) + CELL(0.420 ns) = 3.507 ns; Loc. = LCCOMB_X4_Y35_N8; Fanout = 8; REG Node = 'dbus\[0\]_191'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { process_0~0 dbus[0]_191 } "NODE_NAME" } } { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.549 ns ( 44.17 % ) " "Info: Total cell delay = 1.549 ns ( 44.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.958 ns ( 55.83 % ) " "Info: Total interconnect delay = 1.958 ns ( 55.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.507 ns" { rd_en process_0~0 dbus[0]_191 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.507 ns" { rd_en {} rd_en~combout {} process_0~0 {} dbus[0]_191 {} } { 0.000ns 0.000ns 1.704ns 0.254ns } { 0.000ns 0.979ns 0.150ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { nrst nrst~clkctrl dbus[0]_191 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { nrst {} nrst~combout {} nrst~clkctrl {} dbus[0]_191 {} } { 0.000ns 0.000ns 0.113ns 1.347ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.507 ns" { rd_en process_0~0 dbus[0]_191 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.507 ns" { rd_en {} rd_en~combout {} process_0~0 {} dbus[0]_191 {} } { 0.000ns 0.000ns 1.704ns 0.254ns } { 0.000ns 0.979ns 0.150ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 15:49:22 2022 " "Info: Processing ended: Tue Nov 22 15:49:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
