-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

-- DATE "10/30/2022 21:27:04"

-- 
-- Device: Altera EP4CE75F23C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopLevel IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	LED : OUT std_logic_vector(7 DOWNTO 0);
	INPUT_CLOCK : IN std_logic
	);
END TopLevel;

-- Design Ports Information
-- LED[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[5]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT_CLOCK	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_LED : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_INPUT_CLOCK : std_logic;
SIGNAL \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INPUT_CLOCK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[10]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[4]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[12]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[4]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[3]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[11]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[3]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[0]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[8]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[18]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[17]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[14]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[12]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[11]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[6]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|Add1~6_combout\ : std_logic;
SIGNAL \inst2|cpu|Add1~15\ : std_logic;
SIGNAL \inst2|cpu|Add1~16_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[30]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[28]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[24]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[22]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[2]~15_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[7]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[9]~29_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[3]~3_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~4_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~11\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~12_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \inst2|led_out|always0~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|av_waitrequest~q\ : std_logic;
SIGNAL \inst2|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal130~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_op_eret~0_combout\ : std_logic;
SIGNAL \inst2|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[21]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[4]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[3]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[17]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~5_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~7_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~8_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[16]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~10_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~12_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~13_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~14_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[10]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[10]~36_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~15_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[8]~34_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~19_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[18]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[17]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[17]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[16]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_data_ienable_reg_irq16~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_data_ienable_reg_irq16~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[15]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[14]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[14]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[13]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[12]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[12]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[7]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[6]~41_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[2]~20_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_W~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_b_not_src~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_M~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wr_dst_reg_from_D~q\ : std_logic;
SIGNAL \inst2|jtag_uart|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|av_begintransfer~1_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_prevent_refill~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \inst2|cpu|E_src2[30]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[29]~43_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[23]~55_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[23]~39_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[22]~57_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[22]~40_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~20_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~21_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~22_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~23_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~25_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~26_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~28_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~29_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~31_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw~6_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~q\ : std_logic;
SIGNAL \inst2|cpu|hbreak_enabled~1_combout\ : std_logic;
SIGNAL \inst2|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \inst2|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \inst2|cpu|wait_for_one_post_bret_inst~1_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal107~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_dst_regnum[0]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal4~4_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_W~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_M~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[18]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[10]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[7]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[17]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[15]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|D_control_reg_rddata_muxed[16]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[14]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[10]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[8]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[7]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_wr_dst_reg~25_combout\ : std_logic;
SIGNAL \inst2|cpu|D_wr_dst_reg~26_combout\ : std_logic;
SIGNAL \inst2|cpu|D_wr_dst_reg~27_combout\ : std_logic;
SIGNAL \inst2|cpu|D_wr_dst_reg~28_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[7]~4_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~5_combout\ : std_logic;
SIGNAL \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|W_valid~q\ : std_logic;
SIGNAL \inst2|cpu|W_ctrl_crst~q\ : std_logic;
SIGNAL \inst2|cpu|F_inst_ram_hit~0_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_valid~2_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_valid~3_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal4~8_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_dp_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst2|limiter|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_flush_pipe_always~3_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_flush_pipe_always~4_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_flush_pipe_always~5_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_flush_pipe_always~6_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[29]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[28]~58_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[27]~60_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[27]~61_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte3_data[1]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[24]~66_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[24]~27_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[23]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte2_data[7]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[23]~68_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[23]~69_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[22]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte2_data[6]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[22]~70_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[22]~71_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte2_data[5]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[20]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte2_data[4]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_alu_signed_comparison~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_alu_signed_comparison~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[5]~7_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[21]~28_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[4]~10_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[4]~11_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[4]~12_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[3]~13_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[3]~14_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[3]~15_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~33_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~34_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~35_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~36_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~64_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[2]~17_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~42_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[1]~19_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~45_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~46_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~47_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\ : std_logic;
SIGNAL \inst2|cpu|D_control_reg_rddata_muxed[1]~2_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~22_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~23_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[0]~39_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~24_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~52_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~53_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~107_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[8]~41_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~54_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~55_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~56_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~57_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~115_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[14]~42_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~58_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~59_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[6]~25_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[6]~26_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[6]~27_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~61_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~62_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~63_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~2_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_status~combout\ : std_logic;
SIGNAL \inst2|cpu|M_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst2|cpu|M_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst2|cpu|M_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \inst2|cpu|M_status_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|av_readdata[7]~1_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|wren~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[15]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[10]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_clr_valid_bits~q\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wren~combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[15]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|av_readdata[5]~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|av_readdata[4]~3_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[12]~10_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|av_readdata[3]~4_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[18]~15_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|ac~q\ : std_logic;
SIGNAL \inst2|jtag_uart|av_readdata[1]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[17]~18_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|av_readdata[0]~7_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst2|cpu|M_estatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_estatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_estatus_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst2|cpu|M_estatus_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \inst2|cpu|M_bstatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_bstatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_bstatus_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst2|cpu|M_bstatus_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|woverflow~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|av_readdata[6]~8_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst2|timer|Equal0~3_combout\ : std_logic;
SIGNAL \inst2|timer|Equal0~8_combout\ : std_logic;
SIGNAL \inst2|timer|Equal6~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[22]~44_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[1]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[1]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[3]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[3]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[4]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[5]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[5]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[5]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[9]~27_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[9]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[9]~29_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[25]~47_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[7]~0_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~1_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[7]~2_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[31]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[10]~33_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[10]~34_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[10]~35_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[14]~45_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[14]~46_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[14]~47_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[4]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[7]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[1]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[3]~13_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[5]~6_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~7_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[5]~8_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[13]~9_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[29]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[29]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[29]~13_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[4]~12_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~13_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[4]~14_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[12]~15_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~16_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[12]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[28]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[28]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[28]~21_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[3]~18_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[3]~19_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[11]~20_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~21_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[11]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[27]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[27]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[27]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[27]~27_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[2]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[10]~25_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~26_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[10]~27_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|ac~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[26]~32_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[26]~33_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[26]~34_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[26]~38_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[1]~28_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[1]~29_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[1]~30_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[9]~31_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[0]~34_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[0]~35_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[0]~36_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[8]~37_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~38_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[8]~39_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[24]~48_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[24]~49_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[24]~50_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[24]~52_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[24]~53_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[14]~40_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~41_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[14]~42_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|woverflow~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|woverflow~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[30]~56_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[30]~57_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[30]~58_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[20]~72_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[19]~73_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[6]~43_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~44_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[6]~45_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout[18]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~61_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_flush_pipe_always~7_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~64_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~66_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[3]~28_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~29_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~68_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~69_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~70_combout\ : std_logic;
SIGNAL \inst2|timer|status_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \inst2|cpu|D_wr_dst_reg~10_combout\ : std_logic;
SIGNAL \inst2|cpu|D_wr_dst_reg~29_combout\ : std_logic;
SIGNAL \inst2|cpu|D_wr_dst_reg~7_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_register[15]~0_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[15]~0_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[3]~1_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[2]~2_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[1]~3_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[0]~5_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[8]~6_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[14]~7_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[6]~8_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[21]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[22]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[23]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[24]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[26]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[27]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[28]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|control_register[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_iw[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_iw[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_iw[16]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|E_pc[16]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|E_pc[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|E_pc[9]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|E_iw[17]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|E_pc[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|E_pc[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|E_pc[8]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \INPUT_CLOCK~input_o\ : std_logic;
SIGNAL \INPUT_CLOCK~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst2|cpu|clr_break_line~feeder_combout\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[15]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|M_iw[15]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ic_fill_starting_d1~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ic_fill_starting_d1~q\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress[2]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[0]~12\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[1]~14\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[2]~16\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[3]~18\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[4]~20\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[5]~22\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[6]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress[4]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[6]~14_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[0]~11_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \inst2|cpu|E_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_dst_reg~q\ : std_logic;
SIGNAL \inst2|cpu|W_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \inst2|cpu|W_wr_dst_reg~q\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[17]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|D_compare_op[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~33_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|av_begintransfer~2_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|end_begintransfer~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_b_not_src~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_b_not_src~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_b_not_src~3_combout\ : std_logic;
SIGNAL \inst2|cpu|D_wr_dst_reg~30_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_src2_choose_imm~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_src2_choose_imm~q\ : std_logic;
SIGNAL \inst2|cpu|F_iw[9]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[3]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[3]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|D_compare_op[1]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[3]~47_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal4~3_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_cmp~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_alu_subtract~q\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[2]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~3_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal107~3_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_logic~q\ : std_logic;
SIGNAL \inst2|cpu|D_dst_regnum[0]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_retaddr~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[4]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[4]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[4]~44_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[2]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal4~5_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal4~7_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_cmp~2_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal4~6_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_cmp~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_cmp~3_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_cmp~q\ : std_logic;
SIGNAL \inst2|cpu|Equal107~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[4]~43_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[4]~45_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~q\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~q\ : std_logic;
SIGNAL \inst2|limiter|response_accepted~0_combout\ : std_logic;
SIGNAL \inst2|limiter|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \inst2|limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \inst2|limiter|has_pending_responses~q\ : std_logic;
SIGNAL \inst2|limiter|cmd_sink_ready~0_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_ap_offset_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_ap_cnt[3]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_ap_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|Add5~0_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_ap_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[7]~35_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_W~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_a_not_src~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[5]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[28]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[23]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[15]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[1]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|Add9~0_combout\ : std_logic;
SIGNAL \inst2|cpu|Add9~2_combout\ : std_logic;
SIGNAL \inst2|cpu|Add9~1\ : std_logic;
SIGNAL \inst2|cpu|Add9~3_combout\ : std_logic;
SIGNAL \inst2|cpu|Add9~5_combout\ : std_logic;
SIGNAL \inst2|cpu|Add9~4\ : std_logic;
SIGNAL \inst2|cpu|Add9~6_combout\ : std_logic;
SIGNAL \inst2|cpu|Add9~13_combout\ : std_logic;
SIGNAL \inst2|cpu|Add9~7\ : std_logic;
SIGNAL \inst2|cpu|Add9~8_combout\ : std_logic;
SIGNAL \inst2|cpu|Add9~14_combout\ : std_logic;
SIGNAL \inst2|cpu|Add9~9\ : std_logic;
SIGNAL \inst2|cpu|Add9~10_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[4]~38_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[4]~6_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[27]~27_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[0]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[28]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_M~1_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[30]~27_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_M~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_M~combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[0]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~10\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~12\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~14\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~16\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[9]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal183~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[10]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[11]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[13]~14_combout\ : std_logic;
SIGNAL \inst2|sysid_control_slave_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[13]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[13]~33_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[13]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[13]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[6]~24\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[7]~26\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[8]~28\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[9]~30\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[10]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|Add1~1_cout\ : std_logic;
SIGNAL \inst2|cpu|Add1~3\ : std_logic;
SIGNAL \inst2|cpu|Add1~4_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[11]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[13]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[8]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[8]~67_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[8]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[8]~38_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[8]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~17_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~18_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[12]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[12]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[12]~27_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[12]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[12]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[13]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[11]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_break~q\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal4~2_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal4~9_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_exception~combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_exception~q\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_crst~q\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[11]~36_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[11]~37_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[11]~38_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[11]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[14]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[20]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[20]~15_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[16]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst2|cpu|M_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte2_data[0]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[16]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[16]~66_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[16]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|E_stw_data[16]~3_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[19]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte2_data[3]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[19]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[19]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[20]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[20]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[20]~61_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[20]~33_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[15]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[19]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~6_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte2_data[2]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[18]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[18]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[18]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte2_data[1]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[17]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[17]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[17]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[21]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte3_data[0]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[24]~53_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[24]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[24]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[24]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[24]~54_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[24]~37_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~27_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[3]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[6]~36_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[6]~37_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[10]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[10]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[11]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[14]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[14]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[17]~65_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[18]~64_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[19]~63_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[21]~68_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[22]~58_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[25]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[25]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[25]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[28]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[28]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[27]~27_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[27]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[27]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~24_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[28]~59_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[28]~45_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[28]~46_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[30]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[12]~34_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[12]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[12]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[0]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[1]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[2]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[26]~36_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[26]~37_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst2|cpu|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[26]~36_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[14]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_shift_logical~q\ : std_logic;
SIGNAL \inst2|cpu|M_ctrl_shift_logical~q\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_rot_right~q\ : std_logic;
SIGNAL \inst2|cpu|M_ctrl_rot_right~q\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[31]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[31]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[31]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[31]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[31]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[19]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[31]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[31]~52_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_alu_signed_comparison~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_alu_signed_comparison~q\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[29]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[29]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[31]~53_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte3_data[7]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[31]~39_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[31]~40_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[14]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[14]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[30]~60_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[30]~61_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[30]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[30]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[30]~54_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[30]~55_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[30]~59_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[30]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[30]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[6]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[30]~62_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[30]~63_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[31]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[31]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[31]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[7]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_data_bstatus_reg_pie~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[29]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[29]~27_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[29]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[28]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[28]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[28]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[28]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[27]~32_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[26]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[26]~33_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[26]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[26]~34_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[24]~38_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[22]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[22]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[21]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[21]~59_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[21]~32_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[19]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[19]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[17]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[17]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[16]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[16]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[15]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[15]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[15]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[15]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[13]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[13]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[12]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[12]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[9]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[9]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[8]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[6]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[6]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[0]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[0]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~1_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~3_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~5_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~7_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~9_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~11_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~13_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~15_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~17_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~19_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~21_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~23_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~25_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~27_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~29_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~31_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~33_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~35_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~37_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~39_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~41_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~43_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~45_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~47_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~49_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~51_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~53_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~55_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~57_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~59_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~61_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~63_cout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_test_bench|Add0~64_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[32]~65\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[33]~66_combout\ : std_logic;
SIGNAL \inst2|cpu|E_br_result~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_status_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \inst2|cpu|M_status_reg_pie_inst_nxt~7_combout\ : std_logic;
SIGNAL \inst2|cpu|M_status_reg_pie~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_status_reg_pie~q\ : std_logic;
SIGNAL \inst2|cpu|M_bstatus_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \inst2|cpu|M_bstatus_reg_pie~q\ : std_logic;
SIGNAL \inst2|cpu|D_control_reg_rddata_muxed[0]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|M_estatus_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \inst2|cpu|M_estatus_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst2|cpu|M_estatus_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \inst2|cpu|M_estatus_reg_pie~q\ : std_logic;
SIGNAL \inst2|cpu|D_control_reg_rddata_muxed[0]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ld_align_sh8~combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[31]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[31]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[31]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[31]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[31]~7_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd1~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~83_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[22]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|E_stw_data[22]~5_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~10_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[25]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \inst2|cpu|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[29]~7_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte3_data[5]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[29]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[29]~56_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[29]~57_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[29]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[29]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[29]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[29]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[29]~15_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[26]~17_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~44_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte3_data[2]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[26]~35_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[26]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[26]~39_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[30]~25_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~60_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte3_data[6]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[30]~41_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[30]~42_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[30]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[29]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[29]~44_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[26]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[26]~27_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[26]~62_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[26]~63_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[26]~49_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[26]~50_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[25]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[25]~35_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[25]~36_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[25]~64_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[25]~65_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[25]~51_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[25]~52_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[1]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[1]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_data_ienable_reg_irq1~1_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_data_ienable_reg_irq1~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_data_ienable_reg_irq1~2_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ld_align_sh16~combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\ : std_logic;
SIGNAL \inst2|led_out|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[17]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[18]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \inst2|cpu|Add1~5\ : std_logic;
SIGNAL \inst2|cpu|Add1~7\ : std_logic;
SIGNAL \inst2|cpu|Add1~9\ : std_logic;
SIGNAL \inst2|cpu|Add1~11\ : std_logic;
SIGNAL \inst2|cpu|Add1~13\ : std_logic;
SIGNAL \inst2|cpu|Add1~14_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[16]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[18]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[18]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[19]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[19]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[19]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[19]~6_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal3~0_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator|read_latency_shift_reg~5_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|led_out|always0~1_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[1]~20_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[1]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[1]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[1]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[1]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[23]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[23]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[21]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~30_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[24]~67_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[24]~51_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[24]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[0]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[24]~54_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[24]~55_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~110_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[24]~46_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[24]~23_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[24]~77_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[25]~20_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[25]~78_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[26]~48_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[21]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[21]~41_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[21]~72_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[21]~73_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[21]~60_combout\ : std_logic;
SIGNAL \inst2|cpu|E_stw_data[21]~6_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[20]~9_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[20]~84_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[6]~33_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[16]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~9_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[20]~42_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[20]~74_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[20]~75_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[20]~62_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[20]~69_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[20]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|E_stw_data[20]~7_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[23]~1_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[23]~45_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[19]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_stw_data[19]~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~8_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[22]~27_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[22]~76_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[14]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[14]~32_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[14]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~11_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[12]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[14]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[14]~18_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~27_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~25_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[13]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[13]~6_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal2~3_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst2|timer|Equal6~4_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_register[0]~5_combout\ : std_logic;
SIGNAL \inst2|timer|Equal6~3_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \inst2|timer|period_l_wr_strobe~1_combout\ : std_logic;
SIGNAL \inst2|timer|force_reload~0_combout\ : std_logic;
SIGNAL \inst2|timer|force_reload~q\ : std_logic;
SIGNAL \inst2|timer|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_register[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|counter_is_running~0_combout\ : std_logic;
SIGNAL \inst2|timer|counter_is_running~1_combout\ : std_logic;
SIGNAL \inst2|timer|counter_is_running~q\ : std_logic;
SIGNAL \inst2|timer|always0~1_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_register[6]~8_combout\ : std_logic;
SIGNAL \inst2|timer|Equal0~1_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \inst2|timer|Equal0~2_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_register[3]~1_combout\ : std_logic;
SIGNAL \inst2|timer|Equal0~0_combout\ : std_logic;
SIGNAL \inst2|timer|Equal0~4_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \inst2|timer_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst2|timer|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \inst2|timer|Equal0~5_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \inst2|timer|Equal0~6_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \inst2|timer|Equal0~7_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[29]~91\ : std_logic;
SIGNAL \inst2|timer|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[30]~93\ : std_logic;
SIGNAL \inst2|timer|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[15]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|Equal0~9_combout\ : std_logic;
SIGNAL \inst2|timer|Equal0~10_combout\ : std_logic;
SIGNAL \inst2|timer|always0~0_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[0]~33\ : std_logic;
SIGNAL \inst2|timer|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_register[1]~3_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[1]~35\ : std_logic;
SIGNAL \inst2|timer|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_register[2]~2_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[2]~37\ : std_logic;
SIGNAL \inst2|timer|internal_counter[3]~39\ : std_logic;
SIGNAL \inst2|timer|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[4]~41\ : std_logic;
SIGNAL \inst2|timer|internal_counter[5]~43\ : std_logic;
SIGNAL \inst2|timer|internal_counter[6]~45\ : std_logic;
SIGNAL \inst2|timer|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[7]~47\ : std_logic;
SIGNAL \inst2|timer|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[8]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_register[8]~6_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[8]~49\ : std_logic;
SIGNAL \inst2|timer|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_register[9]~4_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[9]~51\ : std_logic;
SIGNAL \inst2|timer|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_register[10]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[10]~53\ : std_logic;
SIGNAL \inst2|timer|internal_counter[11]~55\ : std_logic;
SIGNAL \inst2|timer|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[12]~57\ : std_logic;
SIGNAL \inst2|timer|internal_counter[13]~59\ : std_logic;
SIGNAL \inst2|timer|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \inst2|timer|period_l_register[14]~7_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[14]~61\ : std_logic;
SIGNAL \inst2|timer|internal_counter[15]~63\ : std_logic;
SIGNAL \inst2|timer|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[16]~65\ : std_logic;
SIGNAL \inst2|timer|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[17]~67\ : std_logic;
SIGNAL \inst2|timer|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[18]~69\ : std_logic;
SIGNAL \inst2|timer|internal_counter[19]~71\ : std_logic;
SIGNAL \inst2|timer|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[20]~73\ : std_logic;
SIGNAL \inst2|timer|internal_counter[21]~75\ : std_logic;
SIGNAL \inst2|timer|internal_counter[22]~77\ : std_logic;
SIGNAL \inst2|timer|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \inst2|timer|period_h_register[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[23]~79\ : std_logic;
SIGNAL \inst2|timer|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[24]~81\ : std_logic;
SIGNAL \inst2|timer|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[25]~83\ : std_logic;
SIGNAL \inst2|timer|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[26]~85\ : std_logic;
SIGNAL \inst2|timer|internal_counter[27]~87\ : std_logic;
SIGNAL \inst2|timer|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[28]~89\ : std_logic;
SIGNAL \inst2|timer|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[29]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|snap_strobe~0_combout\ : std_logic;
SIGNAL \inst2|timer|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~10_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[13]~11_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \inst2|jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst2|jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst2|jtag_uart|t_dav~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \inst2|jtag_uart|r_val~q\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|fifo_wr~q\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst2|jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~65_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[13]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|av_fill_bit~combout\ : std_logic;
SIGNAL \inst2|cpu|Equal2~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[13]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[13]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[13]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[13]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[12]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[11]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[11]~35_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[11]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[11]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~18\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~20\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~22\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~24\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[27]~14_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~37_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte3_data[3]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[27]~47_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[27]~48_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[27]~27_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[27]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[26]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[25]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[9]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[9]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[9]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[25]~44_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[25]~45_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[25]~40_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[25]~41_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[25]~42_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[25]~43_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[25]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[1]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[25]~46_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[25]~47_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~50_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~51_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|ien_AF~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|ien_AE~q\ : std_logic;
SIGNAL \inst2|jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|fifo_AE~q\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[9]~4_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out~32_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[9]~33_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~48_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~67_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[9]~38_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~49_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[9]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[9]~32_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[9]~33_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[9]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[9]~37_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[9]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~16_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[9]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[9]~32_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[9]~33_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[19]~12_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[19]~85_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[18]~37_combout\ : std_logic;
SIGNAL \inst2|cpu|Add1~2_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[10]~3_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~19_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[5]~27_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[5]~51_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[23]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[22]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_M~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_M~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_M~combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[11]~55_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[11]~13_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[11]~79_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[12]~31_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[12]~56_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[13]~59_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[14]~24_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[14]~60_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[15]~58_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[15]~80_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~103_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[16]~40_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[16]~21_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[16]~57_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[10]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[4]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[4]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[4]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|Add9~12_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal200~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_stall_nxt~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_stall_nxt~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_stall~q\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[16]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[17]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[18]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[19]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[20]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[21]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[22]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[23]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[23]~56_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[23]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|E_stw_data[23]~4_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~7_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[23]~25_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst2|cpu|av_sign_bit~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[7]~24_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[7]~5_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[7]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|av_sign_bit~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst2|timer|Equal6~2_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[15]~3_combout\ : std_logic;
SIGNAL \inst2|timer|counter_snapshot[31]~feeder_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[15]~5_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|rvalid~q\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst2|cpu|av_sign_bit~2_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_byte3_data[4]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[28]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[28]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[28]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[28]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[28]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[28]~23_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~45_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[28]~32_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[28]~66_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[29]~67_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[29]~82_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[30]~68_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[30]~83_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[31]~3_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[31]~69_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[5]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[5]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[4]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[3]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[3]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[27]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[27]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[27]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[27]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|E_st_data[27]~31_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[27]~34_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[27]~65_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[29]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_W~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_W~combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[8]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[8]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[8]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[8]~35_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[8]~34_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[8]~36_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[21]~5_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[21]~64_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[7]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[7]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[7]~38_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[5]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[5]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[7]~37_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[7]~39_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[5]~4_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[5]~8_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[5]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[5]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[5]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[5]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[5]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[21]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~0_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[4]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[4]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[6]~40_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[6]~42_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~4_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[9]~19_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[9]~62_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[7]~32_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[1]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|_~4_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[1]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[3]~46_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[3]~48_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[8]~22_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[8]~63_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[2]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[2]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[2]~50_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[0]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[0]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[2]~49_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[2]~51_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[10]~16_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[10]~61_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[10]~81_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[11]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[5]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[5]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[5]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[5]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[3]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[3]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[5]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[5]~3_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal4~1_combout\ : std_logic;
SIGNAL \inst2|sysid_control_slave_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst2|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst2|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst2|sysid_control_slave_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst2|sysid_control_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst2|sysid_control_slave_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal4~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~4_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst2|cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst2|cpu_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst2|cpu_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal5~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|av_waitrequest~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|read_0~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|av_readdata[2]~5_combout\ : std_logic;
SIGNAL \inst2|timer|Equal6~1_combout\ : std_logic;
SIGNAL \inst2|timer|control_wr_strobe~combout\ : std_logic;
SIGNAL \inst2|timer|Equal6~5_combout\ : std_logic;
SIGNAL \inst2|timer|read_mux_out[2]~24_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[2]~16_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[2]~18_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~39_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~38_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~40_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[2]~3_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~41_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~43_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[10]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[2]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[2]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[2]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[18]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[18]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[18]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[18]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|E_stw_data[18]~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[18]~74_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[18]~86_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[20]~34_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_dst_regnum[0]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[25]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|D_dst_regnum[3]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[17]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|E_stw_data[17]~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[17]~75_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[17]~87_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[19]~35_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[24]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|D_dst_regnum[2]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[10]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[10]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[10]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[10]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[10]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[10]~28_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[10]~29_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[10]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[4]~8_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[4]~30_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[4]~52_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[26]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|D_dst_regnum[4]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_W~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_W~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_W~combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[3]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[19]~27_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[19]~3_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[3]~33_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[3]~54_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[3]~17_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_dst_regnum[1]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[11]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[11]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_imm[11]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2[11]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[11]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[9]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[11]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[11]~27_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal1~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~13_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~15_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[31]~26_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div[15]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|Add1~8_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[13]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[15]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \inst2|cpu|E_alu_result[15]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[15]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[15]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[15]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[15]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[13]~42_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[13]~43_combout\ : std_logic;
SIGNAL \inst2|cpu|E_iw[19]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[13]~44_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[13]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[13]~9_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~82_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~83_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[1]~37_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[1]~50_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[4]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal4~0_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal4~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_jmp_indirect~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[7]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[7]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[7]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[8]~27_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[8]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[8]~25_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[8]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress[5]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[2]~16_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_extra_pc[6]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[6]~18_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[6]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[6]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress[3]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[31]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[27]~26_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_E~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_E~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_E~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src1_hazard_E~combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1_hazard_M~q\ : std_logic;
SIGNAL \inst2|cpu|E_src1_prelim[6]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src1[6]~21_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[4]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[4]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress[1]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_taken_waddr_partial[1]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[1]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_data_rd_addr_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|E_pc[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[3]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress_nxt~1_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[16]~20_combout\ : std_logic;
SIGNAL \inst2|cpu|E_hbreak_req~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_valid~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_hbreak_req~combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_active_nxt~2_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_active_nxt~3_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_active_nxt~4_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_active~q\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_req_accepted~combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|Add6~0_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \inst2|cpu|i_read_nxt~1_combout\ : std_logic;
SIGNAL \inst2|cpu|i_read~q\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ : std_logic;
SIGNAL \inst2|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_data_transfer~0_combout\ : std_logic;
SIGNAL \inst2|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \inst2|cpu|av_ld_or_div_done~q\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[0]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[16]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[16]~4_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \inst2|cpu|latched_oci_tb_hbreak_req_next~2_combout\ : std_logic;
SIGNAL \inst2|cpu|latched_oci_tb_hbreak_req~q\ : std_logic;
SIGNAL \inst2|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_valid~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_valid_from_E~q\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_iw[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal130~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_invalidate_i~2_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[0]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[0]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_clr_valid_bits_nxt~2_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \inst2|cpu|M_ctrl_crst~q\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress[2]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress_nxt[6]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress_nxt[6]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[1]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[2]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[2]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[3]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[4]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[5]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[5]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal159~0_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[6]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_valid_bits_nxt[7]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[12]~39_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[12]~40_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[12]~41_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[12]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[12]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[14]~10_combout\ : std_logic;
SIGNAL \inst2|cpu|Add1~10_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[14]~11_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_tag[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[16]~52_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[16]~53_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[16]~51_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[16]~54_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[16]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[16]~15_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \inst2|cpu|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[17]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[17]~30_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[17]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|E_pc[17]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[17]~32_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[17]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|F_inst_ram_hit~2_combout\ : std_logic;
SIGNAL \inst2|cpu|F_inst_ram_hit~1_combout\ : std_logic;
SIGNAL \inst2|cpu|F_inst_ram_hit~3_combout\ : std_logic;
SIGNAL \inst2|cpu|F_inst_ram_hit~4_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_valid~0_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_valid~1_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_valid~4_combout\ : std_logic;
SIGNAL \inst2|cpu|F_inst_ram_hit~5_combout\ : std_logic;
SIGNAL \inst2|cpu|D_iw_valid~q\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_br~0_combout\ : std_logic;
SIGNAL \inst2|cpu|F_kill~combout\ : std_logic;
SIGNAL \inst2|cpu|D_kill~q\ : std_logic;
SIGNAL \inst2|cpu|F_kill~0_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[2]~6_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[2]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|E_pc[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[2]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_initial_offset[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[5]~14_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_br_pred_taken~1_combout\ : std_logic;
SIGNAL \inst2|cpu|F_issue~combout\ : std_logic;
SIGNAL \inst2|cpu|D_issue~q\ : std_logic;
SIGNAL \inst2|cpu|D_valid~combout\ : std_logic;
SIGNAL \inst2|cpu|E_valid_from_D~q\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_br_cond~q\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_nxt~2_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_nxt~3_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush~q\ : std_logic;
SIGNAL \inst2|cpu|F_ic_fill_same_tag_line~6_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_fill_same_tag_line~7_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_fill_same_tag_line~8_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \inst2|cpu|F_ic_fill_same_tag_line~combout\ : std_logic;
SIGNAL \inst2|cpu|D_ic_fill_same_tag_line~q\ : std_logic;
SIGNAL \inst2|cpu|D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \inst2|cpu|ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \inst2|addr_router|Equal1~2_combout\ : std_logic;
SIGNAL \inst2|limiter|last_dest_id[0]~0_combout\ : std_logic;
SIGNAL \inst2|limiter|internal_valid~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[2]~35_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[2]~53_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[13]~22_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \inst2|cpu|M_ctrl_shift_rot_right~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[8]~9_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[7]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_shift_rot_result[6]~8_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[22]~39_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[22]~21_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\ : std_logic;
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[6]~43_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[6]~26_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[6]~71_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[17]~38_combout\ : std_logic;
SIGNAL \inst2|cpu|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_E~0_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_E~1_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_E~2_combout\ : std_logic;
SIGNAL \inst2|cpu|D_src2_hazard_E~combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_hazard_M~q\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[17]~7_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[0]~0_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[0]~49_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[1]~13_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_st~q\ : std_logic;
SIGNAL \inst2|cpu|d_read_nxt~0_combout\ : std_logic;
SIGNAL \inst2|cpu|d_write_nxt~0_combout\ : std_logic;
SIGNAL \inst2|cpu|d_write_nxt~1_combout\ : std_logic;
SIGNAL \inst2|cpu|d_write~q\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \inst2|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal1~3_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ : std_logic;
SIGNAL \inst2|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[7]~0_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|src_data[7]~70_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[21]~23_combout\ : std_logic;
SIGNAL \inst2|cpu|Add1~12_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[15]~48_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[15]~49_combout\ : std_logic;
SIGNAL \inst2|cpu|M_pipe_flush_waddr_nxt[15]~50_combout\ : std_logic;
SIGNAL \inst2|cpu|F_pc_nxt[15]~13_combout\ : std_logic;
SIGNAL \inst2|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux|src0_valid~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~3_combout\ : std_logic;
SIGNAL \inst2|cpu|d_write_nxt~2_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ctrl_ld~q\ : std_logic;
SIGNAL \inst2|cpu|W_stall~0_combout\ : std_logic;
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[14]~36_combout\ : std_logic;
SIGNAL \inst2|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ctrl_break~q\ : std_logic;
SIGNAL \inst2|cpu|E_iw[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|M_iw[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|hbreak_enabled~2_combout\ : std_logic;
SIGNAL \inst2|cpu|hbreak_enabled~3_combout\ : std_logic;
SIGNAL \inst2|cpu|hbreak_enabled~4_combout\ : std_logic;
SIGNAL \inst2|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst2|cpu|clr_break_line~q\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst2|cpu|i_readdatavalid_d1~q\ : std_logic;
SIGNAL \inst2|cpu|F_iw[0]~12_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_ld~8_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_ld~q\ : std_logic;
SIGNAL \inst2|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \inst2|cpu|d_read~q\ : std_logic;
SIGNAL \inst2|cpu|W_stall~1_combout\ : std_logic;
SIGNAL \inst2|cpu|W_stall~2_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[8]~31_combout\ : std_logic;
SIGNAL \inst2|cpu|D_control_reg_rddata_muxed[16]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_data_ienable_reg_irq16~2_combout\ : std_logic;
SIGNAL \inst2|cpu|Add8|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \inst2|cpu|E_wrctl_data_ienable_reg_irq16~3_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ienable_reg_irq16~feeder_combout\ : std_logic;
SIGNAL \inst2|cpu|Equal107~5_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \inst2|cpu|M_ienable_reg_irq16~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ienable_reg_irq16~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ienable_reg_irq16~q\ : std_logic;
SIGNAL \inst2|timer|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \inst2|timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \inst2|timer|timeout_occurred~q\ : std_logic;
SIGNAL \inst2|cpu|M_ipending_reg_irq16_nxt~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ipending_reg_irq16~q\ : std_logic;
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~1\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~3\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~5\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~7\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~8_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~6_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~9\ : std_logic;
SIGNAL \inst2|jtag_uart|Add0~10_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|LessThan1~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|fifo_AF~q\ : std_logic;
SIGNAL \inst2|jtag_uart|ien_AF~q\ : std_logic;
SIGNAL \inst2|jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart|pause_irq~q\ : std_logic;
SIGNAL \inst2|jtag_uart|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ienable_reg_irq1~q\ : std_logic;
SIGNAL \inst2|cpu|M_ipending_reg_irq1_nxt~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_ipending_reg_irq1~q\ : std_logic;
SIGNAL \inst2|cpu|D_iw[10]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|F_iw[12]~19_combout\ : std_logic;
SIGNAL \inst2|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \inst2|cpu|E_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst2|cpu|M_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst2|cpu|M_wr_data_unfiltered[7]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[23]~24_combout\ : std_logic;
SIGNAL \inst2|cpu|E_src2_prelim[7]~0_combout\ : std_logic;
SIGNAL \inst2|cpu|M_st_data[23]~0_combout\ : std_logic;
SIGNAL \inst2|led_out|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|led_out|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|led_out|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|led_out|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|led_out|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|cpu|ic_tag_wraddress\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst2|cpu|ic_fill_line\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst2|cpu|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|M_pipe_flush_waddr\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|E_src1_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cpu|D_pc_plus_one\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|timer|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|led_out|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|sysid_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|led_out_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|limiter|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|cpu|ic_fill_tag\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|cpu|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|cpu|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|cpu|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|cpu|F_pc\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst2|jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|timer|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|led_out|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|cpu|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|cpu|av_ld_data_aligned_or_div\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|W_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|cpu|M_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|cpu|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|E_src2_imm\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|E_pc\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|timer|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|cpu_jtag_debug_module_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|sysid_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|led_out_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|limiter|last_channel\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux_001|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|cpu|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|cpu|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|cpu|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|M_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|cpu|E_src2_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|E_extra_pc\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|D_pc\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|timer|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|timer|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_mem_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|sysid_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|led_out_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|limiter|last_dest_id\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \inst2|cpu|ALT_INV_M_wr_dst_reg~q\ : std_logic;
SIGNAL \inst2|cpu|ALT_INV_M_shift_rot_stall~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst2|cpu|ALT_INV_E_src2_hazard_M~q\ : std_logic;
SIGNAL \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
LED <= ww_LED;
ww_INPUT_CLOCK <= INPUT_CLOCK;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst2|cpu|M_wr_data_unfiltered[31]~40_combout\ & \inst2|cpu|M_wr_data_unfiltered[30]~42_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[29]~44_combout\ & \inst2|cpu|M_wr_data_unfiltered[28]~46_combout\ & \inst2|cpu|M_wr_data_unfiltered[27]~48_combout\ & \inst2|cpu|M_wr_data_unfiltered[26]~50_combout\ & \inst2|cpu|M_wr_data_unfiltered[25]~52_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[24]~54_combout\ & \inst2|cpu|M_wr_data_unfiltered[23]~56_combout\ & \inst2|cpu|M_wr_data_unfiltered[22]~58_combout\ & \inst2|cpu|M_wr_data_unfiltered[21]~68_combout\ & \inst2|cpu|M_wr_data_unfiltered[20]~69_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[19]~63_combout\ & \inst2|cpu|M_wr_data_unfiltered[18]~64_combout\ & \inst2|cpu|M_wr_data_unfiltered[17]~65_combout\ & \inst2|cpu|M_wr_data_unfiltered[16]~66_combout\ & \inst2|cpu|M_wr_data_unfiltered[15]~21_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[14]~23_combout\ & \inst2|cpu|M_wr_data_unfiltered[13]~25_combout\ & \inst2|cpu|M_wr_data_unfiltered[12]~27_combout\ & \inst2|cpu|M_wr_data_unfiltered[11]~29_combout\ & \inst2|cpu|M_wr_data_unfiltered[10]~31_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[9]~33_combout\ & \inst2|cpu|M_wr_data_unfiltered[8]~67_combout\ & \inst2|cpu|M_wr_data_unfiltered[7]~35_combout\ & \inst2|cpu|M_wr_data_unfiltered[6]~37_combout\ & \inst2|cpu|M_wr_data_unfiltered[5]~2_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[4]~38_combout\ & \inst2|cpu|M_wr_data_unfiltered[3]~5_combout\ & \inst2|cpu|M_wr_data_unfiltered[2]~7_combout\ & \inst2|cpu|M_wr_data_unfiltered[1]~9_combout\ & \inst2|cpu|M_wr_data_unfiltered[0]~11_combout\);

\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|cpu|M_dst_regnum\(4) & \inst2|cpu|M_dst_regnum\(3) & \inst2|cpu|M_dst_regnum\(2) & \inst2|cpu|M_dst_regnum\(1) & \inst2|cpu|M_dst_regnum\(0)
);

\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26) & \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25) & 
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24) & \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23) & \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22));

\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst2|cpu|M_wr_data_unfiltered[31]~40_combout\ & \inst2|cpu|M_wr_data_unfiltered[30]~42_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[29]~44_combout\ & \inst2|cpu|M_wr_data_unfiltered[28]~46_combout\ & \inst2|cpu|M_wr_data_unfiltered[27]~48_combout\ & \inst2|cpu|M_wr_data_unfiltered[26]~50_combout\ & \inst2|cpu|M_wr_data_unfiltered[25]~52_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[24]~54_combout\ & \inst2|cpu|M_wr_data_unfiltered[23]~56_combout\ & \inst2|cpu|M_wr_data_unfiltered[22]~58_combout\ & \inst2|cpu|M_wr_data_unfiltered[21]~68_combout\ & \inst2|cpu|M_wr_data_unfiltered[20]~69_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[19]~63_combout\ & \inst2|cpu|M_wr_data_unfiltered[18]~64_combout\ & \inst2|cpu|M_wr_data_unfiltered[17]~65_combout\ & \inst2|cpu|M_wr_data_unfiltered[16]~66_combout\ & \inst2|cpu|M_wr_data_unfiltered[15]~21_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[14]~23_combout\ & \inst2|cpu|M_wr_data_unfiltered[13]~25_combout\ & \inst2|cpu|M_wr_data_unfiltered[12]~27_combout\ & \inst2|cpu|M_wr_data_unfiltered[11]~29_combout\ & \inst2|cpu|M_wr_data_unfiltered[10]~31_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[9]~33_combout\ & \inst2|cpu|M_wr_data_unfiltered[8]~67_combout\ & \inst2|cpu|M_wr_data_unfiltered[7]~35_combout\ & \inst2|cpu|M_wr_data_unfiltered[6]~37_combout\ & \inst2|cpu|M_wr_data_unfiltered[5]~2_combout\ & 
\inst2|cpu|M_wr_data_unfiltered[4]~38_combout\ & \inst2|cpu|M_wr_data_unfiltered[3]~5_combout\ & \inst2|cpu|M_wr_data_unfiltered[2]~7_combout\ & \inst2|cpu|M_wr_data_unfiltered[1]~9_combout\ & \inst2|cpu|M_wr_data_unfiltered[0]~11_combout\);

\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|cpu|M_dst_regnum\(4) & \inst2|cpu|M_dst_regnum\(3) & \inst2|cpu|M_dst_regnum\(2) & \inst2|cpu|M_dst_regnum\(1) & \inst2|cpu|M_dst_regnum\(0)
);

\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31) & \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30) & 
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29) & \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28) & \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27));

\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \inst2|cmd_xbar_mux|src_payload~5_combout\ & \inst2|cmd_xbar_mux|src_payload~31_combout\
& \inst2|cmd_xbar_mux|src_payload~9_combout\ & \inst2|cmd_xbar_mux|src_payload~13_combout\ & \inst2|cmd_xbar_mux|src_payload~16_combout\ & \inst2|cmd_xbar_mux|src_payload~20_combout\ & \inst2|cmd_xbar_mux|src_payload~23_combout\ & 
\inst2|cmd_xbar_mux|src_payload~2_combout\ & gnd & \inst2|cmd_xbar_mux|src_payload~4_combout\ & \inst2|cmd_xbar_mux|src_payload~30_combout\ & \inst2|cmd_xbar_mux|src_payload~8_combout\ & \inst2|cmd_xbar_mux|src_payload~12_combout\ & 
\inst2|cmd_xbar_mux|src_payload~0_combout\ & \inst2|cmd_xbar_mux|src_payload~19_combout\ & \inst2|cmd_xbar_mux|src_payload~3_combout\ & \inst2|cmd_xbar_mux|src_payload~1_combout\);

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (gnd & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16) & gnd & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0));

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux|src_data\(45) & \inst2|cmd_xbar_mux|src_data\(44) & 
\inst2|cmd_xbar_mux|src_data\(43) & \inst2|cmd_xbar_mux|src_data\(42) & \inst2|cmd_xbar_mux|src_data\(41) & \inst2|cmd_xbar_mux|src_data\(40) & \inst2|cmd_xbar_mux|src_data\(39) & \inst2|cmd_xbar_mux|src_data\(38));

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2));

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\inst2|cmd_xbar_mux|src_data\(34) & \inst2|cmd_xbar_mux|src_data\(32));

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst2|cpu|i_readdata_d1\(26) & \inst2|cpu|i_readdata_d1\(25) & \inst2|cpu|i_readdata_d1\(24) & \inst2|cpu|i_readdata_d1\(23) & \inst2|cpu|i_readdata_d1\(22)
& \inst2|cpu|i_readdata_d1\(5) & \inst2|cpu|i_readdata_d1\(4) & \inst2|cpu|i_readdata_d1\(1) & \inst2|cpu|i_readdata_d1\(0));

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|cpu|ic_fill_line\(6) & \inst2|cpu|ic_fill_line\(5) & \inst2|cpu|ic_fill_line\(4) & \inst2|cpu|ic_fill_line\(3) & \inst2|cpu|ic_fill_line\(2) & 
\inst2|cpu|ic_fill_line\(1) & \inst2|cpu|ic_fill_line\(0) & \inst2|cpu|ic_fill_dp_offset\(2) & \inst2|cpu|ic_fill_dp_offset\(1) & \inst2|cpu|ic_fill_dp_offset\(0));

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst2|cpu|F_ic_tag_rd_addr_nxt[6]~14_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ & 
\inst2|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\ & \inst2|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & 
\inst2|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst2|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\inst2|cpu|i_readdata_d1\(16) & \inst2|cpu|i_readdata_d1\(15) & \inst2|cpu|i_readdata_d1\(14) & \inst2|cpu|i_readdata_d1\(13) & \inst2|cpu|i_readdata_d1\(12)
& \inst2|cpu|i_readdata_d1\(11) & \inst2|cpu|i_readdata_d1\(10) & \inst2|cpu|i_readdata_d1\(3) & \inst2|cpu|i_readdata_d1\(2));

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst2|cpu|ic_fill_line\(6) & \inst2|cpu|ic_fill_line\(5) & \inst2|cpu|ic_fill_line\(4) & \inst2|cpu|ic_fill_line\(3) & \inst2|cpu|ic_fill_line\(2) & 
\inst2|cpu|ic_fill_line\(1) & \inst2|cpu|ic_fill_line\(0) & \inst2|cpu|ic_fill_dp_offset\(2) & \inst2|cpu|ic_fill_dp_offset\(1) & \inst2|cpu|ic_fill_dp_offset\(0));

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\inst2|cpu|F_ic_tag_rd_addr_nxt[6]~14_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ & 
\inst2|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\ & \inst2|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & 
\inst2|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst2|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(5);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(6);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(7);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(8);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~0_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~0_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~0_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~0_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~0_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~0_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~0_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~0_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~1_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~1_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~1_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~1_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~1_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~1_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~1_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~1_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~2_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~2_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~2_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~2_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~2_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~2_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~2_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~2_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~3_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~3_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~3_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~3_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~3_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~3_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~3_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~3_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst2|cpu|ic_fill_tag\(7) & 
\inst2|cpu|ic_fill_tag\(6) & \inst2|cpu|ic_fill_tag\(5) & \inst2|cpu|ic_fill_tag\(4) & \inst2|cpu|ic_fill_tag\(3) & \inst2|cpu|ic_fill_tag\(2) & \inst2|cpu|ic_fill_tag\(1) & \inst2|cpu|ic_fill_tag\(0) & \inst2|cpu|ic_fill_valid_bits\(7) & 
\inst2|cpu|ic_fill_valid_bits\(6) & \inst2|cpu|ic_fill_valid_bits\(5) & \inst2|cpu|ic_fill_valid_bits\(4) & \inst2|cpu|ic_fill_valid_bits\(3) & \inst2|cpu|ic_fill_valid_bits\(2) & \inst2|cpu|ic_fill_valid_bits\(1) & 
\inst2|cpu|ic_fill_valid_bits\(0));

\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|cpu|ic_tag_wraddress\(6) & \inst2|cpu|ic_tag_wraddress\(5) & \inst2|cpu|ic_tag_wraddress\(4) & \inst2|cpu|ic_tag_wraddress\(3) & 
\inst2|cpu|ic_tag_wraddress\(2) & \inst2|cpu|ic_tag_wraddress\(1) & \inst2|cpu|ic_tag_wraddress\(0));

\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst2|cpu|F_ic_tag_rd_addr_nxt[6]~14_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ & 
\inst2|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\);

\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(13) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(14) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(15) <= \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~4_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~4_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~4_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~4_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~4_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~4_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~4_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~4_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~5_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~5_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~5_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~5_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~5_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~5_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~5_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~5_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~6_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~6_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~6_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~6_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~6_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~6_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~6_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~6_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~7_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~7_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~7_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~7_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~7_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~7_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~7_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~7_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~8_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~8_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~8_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~8_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~8_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~8_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~8_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~8_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~9_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~9_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~9_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~9_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~9_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~9_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~9_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~9_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~10_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~10_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~10_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~10_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~10_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~10_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~10_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~10_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~11_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~11_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~11_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~11_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~11_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~11_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~11_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~11_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~12_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~12_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~12_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~12_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~12_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~12_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~12_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~12_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~13_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~13_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~13_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~13_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~13_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~13_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~13_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~13_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~14_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~14_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~14_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~14_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~14_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~14_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~14_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~14_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~15_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~15_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~15_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~15_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~15_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~15_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~15_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~15_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~16_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~16_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~16_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~16_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~16_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~16_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~16_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~16_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~17_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~17_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~17_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~17_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~17_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~17_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~17_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~17_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~18_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~18_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~18_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~18_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~18_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~18_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~18_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~18_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~19_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~19_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~19_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~19_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~19_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~19_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~19_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~19_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~20_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~20_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~20_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~20_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~20_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~20_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~20_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~20_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~21_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~21_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~21_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~21_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~21_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~21_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~21_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~21_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~22_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~22_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~22_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~22_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~22_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~22_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~22_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~22_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~23_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~23_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~23_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~23_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~23_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~23_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~23_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~23_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\inst2|cpu|i_readdata_d1\(31) & \inst2|cpu|i_readdata_d1\(30) & \inst2|cpu|i_readdata_d1\(29) & \inst2|cpu|i_readdata_d1\(28) & \inst2|cpu|i_readdata_d1\(27)
& \inst2|cpu|i_readdata_d1\(21) & \inst2|cpu|i_readdata_d1\(9) & \inst2|cpu|i_readdata_d1\(8) & \inst2|cpu|i_readdata_d1\(7));

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst2|cpu|ic_fill_line\(6) & \inst2|cpu|ic_fill_line\(5) & \inst2|cpu|ic_fill_line\(4) & \inst2|cpu|ic_fill_line\(3) & \inst2|cpu|ic_fill_line\(2) & 
\inst2|cpu|ic_fill_line\(1) & \inst2|cpu|ic_fill_line\(0) & \inst2|cpu|ic_fill_dp_offset\(2) & \inst2|cpu|ic_fill_dp_offset\(1) & \inst2|cpu|ic_fill_dp_offset\(0));

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\inst2|cpu|F_ic_tag_rd_addr_nxt[6]~14_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ & 
\inst2|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\ & \inst2|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & 
\inst2|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst2|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(2);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(3);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(4);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(5);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(6);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(7);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(8);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~24_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~24_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~24_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~24_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~24_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~24_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~24_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~24_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~25_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~25_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~25_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~25_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~25_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~25_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~25_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~25_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~26_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~26_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~26_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~26_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~26_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~26_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~26_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~26_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~27_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~27_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~27_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~27_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~27_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~27_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~27_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~27_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst2|cpu|i_readdata_d1\(20) & \inst2|cpu|i_readdata_d1\(19) & \inst2|cpu|i_readdata_d1\(18) & \inst2|cpu|i_readdata_d1\(17) & 
\inst2|cpu|i_readdata_d1\(6));

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst2|cpu|ic_fill_line\(6) & \inst2|cpu|ic_fill_line\(5) & \inst2|cpu|ic_fill_line\(4) & \inst2|cpu|ic_fill_line\(3) & \inst2|cpu|ic_fill_line\(2) & 
\inst2|cpu|ic_fill_line\(1) & \inst2|cpu|ic_fill_line\(0) & \inst2|cpu|ic_fill_dp_offset\(2) & \inst2|cpu|ic_fill_dp_offset\(1) & \inst2|cpu|ic_fill_dp_offset\(0));

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\inst2|cpu|F_ic_tag_rd_addr_nxt[6]~14_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ & 
\inst2|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ & \inst2|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\ & \inst2|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & 
\inst2|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst2|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~28_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~28_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~28_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~28_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~28_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~28_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~28_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~28_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~29_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~29_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~29_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~29_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~29_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~29_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~29_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~29_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~30_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~30_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~30_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~30_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~30_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~30_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~30_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~30_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~31_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~31_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~31_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~31_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~31_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~31_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~31_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \inst2|cmd_xbar_mux_001|src_payload~31_combout\;

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(50) & \inst2|cmd_xbar_mux_001|src_data\(49) & \inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & 
\inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & \inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & 
\inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & \inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118~portadataout\ <= \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(7) & \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(6) & \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(5) & 
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(4) & \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(3) & \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(2) & \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(1) & 
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(0));

\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \inst2|cmd_xbar_mux|src_payload~7_combout\ & \inst2|cmd_xbar_mux|src_payload~29_combout\
& \inst2|cmd_xbar_mux|src_payload~11_combout\ & \inst2|cmd_xbar_mux|src_payload~15_combout\ & \inst2|cmd_xbar_mux|src_payload~18_combout\ & \inst2|cmd_xbar_mux|src_payload~22_combout\ & \inst2|cmd_xbar_mux|src_payload~25_combout\ & 
\inst2|cmd_xbar_mux|src_payload~27_combout\ & gnd & \inst2|cmd_xbar_mux|src_payload~6_combout\ & \inst2|cmd_xbar_mux|src_payload~28_combout\ & \inst2|cmd_xbar_mux|src_payload~10_combout\ & \inst2|cmd_xbar_mux|src_payload~14_combout\ & 
\inst2|cmd_xbar_mux|src_payload~17_combout\ & \inst2|cmd_xbar_mux|src_payload~21_combout\ & \inst2|cmd_xbar_mux|src_payload~24_combout\ & \inst2|cmd_xbar_mux|src_payload~26_combout\);

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (gnd & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24) & gnd & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8));

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux|src_data\(45) & \inst2|cmd_xbar_mux|src_data\(44) & 
\inst2|cmd_xbar_mux|src_data\(43) & \inst2|cmd_xbar_mux|src_data\(42) & \inst2|cmd_xbar_mux|src_data\(41) & \inst2|cmd_xbar_mux|src_data\(40) & \inst2|cmd_xbar_mux|src_data\(39) & \inst2|cmd_xbar_mux|src_data\(38));

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3) & 
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2));

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\inst2|cmd_xbar_mux|src_data\(35) & \inst2|cmd_xbar_mux|src_data\(33));

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31) <= \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(16);

\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \inst2|cpu|M_st_data\(7) & \inst2|cpu|M_st_data\(6) & \inst2|cpu|M_st_data\(5) & \inst2|cpu|M_st_data\(4) & \inst2|cpu|M_st_data\(3) & \inst2|cpu|M_st_data\(2) & \inst2|cpu|M_st_data\(1) & 
\inst2|cpu|M_st_data\(0));

\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(0) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(1) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(2) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(3) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(4) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(5) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(6) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(7) <= \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\);

\INPUT_CLOCK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \INPUT_CLOCK~input_o\);
\inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\ <= NOT \inst2|cpu|D_ic_fill_starting~1_combout\;
\inst2|cpu|ALT_INV_M_wr_dst_reg~q\ <= NOT \inst2|cpu|M_wr_dst_reg~q\;
\inst2|cpu|ALT_INV_M_shift_rot_stall~q\ <= NOT \inst2|cpu|M_shift_rot_stall~q\;
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\inst2|cpu|ALT_INV_E_src2_hazard_M~q\ <= NOT \inst2|cpu|E_src2_hazard_M~q\;
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ <= NOT \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\inst2|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: FF_X59_Y34_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\,
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X59_Y34_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: FF_X47_Y33_N5
\inst2|cpu|av_ld_data_aligned_or_div[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[4]~5_combout\,
	asdata => \inst2|cpu|av_ld_data_aligned_or_div[12]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(4));

-- Location: FF_X38_Y36_N19
\inst2|cpu|E_src1_prelim[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[4]~5_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[4]~38_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(4));

-- Location: FF_X47_Y33_N7
\inst2|cpu|av_ld_data_aligned_or_div[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[3]~4_combout\,
	asdata => \inst2|cpu|av_ld_data_aligned_or_div[11]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(3));

-- Location: FF_X36_Y36_N17
\inst2|cpu|E_src1_prelim[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[3]~4_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[3]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(3));

-- Location: FF_X47_Y33_N29
\inst2|cpu|av_ld_data_aligned_or_div[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[0]~1_combout\,
	asdata => \inst2|cpu|av_ld_data_aligned_or_div[8]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(0));

-- Location: FF_X36_Y36_N29
\inst2|cpu|E_src1_prelim[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[18]~19_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[18]~64_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(18));

-- Location: FF_X36_Y36_N7
\inst2|cpu|E_src1_prelim[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[17]~18_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[17]~65_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(17));

-- Location: FF_X46_Y33_N11
\inst2|cpu|av_ld_data_aligned_or_div[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[14]~14_combout\,
	asdata => \inst2|cpu|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(14));

-- Location: FF_X38_Y37_N15
\inst2|cpu|E_src2_prelim[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[12]~13_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[12]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(12));

-- Location: FF_X46_Y33_N7
\inst2|cpu|av_ld_data_aligned_or_div[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[12]~12_combout\,
	asdata => \inst2|cpu|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(12));

-- Location: FF_X37_Y37_N31
\inst2|cpu|E_src2_prelim[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[11]~12_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[11]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(11));

-- Location: FF_X46_Y33_N17
\inst2|cpu|av_ld_data_aligned_or_div[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[11]~11_combout\,
	asdata => \inst2|cpu|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(11));

-- Location: FF_X46_Y33_N27
\inst2|cpu|av_ld_data_aligned_or_div[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[10]~10_combout\,
	asdata => \inst2|cpu|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(10));

-- Location: LCCOMB_X40_Y35_N26
\inst2|cpu|M_st_data[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_prelim\(10),
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|M_st_data[10]~36_combout\,
	datad => \inst2|cpu|M_wr_data_unfiltered[10]~30_combout\,
	combout => \inst2|cpu|M_st_data[10]~11_combout\);

-- Location: FF_X46_Y33_N15
\inst2|cpu|av_ld_data_aligned_or_div[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[8]~8_combout\,
	asdata => \inst2|cpu|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(8));

-- Location: FF_X47_Y33_N15
\inst2|cpu|av_ld_data_aligned_or_div[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[6]~7_combout\,
	asdata => \inst2|cpu|av_ld_data_aligned_or_div[14]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(6));

-- Location: FF_X38_Y36_N15
\inst2|cpu|E_src1_prelim[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[30]~30_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[30]~42_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(30));

-- Location: FF_X41_Y34_N31
\inst2|cpu|M_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[28]~28_combout\,
	asdata => \inst2|cpu|E_src1[28]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(28));

-- Location: FF_X37_Y34_N3
\inst2|cpu|E_src2_prelim[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[24]~24_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[24]~54_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(24));

-- Location: FF_X38_Y35_N27
\inst2|cpu|E_src2_prelim[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[22]~22_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[22]~58_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(22));

-- Location: LCCOMB_X44_Y35_N28
\inst2|cpu|Add8|auto_generated|result_int[23]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~29_combout\,
	datab => \inst2|cpu|E_src1[22]~31_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[22]~45\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[23]~46_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X44_Y35_N30
\inst2|cpu|Add8|auto_generated|result_int[24]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~28_combout\,
	datab => \inst2|cpu|E_src1[23]~30_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[23]~47\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[24]~48_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X44_Y34_N6
\inst2|cpu|Add8|auto_generated|result_int[28]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[27]~26_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~24_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[27]~55\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[28]~56_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[28]~57\);

-- Location: LCCOMB_X47_Y33_N4
\inst2|cpu|av_ld_data_aligned_or_div[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(20),
	datab => \inst2|cpu|M_ld_align_sh16~combout\,
	datad => \inst2|cpu|d_readdata_d1\(4),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[4]~5_combout\);

-- Location: LCCOMB_X46_Y33_N6
\inst2|cpu|av_ld_data_aligned_or_div[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ld_align_sh16~combout\,
	datab => \inst2|cpu|d_readdata_d1\(28),
	datad => \inst2|cpu|d_readdata_d1\(12),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[12]~12_combout\);

-- Location: LCCOMB_X38_Y36_N18
\inst2|cpu|E_src1_prelim[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src1_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst2|cpu|W_wr_data\(4),
	combout => \inst2|cpu|E_src1_prelim[4]~5_combout\);

-- Location: LCCOMB_X47_Y33_N6
\inst2|cpu|av_ld_data_aligned_or_div[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(3),
	datab => \inst2|cpu|M_ld_align_sh16~combout\,
	datad => \inst2|cpu|d_readdata_d1\(19),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[3]~4_combout\);

-- Location: LCCOMB_X46_Y33_N16
\inst2|cpu|av_ld_data_aligned_or_div[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(27),
	datab => \inst2|cpu|M_ld_align_sh16~combout\,
	datad => \inst2|cpu|d_readdata_d1\(11),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[11]~11_combout\);

-- Location: LCCOMB_X36_Y36_N16
\inst2|cpu|E_src1_prelim[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst2|cpu|D_src1_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(3),
	combout => \inst2|cpu|E_src1_prelim[3]~4_combout\);

-- Location: M9K_X33_Y37_N0
\inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q8g1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|cpu|ALT_INV_M_wr_dst_reg~q\,
	portbre => \inst2|cpu|W_stall~2_combout\,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X47_Y33_N28
\inst2|cpu|av_ld_data_aligned_or_div[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ld_align_sh16~combout\,
	datab => \inst2|cpu|d_readdata_d1\(16),
	datad => \inst2|cpu|d_readdata_d1\(0),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[0]~1_combout\);

-- Location: LCCOMB_X46_Y33_N14
\inst2|cpu|av_ld_data_aligned_or_div[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ld_align_sh16~combout\,
	datab => \inst2|cpu|d_readdata_d1\(8),
	datad => \inst2|cpu|d_readdata_d1\(24),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[8]~8_combout\);

-- Location: M9K_X33_Y36_N0
\inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p8g1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|cpu|ALT_INV_M_wr_dst_reg~q\,
	portbre => \inst2|cpu|W_stall~2_combout\,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y36_N28
\inst2|cpu|E_src1_prelim[18]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \inst2|cpu|D_src1_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(18),
	combout => \inst2|cpu|E_src1_prelim[18]~19_combout\);

-- Location: LCCOMB_X36_Y36_N6
\inst2|cpu|E_src1_prelim[17]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst2|cpu|D_src1_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(17),
	combout => \inst2|cpu|E_src1_prelim[17]~18_combout\);

-- Location: LCCOMB_X46_Y33_N10
\inst2|cpu|av_ld_data_aligned_or_div[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ld_align_sh16~combout\,
	datab => \inst2|cpu|d_readdata_d1\(30),
	datad => \inst2|cpu|d_readdata_d1\(14),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[14]~14_combout\);

-- Location: LCCOMB_X38_Y37_N14
\inst2|cpu|E_src2_prelim[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src2_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \inst2|cpu|W_wr_data\(12),
	combout => \inst2|cpu|E_src2_prelim[12]~13_combout\);

-- Location: LCCOMB_X37_Y37_N30
\inst2|cpu|E_src2_prelim[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(11),
	combout => \inst2|cpu|E_src2_prelim[11]~12_combout\);

-- Location: LCCOMB_X47_Y33_N14
\inst2|cpu|av_ld_data_aligned_or_div[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ld_align_sh16~combout\,
	datab => \inst2|cpu|d_readdata_d1\(6),
	datad => \inst2|cpu|d_readdata_d1\(22),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[6]~7_combout\);

-- Location: LCCOMB_X47_Y37_N12
\inst2|cpu|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc_plus_one\(12),
	datab => \inst2|cpu|D_iw\(20),
	datad => VCC,
	cin => \inst2|cpu|Add1~5\,
	combout => \inst2|cpu|Add1~6_combout\,
	cout => \inst2|cpu|Add1~7\);

-- Location: LCCOMB_X47_Y37_N20
\inst2|cpu|Add1~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(21),
	datab => \inst2|cpu|D_pc_plus_one\(16),
	datad => VCC,
	cin => \inst2|cpu|Add1~13\,
	combout => \inst2|cpu|Add1~14_combout\,
	cout => \inst2|cpu|Add1~15\);

-- Location: LCCOMB_X47_Y37_N22
\inst2|cpu|Add1~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(21),
	datad => \inst2|cpu|D_pc_plus_one\(17),
	cin => \inst2|cpu|Add1~15\,
	combout => \inst2|cpu|Add1~16_combout\);

-- Location: FF_X50_Y38_N25
\inst2|cpu|D_br_taken_waddr_partial[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_br_taken_waddr_partial[9]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_br_taken_waddr_partial\(9));

-- Location: FF_X50_Y38_N21
\inst2|cpu|D_br_taken_waddr_partial[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_br_taken_waddr_partial[7]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_br_taken_waddr_partial\(7));

-- Location: FF_X50_Y38_N11
\inst2|cpu|D_br_taken_waddr_partial[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_br_taken_waddr_partial[2]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_br_taken_waddr_partial\(2));

-- Location: M9K_X55_Y33_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E",
	mem_init1 => X"8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1",
	mem_init0 => X"E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1F8180006000E8643A00000000002000000C000000800000500820",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ji72:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~2_combout\,
	portare => VCC,
	portbwe => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~q\,
	portbre => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	clk1 => GND,
	portadatain => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X55_Y36_N0
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst2|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|cpu|i_readdatavalid_d1~q\,
	portbre => \inst2|cpu|W_stall~2_combout\,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	clk1 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst2|cpu|i_readdatavalid_d1~q\,
	ena1 => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y33_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y33_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y32_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y29_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y35_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y60_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y27_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y28_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y38_N0
\inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000F4F700000AD4E00000984D0000010FD00000A23400000945100000B4BA000004F2B00000243E000005B7F0000039A30000088AF000009D0B00000F5B300",
	mem_init1 => X"000EC0100000EBA800000755300000EADA00000E5D700000E3970000069460000040FD000005A31000005C9200000F7540000011940000041CF0000057A800000CD4E00000D16B00000B50300000E28900000280300000C24D000005113000003F3E00000207F000002CE400000814300000077A0000048470000005D300000FC6400000E2F4000009BFB00000E18B00000E651000001DCC0000058AD00000FEB0000009932000002FF100000E6E700000C6E1000009AE300000FE5600000C9B40000016BA000004F07000009AB9000006B5F00000C801000000422000005D5900000ED1100000D1F400000D52D00000452B000002242000000F55000005D7C0",
	mem_init0 => X"0000665200000940F00000EA0D00000A3C500000459400000E76200000BB92000004B05000003B7E0000042E900000240100000D12500000DCCD00000F4990000044EC0000029F3000002A13000004AE3000007D48000000A350000041DC000006471000004C1F000001041000009814000006E14000002A9700000B50300000476100000D39E000007AF700000D8D00000051A300000148600000683000000DF6200000864D00000AD6300000B11D00000AE85000001C8B000008E2A00000BCD000000302800000D1D900000DE5B000000B4300000AA0900000C6A60000093C400000B6610000014D10000032FD00000E59500000ABAA000007AF9000008899",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_ic_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_sig1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|cpu|ic_tag_wren~combout\,
	portbre => \inst2|cpu|W_stall~2_combout\,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y36_N14
\inst2|cpu|E_src1_prelim[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src1_hazard_W~combout\,
	datab => \inst2|cpu|W_wr_data\(30),
	datad => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	combout => \inst2|cpu|E_src1_prelim[30]~30_combout\);

-- Location: LCCOMB_X41_Y34_N30
\inst2|cpu|M_shift_rot_result[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(27),
	datad => \inst2|cpu|M_shift_rot_result\(29),
	combout => \inst2|cpu|M_shift_rot_result[28]~28_combout\);

-- Location: LCCOMB_X37_Y34_N2
\inst2|cpu|E_src2_prelim[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(24),
	combout => \inst2|cpu|E_src2_prelim[24]~24_combout\);

-- Location: LCCOMB_X38_Y35_N26
\inst2|cpu|E_src2_prelim[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src2_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst2|cpu|W_wr_data\(22),
	combout => \inst2|cpu|E_src2_prelim[22]~22_combout\);

-- Location: LCCOMB_X50_Y38_N10
\inst2|cpu|D_br_taken_waddr_partial[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst2|cpu|F_pc_plus_one[2]~4_combout\,
	datad => VCC,
	cin => \inst2|cpu|D_br_taken_waddr_partial[1]~14\,
	combout => \inst2|cpu|D_br_taken_waddr_partial[2]~15_combout\,
	cout => \inst2|cpu|D_br_taken_waddr_partial[2]~16\);

-- Location: M9K_X87_Y38_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y45_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y36_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y53_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

-- Location: FF_X52_Y39_N29
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: M9K_X15_Y18_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y26_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y30_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y19_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y28_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y22_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y22_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y20_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y6_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y12_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y18_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y5_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y28_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y47_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y27_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y40_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y49_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y9_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y12_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y8_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y27_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y15_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y20_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y19_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y13_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y16_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y19_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y13_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: FF_X52_Y39_N27
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: M9K_X87_Y15_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y20_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y24_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y11_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y19_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y21_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y13_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: FF_X53_Y33_N17
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[3]~3_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: M9K_X87_Y45_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y55_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y29_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y29_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y40_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y32_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y39_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y43_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y32_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y43_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: FF_X52_Y39_N25
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: M9K_X33_Y45_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y57_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y61_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y50_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y54_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y43_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y44_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y50_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y57_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y26_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y25_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: FF_X53_Y33_N19
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: M9K_X75_Y40_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y38_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y44_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y41_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: FF_X52_Y39_N23
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: M9K_X15_Y11_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y4_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y9_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y9_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y17_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y15_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: FF_X52_Y39_N21
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: M9K_X75_Y32_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y53_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y54_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y31_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y41_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y54_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y58_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y46_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y48_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y55_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y54_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y56_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y56_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y40_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y52_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: FF_X52_Y39_N19
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: M9K_X75_Y6_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y10_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y15_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y2_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y4_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y3_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y14_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y12_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y24_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y24_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y21_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y42_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y41_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y48_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y56_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y56_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y39_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y51_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y52_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y39_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y23_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y57_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y23_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y57_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y23_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y45_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y48_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y37_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y20_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y21_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y35_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y36_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y31_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y30_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y37_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: FF_X52_Y39_N31
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X49_Y37_N10
\inst2|cpu|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(14),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[13]~27\,
	combout => \inst2|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \inst2|cpu|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X49_Y37_N12
\inst2|cpu|F_pc_plus_one[15]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(15),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[14]~29\,
	combout => \inst2|cpu|F_pc_plus_one[15]~30_combout\,
	cout => \inst2|cpu|F_pc_plus_one[15]~31\);

-- Location: LCCOMB_X50_Y38_N20
\inst2|cpu|D_br_taken_waddr_partial[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst2|cpu|F_pc_plus_one[7]~14_combout\,
	datad => VCC,
	cin => \inst2|cpu|D_br_taken_waddr_partial[6]~24\,
	combout => \inst2|cpu|D_br_taken_waddr_partial[7]~25_combout\,
	cout => \inst2|cpu|D_br_taken_waddr_partial[7]~26\);

-- Location: LCCOMB_X50_Y38_N24
\inst2|cpu|D_br_taken_waddr_partial[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc_plus_one[9]~18_combout\,
	datab => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datad => VCC,
	cin => \inst2|cpu|D_br_taken_waddr_partial[8]~28\,
	combout => \inst2|cpu|D_br_taken_waddr_partial[9]~29_combout\,
	cout => \inst2|cpu|D_br_taken_waddr_partial[9]~30\);

-- Location: LCCOMB_X52_Y39_N18
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X52_Y39_N20
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X52_Y39_N22
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X52_Y39_N24
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X52_Y39_N26
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X52_Y39_N28
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X53_Y33_N16
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[3]~3_combout\ = (\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & ((\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\))) # 
-- (!\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & (\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[3]~3_combout\);

-- Location: LCCOMB_X53_Y33_N18
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\ = (\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & ((\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\))) # 
-- (!\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & (\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\);

-- Location: M9K_X55_Y40_N0
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst2|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|jtag_uart|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	clk1 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst2|jtag_uart|wr_rfifo~combout\,
	ena1 => \inst2|jtag_uart|fifo_rd~0_combout\,
	portadatain => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: M9K_X55_Y32_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A000",
	mem_init1 => X"28000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00",
	mem_init0 => X"028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A0003F000006418000E0000000000000004000000000000000500000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ji72:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~2_combout\,
	portare => VCC,
	portbwe => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~q\,
	portbre => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	clk1 => GND,
	portadatain => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portabyteenamasks => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y39_N30
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X44_Y41_N31
\inst2|timer|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[15]~62_combout\,
	asdata => \inst2|timer|period_l_register\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(15));

-- Location: FF_X44_Y40_N23
\inst2|timer|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[27]~86_combout\,
	asdata => \inst2|timer|period_h_register\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(27));

-- Location: M9K_X55_Y39_N0
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst2|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|jtag_uart|fifo_wr~q\,
	portbre => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	clk1 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \inst2|jtag_uart|r_val~0_combout\,
	ena2 => \inst2|jtag_uart|fifo_wr~q\,
	clr0 => \inst2|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	portadatain => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y40_N4
\inst2|jtag_uart|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|Add0~4_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\inst2|jtag_uart|Add0~3\ & VCC)) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst2|jtag_uart|Add0~3\ $ (GND)))
-- \inst2|jtag_uart|Add0~5\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\inst2|jtag_uart|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart|Add0~3\,
	combout => \inst2|jtag_uart|Add0~4_combout\,
	cout => \inst2|jtag_uart|Add0~5\);

-- Location: LCCOMB_X53_Y40_N10
\inst2|jtag_uart|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|Add0~10_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst2|jtag_uart|Add0~9\)) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\inst2|jtag_uart|Add0~9\ & VCC))
-- \inst2|jtag_uart|Add0~11\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst2|jtag_uart|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \inst2|jtag_uart|Add0~9\,
	combout => \inst2|jtag_uart|Add0~10_combout\,
	cout => \inst2|jtag_uart|Add0~11\);

-- Location: LCCOMB_X53_Y40_N12
\inst2|jtag_uart|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|Add0~12_combout\ = !\inst2|jtag_uart|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|jtag_uart|Add0~11\,
	combout => \inst2|jtag_uart|Add0~12_combout\);

-- Location: LCCOMB_X44_Y41_N30
\inst2|timer|internal_counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[15]~62_combout\ = (\inst2|timer|internal_counter\(15) & (\inst2|timer|internal_counter[14]~61\ $ (GND))) # (!\inst2|timer|internal_counter\(15) & (!\inst2|timer|internal_counter[14]~61\ & VCC))
-- \inst2|timer|internal_counter[15]~63\ = CARRY((\inst2|timer|internal_counter\(15) & !\inst2|timer|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(15),
	datad => VCC,
	cin => \inst2|timer|internal_counter[14]~61\,
	combout => \inst2|timer|internal_counter[15]~62_combout\,
	cout => \inst2|timer|internal_counter[15]~63\);

-- Location: LCCOMB_X44_Y40_N22
\inst2|timer|internal_counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[27]~86_combout\ = (\inst2|timer|internal_counter\(27) & (\inst2|timer|internal_counter[26]~85\ & VCC)) # (!\inst2|timer|internal_counter\(27) & (!\inst2|timer|internal_counter[26]~85\))
-- \inst2|timer|internal_counter[27]~87\ = CARRY((!\inst2|timer|internal_counter\(27) & !\inst2|timer|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(27),
	datad => VCC,
	cin => \inst2|timer|internal_counter[26]~85\,
	combout => \inst2|timer|internal_counter[27]~86_combout\,
	cout => \inst2|timer|internal_counter[27]~87\);

-- Location: FF_X53_Y36_N9
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: LCCOMB_X50_Y35_N30
\inst2|addr_router_001|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal2~1_combout\ = (!\inst2|cpu|M_alu_result\(8) & (!\inst2|cpu|M_alu_result\(6) & !\inst2|cpu|M_alu_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_alu_result\(8),
	datac => \inst2|cpu|M_alu_result\(6),
	datad => \inst2|cpu|M_alu_result\(7),
	combout => \inst2|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X51_Y38_N6
\inst2|led_out|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|always0~0_combout\ = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & (!\inst2|led_out_s1_translator|wait_latency_counter\(0) & !\inst2|led_out_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|led_out_s1_translator|wait_latency_counter\(0),
	datad => \inst2|led_out_s1_translator|wait_latency_counter\(1),
	combout => \inst2|led_out|always0~0_combout\);

-- Location: FF_X59_Y33_N9
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1));

-- Location: FF_X60_Y34_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X60_Y34_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\);

-- Location: LCCOMB_X51_Y38_N12
\inst2|led_out_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator|read_latency_shift_reg~2_combout\ = (!\inst2|cpu|M_alu_result\(4) & (\inst2|cpu|M_alu_result\(5) & (\inst2|addr_router_001|Equal2~2_combout\ & \inst2|cpu|clr_break_line~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(4),
	datab => \inst2|cpu|M_alu_result\(5),
	datac => \inst2|addr_router_001|Equal2~2_combout\,
	datad => \inst2|cpu|clr_break_line~q\,
	combout => \inst2|led_out_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X51_Y38_N30
\inst2|led_out_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator|read_latency_shift_reg~3_combout\ = (\inst2|led_out_s1_translator|read_latency_shift_reg~2_combout\ & (!\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|led_out_s1_translator|av_waitrequest_generated~0_combout\ & !\inst2|led_out_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|led_out_s1_translator|av_waitrequest_generated~0_combout\,
	datad => \inst2|led_out_s1_translator|wait_latency_counter\(1),
	combout => \inst2|led_out_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X52_Y38_N7
\inst2|jtag_uart|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|av_waitrequest~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|av_waitrequest~q\);

-- Location: FF_X49_Y39_N13
\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X48_Y36_N2
\inst2|addr_router|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router|Equal1~1_combout\ = (!\inst2|cpu|ic_fill_tag\(2) & (!\inst2|cpu|ic_fill_tag\(1) & (!\inst2|cpu|ic_fill_tag\(3) & !\inst2|cpu|ic_fill_tag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_tag\(2),
	datab => \inst2|cpu|ic_fill_tag\(1),
	datac => \inst2|cpu|ic_fill_tag\(3),
	datad => \inst2|cpu|ic_fill_tag\(0),
	combout => \inst2|addr_router|Equal1~1_combout\);

-- Location: FF_X52_Y33_N11
\inst2|cpu_jtag_debug_module_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X52_Y34_N28
\inst2|cmd_xbar_demux_001|sink_ready~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|sink_ready~3_combout\ = (\inst2|cpu|clr_break_line~q\ & (\inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ & (\inst2|cmd_xbar_demux_001|sink_ready~2_combout\ & 
-- !\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|clr_break_line~q\,
	datab => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst2|cmd_xbar_demux_001|sink_ready~2_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|cmd_xbar_demux_001|sink_ready~3_combout\);

-- Location: FF_X46_Y34_N3
\inst2|cpu|E_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(5));

-- Location: LCCOMB_X46_Y34_N2
\inst2|cpu|Equal130~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_iw\(5),
	datad => \inst2|cpu|E_iw\(2),
	combout => \inst2|cpu|Equal130~0_combout\);

-- Location: LCCOMB_X48_Y35_N4
\inst2|cpu|E_op_eret~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(12),
	datab => \inst2|cpu|Equal130~1_combout\,
	datac => \inst2|cpu|E_iw\(11),
	combout => \inst2|cpu|E_op_eret~0_combout\);

-- Location: FF_X49_Y35_N31
\inst2|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|wait_for_one_post_bret_inst~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X40_Y33_N6
\inst2|cpu|M_st_data[21]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(5),
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_st_data[21]~25_combout\);

-- Location: LCCOMB_X39_Y33_N2
\inst2|cpu|Add8|auto_generated|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|M_st_data[20]~15_combout\,
	datac => \inst2|cpu|E_src2_imm\(4),
	datad => \inst2|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst2|cpu|Add8|auto_generated|_~1_combout\);

-- Location: LCCOMB_X39_Y33_N12
\inst2|cpu|E_src1[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_prelim\(4),
	datac => \inst2|cpu|M_shift_rot_result\(4),
	datad => \inst2|cpu|E_src1_hazard_M~q\,
	combout => \inst2|cpu|E_src1[4]~1_combout\);

-- Location: LCCOMB_X40_Y36_N6
\inst2|cpu|M_wr_data_unfiltered[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_or_div_done~q\,
	datab => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(3),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[3]~4_combout\);

-- Location: LCCOMB_X38_Y37_N22
\inst2|cpu|M_st_data[17]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(1),
	combout => \inst2|cpu|M_st_data[17]~29_combout\);

-- Location: LCCOMB_X39_Y35_N16
\inst2|cpu|Add8|auto_generated|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|M_st_data[16]~4_combout\,
	datac => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datad => \inst2|cpu|E_src2_imm\(0),
	combout => \inst2|cpu|Add8|auto_generated|_~5_combout\);

-- Location: FF_X43_Y37_N19
\inst2|cpu|E_src2_imm[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[18]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(18));

-- Location: LCCOMB_X41_Y35_N30
\inst2|cpu|Add8|auto_generated|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_stw_data[18]~1_combout\,
	datad => \inst2|cpu|E_src2_imm\(18),
	combout => \inst2|cpu|Add8|auto_generated|_~7_combout\);

-- Location: LCCOMB_X43_Y37_N30
\inst2|cpu|Add8|auto_generated|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst2|cpu|E_src2_imm\(17),
	datac => \inst2|cpu|E_stw_data[17]~2_combout\,
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|Add8|auto_generated|_~8_combout\);

-- Location: LCCOMB_X39_Y36_N10
\inst2|cpu|M_wr_data_unfiltered[16]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_result\(16),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[16]~18_combout\);

-- Location: LCCOMB_X45_Y32_N10
\inst2|cpu|Add8|auto_generated|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_src2_imm\(15),
	datad => \inst2|cpu|M_st_data[15]~1_combout\,
	combout => \inst2|cpu|Add8|auto_generated|_~10_combout\);

-- Location: LCCOMB_X44_Y32_N28
\inst2|cpu|Add8|auto_generated|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst2|cpu|M_st_data[13]~19_combout\,
	datad => \inst2|cpu|E_src2_imm\(13),
	combout => \inst2|cpu|Add8|auto_generated|_~12_combout\);

-- Location: LCCOMB_X44_Y32_N30
\inst2|cpu|Add8|auto_generated|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst2|cpu|M_st_data[12]~16_combout\,
	datad => \inst2|cpu|E_src2_imm\(12),
	combout => \inst2|cpu|Add8|auto_generated|_~13_combout\);

-- Location: LCCOMB_X40_Y36_N10
\inst2|cpu|Add8|auto_generated|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_imm\(11),
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|cpu|M_st_data[11]~13_combout\,
	combout => \inst2|cpu|Add8|auto_generated|_~14_combout\);

-- Location: LCCOMB_X43_Y33_N10
\inst2|cpu|M_wr_data_unfiltered[10]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_alu_result\(10),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(10),
	combout => \inst2|cpu|M_wr_data_unfiltered[10]~30_combout\);

-- Location: LCCOMB_X40_Y35_N22
\inst2|cpu|M_st_data[10]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(10),
	combout => \inst2|cpu|M_st_data[10]~36_combout\);

-- Location: FF_X45_Y35_N29
\inst2|cpu|E_src2_imm[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[10]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(10));

-- Location: LCCOMB_X40_Y35_N16
\inst2|cpu|Add8|auto_generated|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_imm\(10),
	datab => \inst2|cpu|M_st_data[10]~11_combout\,
	datac => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|Add8|auto_generated|_~15_combout\);

-- Location: LCCOMB_X38_Y34_N28
\inst2|cpu|M_wr_data_unfiltered[8]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_or_div_done~q\,
	datab => \inst2|cpu|M_alu_result\(8),
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(8),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[8]~34_combout\);

-- Location: FF_X45_Y35_N19
\inst2|cpu|E_src2_imm[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[7]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(7));

-- Location: LCCOMB_X41_Y33_N8
\inst2|cpu|Add8|auto_generated|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|M_st_data[22]~21_combout\,
	datac => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datad => \inst2|cpu|E_src2_imm\(6),
	combout => \inst2|cpu|Add8|auto_generated|_~19_combout\);

-- Location: FF_X49_Y36_N17
\inst2|cpu|E_extra_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[17]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(17));

-- Location: LCCOMB_X41_Y35_N26
\inst2|cpu|E_src2[18]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_stw_data[18]~1_combout\,
	datad => \inst2|cpu|E_src2_imm\(18),
	combout => \inst2|cpu|E_src2[18]~3_combout\);

-- Location: FF_X47_Y37_N3
\inst2|cpu|E_extra_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[15]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(15));

-- Location: LCCOMB_X46_Y35_N26
\inst2|cpu|E_alu_result[17]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_src2[17]~4_combout\,
	datac => \inst2|cpu|E_compare_op\(1),
	datad => \inst2|cpu|E_src1[17]~9_combout\,
	combout => \inst2|cpu|E_alu_result[17]~10_combout\);

-- Location: LCCOMB_X46_Y35_N12
\inst2|cpu|E_alu_result[17]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result[17]~10_combout\,
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_ctrl_retaddr~q\,
	datad => \inst2|cpu|E_extra_pc\(15),
	combout => \inst2|cpu|E_alu_result[17]~11_combout\);

-- Location: LCCOMB_X46_Y37_N8
\inst2|cpu|E_src2[16]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src2_imm\(16),
	datac => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|cpu|E_stw_data[16]~3_combout\,
	combout => \inst2|cpu|E_src2[16]~5_combout\);

-- Location: LCCOMB_X46_Y37_N6
\inst2|cpu|E_wrctl_data_ienable_reg_irq16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_compare_op\(1),
	datac => \inst2|cpu|E_src2[16]~5_combout\,
	datad => \inst2|cpu|E_src1[16]~10_combout\,
	combout => \inst2|cpu|E_wrctl_data_ienable_reg_irq16~0_combout\);

-- Location: LCCOMB_X46_Y35_N30
\inst2|cpu|E_wrctl_data_ienable_reg_irq16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datad => \inst2|cpu|E_wrctl_data_ienable_reg_irq16~0_combout\,
	combout => \inst2|cpu|E_wrctl_data_ienable_reg_irq16~1_combout\);

-- Location: FF_X47_Y37_N5
\inst2|cpu|E_extra_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[14]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(14));

-- Location: LCCOMB_X46_Y36_N30
\inst2|cpu|E_alu_result[15]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_compare_op\(1),
	datac => \inst2|cpu|E_src1[15]~11_combout\,
	datad => \inst2|cpu|E_src2[15]~6_combout\,
	combout => \inst2|cpu|E_alu_result[15]~13_combout\);

-- Location: LCCOMB_X45_Y32_N6
\inst2|cpu|E_src2[14]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data[14]~22_combout\,
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_src2_imm\(14),
	combout => \inst2|cpu|E_src2[14]~7_combout\);

-- Location: LCCOMB_X46_Y36_N10
\inst2|cpu|E_alu_result[14]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[14]~12_combout\,
	datab => \inst2|cpu|E_compare_op\(1),
	datac => \inst2|cpu|E_src2[14]~7_combout\,
	datad => \inst2|cpu|E_compare_op\(0),
	combout => \inst2|cpu|E_alu_result[14]~16_combout\);

-- Location: LCCOMB_X46_Y36_N22
\inst2|cpu|E_alu_result[13]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_src1[13]~13_combout\,
	datac => \inst2|cpu|E_compare_op\(1),
	datad => \inst2|cpu|E_src2[13]~8_combout\,
	combout => \inst2|cpu|E_alu_result[13]~19_combout\);

-- Location: FF_X47_Y37_N31
\inst2|cpu|E_extra_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[10]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(10));

-- Location: LCCOMB_X46_Y36_N26
\inst2|cpu|E_alu_result[12]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_compare_op\(1),
	datac => \inst2|cpu|E_src1[12]~14_combout\,
	datad => \inst2|cpu|E_src2[12]~9_combout\,
	combout => \inst2|cpu|E_alu_result[12]~22_combout\);

-- Location: LCCOMB_X46_Y36_N4
\inst2|cpu|E_alu_result[12]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result[12]~22_combout\,
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_ctrl_retaddr~q\,
	datad => \inst2|cpu|E_extra_pc\(10),
	combout => \inst2|cpu|E_alu_result[12]~23_combout\);

-- Location: FF_X49_Y38_N11
\inst2|cpu|E_extra_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[8]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(8));

-- Location: FF_X49_Y36_N19
\inst2|cpu|E_extra_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[7]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(7));

-- Location: LCCOMB_X45_Y32_N0
\inst2|cpu|E_src2[7]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_imm\(7),
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|M_st_data[23]~0_combout\,
	combout => \inst2|cpu|E_src2[7]~15_combout\);

-- Location: LCCOMB_X43_Y36_N14
\inst2|cpu|E_alu_result[6]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[6]~21_combout\,
	datab => \inst2|cpu|E_src2[6]~16_combout\,
	datac => \inst2|cpu|E_compare_op\(0),
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[6]~41_combout\);

-- Location: LCCOMB_X41_Y35_N14
\inst2|cpu|E_src2[2]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|M_st_data[18]~10_combout\,
	datad => \inst2|cpu|E_src2_imm\(2),
	combout => \inst2|cpu|E_src2[2]~20_combout\);

-- Location: LCCOMB_X52_Y38_N30
\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst2|cpu_data_master_translator|uav_read~0_combout\ & \inst2|led_out_s1_translator|read_latency_shift_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|cpu_data_master_translator|uav_read~0_combout\,
	datad => \inst2|led_out_s1_translator|read_latency_shift_reg~4_combout\,
	combout => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X59_Y33_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2));

-- Location: FF_X58_Y32_N9
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X59_Y32_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(0),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X59_Y33_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X57_Y39_N11
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: FF_X53_Y39_N21
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X53_Y39_N20
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(1),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: FF_X41_Y37_N17
\inst2|cpu|W_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_dst_regnum\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_dst_regnum\(1));

-- Location: FF_X41_Y37_N19
\inst2|cpu|W_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_dst_regnum\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_dst_regnum\(0));

-- Location: LCCOMB_X41_Y37_N16
\inst2|cpu|D_src2_hazard_W~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(22),
	datab => \inst2|cpu|D_iw\(23),
	datac => \inst2|cpu|W_dst_regnum\(1),
	datad => \inst2|cpu|W_dst_regnum\(0),
	combout => \inst2|cpu|D_src2_hazard_W~0_combout\);

-- Location: LCCOMB_X46_Y38_N10
\inst2|cpu|D_ctrl_b_not_src~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~0_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_ctrl_b_not_src~0_combout\,
	datad => \inst2|cpu|D_iw\(2),
	combout => \inst2|cpu|D_ctrl_b_not_src~1_combout\);

-- Location: LCCOMB_X40_Y37_N30
\inst2|cpu|D_src2_hazard_M~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(25),
	datab => \inst2|cpu|M_dst_regnum\(2),
	datac => \inst2|cpu|M_dst_regnum\(3),
	datad => \inst2|cpu|D_iw\(24),
	combout => \inst2|cpu|D_src2_hazard_M~1_combout\);

-- Location: FF_X41_Y37_N31
\inst2|cpu|E_wr_dst_reg_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_wr_dst_reg~28_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_wr_dst_reg_from_D~q\);

-- Location: FF_X43_Y32_N25
\inst2|cpu|M_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|Add9~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_cnt\(4));

-- Location: LCCOMB_X52_Y38_N6
\inst2|jtag_uart|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_waitrequest~0_combout\ = (\inst2|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (!\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst2|jtag_uart|av_waitrequest~q\ & \inst2|addr_router_001|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|jtag_uart|av_waitrequest~q\,
	datad => \inst2|addr_router_001|Equal5~0_combout\,
	combout => \inst2|jtag_uart|av_waitrequest~0_combout\);

-- Location: FF_X51_Y36_N11
\inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: FF_X49_Y39_N23
\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X50_Y39_N30
\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\inst2|cpu_data_master_translator|read_accepted~q\ & (\inst2|cpu|d_read~q\ & (\inst2|sysid_control_slave_translator|read_latency_shift_reg~2_combout\ 
-- & \inst2|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_data_master_translator|read_accepted~q\,
	datab => \inst2|cpu|d_read~q\,
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg~2_combout\,
	datad => \inst2|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X49_Y39_N12
\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))) # (!\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X52_Y35_N6
\inst2|cpu_jtag_debug_module_translator|av_begintransfer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|av_begintransfer~1_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|cpu|d_write~q\) # ((\inst2|cpu|d_read~q\ & !\inst2|cpu_data_master_translator|read_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_read~q\,
	datab => \inst2|cpu|d_write~q\,
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu_data_master_translator|read_accepted~q\,
	combout => \inst2|cpu_jtag_debug_module_translator|av_begintransfer~1_combout\);

-- Location: FF_X52_Y36_N21
\inst2|cpu|ic_fill_prevent_refill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_prevent_refill_nxt~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_prevent_refill~q\);

-- Location: LCCOMB_X51_Y34_N14
\inst2|cmd_xbar_demux|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux|WideOr0~0_combout\ = (\inst2|cpu|clr_break_line~q\ & (\inst2|cmd_xbar_mux_001|saved_grant\(0) & !\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|clr_break_line~q\,
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|cmd_xbar_demux|WideOr0~0_combout\);

-- Location: FF_X52_Y36_N7
\inst2|limiter|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|limiter|pending_response_count[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|limiter|pending_response_count\(0));

-- Location: LCCOMB_X52_Y33_N2
\inst2|cpu_jtag_debug_module_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|Add0~0_combout\ = \inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(1) $ (\inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(1),
	datad => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst2|cpu_jtag_debug_module_translator|Add0~0_combout\);

-- Location: LCCOMB_X52_Y33_N10
\inst2|cpu_jtag_debug_module_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|wait_latency_counter~2_combout\ = (!\inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ & (\inst2|cpu_jtag_debug_module_translator|av_begintransfer~2_combout\ & (\inst2|cpu|clr_break_line~q\ & 
-- \inst2|cpu_jtag_debug_module_translator|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst2|cpu_jtag_debug_module_translator|av_begintransfer~2_combout\,
	datac => \inst2|cpu|clr_break_line~q\,
	datad => \inst2|cpu_jtag_debug_module_translator|Add0~0_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter~2_combout\);

-- Location: FF_X44_Y38_N11
\inst2|cpu|E_ctrl_flush_pipe_always\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_flush_pipe_always~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_flush_pipe_always~q\);

-- Location: LCCOMB_X41_Y33_N30
\inst2|cpu|E_src2[30]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|M_wr_data_unfiltered[30]~42_combout\,
	datac => \inst2|cpu|E_src2_prelim\(30),
	datad => \inst2|cpu|E_src2_hazard_M~q\,
	combout => \inst2|cpu|E_src2[30]~25_combout\);

-- Location: LCCOMB_X40_Y34_N30
\inst2|cpu|M_wr_data_unfiltered[29]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(29),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_alu_result\(29),
	combout => \inst2|cpu|M_wr_data_unfiltered[29]~43_combout\);

-- Location: FF_X43_Y37_N23
\inst2|cpu|E_src2_imm[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[29]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(29));

-- Location: FF_X41_Y36_N7
\inst2|cpu|M_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[27]~61_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(27));

-- Location: FF_X38_Y33_N31
\inst2|cpu|av_ld_data_aligned_or_div[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte3_data[1]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(25));

-- Location: FF_X43_Y37_N15
\inst2|cpu|E_src2_imm[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[24]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(24));

-- Location: FF_X43_Y37_N9
\inst2|cpu|E_src2_imm[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[23]~28_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(23));

-- Location: FF_X45_Y33_N9
\inst2|cpu|av_ld_data_aligned_or_div[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte2_data[7]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(23));

-- Location: FF_X44_Y33_N27
\inst2|cpu|M_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[23]~69_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(23));

-- Location: LCCOMB_X44_Y33_N6
\inst2|cpu|M_wr_data_unfiltered[23]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(23),
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(23),
	datad => \inst2|cpu|av_ld_or_div_done~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[23]~55_combout\);

-- Location: LCCOMB_X39_Y34_N22
\inst2|cpu|E_src2[23]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src2_imm\(23),
	datac => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|cpu|E_stw_data[23]~4_combout\,
	combout => \inst2|cpu|E_src2[23]~39_combout\);

-- Location: FF_X41_Y33_N1
\inst2|cpu|E_src2_imm[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[22]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(22));

-- Location: FF_X38_Y35_N11
\inst2|cpu|av_ld_data_aligned_or_div[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte2_data[6]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(22));

-- Location: FF_X38_Y35_N21
\inst2|cpu|M_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[22]~71_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(22));

-- Location: LCCOMB_X38_Y35_N6
\inst2|cpu|M_wr_data_unfiltered[22]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(22),
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|av_ld_or_div_done~q\,
	datad => \inst2|cpu|M_alu_result\(22),
	combout => \inst2|cpu|M_wr_data_unfiltered[22]~57_combout\);

-- Location: LCCOMB_X41_Y33_N26
\inst2|cpu|E_src2[22]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_stw_data[22]~5_combout\,
	datad => \inst2|cpu|E_src2_imm\(22),
	combout => \inst2|cpu|E_src2[22]~40_combout\);

-- Location: FF_X45_Y33_N3
\inst2|cpu|av_ld_data_aligned_or_div[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte2_data[5]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(21));

-- Location: FF_X43_Y37_N3
\inst2|cpu|E_src2_imm[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[20]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(20));

-- Location: FF_X45_Y33_N5
\inst2|cpu|av_ld_data_aligned_or_div[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte2_data[4]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(20));

-- Location: LCCOMB_X45_Y34_N6
\inst2|cpu|Add8|auto_generated|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst2|cpu|E_src2[31]~24_combout\,
	datad => \inst2|cpu|E_ctrl_alu_signed_comparison~q\,
	combout => \inst2|cpu|Add8|auto_generated|_~20_combout\);

-- Location: LCCOMB_X44_Y32_N20
\inst2|cpu|Add8|auto_generated|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_src2_imm\(30),
	datac => \inst2|cpu|E_src2[30]~25_combout\,
	datad => \inst2|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst2|cpu|Add8|auto_generated|_~21_combout\);

-- Location: LCCOMB_X44_Y32_N22
\inst2|cpu|Add8|auto_generated|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_imm\(29),
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst2|cpu|E_src2[29]~27_combout\,
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|Add8|auto_generated|_~22_combout\);

-- Location: LCCOMB_X44_Y34_N22
\inst2|cpu|Add8|auto_generated|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst2|cpu|E_src2_imm\(28),
	datad => \inst2|cpu|E_src2[28]~29_combout\,
	combout => \inst2|cpu|Add8|auto_generated|_~23_combout\);

-- Location: LCCOMB_X40_Y35_N24
\inst2|cpu|Add8|auto_generated|_~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_src2[26]~33_combout\,
	datac => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datad => \inst2|cpu|E_src2_imm\(26),
	combout => \inst2|cpu|Add8|auto_generated|_~25_combout\);

-- Location: LCCOMB_X39_Y34_N8
\inst2|cpu|Add8|auto_generated|_~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[25]~35_combout\,
	datab => \inst2|cpu|E_src2_imm\(25),
	datac => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst2|cpu|Add8|auto_generated|_~26_combout\);

-- Location: LCCOMB_X44_Y32_N10
\inst2|cpu|Add8|auto_generated|_~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_stw_data[23]~4_combout\,
	datac => \inst2|cpu|E_src2_imm\(23),
	datad => \inst2|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst2|cpu|Add8|auto_generated|_~28_combout\);

-- Location: LCCOMB_X41_Y33_N28
\inst2|cpu|Add8|auto_generated|_~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_stw_data[22]~5_combout\,
	datac => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datad => \inst2|cpu|E_src2_imm\(22),
	combout => \inst2|cpu|Add8|auto_generated|_~29_combout\);

-- Location: LCCOMB_X44_Y32_N4
\inst2|cpu|Add8|auto_generated|_~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_imm\(20),
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst2|cpu|E_stw_data[20]~7_combout\,
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|Add8|auto_generated|_~31_combout\);

-- Location: LCCOMB_X49_Y35_N26
\inst2|cpu|F_iw~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|hbreak_enabled~q\,
	datad => \inst2|cpu|latched_oci_tb_hbreak_req~q\,
	combout => \inst2|cpu|F_iw~6_combout\);

-- Location: FF_X56_Y31_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~0_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~q\);

-- Location: FF_X48_Y35_N11
\inst2|cpu|M_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_iw[16]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(16));

-- Location: FF_X46_Y34_N13
\inst2|cpu|M_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_iw\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(11));

-- Location: FF_X46_Y34_N11
\inst2|cpu|M_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_iw[5]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(5));

-- Location: FF_X46_Y34_N29
\inst2|cpu|M_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_iw\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(12));

-- Location: LCCOMB_X46_Y34_N12
\inst2|cpu|hbreak_enabled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_iw\(4),
	datab => \inst2|cpu|M_iw\(12),
	datac => \inst2|cpu|M_iw\(11),
	datad => \inst2|cpu|M_iw\(5),
	combout => \inst2|cpu|hbreak_enabled~1_combout\);

-- Location: FF_X46_Y34_N7
\inst2|cpu|M_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_iw[0]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(0));

-- Location: LCCOMB_X49_Y34_N6
\inst2|cpu|W_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_stall~0_combout\,
	datab => \inst2|cpu|d_write~q\,
	datac => \inst2|cpu|d_write_nxt~2_combout\,
	datad => \inst2|cpu|M_valid_from_E~q\,
	combout => \inst2|cpu|W_valid~0_combout\);

-- Location: FF_X53_Y33_N9
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X49_Y35_N20
\inst2|cpu|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|wait_for_one_post_bret_inst~q\,
	datab => \inst2|cpu|W_stall~2_combout\,
	datac => \inst2|cpu|hbreak_enabled~q\,
	datad => \inst2|cpu|E_valid~0_combout\,
	combout => \inst2|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCCOMB_X49_Y35_N30
\inst2|cpu|wait_for_one_post_bret_inst~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|wait_for_one_post_bret_inst~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \inst2|cpu|wait_for_one_post_bret_inst~1_combout\);

-- Location: LCCOMB_X44_Y38_N28
\inst2|cpu|Equal107~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(12),
	datab => \inst2|cpu|D_iw\(16),
	datac => \inst2|cpu|D_ctrl_retaddr~0_combout\,
	datad => \inst2|cpu|D_iw\(11),
	combout => \inst2|cpu|Equal107~2_combout\);

-- Location: LCCOMB_X44_Y38_N22
\inst2|cpu|D_dst_regnum[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(14),
	datac => \inst2|cpu|D_iw\(15),
	datad => \inst2|cpu|Equal107~2_combout\,
	combout => \inst2|cpu|D_dst_regnum[0]~0_combout\);

-- Location: FF_X51_Y34_N21
\inst2|cpu|d_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~64_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(21));

-- Location: LCCOMB_X41_Y38_N12
\inst2|cpu|Equal4~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|Equal4~4_combout\);

-- Location: LCCOMB_X41_Y37_N18
\inst2|cpu|D_src1_hazard_W~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(27),
	datab => \inst2|cpu|W_dst_regnum\(1),
	datac => \inst2|cpu|W_dst_regnum\(0),
	datad => \inst2|cpu|D_iw\(28),
	combout => \inst2|cpu|D_src1_hazard_W~1_combout\);

-- Location: LCCOMB_X44_Y37_N6
\inst2|cpu|D_src1_hazard_M~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(31),
	datac => \inst2|cpu|M_dst_regnum\(4),
	datad => \inst2|cpu|M_wr_dst_reg~q\,
	combout => \inst2|cpu|D_src1_hazard_M~0_combout\);

-- Location: FF_X54_Y37_N27
\inst2|cpu|d_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_data[4]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(4));

-- Location: FF_X54_Y35_N9
\inst2|cpu|d_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(20));

-- Location: FF_X54_Y40_N19
\inst2|cpu|d_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(12));

-- Location: FF_X40_Y36_N29
\inst2|cpu|W_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[3]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(3));

-- Location: FF_X54_Y36_N9
\inst2|cpu|d_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_data[3]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(3));

-- Location: FF_X48_Y32_N9
\inst2|cpu|d_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(19));

-- Location: FF_X47_Y39_N17
\inst2|cpu|d_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~36_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(11));

-- Location: FF_X54_Y34_N21
\inst2|cpu|d_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~47_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(17));

-- Location: FF_X46_Y35_N7
\inst2|cpu|E_control_reg_rddata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_control_reg_rddata_muxed[1]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_control_reg_rddata\(1));

-- Location: FF_X49_Y40_N17
\inst2|cpu|d_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_data[0]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(0));

-- Location: FF_X51_Y34_N31
\inst2|cpu|d_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~68_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(16));

-- Location: FF_X47_Y32_N11
\inst2|cpu|d_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~54_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(8));

-- Location: FF_X48_Y32_N27
\inst2|cpu|d_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~56_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(24));

-- Location: LCCOMB_X43_Y37_N18
\inst2|cpu|D_src2_imm[18]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_iw\(8),
	datad => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \inst2|cpu|D_src2_imm[18]~8_combout\);

-- Location: FF_X45_Y32_N21
\inst2|cpu|W_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[15]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(15));

-- Location: FF_X54_Y36_N29
\inst2|cpu|d_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~58_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(14));

-- Location: LCCOMB_X45_Y35_N28
\inst2|cpu|D_src2_imm[10]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|cpu|D_iw\(16),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|D_src2_imm[10]~15_combout\);

-- Location: LCCOMB_X45_Y35_N18
\inst2|cpu|D_src2_imm[7]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(2),
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datad => \inst2|cpu|D_iw\(13),
	combout => \inst2|cpu|D_src2_imm[7]~18_combout\);

-- Location: FF_X50_Y40_N27
\inst2|cpu|d_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_data[6]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(6));

-- Location: FF_X52_Y37_N11
\inst2|cpu|d_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(22));

-- Location: FF_X49_Y37_N17
\inst2|cpu|D_pc_plus_one[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[17]~34_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(17));

-- Location: FF_X49_Y37_N13
\inst2|cpu|D_pc_plus_one[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(15));

-- Location: FF_X49_Y37_N11
\inst2|cpu|D_pc_plus_one[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(14));

-- Location: FF_X49_Y37_N5
\inst2|cpu|D_pc_plus_one[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(11));

-- Location: FF_X49_Y37_N3
\inst2|cpu|D_pc_plus_one[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(10));

-- Location: LCCOMB_X49_Y36_N16
\inst2|cpu|D_extra_pc[17]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(21),
	datab => \inst2|cpu|D_pc_plus_one\(17),
	datac => \inst2|cpu|Add1~16_combout\,
	datad => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst2|cpu|D_extra_pc[17]~1_combout\);

-- Location: LCCOMB_X47_Y37_N2
\inst2|cpu|D_extra_pc[15]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc_plus_one\(15),
	datab => \inst2|cpu|D_iw\(21),
	datac => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst2|cpu|Add1~12_combout\,
	combout => \inst2|cpu|D_extra_pc[15]~3_combout\);

-- Location: LCCOMB_X45_Y35_N14
\inst2|cpu|D_control_reg_rddata_muxed[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(6),
	datac => \inst2|cpu|D_iw\(7),
	datad => \inst2|cpu|D_iw\(8),
	combout => \inst2|cpu|D_control_reg_rddata_muxed[16]~0_combout\);

-- Location: LCCOMB_X47_Y37_N4
\inst2|cpu|D_extra_pc[14]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc_plus_one\(14),
	datab => \inst2|cpu|D_iw\(21),
	datac => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst2|cpu|Add1~10_combout\,
	combout => \inst2|cpu|D_extra_pc[14]~4_combout\);

-- Location: LCCOMB_X47_Y37_N30
\inst2|cpu|D_extra_pc[10]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst2|cpu|D_iw\(21),
	datac => \inst2|cpu|D_pc_plus_one\(10),
	datad => \inst2|cpu|Add1~2_combout\,
	combout => \inst2|cpu|D_extra_pc[10]~8_combout\);

-- Location: FF_X49_Y38_N31
\inst2|cpu|D_pc_plus_one[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(8));

-- Location: LCCOMB_X49_Y38_N10
\inst2|cpu|D_extra_pc[8]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(21),
	datab => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst2|cpu|D_pc_plus_one\(8),
	datad => \inst2|cpu|D_br_taken_waddr_partial\(8),
	combout => \inst2|cpu|D_extra_pc[8]~10_combout\);

-- Location: FF_X49_Y38_N29
\inst2|cpu|D_pc_plus_one[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(7));

-- Location: LCCOMB_X49_Y36_N18
\inst2|cpu|D_extra_pc[7]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(21),
	datab => \inst2|cpu|D_pc_plus_one\(7),
	datac => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst2|cpu|D_br_taken_waddr_partial\(7),
	combout => \inst2|cpu|D_extra_pc[7]~11_combout\);

-- Location: FF_X58_Y33_N17
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X57_Y31_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(1),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X59_Y33_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X59_Y34_N31
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X58_Y32_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(0),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X57_Y39_N15
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: FF_X57_Y39_N25
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X57_Y39_N18
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(2),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X57_Y39_N10
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: LCCOMB_X56_Y36_N28
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X56_Y36_N16
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X41_Y38_N8
\inst2|cpu|D_wr_dst_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~4_combout\,
	datab => \inst2|cpu|Equal4~6_combout\,
	datac => \inst2|cpu|Equal4~5_combout\,
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|D_wr_dst_reg~25_combout\);

-- Location: LCCOMB_X41_Y37_N0
\inst2|cpu|D_wr_dst_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_br~0_combout\,
	datab => \inst2|cpu|Equal4~7_combout\,
	datac => \inst2|cpu|D_iw\(0),
	datad => \inst2|cpu|D_wr_dst_reg~25_combout\,
	combout => \inst2|cpu|D_wr_dst_reg~26_combout\);

-- Location: LCCOMB_X40_Y37_N12
\inst2|cpu|D_wr_dst_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_dst_regnum[3]~7_combout\,
	datab => \inst2|cpu|D_dst_regnum[2]~6_combout\,
	datac => \inst2|cpu|D_dst_regnum[0]~5_combout\,
	datad => \inst2|cpu|D_dst_regnum[4]~8_combout\,
	combout => \inst2|cpu|D_wr_dst_reg~27_combout\);

-- Location: LCCOMB_X41_Y37_N30
\inst2|cpu|D_wr_dst_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_wr_dst_reg~27_combout\,
	datab => \inst2|cpu|D_wr_dst_reg~26_combout\,
	datac => \inst2|cpu|D_wr_dst_reg~29_combout\,
	datad => \inst2|cpu|D_dst_regnum[1]~4_combout\,
	combout => \inst2|cpu|D_wr_dst_reg~28_combout\);

-- Location: FF_X49_Y40_N3
\inst2|timer_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(7));

-- Location: FF_X49_Y40_N29
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|av_readdata[7]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X49_Y40_N2
\inst2|rsp_xbar_mux_001|src_data[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[7]~4_combout\ = (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst2|timer_s1_translator|av_readdata_pre\(7)) # ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7) & 
-- \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7) & 
-- ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(7),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[7]~4_combout\);

-- Location: LCCOMB_X79_Y33_N24
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a183~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a151~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\);

-- Location: LCCOMB_X79_Y33_N10
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~5_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a247~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a215~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~4_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~5_combout\);

-- Location: FF_X48_Y40_N23
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[15]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X49_Y39_N22
\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst2|sysid_control_slave_translator|read_latency_shift_reg~4_combout\) # 
-- ((\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_control_slave_translator|read_latency_shift_reg~4_combout\,
	datab => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X49_Y34_N7
\inst2|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|W_valid~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_valid~q\);

-- Location: FF_X48_Y34_N13
\inst2|cpu|W_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_ctrl_crst~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_ctrl_crst~q\);

-- Location: LCCOMB_X48_Y34_N12
\inst2|cpu|F_inst_ram_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_valid~q\,
	datab => \inst2|cpu|F_pc\(10),
	datac => \inst2|cpu|W_ctrl_crst~q\,
	datad => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst2|cpu|F_inst_ram_hit~0_combout\);

-- Location: LCCOMB_X48_Y38_N18
\inst2|cpu|F_ic_valid~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(0),
	datab => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1),
	datac => \inst2|cpu|F_pc\(1),
	datad => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst2|cpu|F_ic_valid~2_combout\);

-- Location: LCCOMB_X48_Y38_N10
\inst2|cpu|F_ic_valid~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(1),
	datab => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3),
	datac => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst2|cpu|F_ic_valid~2_combout\,
	combout => \inst2|cpu|F_ic_valid~3_combout\);

-- Location: LCCOMB_X41_Y38_N18
\inst2|cpu|Equal4~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|Equal4~8_combout\);

-- Location: LCCOMB_X48_Y37_N12
\inst2|cpu|F_ic_fill_same_tag_line~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_tag\(4),
	datab => \inst2|cpu|F_pc\(15),
	datac => \inst2|cpu|ic_fill_tag\(5),
	datad => \inst2|cpu|F_pc\(14),
	combout => \inst2|cpu|F_ic_fill_same_tag_line~2_combout\);

-- Location: LCCOMB_X44_Y37_N10
\inst2|cpu|F_ic_fill_same_tag_line~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_line\(1),
	datab => \inst2|cpu|F_pc\(4),
	datac => \inst2|cpu|ic_fill_line\(0),
	datad => \inst2|cpu|F_pc\(3),
	combout => \inst2|cpu|F_ic_fill_same_tag_line~5_combout\);

-- Location: LCCOMB_X54_Y38_N12
\inst2|cpu|ic_fill_dp_offset_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset\(2),
	datab => \inst2|cpu|ic_fill_dp_offset\(0),
	datac => \inst2|cpu|ic_fill_dp_offset\(1),
	datad => \inst2|cpu|D_ic_fill_starting_d1~q\,
	combout => \inst2|cpu|ic_fill_dp_offset_nxt[2]~1_combout\);

-- Location: FF_X53_Y38_N13
\inst2|cpu|ic_fill_ap_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_ap_cnt\(1));

-- Location: LCCOMB_X52_Y36_N6
\inst2|limiter|pending_response_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|limiter|pending_response_count[0]~0_combout\ = \inst2|limiter|response_accepted~0_combout\ $ (\inst2|limiter|pending_response_count\(0) $ (((\inst2|cmd_xbar_demux|WideOr0~1_combout\ & \inst2|limiter|internal_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux|WideOr0~1_combout\,
	datab => \inst2|limiter|response_accepted~0_combout\,
	datac => \inst2|limiter|pending_response_count\(0),
	datad => \inst2|limiter|internal_valid~0_combout\,
	combout => \inst2|limiter|pending_response_count[0]~0_combout\);

-- Location: LCCOMB_X44_Y38_N4
\inst2|cpu|D_ctrl_flush_pipe_always~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~6_combout\,
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|Equal4~2_combout\,
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|D_ctrl_flush_pipe_always~2_combout\);

-- Location: LCCOMB_X43_Y38_N4
\inst2|cpu|D_ctrl_flush_pipe_always~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(15),
	datab => \inst2|cpu|D_iw\(12),
	datac => \inst2|cpu|D_iw\(16),
	datad => \inst2|cpu|D_iw\(11),
	combout => \inst2|cpu|D_ctrl_flush_pipe_always~3_combout\);

-- Location: LCCOMB_X43_Y38_N16
\inst2|cpu|D_ctrl_flush_pipe_always~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(15),
	datab => \inst2|cpu|D_iw\(12),
	datac => \inst2|cpu|D_iw\(16),
	datad => \inst2|cpu|D_iw\(11),
	combout => \inst2|cpu|D_ctrl_flush_pipe_always~4_combout\);

-- Location: LCCOMB_X43_Y38_N20
\inst2|cpu|D_ctrl_flush_pipe_always~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(14),
	datab => \inst2|cpu|D_ctrl_flush_pipe_always~4_combout\,
	datac => \inst2|cpu|D_iw\(16),
	datad => \inst2|cpu|D_iw\(13),
	combout => \inst2|cpu|D_ctrl_flush_pipe_always~5_combout\);

-- Location: LCCOMB_X43_Y38_N14
\inst2|cpu|D_ctrl_flush_pipe_always~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_ctrl_flush_pipe_always~5_combout\,
	datac => \inst2|cpu|D_ctrl_flush_pipe_always~3_combout\,
	datad => \inst2|cpu|D_iw\(13),
	combout => \inst2|cpu|D_ctrl_flush_pipe_always~6_combout\);

-- Location: LCCOMB_X43_Y37_N22
\inst2|cpu|D_src2_imm[29]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_iw\(19),
	datad => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \inst2|cpu|D_src2_imm[29]~22_combout\);

-- Location: LCCOMB_X43_Y34_N24
\inst2|cpu|E_alu_result[28]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_src2[28]~30_combout\,
	datac => \inst2|cpu|E_src1[28]~25_combout\,
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[28]~58_combout\);

-- Location: LCCOMB_X43_Y34_N26
\inst2|cpu|E_alu_result[27]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_src2[27]~32_combout\,
	datac => \inst2|cpu|E_src1[27]~26_combout\,
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[27]~60_combout\);

-- Location: LCCOMB_X41_Y36_N6
\inst2|cpu|E_alu_result[27]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|E_alu_result[27]~60_combout\,
	datac => \inst2|cpu|E_ctrl_logic~q\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[28]~56_combout\,
	combout => \inst2|cpu|E_alu_result[27]~61_combout\);

-- Location: LCCOMB_X38_Y33_N30
\inst2|cpu|av_ld_byte3_data[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_sign_bit~2_combout\,
	datab => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|d_readdata_d1\(25),
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte3_data[1]~6_combout\);

-- Location: LCCOMB_X43_Y34_N22
\inst2|cpu|E_alu_result[24]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[24]~29_combout\,
	datab => \inst2|cpu|E_src2[24]~38_combout\,
	datac => \inst2|cpu|E_compare_op\(0),
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[24]~66_combout\);

-- Location: LCCOMB_X43_Y37_N14
\inst2|cpu|D_src2_imm[24]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_iw\(14),
	datad => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \inst2|cpu|D_src2_imm[24]~27_combout\);

-- Location: LCCOMB_X43_Y37_N8
\inst2|cpu|D_src2_imm[23]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_iw\(13),
	datad => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \inst2|cpu|D_src2_imm[23]~28_combout\);

-- Location: LCCOMB_X45_Y33_N8
\inst2|cpu|av_ld_byte2_data[7]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(23),
	datab => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|av_sign_bit~2_combout\,
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte2_data[7]~4_combout\);

-- Location: LCCOMB_X39_Y34_N30
\inst2|cpu|E_alu_result[23]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_compare_op\(1),
	datac => \inst2|cpu|E_src1[23]~30_combout\,
	datad => \inst2|cpu|E_src2[23]~39_combout\,
	combout => \inst2|cpu|E_alu_result[23]~68_combout\);

-- Location: LCCOMB_X44_Y33_N26
\inst2|cpu|E_alu_result[23]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result[23]~68_combout\,
	datab => \inst2|cpu|E_alu_result~0_combout\,
	datac => \inst2|cpu|E_ctrl_logic~q\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[24]~48_combout\,
	combout => \inst2|cpu|E_alu_result[23]~69_combout\);

-- Location: FF_X44_Y33_N1
\inst2|cpu|W_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[23]~56_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(23));

-- Location: LCCOMB_X41_Y33_N0
\inst2|cpu|D_src2_imm[22]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(12),
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \inst2|cpu|D_src2_imm[22]~29_combout\);

-- Location: LCCOMB_X38_Y35_N10
\inst2|cpu|av_ld_byte2_data[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(22),
	datab => \inst2|cpu|av_sign_bit~2_combout\,
	datac => \inst2|cpu|M_iw\(4),
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte2_data[6]~5_combout\);

-- Location: LCCOMB_X46_Y35_N20
\inst2|cpu|E_alu_result[22]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[22]~31_combout\,
	datab => \inst2|cpu|E_compare_op\(1),
	datac => \inst2|cpu|E_src2[22]~40_combout\,
	datad => \inst2|cpu|E_compare_op\(0),
	combout => \inst2|cpu|E_alu_result[22]~70_combout\);

-- Location: LCCOMB_X38_Y35_N20
\inst2|cpu|E_alu_result[22]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|result_int[23]~46_combout\,
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_alu_result~0_combout\,
	datad => \inst2|cpu|E_alu_result[22]~70_combout\,
	combout => \inst2|cpu|E_alu_result[22]~71_combout\);

-- Location: FF_X38_Y35_N1
\inst2|cpu|W_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[22]~58_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(22));

-- Location: LCCOMB_X45_Y33_N2
\inst2|cpu|av_ld_byte2_data[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(21),
	datab => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|av_sign_bit~2_combout\,
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte2_data[5]~6_combout\);

-- Location: LCCOMB_X43_Y37_N2
\inst2|cpu|D_src2_imm[20]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_iw\(10),
	datad => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \inst2|cpu|D_src2_imm[20]~31_combout\);

-- Location: LCCOMB_X45_Y33_N4
\inst2|cpu|av_ld_byte2_data[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(20),
	datab => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|av_sign_bit~2_combout\,
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte2_data[4]~7_combout\);

-- Location: LCCOMB_X43_Y38_N10
\inst2|cpu|D_ctrl_alu_signed_comparison~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(14),
	datab => \inst2|cpu|D_iw\(16),
	datac => \inst2|cpu|D_iw\(15),
	datad => \inst2|cpu|D_iw\(11),
	combout => \inst2|cpu|D_ctrl_alu_signed_comparison~0_combout\);

-- Location: LCCOMB_X45_Y34_N22
\inst2|cpu|D_ctrl_alu_signed_comparison~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_alu_subtract~5_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_ctrl_alu_signed_comparison~0_combout\,
	datad => \inst2|cpu|D_ctrl_cmp~0_combout\,
	combout => \inst2|cpu|D_ctrl_alu_signed_comparison~1_combout\);

-- Location: LCCOMB_X56_Y31_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~0_combout\);

-- Location: LCCOMB_X53_Y33_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_payload~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~1_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X54_Y37_N23
\inst2|timer_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(5));

-- Location: FF_X54_Y37_N1
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|av_readdata[5]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X54_Y37_N22
\inst2|rsp_xbar_mux_001|src_data[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[5]~7_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5)) # ((\inst2|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|timer_s1_translator|av_readdata_pre\(5))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(5),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	combout => \inst2|rsp_xbar_mux_001|src_data[5]~7_combout\);

-- Location: LCCOMB_X79_Y33_N4
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a133~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a165~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\);

-- Location: LCCOMB_X79_Y33_N22
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229~portadataout\) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197~portadataout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a197~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a229~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~16_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\);

-- Location: LCCOMB_X51_Y34_N12
\inst2|rsp_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~19_combout\ = (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(21)) # ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21))))) # (!\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \inst2|rsp_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X34_Y34_N10
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a181~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a149~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\);

-- Location: LCCOMB_X34_Y34_N20
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a245~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a213~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~20_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\);

-- Location: LCCOMB_X34_Y34_N6
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\ & 
-- !\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a85~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\);

-- Location: LCCOMB_X34_Y34_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a117~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a53~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~22_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\);

-- Location: LCCOMB_X34_Y34_N26
\inst2|rsp_xbar_mux|src_data[21]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[21]~28_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~21_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~23_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[21]~28_combout\);

-- Location: LCCOMB_X34_Y17_N12
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77~portadataout\) # 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\ & 
-- ((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a77~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\);

-- Location: LCCOMB_X54_Y40_N4
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a157~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a189~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\);

-- Location: LCCOMB_X54_Y40_N22
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a253~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~28_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a221~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\);

-- Location: FF_X54_Y37_N31
\inst2|timer_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(4));

-- Location: FF_X54_Y36_N23
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|av_readdata[4]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X54_Y37_N30
\inst2|rsp_xbar_mux_001|src_data[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[4]~10_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4)) # ((\inst2|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|timer_s1_translator|av_readdata_pre\(4))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(4),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \inst2|rsp_xbar_mux_001|src_data[4]~10_combout\);

-- Location: FF_X54_Y37_N25
\inst2|led_out_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|readdata\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X54_Y37_N12
\inst2|rsp_xbar_mux_001|src_data[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[4]~11_combout\ = (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(4)) # ((\inst2|led_out_s1_translator|av_readdata_pre\(4) & 
-- \inst2|led_out_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|led_out_s1_translator|av_readdata_pre\(4) & (\inst2|led_out_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|led_out_s1_translator|av_readdata_pre\(4),
	datac => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	combout => \inst2|rsp_xbar_mux_001|src_data[4]~11_combout\);

-- Location: LCCOMB_X54_Y37_N26
\inst2|rsp_xbar_mux_001|src_data[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[4]~12_combout\ = (\inst2|rsp_xbar_mux_001|src_data[4]~10_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[4]~11_combout\) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & \inst2|rsp_xbar_mux|src_data[4]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[4]~10_combout\,
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|rsp_xbar_mux_001|src_data[4]~11_combout\,
	datad => \inst2|rsp_xbar_mux|src_data[4]~30_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[4]~12_combout\);

-- Location: LCCOMB_X54_Y35_N20
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a180~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a148~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\);

-- Location: LCCOMB_X54_Y35_N30
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a244~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a212~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~36_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\);

-- Location: LCCOMB_X34_Y17_N18
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a84~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\);

-- Location: LCCOMB_X34_Y17_N20
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a116~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a52~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~38_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\);

-- Location: LCCOMB_X54_Y35_N24
\inst2|rsp_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~25_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X49_Y39_N2
\inst2|rsp_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~26_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20)) # 
-- ((\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & (\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \inst2|rsp_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X54_Y35_N8
\inst2|rsp_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~27_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~25_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~26_combout\) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~25_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~26_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \inst2|rsp_xbar_mux_001|src_payload~27_combout\);

-- Location: FF_X54_Y40_N1
\inst2|timer_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer_s1_translator|av_readdata_pre[12]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(12));

-- Location: FF_X54_Y40_N3
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X54_Y40_N2
\inst2|rsp_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~28_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12)) # ((\inst2|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|timer_s1_translator|av_readdata_pre\(12))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst2|timer_s1_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \inst2|timer_s1_translator|av_readdata_pre\(12),
	combout => \inst2|rsp_xbar_mux_001|src_payload~28_combout\);

-- Location: FF_X54_Y40_N13
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[12]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X54_Y40_N18
\inst2|rsp_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~29_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~66_combout\) # ((\inst2|rsp_xbar_mux|src_data[12]~31_combout\ & \inst2|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~20_combout\,
	datab => \inst2|rsp_xbar_mux|src_data[12]~31_combout\,
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~66_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X83_Y16_N12
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a156~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a188~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\);

-- Location: FF_X53_Y35_N31
\inst2|led_out_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|readdata\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X49_Y39_N28
\inst2|rsp_xbar_mux_001|src_data[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[3]~13_combout\ = (\inst2|led_out_s1_translator|av_readdata_pre\(3) & ((\inst2|led_out_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|led_out_s1_translator|av_readdata_pre\(3) & (\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & (\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out_s1_translator|av_readdata_pre\(3),
	datab => \inst2|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[3]~13_combout\);

-- Location: FF_X54_Y36_N17
\inst2|timer_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(3));

-- Location: FF_X54_Y36_N19
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|av_readdata[3]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X54_Y36_N16
\inst2|rsp_xbar_mux_001|src_data[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[3]~14_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3)) # ((\inst2|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|timer_s1_translator|av_readdata_pre\(3))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(3),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \inst2|rsp_xbar_mux_001|src_data[3]~14_combout\);

-- Location: LCCOMB_X54_Y36_N8
\inst2|rsp_xbar_mux_001|src_data[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[3]~15_combout\ = (\inst2|rsp_xbar_mux_001|src_data[3]~28_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[3]~13_combout\) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & \inst2|rsp_xbar_mux|src_data[3]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[3]~28_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_data[3]~13_combout\,
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|rsp_xbar_mux|src_data[3]~33_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[3]~15_combout\);

-- Location: LCCOMB_X48_Y32_N12
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & 
-- !\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a179~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a147~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\);

-- Location: LCCOMB_X48_Y32_N22
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a243~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a211~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~52_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\);

-- Location: LCCOMB_X48_Y32_N24
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a83~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\);

-- Location: LCCOMB_X48_Y32_N18
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~54_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a51~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a115~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\);

-- Location: LCCOMB_X48_Y32_N28
\inst2|rsp_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~31_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst2|rsp_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X49_Y39_N6
\inst2|rsp_xbar_mux_001|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~32_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19)) # 
-- ((\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & (\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	combout => \inst2|rsp_xbar_mux_001|src_payload~32_combout\);

-- Location: LCCOMB_X48_Y32_N8
\inst2|rsp_xbar_mux_001|src_payload~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~33_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~32_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~31_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~32_combout\,
	datab => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~31_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~33_combout\);

-- Location: LCCOMB_X34_Y34_N12
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a75~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\);

-- Location: LCCOMB_X34_Y34_N22
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a107~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a43~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~58_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\);

-- Location: LCCOMB_X47_Y39_N0
\inst2|rsp_xbar_mux_001|src_payload~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~34_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~34_combout\);

-- Location: FF_X49_Y39_N25
\inst2|timer_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X49_Y39_N24
\inst2|rsp_xbar_mux_001|src_payload~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~35_combout\ = (\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & ((\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0)) # ((\inst2|timer_s1_translator|av_readdata_pre\(11) & 
-- \inst2|timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & (((\inst2|timer_s1_translator|av_readdata_pre\(11) & \inst2|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(11),
	datad => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~35_combout\);

-- Location: LCCOMB_X47_Y39_N16
\inst2|rsp_xbar_mux_001|src_payload~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~36_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~35_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~34_combout\) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datac => \inst2|rsp_xbar_mux_001|src_payload~35_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~34_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~36_combout\);

-- Location: LCCOMB_X83_Y44_N10
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a187~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a155~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\);

-- Location: LCCOMB_X83_Y44_N12
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~60_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a251~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a219~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\);

-- Location: LCCOMB_X49_Y33_N6
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~64_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a162~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a130~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~64_combout\);

-- Location: FF_X49_Y33_N25
\inst2|led_out_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|readdata\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X49_Y33_N10
\inst2|rsp_xbar_mux_001|src_data[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[2]~17_combout\ = (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & ((\inst2|rsp_xbar_demux|src1_valid~combout\) # ((\inst2|led_out_s1_translator|av_readdata_pre\(2) & 
-- \inst2|led_out_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & (\inst2|led_out_s1_translator|av_readdata_pre\(2) & ((\inst2|led_out_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datab => \inst2|led_out_s1_translator|av_readdata_pre\(2),
	datac => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[2]~17_combout\);

-- Location: FF_X52_Y37_N31
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[18]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: FF_X47_Y40_N3
\inst2|timer_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer_s1_translator|av_readdata_pre[10]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(10));

-- Location: FF_X47_Y40_N13
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|jtag_uart|ac~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X47_Y40_N12
\inst2|rsp_xbar_mux_001|src_payload~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~42_combout\ = (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst2|timer_s1_translator|av_readdata_pre\(10)) # ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10))))) # (!\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \inst2|timer_s1_translator|av_readdata_pre\(10),
	combout => \inst2|rsp_xbar_mux_001|src_payload~42_combout\);

-- Location: FF_X46_Y39_N9
\inst2|timer_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(1));

-- Location: FF_X46_Y39_N13
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|av_readdata[1]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X46_Y39_N8
\inst2|rsp_xbar_mux_001|src_data[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[1]~19_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1)) # ((\inst2|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|timer_s1_translator|av_readdata_pre\(1))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(1),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \inst2|rsp_xbar_mux_001|src_data[1]~19_combout\);

-- Location: LCCOMB_X54_Y34_N12
\inst2|rsp_xbar_mux_001|src_payload~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~45_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~45_combout\);

-- Location: LCCOMB_X49_Y39_N20
\inst2|rsp_xbar_mux_001|src_payload~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~46_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17) & 
-- (\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & (\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datab => \inst2|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~46_combout\);

-- Location: FF_X54_Y34_N23
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[17]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X54_Y34_N20
\inst2|rsp_xbar_mux_001|src_payload~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~47_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~46_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~45_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~46_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~45_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~47_combout\);

-- Location: LCCOMB_X47_Y32_N26
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a73~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\);

-- Location: LCCOMB_X47_Y32_N12
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105~portadataout\) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~90_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a105~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\);

-- Location: LCCOMB_X46_Y35_N6
\inst2|cpu|D_control_reg_rddata_muxed[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_control_reg_rddata_muxed[16]~0_combout\,
	datab => \inst2|cpu|D_iw\(8),
	datac => \inst2|cpu|M_ipending_reg_irq1~q\,
	datad => \inst2|cpu|M_ienable_reg_irq1~q\,
	combout => \inst2|cpu|D_control_reg_rddata_muxed[1]~2_combout\);

-- Location: FF_X49_Y39_N31
\inst2|led_out_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|readdata\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X49_Y39_N0
\inst2|rsp_xbar_mux_001|src_data[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~22_combout\ = (\inst2|led_out_s1_translator|av_readdata_pre\(0) & ((\inst2|led_out_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|led_out_s1_translator|av_readdata_pre\(0) & (\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & (\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out_s1_translator|av_readdata_pre\(0),
	datab => \inst2|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~22_combout\);

-- Location: FF_X49_Y40_N11
\inst2|timer_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(0));

-- Location: FF_X49_Y40_N13
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|av_readdata[0]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X49_Y40_N10
\inst2|rsp_xbar_mux_001|src_data[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~23_combout\ = (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst2|timer_s1_translator|av_readdata_pre\(0)) # ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0))))) # (!\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(0),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~23_combout\);

-- Location: LCCOMB_X49_Y40_N30
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160~portadataout\) # 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & 
-- ((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a128~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a160~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\);

-- Location: LCCOMB_X49_Y40_N8
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224~portadataout\) # 
-- ((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192~portadataout\ & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~96_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a224~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a192~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\);

-- Location: LCCOMB_X49_Y40_N18
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a64~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\);

-- Location: LCCOMB_X49_Y40_N20
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96~portadataout\) # 
-- ((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\ & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a96~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~98_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\);

-- Location: LCCOMB_X49_Y40_N22
\inst2|rsp_xbar_mux|src_data[0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[0]~39_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~99_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~97_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst2|rsp_xbar_mux|src_data[0]~39_combout\);

-- Location: LCCOMB_X49_Y40_N16
\inst2|rsp_xbar_mux_001|src_data[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~24_combout\ = (\inst2|rsp_xbar_mux_001|src_data[0]~22_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[0]~29_combout\) # ((\inst2|rsp_xbar_mux|src_data[0]~39_combout\ & \inst2|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[0]~39_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_data[0]~22_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_data[0]~29_combout\,
	datad => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~24_combout\);

-- Location: LCCOMB_X52_Y33_N20
\inst2|rsp_xbar_mux_001|src_payload~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~52_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & \inst2|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16) & (((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \inst2|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~52_combout\);

-- Location: FF_X47_Y40_N17
\inst2|timer_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(8));

-- Location: FF_X51_Y40_N9
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|av_readdata[8]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X47_Y40_N16
\inst2|rsp_xbar_mux_001|src_payload~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~53_combout\ = (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst2|timer_s1_translator|av_readdata_pre\(8)) # ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & 
-- \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & 
-- ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(8),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~53_combout\);

-- Location: LCCOMB_X56_Y14_N28
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136~portadataout\ & 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a136~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a168~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\);

-- Location: LCCOMB_X56_Y14_N6
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a200~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a232~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~104_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\);

-- Location: LCCOMB_X56_Y14_N24
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72~portadataout\) # 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\ & 
-- ((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a72~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\);

-- Location: LCCOMB_X56_Y14_N26
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~107_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a104~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~106_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~107_combout\);

-- Location: LCCOMB_X56_Y14_N4
\inst2|rsp_xbar_mux|src_data[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[8]~41_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~107_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~105_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[8]~41_combout\);

-- Location: LCCOMB_X47_Y32_N10
\inst2|rsp_xbar_mux_001|src_payload~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~54_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~69_combout\) # ((\inst2|rsp_xbar_mux|src_data[8]~41_combout\ & \inst2|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[8]~41_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~20_combout\,
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~69_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~54_combout\);

-- Location: LCCOMB_X48_Y32_N4
\inst2|rsp_xbar_mux_001|src_payload~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~55_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~55_combout\);

-- Location: LCCOMB_X48_Y32_N26
\inst2|rsp_xbar_mux_001|src_payload~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~56_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~55_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(24) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~55_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~20_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~56_combout\);

-- Location: FF_X54_Y36_N7
\inst2|timer_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer_s1_translator|av_readdata_pre[14]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(14));

-- Location: FF_X54_Y36_N1
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|jtag_uart|woverflow~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X54_Y36_N0
\inst2|rsp_xbar_mux_001|src_payload~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~57_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14)) # ((\inst2|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|timer_s1_translator|av_readdata_pre\(14))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst2|timer_s1_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \inst2|timer_s1_translator|av_readdata_pre\(14),
	combout => \inst2|rsp_xbar_mux_001|src_payload~57_combout\);

-- Location: LCCOMB_X83_Y44_N4
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142~portadataout\ & 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a142~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a174~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\);

-- Location: LCCOMB_X83_Y44_N6
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a206~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~112_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a238~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\);

-- Location: LCCOMB_X83_Y44_N24
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a78~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\);

-- Location: LCCOMB_X83_Y44_N18
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~115_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~114_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a110~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a46~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~115_combout\);

-- Location: LCCOMB_X83_Y44_N20
\inst2|rsp_xbar_mux|src_data[14]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[14]~42_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~113_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~115_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[14]~42_combout\);

-- Location: LCCOMB_X54_Y36_N28
\inst2|rsp_xbar_mux_001|src_payload~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~58_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~70_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst2|rsp_xbar_mux|src_data[14]~42_combout\ & \inst2|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[14]~42_combout\,
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~70_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~20_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~58_combout\);

-- Location: LCCOMB_X47_Y39_N28
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a190~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a158~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\);

-- Location: LCCOMB_X47_Y39_N22
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~116_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a254~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a222~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\);

-- Location: LCCOMB_X47_Y39_N12
\inst2|rsp_xbar_mux_001|src_payload~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~59_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~59_combout\);

-- Location: FF_X50_Y40_N13
\inst2|timer_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(6));

-- Location: FF_X50_Y40_N31
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|av_readdata[6]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X50_Y40_N12
\inst2|rsp_xbar_mux_001|src_data[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[6]~25_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\inst2|timer_s1_translator|av_readdata_pre\(6) & 
-- \inst2|timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & (((\inst2|timer_s1_translator|av_readdata_pre\(6) & \inst2|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(6),
	datad => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[6]~25_combout\);

-- Location: FF_X50_Y40_N11
\inst2|led_out_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|readdata\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X50_Y40_N22
\inst2|rsp_xbar_mux_001|src_data[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[6]~26_combout\ = (\inst2|led_out_s1_translator|av_readdata_pre\(6) & ((\inst2|led_out_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(6))))) # (!\inst2|led_out_s1_translator|av_readdata_pre\(6) & (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out_s1_translator|av_readdata_pre\(6),
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \inst2|rsp_xbar_mux_001|src_data[6]~26_combout\);

-- Location: LCCOMB_X50_Y40_N26
\inst2|rsp_xbar_mux_001|src_data[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[6]~27_combout\ = (\inst2|rsp_xbar_mux_001|src_data[6]~26_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[6]~25_combout\) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & \inst2|rsp_xbar_mux|src_data[6]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|rsp_xbar_mux|src_data[6]~43_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_data[6]~26_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_data[6]~25_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[6]~27_combout\);

-- Location: LCCOMB_X34_Y17_N4
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a182~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a150~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\);

-- Location: LCCOMB_X52_Y37_N8
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a214~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a246~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~124_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\);

-- Location: LCCOMB_X34_Y34_N16
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a86~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\);

-- Location: LCCOMB_X52_Y37_N18
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a54~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a118~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~126_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\);

-- Location: LCCOMB_X52_Y37_N28
\inst2|rsp_xbar_mux_001|src_payload~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~61_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~61_combout\);

-- Location: LCCOMB_X49_Y39_N10
\inst2|rsp_xbar_mux_001|src_payload~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~62_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- (\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & (\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datab => \inst2|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~62_combout\);

-- Location: LCCOMB_X52_Y37_N10
\inst2|rsp_xbar_mux_001|src_payload~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~63_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~62_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~61_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	datab => \inst2|rsp_xbar_mux_001|src_payload~62_combout\,
	datac => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~61_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~63_combout\);

-- Location: FF_X46_Y39_N11
\inst2|timer|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|control_register\(0));

-- Location: FF_X47_Y34_N9
\inst2|cpu|E_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(8));

-- Location: FF_X58_Y32_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X54_Y33_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(2),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\);

-- Location: FF_X59_Y34_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X58_Y33_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(1),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\);

-- Location: LCCOMB_X52_Y33_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(46),
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst2|cmd_xbar_mux|WideOr1~combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~2_combout\);

-- Location: LCCOMB_X56_Y31_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: FF_X57_Y39_N21
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X57_Y39_N22
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(0),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(3),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X57_Y39_N14
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: LCCOMB_X57_Y39_N24
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: FF_X49_Y34_N19
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X49_Y36_N30
\inst2|cpu|F_ic_tag_rd_addr_nxt[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_kill~0_combout\,
	datab => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \inst2|cpu|D_pc\(4),
	datad => \inst2|cpu|F_pc_plus_one[4]~8_combout\,
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\);

-- Location: FF_X46_Y37_N29
\inst2|cpu|M_pipe_flush_waddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[5]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(5));

-- Location: LCCOMB_X50_Y37_N30
\inst2|cpu|F_ic_tag_rd_addr_nxt[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \inst2|cpu|F_pc_plus_one[6]~12_combout\,
	datac => \inst2|cpu|D_pc\(6),
	datad => \inst2|cpu|F_kill~0_combout\,
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\);

-- Location: FF_X48_Y38_N27
\inst2|cpu|M_pipe_flush_waddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[9]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(9));

-- Location: LCCOMB_X48_Y34_N4
\inst2|cpu|E_wrctl_status\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(6),
	datab => \inst2|cpu|E_ctrl_wrctl_inst~q\,
	datac => \inst2|cpu|E_iw\(7),
	datad => \inst2|cpu|E_iw\(8),
	combout => \inst2|cpu|E_wrctl_status~combout\);

-- Location: LCCOMB_X48_Y35_N24
\inst2|cpu|M_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(16),
	datab => \inst2|cpu|E_iw\(13),
	datac => \inst2|cpu|E_iw\(15),
	datad => \inst2|cpu|E_op_eret~0_combout\,
	combout => \inst2|cpu|M_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X47_Y34_N10
\inst2|cpu|M_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_wrctl_status~combout\,
	datab => \inst2|cpu|M_status_reg_pie~q\,
	datac => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datad => \inst2|cpu|M_status_reg_pie_inst_nxt~0_combout\,
	combout => \inst2|cpu|M_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X48_Y35_N14
\inst2|cpu|M_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(16),
	datab => \inst2|cpu|E_op_eret~0_combout\,
	datac => \inst2|cpu|E_iw\(13),
	datad => \inst2|cpu|E_iw\(15),
	combout => \inst2|cpu|M_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X47_Y34_N16
\inst2|cpu|M_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_bstatus_reg_pie~q\,
	datac => \inst2|cpu|E_iw\(14),
	datad => \inst2|cpu|M_estatus_reg_pie~q\,
	combout => \inst2|cpu|M_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X47_Y34_N12
\inst2|cpu|M_status_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_wrctl_status~combout\,
	datab => \inst2|cpu|M_status_reg_pie~q\,
	datac => \inst2|cpu|M_status_reg_pie_inst_nxt~2_combout\,
	datad => \inst2|cpu|M_status_reg_pie_inst_nxt~3_combout\,
	combout => \inst2|cpu|M_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X47_Y34_N6
\inst2|cpu|M_status_reg_pie_inst_nxt~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_status_reg_pie_inst_nxt~1_combout\,
	datab => \inst2|cpu|E_ctrl_cmp~q\,
	datac => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datad => \inst2|cpu|M_status_reg_pie_inst_nxt~4_combout\,
	combout => \inst2|cpu|M_status_reg_pie_inst_nxt~5_combout\);

-- Location: FF_X45_Y41_N25
\inst2|timer|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[7]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(7));

-- Location: LCCOMB_X49_Y40_N28
\inst2|jtag_uart|av_readdata[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_readdata[7]~1_combout\ = (\inst2|jtag_uart|read_0~q\ & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|read_0~q\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \inst2|jtag_uart|av_readdata[7]~1_combout\);

-- Location: LCCOMB_X51_Y36_N18
\inst2|onchip_mem|wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|wren~0_combout\ = (((\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|cmd_xbar_mux_001|saved_grant\(1))) # (!\inst2|cpu|d_write~q\)) # (!\inst2|cmd_xbar_mux_001|WideOr1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst2|cpu|d_write~q\,
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|onchip_mem|wren~0_combout\);

-- Location: LCCOMB_X50_Y36_N14
\inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3) = (!\inst2|cmd_xbar_mux_001|src_data\(51) & (\inst2|cmd_xbar_mux_001|src_data\(52) & (\inst2|cmd_xbar_mux_001|src_data\(53) & !\inst2|onchip_mem|wren~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|src_data\(51),
	datab => \inst2|cmd_xbar_mux_001|src_data\(52),
	datac => \inst2|cmd_xbar_mux_001|src_data\(53),
	datad => \inst2|onchip_mem|wren~0_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3));

-- Location: LCCOMB_X50_Y36_N8
\inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3) = (\inst2|cmd_xbar_mux_001|src_data\(51) & (!\inst2|cmd_xbar_mux_001|src_data\(52) & (\inst2|cmd_xbar_mux_001|src_data\(53) & !\inst2|onchip_mem|wren~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|src_data\(51),
	datab => \inst2|cmd_xbar_mux_001|src_data\(52),
	datac => \inst2|cmd_xbar_mux_001|src_data\(53),
	datad => \inst2|onchip_mem|wren~0_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3));

-- Location: LCCOMB_X50_Y36_N26
\inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3) = (!\inst2|cmd_xbar_mux_001|src_data\(51) & (!\inst2|cmd_xbar_mux_001|src_data\(52) & (\inst2|cmd_xbar_mux_001|src_data\(53) & !\inst2|onchip_mem|wren~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|src_data\(51),
	datab => \inst2|cmd_xbar_mux_001|src_data\(52),
	datac => \inst2|cmd_xbar_mux_001|src_data\(53),
	datad => \inst2|onchip_mem|wren~0_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3));

-- Location: LCCOMB_X50_Y36_N12
\inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3) = (\inst2|cmd_xbar_mux_001|src_data\(51) & (\inst2|cmd_xbar_mux_001|src_data\(52) & (\inst2|cmd_xbar_mux_001|src_data\(53) & !\inst2|onchip_mem|wren~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|src_data\(51),
	datab => \inst2|cmd_xbar_mux_001|src_data\(52),
	datac => \inst2|cmd_xbar_mux_001|src_data\(53),
	datad => \inst2|onchip_mem|wren~0_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3));

-- Location: LCCOMB_X50_Y36_N22
\inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3) = (\inst2|cmd_xbar_mux_001|src_data\(51) & (!\inst2|cmd_xbar_mux_001|src_data\(52) & (!\inst2|cmd_xbar_mux_001|src_data\(53) & !\inst2|onchip_mem|wren~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|src_data\(51),
	datab => \inst2|cmd_xbar_mux_001|src_data\(52),
	datac => \inst2|cmd_xbar_mux_001|src_data\(53),
	datad => \inst2|onchip_mem|wren~0_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3));

-- Location: LCCOMB_X50_Y36_N24
\inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3) = (!\inst2|cmd_xbar_mux_001|src_data\(51) & (\inst2|cmd_xbar_mux_001|src_data\(52) & (!\inst2|cmd_xbar_mux_001|src_data\(53) & !\inst2|onchip_mem|wren~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|src_data\(51),
	datab => \inst2|cmd_xbar_mux_001|src_data\(52),
	datac => \inst2|cmd_xbar_mux_001|src_data\(53),
	datad => \inst2|onchip_mem|wren~0_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3));

-- Location: LCCOMB_X50_Y36_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3) = (!\inst2|cmd_xbar_mux_001|src_data\(51) & (!\inst2|cmd_xbar_mux_001|src_data\(52) & (!\inst2|cmd_xbar_mux_001|src_data\(53) & !\inst2|onchip_mem|wren~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|src_data\(51),
	datab => \inst2|cmd_xbar_mux_001|src_data\(52),
	datac => \inst2|cmd_xbar_mux_001|src_data\(53),
	datad => \inst2|onchip_mem|wren~0_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3));

-- Location: LCCOMB_X50_Y36_N4
\inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3) = (\inst2|cmd_xbar_mux_001|src_data\(51) & (\inst2|cmd_xbar_mux_001|src_data\(52) & (!\inst2|cmd_xbar_mux_001|src_data\(53) & !\inst2|onchip_mem|wren~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|src_data\(51),
	datab => \inst2|cmd_xbar_mux_001|src_data\(52),
	datac => \inst2|cmd_xbar_mux_001|src_data\(53),
	datad => \inst2|onchip_mem|wren~0_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3));

-- Location: LCCOMB_X48_Y40_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[15]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15),
	datac => \inst2|cmd_xbar_mux|src_data\(46),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[15]~2_combout\);

-- Location: FF_X48_Y36_N27
\inst2|cpu|M_pipe_flush_waddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[10]~35_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(10));

-- Location: LCCOMB_X48_Y36_N12
\inst2|cpu|F_pc_nxt[10]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \inst2|cpu|F_kill~0_combout\,
	datac => \inst2|cpu|D_pc\(10),
	datad => \inst2|cpu|M_pipe_flush_waddr\(10),
	combout => \inst2|cpu|F_pc_nxt[10]~2_combout\);

-- Location: FF_X52_Y36_N27
\inst2|cpu|ic_tag_clr_valid_bits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_tag_clr_valid_bits~q\);

-- Location: LCCOMB_X54_Y38_N24
\inst2|cpu|ic_tag_wren\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|i_readdatavalid_d1~q\,
	datac => \inst2|cpu|ic_tag_clr_valid_bits~q\,
	combout => \inst2|cpu|ic_tag_wren~combout\);

-- Location: FF_X46_Y37_N11
\inst2|cpu|M_pipe_flush_waddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[14]~47_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(14));

-- Location: LCCOMB_X48_Y37_N8
\inst2|cpu|F_pc_nxt[15]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \inst2|cpu|F_pc_plus_one[15]~30_combout\,
	datac => \inst2|cpu|D_pc\(15),
	datad => \inst2|cpu|F_kill~0_combout\,
	combout => \inst2|cpu|F_pc_nxt[15]~12_combout\);

-- Location: LCCOMB_X53_Y38_N12
\inst2|cpu|ic_fill_ap_cnt_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_ap_cnt\(0),
	datab => \inst2|cpu|i_read~q\,
	datac => \inst2|cpu|ic_fill_ap_cnt\(1),
	datad => \inst2|limiter|cmd_sink_ready~0_combout\,
	combout => \inst2|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\);

-- Location: LCCOMB_X59_Y34_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X45_Y41_N11
\inst2|timer|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[5]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(5));

-- Location: LCCOMB_X54_Y37_N0
\inst2|jtag_uart|av_readdata[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_readdata[5]~2_combout\ = (\inst2|jtag_uart|read_0~q\ & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|read_0~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \inst2|jtag_uart|av_readdata[5]~2_combout\);

-- Location: LCCOMB_X51_Y32_N18
\inst2|cmd_xbar_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~5_combout\ = (\inst2|cpu|M_st_data\(21) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(21),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: FF_X45_Y41_N29
\inst2|timer|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[4]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(4));

-- Location: LCCOMB_X54_Y36_N22
\inst2|jtag_uart|av_readdata[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_readdata[4]~3_combout\ = (\inst2|jtag_uart|read_0~q\ & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|read_0~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	combout => \inst2|jtag_uart|av_readdata[4]~3_combout\);

-- Location: LCCOMB_X54_Y37_N24
\inst2|led_out|readdata[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|readdata\(4) = (!\inst2|cpu|M_alu_result\(3) & (!\inst2|cpu|M_alu_result\(2) & \inst2|led_out|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(3),
	datab => \inst2|cpu|M_alu_result\(2),
	datad => \inst2|led_out|data_out\(4),
	combout => \inst2|led_out|readdata\(4));

-- Location: LCCOMB_X46_Y32_N10
\inst2|cmd_xbar_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~9_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(20),
	combout => \inst2|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: FF_X46_Y40_N19
\inst2|timer|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[12]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(12));

-- Location: LCCOMB_X54_Y40_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[12]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst2|cmd_xbar_mux|src_data\(46),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[12]~10_combout\);

-- Location: LCCOMB_X53_Y35_N30
\inst2|led_out|readdata[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|readdata\(3) = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & \inst2|led_out|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|led_out|data_out\(3),
	combout => \inst2|led_out|readdata\(3));

-- Location: FF_X43_Y40_N25
\inst2|timer|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(3));

-- Location: LCCOMB_X54_Y36_N18
\inst2|jtag_uart|av_readdata[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_readdata[3]~4_combout\ = (\inst2|jtag_uart|read_0~q\ & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|read_0~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	combout => \inst2|jtag_uart|av_readdata[3]~4_combout\);

-- Location: LCCOMB_X46_Y32_N4
\inst2|cmd_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~13_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(19),
	combout => \inst2|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: FF_X47_Y40_N31
\inst2|timer|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[11]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(11));

-- Location: LCCOMB_X49_Y33_N24
\inst2|led_out|readdata[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|readdata\(2) = (!\inst2|cpu|M_alu_result\(2) & (\inst2|led_out|data_out\(2) & !\inst2|cpu|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|led_out|data_out\(2),
	datad => \inst2|cpu|M_alu_result\(3),
	combout => \inst2|led_out|readdata\(2));

-- Location: FF_X58_Y31_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X52_Y37_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[18]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(46),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[18]~15_combout\);

-- Location: FF_X47_Y40_N21
\inst2|timer|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[10]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(10));

-- Location: FF_X51_Y40_N5
\inst2|jtag_uart|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|ac~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|ac~q\);

-- Location: FF_X46_Y39_N23
\inst2|timer|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(1));

-- Location: LCCOMB_X46_Y39_N12
\inst2|jtag_uart|av_readdata[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_readdata[1]~6_combout\ = (\inst2|jtag_uart|read_0~q\ & ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1)))) # (!\inst2|jtag_uart|read_0~q\ & (\inst2|jtag_uart|ien_AE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|read_0~q\,
	datac => \inst2|jtag_uart|ien_AE~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	combout => \inst2|jtag_uart|av_readdata[1]~6_combout\);

-- Location: LCCOMB_X53_Y33_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(38),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\);

-- Location: LCCOMB_X54_Y34_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[17]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst2|cmd_xbar_mux|src_data\(46),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[17]~18_combout\);

-- Location: LCCOMB_X49_Y39_N30
\inst2|led_out|readdata[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|readdata\(0) = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & \inst2|led_out|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_alu_result\(2),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|led_out|data_out\(0),
	combout => \inst2|led_out|readdata\(0));

-- Location: FF_X49_Y40_N27
\inst2|timer|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(0));

-- Location: LCCOMB_X49_Y40_N12
\inst2|jtag_uart|av_readdata[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_readdata[0]~7_combout\ = (\inst2|jtag_uart|read_0~q\ & ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0)))) # (!\inst2|jtag_uart|read_0~q\ & (\inst2|jtag_uart|ien_AF~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|ien_AF~q\,
	datab => \inst2|jtag_uart|read_0~q\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	combout => \inst2|jtag_uart|av_readdata[0]~7_combout\);

-- Location: LCCOMB_X53_Y35_N14
\inst2|cmd_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~24_combout\ = (\inst2|cpu|M_st_data\(0) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: FF_X47_Y40_N5
\inst2|timer|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[8]~39_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(8));

-- Location: LCCOMB_X51_Y32_N20
\inst2|cmd_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~26_combout\ = (\inst2|cpu|M_st_data\(8) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data\(8),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X48_Y34_N26
\inst2|cpu|M_estatus_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_iw\(6),
	datac => \inst2|cpu|E_iw\(7),
	datad => \inst2|cpu|E_ctrl_wrctl_inst~q\,
	combout => \inst2|cpu|M_estatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X47_Y34_N8
\inst2|cpu|M_estatus_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datab => \inst2|cpu|M_estatus_reg_pie~q\,
	datac => \inst2|cpu|E_iw\(8),
	datad => \inst2|cpu|M_estatus_reg_pie_inst_nxt~0_combout\,
	combout => \inst2|cpu|M_estatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X48_Y34_N10
\inst2|cpu|M_estatus_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_status_reg_pie~q\,
	datab => \inst2|cpu|E_ctrl_exception~q\,
	datac => \inst2|cpu|E_iw\(7),
	datad => \inst2|cpu|E_iw\(8),
	combout => \inst2|cpu|M_estatus_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X48_Y34_N6
\inst2|cpu|M_estatus_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_estatus_reg_pie_inst_nxt~3_combout\,
	datab => \inst2|cpu|E_iw\(6),
	datad => \inst2|cpu|E_ctrl_wrctl_inst~q\,
	combout => \inst2|cpu|M_estatus_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X48_Y34_N30
\inst2|cpu|M_bstatus_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(6),
	datab => \inst2|cpu|E_ctrl_wrctl_inst~q\,
	datac => \inst2|cpu|E_iw\(7),
	datad => \inst2|cpu|E_iw\(8),
	combout => \inst2|cpu|M_bstatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X47_Y34_N18
\inst2|cpu|M_bstatus_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datab => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datac => \inst2|cpu|E_iw\(8),
	datad => \inst2|cpu|E_iw\(6),
	combout => \inst2|cpu|M_bstatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X47_Y34_N28
\inst2|cpu|M_bstatus_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_br_result~0_combout\,
	datab => \inst2|cpu|E_ctrl_cmp~q\,
	datad => \inst2|cpu|M_bstatus_reg_pie_inst_nxt~1_combout\,
	combout => \inst2|cpu|M_bstatus_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X47_Y34_N22
\inst2|cpu|M_bstatus_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_bstatus_reg_pie_inst_nxt~0_combout\,
	datab => \inst2|cpu|M_bstatus_reg_pie_inst_nxt~2_combout\,
	datac => \inst2|cpu|M_bstatus_reg_pie~q\,
	combout => \inst2|cpu|M_bstatus_reg_pie_inst_nxt~3_combout\);

-- Location: FF_X46_Y40_N13
\inst2|timer|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[14]~42_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(14));

-- Location: FF_X51_Y40_N23
\inst2|jtag_uart|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|woverflow~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|woverflow~q\);

-- Location: LCCOMB_X48_Y33_N22
\inst2|cmd_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~28_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|cpu|M_st_data\(14),
	combout => \inst2|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: FF_X45_Y41_N15
\inst2|timer|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[6]~45_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(6));

-- Location: LCCOMB_X50_Y40_N30
\inst2|jtag_uart|av_readdata[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_readdata[6]~8_combout\ = (\inst2|jtag_uart|read_0~q\ & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|read_0~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	combout => \inst2|jtag_uart|av_readdata[6]~8_combout\);

-- Location: LCCOMB_X50_Y40_N10
\inst2|led_out|readdata[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|readdata\(6) = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & \inst2|led_out|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|led_out|data_out\(6),
	combout => \inst2|led_out|readdata\(6));

-- Location: LCCOMB_X41_Y33_N14
\inst2|cmd_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~31_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(22),
	combout => \inst2|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X46_Y40_N30
\inst2|timer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal0~3_combout\ = (\inst2|timer|internal_counter\(15) & (!\inst2|timer|internal_counter\(12) & (!\inst2|timer|internal_counter\(13) & \inst2|timer|internal_counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(15),
	datab => \inst2|timer|internal_counter\(12),
	datac => \inst2|timer|internal_counter\(13),
	datad => \inst2|timer|internal_counter\(14),
	combout => \inst2|timer|Equal0~3_combout\);

-- Location: LCCOMB_X41_Y40_N8
\inst2|timer|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal0~8_combout\ = (!\inst2|timer|internal_counter\(24) & (!\inst2|timer|internal_counter\(27) & (!\inst2|timer|internal_counter\(25) & !\inst2|timer|internal_counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(24),
	datab => \inst2|timer|internal_counter\(27),
	datac => \inst2|timer|internal_counter\(25),
	datad => \inst2|timer|internal_counter\(26),
	combout => \inst2|timer|Equal0~8_combout\);

-- Location: LCCOMB_X43_Y40_N30
\inst2|timer|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal6~0_combout\ = (!\inst2|cpu|M_alu_result\(3) & !\inst2|cpu|M_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|Equal6~0_combout\);

-- Location: FF_X58_Y33_N1
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X59_Y34_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\);

-- Location: FF_X58_Y31_N1
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X58_Y32_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(2),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCCOMB_X52_Y40_N30
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: FF_X57_Y39_N17
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X57_Y39_N26
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(1),
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(4),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X57_Y39_N20
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X56_Y39_N27
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X52_Y37_N12
\inst2|rsp_xbar_mux|src_data[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[22]~44_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~125_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~127_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[22]~44_combout\);

-- Location: LCCOMB_X47_Y38_N8
\inst2|cpu|M_pipe_flush_waddr_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_break~q\,
	datab => \inst2|cpu|E_ctrl_exception~q\,
	datac => \inst2|cpu|E_extra_pc\(0),
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[0]~0_combout\);

-- Location: LCCOMB_X47_Y38_N2
\inst2|cpu|M_pipe_flush_waddr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr_nxt[0]~0_combout\,
	datad => \inst2|cpu|E_iw\(6),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[0]~1_combout\);

-- Location: LCCOMB_X47_Y38_N12
\inst2|cpu|M_pipe_flush_waddr_nxt[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_break~q\,
	datab => \inst2|cpu|E_ctrl_exception~q\,
	datac => \inst2|cpu|E_extra_pc\(1),
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[1]~3_combout\);

-- Location: LCCOMB_X47_Y38_N14
\inst2|cpu|M_pipe_flush_waddr_nxt[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[3]~3_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[1]~3_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[1]~4_combout\);

-- Location: LCCOMB_X47_Y38_N24
\inst2|cpu|M_pipe_flush_waddr_nxt[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(3),
	datab => \inst2|cpu|E_ctrl_exception~q\,
	datac => \inst2|cpu|E_ctrl_break~q\,
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[3]~9_combout\);

-- Location: LCCOMB_X47_Y38_N26
\inst2|cpu|M_pipe_flush_waddr_nxt[3]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[5]~0_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[3]~9_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[3]~10_combout\);

-- Location: LCCOMB_X47_Y38_N30
\inst2|cpu|M_pipe_flush_waddr_nxt[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_break~q\,
	datab => \inst2|cpu|E_ctrl_exception~q\,
	datac => \inst2|cpu|E_extra_pc\(4),
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[4]~12_combout\);

-- Location: FF_X49_Y36_N23
\inst2|cpu|E_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_pc[4]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(4));

-- Location: LCCOMB_X47_Y36_N6
\inst2|cpu|M_pipe_flush_waddr_nxt[5]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_crst~q\,
	datab => \inst2|cpu|E_extra_pc\(5),
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_break~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[5]~15_combout\);

-- Location: LCCOMB_X46_Y37_N18
\inst2|cpu|M_pipe_flush_waddr_nxt[5]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[7]~20_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr_nxt[5]~15_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[5]~16_combout\);

-- Location: FF_X46_Y37_N3
\inst2|cpu|E_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_pc[5]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(5));

-- Location: LCCOMB_X46_Y37_N28
\inst2|cpu|M_pipe_flush_waddr_nxt[5]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_pc\(5),
	datab => \inst2|cpu|M_pipe_flush_waddr_nxt[5]~16_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datad => \inst2|cpu|E_iw\(11),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[5]~17_combout\);

-- Location: FF_X50_Y37_N11
\inst2|cpu|E_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_pc[8]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(8));

-- Location: LCCOMB_X47_Y36_N22
\inst2|cpu|M_pipe_flush_waddr_nxt[9]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_crst~q\,
	datab => \inst2|cpu|E_extra_pc\(9),
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_break~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[9]~27_combout\);

-- Location: LCCOMB_X48_Y38_N20
\inst2|cpu|M_pipe_flush_waddr_nxt[9]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[11]~15_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[9]~27_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[9]~28_combout\);

-- Location: FF_X49_Y37_N19
\inst2|cpu|E_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_pc[9]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(9));

-- Location: LCCOMB_X48_Y38_N26
\inst2|cpu|M_pipe_flush_waddr_nxt[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(15),
	datab => \inst2|cpu|E_pc\(9),
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[9]~28_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[9]~29_combout\);

-- Location: LCCOMB_X54_Y35_N12
\inst2|rsp_xbar_mux|src_data[25]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[25]~47_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[25]~47_combout\);

-- Location: LCCOMB_X51_Y39_N12
\inst2|jtag_uart|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|LessThan0~0_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \inst2|jtag_uart|LessThan0~0_combout\);

-- Location: FF_X53_Y39_N5
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X44_Y38_N12
\inst2|cpu|D_ctrl_exception~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(13),
	datab => \inst2|cpu|D_iw\(14),
	datac => \inst2|cpu|D_iw\(12),
	datad => \inst2|cpu|D_iw\(11),
	combout => \inst2|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X43_Y41_N16
\inst2|timer|read_mux_out[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[7]~0_combout\ = (\inst2|timer|period_h_register\(7) & ((\inst2|timer|Equal6~2_combout\) # ((\inst2|timer|Equal6~3_combout\ & \inst2|timer|period_l_register\(7))))) # (!\inst2|timer|period_h_register\(7) & 
-- (\inst2|timer|Equal6~3_combout\ & (\inst2|timer|period_l_register\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|period_h_register\(7),
	datab => \inst2|timer|Equal6~3_combout\,
	datac => \inst2|timer|period_l_register\(7),
	datad => \inst2|timer|Equal6~2_combout\,
	combout => \inst2|timer|read_mux_out[7]~0_combout\);

-- Location: FF_X45_Y41_N3
\inst2|timer|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(7));

-- Location: LCCOMB_X45_Y41_N2
\inst2|timer|read_mux_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~1_combout\ = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & (\inst2|timer|counter_snapshot\(7) & \inst2|cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|timer|counter_snapshot\(7),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|read_mux_out~1_combout\);

-- Location: FF_X45_Y41_N21
\inst2|timer|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[23]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(23));

-- Location: LCCOMB_X45_Y41_N24
\inst2|timer|read_mux_out[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[7]~2_combout\ = (\inst2|timer|read_mux_out[7]~0_combout\) # ((\inst2|timer|read_mux_out~1_combout\) # ((\inst2|timer|counter_snapshot\(23) & \inst2|timer|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|read_mux_out[7]~0_combout\,
	datab => \inst2|timer|counter_snapshot\(23),
	datac => \inst2|timer|Equal6~4_combout\,
	datad => \inst2|timer|read_mux_out~1_combout\,
	combout => \inst2|timer|read_mux_out[7]~2_combout\);

-- Location: FF_X43_Y41_N7
\inst2|timer|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_l_register[15]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(15));

-- Location: FF_X46_Y40_N15
\inst2|timer|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[15]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(15));

-- Location: LCCOMB_X46_Y40_N24
\inst2|timer|read_mux_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~4_combout\ = (!\inst2|cpu|M_alu_result\(2) & (\inst2|cpu|M_alu_result\(4) & (\inst2|timer|counter_snapshot\(15) & !\inst2|cpu|M_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu|M_alu_result\(4),
	datac => \inst2|timer|counter_snapshot\(15),
	datad => \inst2|cpu|M_alu_result\(3),
	combout => \inst2|timer|read_mux_out~4_combout\);

-- Location: LCCOMB_X45_Y36_N14
\inst2|cpu|E_st_data[31]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|M_alu_result\(15),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|M_alu_result\(7),
	combout => \inst2|cpu|E_st_data[31]~1_combout\);

-- Location: LCCOMB_X47_Y36_N18
\inst2|cpu|M_pipe_flush_waddr_nxt[10]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(10),
	datab => \inst2|cpu|E_ctrl_break~q\,
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[10]~33_combout\);

-- Location: LCCOMB_X47_Y36_N20
\inst2|cpu|M_pipe_flush_waddr_nxt[10]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datac => \inst2|cpu|E_iw\(16),
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[10]~33_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[10]~34_combout\);

-- Location: FF_X48_Y36_N29
\inst2|cpu|E_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(10));

-- Location: LCCOMB_X48_Y36_N26
\inst2|cpu|M_pipe_flush_waddr_nxt[10]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr_nxt[10]~34_combout\,
	datac => \inst2|cpu|E_src1[12]~14_combout\,
	datad => \inst2|cpu|E_pc\(10),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[10]~35_combout\);

-- Location: FF_X48_Y36_N7
\inst2|cpu|E_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_iw[17]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(17));

-- Location: FF_X48_Y36_N11
\inst2|cpu|E_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(13));

-- Location: FF_X46_Y37_N17
\inst2|cpu|E_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(20),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(20));

-- Location: LCCOMB_X47_Y36_N4
\inst2|cpu|M_pipe_flush_waddr_nxt[14]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_crst~q\,
	datab => \inst2|cpu|E_extra_pc\(14),
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_break~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[14]~45_combout\);

-- Location: LCCOMB_X46_Y37_N16
\inst2|cpu|M_pipe_flush_waddr_nxt[14]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datac => \inst2|cpu|E_iw\(20),
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[14]~45_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[14]~46_combout\);

-- Location: FF_X46_Y37_N27
\inst2|cpu|E_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_pc[14]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(14));

-- Location: LCCOMB_X46_Y37_N10
\inst2|cpu|M_pipe_flush_waddr_nxt[14]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_pc\(14),
	datab => \inst2|cpu|M_pipe_flush_waddr_nxt[14]~46_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datad => \inst2|cpu|E_src1[16]~10_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[14]~47_combout\);

-- Location: FF_X48_Y37_N29
\inst2|cpu|E_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(15));

-- Location: FF_X47_Y38_N17
\inst2|cpu|E_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_pc[16]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(16));

-- Location: LCCOMB_X56_Y38_N12
\inst2|cpu|ic_fill_valid_bits_nxt[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[4]~3_combout\);

-- Location: LCCOMB_X56_Y38_N30
\inst2|cpu|ic_fill_valid_bits_nxt[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[7]~5_combout\);

-- Location: LCCOMB_X56_Y38_N10
\inst2|cpu|ic_fill_valid_bits_nxt[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[1]~9_combout\);

-- Location: LCCOMB_X56_Y38_N6
\inst2|cpu|ic_fill_valid_bits_nxt[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[3]~13_combout\);

-- Location: LCCOMB_X43_Y41_N0
\inst2|timer|read_mux_out[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[5]~6_combout\ = (\inst2|timer|period_l_register\(5) & ((\inst2|timer|Equal6~3_combout\) # ((\inst2|timer|period_h_register\(5) & \inst2|timer|Equal6~2_combout\)))) # (!\inst2|timer|period_l_register\(5) & 
-- (((\inst2|timer|period_h_register\(5) & \inst2|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|period_l_register\(5),
	datab => \inst2|timer|Equal6~3_combout\,
	datac => \inst2|timer|period_h_register\(5),
	datad => \inst2|timer|Equal6~2_combout\,
	combout => \inst2|timer|read_mux_out[5]~6_combout\);

-- Location: FF_X45_Y41_N17
\inst2|timer|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(5));

-- Location: LCCOMB_X45_Y41_N16
\inst2|timer|read_mux_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~7_combout\ = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & (\inst2|timer|counter_snapshot\(5) & \inst2|cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|timer|counter_snapshot\(5),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|read_mux_out~7_combout\);

-- Location: FF_X45_Y41_N19
\inst2|timer|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[21]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(21));

-- Location: LCCOMB_X45_Y41_N10
\inst2|timer|read_mux_out[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[5]~8_combout\ = (\inst2|timer|read_mux_out[5]~6_combout\) # ((\inst2|timer|read_mux_out~7_combout\) # ((\inst2|timer|Equal6~4_combout\ & \inst2|timer|counter_snapshot\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~4_combout\,
	datab => \inst2|timer|counter_snapshot\(21),
	datac => \inst2|timer|read_mux_out[5]~6_combout\,
	datad => \inst2|timer|read_mux_out~7_combout\,
	combout => \inst2|timer|read_mux_out[5]~8_combout\);

-- Location: LCCOMB_X44_Y39_N22
\inst2|timer|read_mux_out[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[13]~9_combout\ = (\inst2|timer|Equal6~2_combout\ & ((\inst2|timer|period_h_register\(13)) # ((\inst2|timer|Equal6~3_combout\ & \inst2|timer|period_l_register\(13))))) # (!\inst2|timer|Equal6~2_combout\ & 
-- (\inst2|timer|Equal6~3_combout\ & ((\inst2|timer|period_l_register\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~2_combout\,
	datab => \inst2|timer|Equal6~3_combout\,
	datac => \inst2|timer|period_h_register\(13),
	datad => \inst2|timer|period_l_register\(13),
	combout => \inst2|timer|read_mux_out[13]~9_combout\);

-- Location: LCCOMB_X51_Y39_N16
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X40_Y34_N12
\inst2|cpu|E_st_data[29]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|av_ld_data_aligned_or_div\(5),
	datac => \inst2|cpu|E_iw\(3),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(13),
	combout => \inst2|cpu|E_st_data[29]~8_combout\);

-- Location: LCCOMB_X40_Y34_N4
\inst2|cpu|E_st_data[29]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(5),
	datab => \inst2|cpu|M_shift_rot_result\(13),
	datac => \inst2|cpu|E_iw\(3),
	datad => \inst2|cpu|E_iw\(4),
	combout => \inst2|cpu|E_st_data[29]~12_combout\);

-- Location: LCCOMB_X40_Y34_N14
\inst2|cpu|E_st_data[29]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|E_st_data[29]~12_combout\,
	datad => \inst2|cpu|M_shift_rot_result\(29),
	combout => \inst2|cpu|E_st_data[29]~13_combout\);

-- Location: LCCOMB_X44_Y39_N2
\inst2|timer|read_mux_out[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[4]~12_combout\ = (\inst2|timer|Equal6~2_combout\ & ((\inst2|timer|period_h_register\(4)) # ((\inst2|timer|Equal6~3_combout\ & \inst2|timer|period_l_register\(4))))) # (!\inst2|timer|Equal6~2_combout\ & 
-- (\inst2|timer|Equal6~3_combout\ & ((\inst2|timer|period_l_register\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~2_combout\,
	datab => \inst2|timer|Equal6~3_combout\,
	datac => \inst2|timer|period_h_register\(4),
	datad => \inst2|timer|period_l_register\(4),
	combout => \inst2|timer|read_mux_out[4]~12_combout\);

-- Location: FF_X45_Y41_N23
\inst2|timer|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(4));

-- Location: LCCOMB_X45_Y41_N22
\inst2|timer|read_mux_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~13_combout\ = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & (\inst2|timer|counter_snapshot\(4) & \inst2|cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|timer|counter_snapshot\(4),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|read_mux_out~13_combout\);

-- Location: FF_X45_Y41_N1
\inst2|timer|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(20),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(20));

-- Location: LCCOMB_X45_Y41_N28
\inst2|timer|read_mux_out[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[4]~14_combout\ = (\inst2|timer|read_mux_out~13_combout\) # ((\inst2|timer|read_mux_out[4]~12_combout\) # ((\inst2|timer|Equal6~4_combout\ & \inst2|timer|counter_snapshot\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|read_mux_out~13_combout\,
	datab => \inst2|timer|read_mux_out[4]~12_combout\,
	datac => \inst2|timer|Equal6~4_combout\,
	datad => \inst2|timer|counter_snapshot\(20),
	combout => \inst2|timer|read_mux_out[4]~14_combout\);

-- Location: LCCOMB_X43_Y40_N14
\inst2|timer|read_mux_out[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[12]~15_combout\ = (\inst2|timer|Equal6~3_combout\ & ((\inst2|timer|period_l_register\(12)) # ((\inst2|timer|Equal6~2_combout\ & \inst2|timer|period_h_register\(12))))) # (!\inst2|timer|Equal6~3_combout\ & 
-- (\inst2|timer|Equal6~2_combout\ & (\inst2|timer|period_h_register\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~3_combout\,
	datab => \inst2|timer|Equal6~2_combout\,
	datac => \inst2|timer|period_h_register\(12),
	datad => \inst2|timer|period_l_register\(12),
	combout => \inst2|timer|read_mux_out[12]~15_combout\);

-- Location: FF_X46_Y40_N3
\inst2|timer|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(12));

-- Location: LCCOMB_X46_Y40_N2
\inst2|timer|read_mux_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~16_combout\ = (!\inst2|cpu|M_alu_result\(2) & (\inst2|cpu|M_alu_result\(4) & (\inst2|timer|counter_snapshot\(12) & !\inst2|cpu|M_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu|M_alu_result\(4),
	datac => \inst2|timer|counter_snapshot\(12),
	datad => \inst2|cpu|M_alu_result\(3),
	combout => \inst2|timer|read_mux_out~16_combout\);

-- Location: FF_X46_Y40_N5
\inst2|timer|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[28]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(28));

-- Location: LCCOMB_X46_Y40_N18
\inst2|timer|read_mux_out[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[12]~17_combout\ = (\inst2|timer|read_mux_out[12]~15_combout\) # ((\inst2|timer|read_mux_out~16_combout\) # ((\inst2|timer|Equal6~4_combout\ & \inst2|timer|counter_snapshot\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~4_combout\,
	datab => \inst2|timer|counter_snapshot\(28),
	datac => \inst2|timer|read_mux_out[12]~15_combout\,
	datad => \inst2|timer|read_mux_out~16_combout\,
	combout => \inst2|timer|read_mux_out[12]~17_combout\);

-- Location: LCCOMB_X39_Y33_N26
\inst2|cpu|E_st_data[28]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(12),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_iw\(3),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(4),
	combout => \inst2|cpu|E_st_data[28]~16_combout\);

-- Location: LCCOMB_X39_Y33_N28
\inst2|cpu|E_st_data[28]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|M_shift_rot_result\(4),
	datad => \inst2|cpu|M_shift_rot_result\(12),
	combout => \inst2|cpu|E_st_data[28]~20_combout\);

-- Location: LCCOMB_X41_Y34_N0
\inst2|cpu|E_st_data[28]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|M_shift_rot_result\(28),
	datad => \inst2|cpu|E_st_data[28]~20_combout\,
	combout => \inst2|cpu|E_st_data[28]~21_combout\);

-- Location: LCCOMB_X43_Y40_N16
\inst2|timer|read_mux_out[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[3]~18_combout\ = (\inst2|timer|Equal6~3_combout\ & (((\inst2|timer|Equal6~2_combout\ & \inst2|timer|period_h_register\(3))) # (!\inst2|timer|period_l_register\(3)))) # (!\inst2|timer|Equal6~3_combout\ & 
-- (\inst2|timer|Equal6~2_combout\ & (\inst2|timer|period_h_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~3_combout\,
	datab => \inst2|timer|Equal6~2_combout\,
	datac => \inst2|timer|period_h_register\(3),
	datad => \inst2|timer|period_l_register\(3),
	combout => \inst2|timer|read_mux_out[3]~18_combout\);

-- Location: FF_X45_Y40_N27
\inst2|timer|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(19),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(19));

-- Location: FF_X45_Y40_N17
\inst2|timer|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[3]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(3));

-- Location: LCCOMB_X45_Y40_N26
\inst2|timer|read_mux_out[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[3]~19_combout\ = (\inst2|timer|Equal6~4_combout\ & ((\inst2|timer|counter_snapshot\(19)) # ((\inst2|timer|counter_snapshot\(3) & \inst2|timer|Equal6~5_combout\)))) # (!\inst2|timer|Equal6~4_combout\ & 
-- (\inst2|timer|counter_snapshot\(3) & ((\inst2|timer|Equal6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~4_combout\,
	datab => \inst2|timer|counter_snapshot\(3),
	datac => \inst2|timer|counter_snapshot\(19),
	datad => \inst2|timer|Equal6~5_combout\,
	combout => \inst2|timer|read_mux_out[3]~19_combout\);

-- Location: FF_X46_Y39_N29
\inst2|timer|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|control_register[3]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|control_register\(3));

-- Location: LCCOMB_X43_Y40_N24
\inst2|timer|read_mux_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out\(3) = (\inst2|timer|read_mux_out[3]~19_combout\) # ((\inst2|timer|read_mux_out[3]~18_combout\) # ((\inst2|timer|Equal6~1_combout\ & \inst2|timer|control_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|read_mux_out[3]~19_combout\,
	datab => \inst2|timer|Equal6~1_combout\,
	datac => \inst2|timer|control_register\(3),
	datad => \inst2|timer|read_mux_out[3]~18_combout\,
	combout => \inst2|timer|read_mux_out\(3));

-- Location: FF_X43_Y40_N5
\inst2|timer|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(11));

-- Location: LCCOMB_X43_Y40_N4
\inst2|timer|read_mux_out[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[11]~20_combout\ = (\inst2|timer|Equal6~3_combout\ & ((\inst2|timer|period_l_register\(11)) # ((\inst2|timer|Equal6~2_combout\ & \inst2|timer|period_h_register\(11))))) # (!\inst2|timer|Equal6~3_combout\ & 
-- (\inst2|timer|Equal6~2_combout\ & (\inst2|timer|period_h_register\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~3_combout\,
	datab => \inst2|timer|Equal6~2_combout\,
	datac => \inst2|timer|period_h_register\(11),
	datad => \inst2|timer|period_l_register\(11),
	combout => \inst2|timer|read_mux_out[11]~20_combout\);

-- Location: FF_X47_Y40_N1
\inst2|timer|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(11));

-- Location: LCCOMB_X47_Y40_N0
\inst2|timer|read_mux_out~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~21_combout\ = (\inst2|cpu|M_alu_result\(4) & (!\inst2|cpu|M_alu_result\(3) & (\inst2|timer|counter_snapshot\(11) & !\inst2|cpu|M_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(4),
	datab => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|timer|counter_snapshot\(11),
	datad => \inst2|cpu|M_alu_result\(2),
	combout => \inst2|timer|read_mux_out~21_combout\);

-- Location: FF_X47_Y40_N27
\inst2|timer|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[27]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(27));

-- Location: LCCOMB_X47_Y40_N30
\inst2|timer|read_mux_out[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[11]~22_combout\ = (\inst2|timer|read_mux_out[11]~20_combout\) # ((\inst2|timer|read_mux_out~21_combout\) # ((\inst2|timer|counter_snapshot\(27) & \inst2|timer|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|counter_snapshot\(27),
	datab => \inst2|timer|Equal6~4_combout\,
	datac => \inst2|timer|read_mux_out[11]~20_combout\,
	datad => \inst2|timer|read_mux_out~21_combout\,
	combout => \inst2|timer|read_mux_out[11]~22_combout\);

-- Location: LCCOMB_X41_Y36_N0
\inst2|cpu|E_st_data[27]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(3),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(11),
	combout => \inst2|cpu|E_st_data[27]~24_combout\);

-- Location: LCCOMB_X41_Y36_N26
\inst2|cpu|E_st_data[27]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|M_alu_result\(11),
	datad => \inst2|cpu|M_alu_result\(3),
	combout => \inst2|cpu|E_st_data[27]~25_combout\);

-- Location: LCCOMB_X41_Y36_N12
\inst2|cpu|E_st_data[27]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(27),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_st_data[27]~25_combout\,
	datad => \inst2|cpu|av_ld_or_div_done~q\,
	combout => \inst2|cpu|E_st_data[27]~26_combout\);

-- Location: LCCOMB_X41_Y36_N22
\inst2|cpu|E_st_data[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[27]~26_combout\,
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(27),
	datad => \inst2|cpu|E_st_data[27]~24_combout\,
	combout => \inst2|cpu|E_st_data[27]~27_combout\);

-- Location: LCCOMB_X43_Y40_N6
\inst2|timer|read_mux_out[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[2]~23_combout\ = (\inst2|timer|Equal6~3_combout\ & (((\inst2|timer|Equal6~2_combout\ & \inst2|timer|period_h_register\(2))) # (!\inst2|timer|period_l_register\(2)))) # (!\inst2|timer|Equal6~3_combout\ & 
-- (\inst2|timer|Equal6~2_combout\ & (\inst2|timer|period_h_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~3_combout\,
	datab => \inst2|timer|Equal6~2_combout\,
	datac => \inst2|timer|period_h_register\(2),
	datad => \inst2|timer|period_l_register\(2),
	combout => \inst2|timer|read_mux_out[2]~23_combout\);

-- Location: FF_X45_Y40_N23
\inst2|timer|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[2]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(2));

-- Location: LCCOMB_X58_Y31_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCCOMB_X43_Y40_N8
\inst2|timer|read_mux_out[10]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[10]~25_combout\ = (\inst2|timer|Equal6~3_combout\ & ((\inst2|timer|period_l_register\(10)) # ((\inst2|timer|period_h_register\(10) & \inst2|timer|Equal6~2_combout\)))) # (!\inst2|timer|Equal6~3_combout\ & 
-- (((\inst2|timer|period_h_register\(10) & \inst2|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~3_combout\,
	datab => \inst2|timer|period_l_register\(10),
	datac => \inst2|timer|period_h_register\(10),
	datad => \inst2|timer|Equal6~2_combout\,
	combout => \inst2|timer|read_mux_out[10]~25_combout\);

-- Location: FF_X47_Y40_N19
\inst2|timer|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(10));

-- Location: LCCOMB_X47_Y40_N18
\inst2|timer|read_mux_out~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~26_combout\ = (\inst2|cpu|M_alu_result\(4) & (!\inst2|cpu|M_alu_result\(3) & (\inst2|timer|counter_snapshot\(10) & !\inst2|cpu|M_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(4),
	datab => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|timer|counter_snapshot\(10),
	datad => \inst2|cpu|M_alu_result\(2),
	combout => \inst2|timer|read_mux_out~26_combout\);

-- Location: FF_X47_Y40_N23
\inst2|timer|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[26]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(26));

-- Location: LCCOMB_X47_Y40_N20
\inst2|timer|read_mux_out[10]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[10]~27_combout\ = (\inst2|timer|read_mux_out[10]~25_combout\) # ((\inst2|timer|read_mux_out~26_combout\) # ((\inst2|timer|counter_snapshot\(26) & \inst2|timer|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|counter_snapshot\(26),
	datab => \inst2|timer|read_mux_out[10]~25_combout\,
	datac => \inst2|timer|Equal6~4_combout\,
	datad => \inst2|timer|read_mux_out~26_combout\,
	combout => \inst2|timer|read_mux_out[10]~27_combout\);

-- Location: LCCOMB_X51_Y40_N2
\inst2|jtag_uart|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|ac~0_combout\ = (\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\) # (\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst2|jtag_uart|ac~0_combout\);

-- Location: LCCOMB_X51_Y40_N4
\inst2|jtag_uart|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|ac~1_combout\ = (\inst2|jtag_uart|ac~0_combout\) # ((\inst2|jtag_uart|ac~q\ & ((!\inst2|jtag_uart|ien_AF~0_combout\) # (!\inst2|cpu|M_st_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data\(10),
	datab => \inst2|jtag_uart|ien_AF~0_combout\,
	datac => \inst2|jtag_uart|ac~q\,
	datad => \inst2|jtag_uart|ac~0_combout\,
	combout => \inst2|jtag_uart|ac~1_combout\);

-- Location: LCCOMB_X43_Y33_N30
\inst2|cpu|E_st_data[26]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(2),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(10),
	combout => \inst2|cpu|E_st_data[26]~32_combout\);

-- Location: LCCOMB_X43_Y33_N24
\inst2|cpu|E_st_data[26]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(10),
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|M_alu_result\(2),
	combout => \inst2|cpu|E_st_data[26]~33_combout\);

-- Location: LCCOMB_X43_Y33_N26
\inst2|cpu|E_st_data[26]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[26]~32_combout\,
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|E_st_data[26]~33_combout\,
	combout => \inst2|cpu|E_st_data[26]~34_combout\);

-- Location: LCCOMB_X40_Y35_N12
\inst2|cpu|E_st_data[26]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_prelim\(2),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_src2_prelim\(10),
	datad => \inst2|cpu|E_iw\(3),
	combout => \inst2|cpu|E_st_data[26]~38_combout\);

-- Location: LCCOMB_X43_Y41_N4
\inst2|timer|read_mux_out[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[1]~28_combout\ = (\inst2|timer|period_l_register\(1) & (((\inst2|timer|period_h_register\(1) & \inst2|timer|Equal6~2_combout\)))) # (!\inst2|timer|period_l_register\(1) & ((\inst2|timer|Equal6~3_combout\) # 
-- ((\inst2|timer|period_h_register\(1) & \inst2|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|period_l_register\(1),
	datab => \inst2|timer|Equal6~3_combout\,
	datac => \inst2|timer|period_h_register\(1),
	datad => \inst2|timer|Equal6~2_combout\,
	combout => \inst2|timer|read_mux_out[1]~28_combout\);

-- Location: FF_X45_Y40_N31
\inst2|timer|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(17),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(17));

-- Location: FF_X45_Y40_N11
\inst2|timer|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[1]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(1));

-- Location: LCCOMB_X45_Y40_N30
\inst2|timer|read_mux_out[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[1]~29_combout\ = (\inst2|timer|Equal6~5_combout\ & ((\inst2|timer|counter_snapshot\(1)) # ((\inst2|timer|Equal6~4_combout\ & \inst2|timer|counter_snapshot\(17))))) # (!\inst2|timer|Equal6~5_combout\ & 
-- (\inst2|timer|Equal6~4_combout\ & (\inst2|timer|counter_snapshot\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~5_combout\,
	datab => \inst2|timer|Equal6~4_combout\,
	datac => \inst2|timer|counter_snapshot\(17),
	datad => \inst2|timer|counter_snapshot\(1),
	combout => \inst2|timer|read_mux_out[1]~29_combout\);

-- Location: FF_X46_Y39_N31
\inst2|timer|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|control_register\(1));

-- Location: LCCOMB_X46_Y39_N30
\inst2|timer|read_mux_out[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[1]~30_combout\ = (\inst2|timer|Equal6~0_combout\ & ((\inst2|cpu|M_alu_result\(2) & (\inst2|timer|control_register\(1))) # (!\inst2|cpu|M_alu_result\(2) & ((\inst2|timer|counter_is_running~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~0_combout\,
	datab => \inst2|cpu|M_alu_result\(2),
	datac => \inst2|timer|control_register\(1),
	datad => \inst2|timer|counter_is_running~q\,
	combout => \inst2|timer|read_mux_out[1]~30_combout\);

-- Location: LCCOMB_X46_Y39_N22
\inst2|timer|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out\(1) = (\inst2|timer|read_mux_out[1]~28_combout\) # ((\inst2|timer|read_mux_out[1]~29_combout\) # (\inst2|timer|read_mux_out[1]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|read_mux_out[1]~28_combout\,
	datac => \inst2|timer|read_mux_out[1]~29_combout\,
	datad => \inst2|timer|read_mux_out[1]~30_combout\,
	combout => \inst2|timer|read_mux_out\(1));

-- Location: LCCOMB_X43_Y40_N26
\inst2|timer|read_mux_out[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[9]~31_combout\ = (\inst2|timer|Equal6~3_combout\ & (((\inst2|timer|Equal6~2_combout\ & \inst2|timer|period_h_register\(9))) # (!\inst2|timer|period_l_register\(9)))) # (!\inst2|timer|Equal6~3_combout\ & 
-- (\inst2|timer|Equal6~2_combout\ & (\inst2|timer|period_h_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~3_combout\,
	datab => \inst2|timer|Equal6~2_combout\,
	datac => \inst2|timer|period_h_register\(9),
	datad => \inst2|timer|period_l_register\(9),
	combout => \inst2|timer|read_mux_out[9]~31_combout\);

-- Location: LCCOMB_X43_Y41_N8
\inst2|timer|read_mux_out[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[0]~34_combout\ = (\inst2|timer|Equal6~3_combout\ & (((\inst2|timer|Equal6~2_combout\ & \inst2|timer|period_h_register\(0))) # (!\inst2|timer|period_l_register\(0)))) # (!\inst2|timer|Equal6~3_combout\ & 
-- (\inst2|timer|Equal6~2_combout\ & (\inst2|timer|period_h_register\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~3_combout\,
	datab => \inst2|timer|Equal6~2_combout\,
	datac => \inst2|timer|period_h_register\(0),
	datad => \inst2|timer|period_l_register\(0),
	combout => \inst2|timer|read_mux_out[0]~34_combout\);

-- Location: FF_X45_Y40_N13
\inst2|timer|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(16),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(16));

-- Location: FF_X45_Y40_N3
\inst2|timer|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[0]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(0));

-- Location: LCCOMB_X45_Y40_N12
\inst2|timer|read_mux_out[0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[0]~35_combout\ = (\inst2|timer|Equal6~4_combout\ & ((\inst2|timer|counter_snapshot\(16)) # ((\inst2|timer|counter_snapshot\(0) & \inst2|timer|Equal6~5_combout\)))) # (!\inst2|timer|Equal6~4_combout\ & 
-- (\inst2|timer|counter_snapshot\(0) & ((\inst2|timer|Equal6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~4_combout\,
	datab => \inst2|timer|counter_snapshot\(0),
	datac => \inst2|timer|counter_snapshot\(16),
	datad => \inst2|timer|Equal6~5_combout\,
	combout => \inst2|timer|read_mux_out[0]~35_combout\);

-- Location: LCCOMB_X46_Y39_N10
\inst2|timer|read_mux_out[0]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[0]~36_combout\ = (\inst2|timer|Equal6~0_combout\ & ((\inst2|cpu|M_alu_result\(2) & (\inst2|timer|control_register\(0))) # (!\inst2|cpu|M_alu_result\(2) & ((\inst2|timer|timeout_occurred~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~0_combout\,
	datab => \inst2|cpu|M_alu_result\(2),
	datac => \inst2|timer|control_register\(0),
	datad => \inst2|timer|timeout_occurred~q\,
	combout => \inst2|timer|read_mux_out[0]~36_combout\);

-- Location: LCCOMB_X49_Y40_N26
\inst2|timer|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out\(0) = (\inst2|timer|read_mux_out[0]~35_combout\) # ((\inst2|timer|read_mux_out[0]~36_combout\) # (\inst2|timer|read_mux_out[0]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|read_mux_out[0]~35_combout\,
	datab => \inst2|timer|read_mux_out[0]~36_combout\,
	datac => \inst2|timer|read_mux_out[0]~34_combout\,
	combout => \inst2|timer|read_mux_out\(0));

-- Location: LCCOMB_X43_Y41_N20
\inst2|timer|read_mux_out[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[8]~37_combout\ = (\inst2|timer|period_l_register\(8) & (((\inst2|timer|period_h_register\(8) & \inst2|timer|Equal6~2_combout\)))) # (!\inst2|timer|period_l_register\(8) & ((\inst2|timer|Equal6~3_combout\) # 
-- ((\inst2|timer|period_h_register\(8) & \inst2|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|period_l_register\(8),
	datab => \inst2|timer|Equal6~3_combout\,
	datac => \inst2|timer|period_h_register\(8),
	datad => \inst2|timer|Equal6~2_combout\,
	combout => \inst2|timer|read_mux_out[8]~37_combout\);

-- Location: FF_X47_Y40_N29
\inst2|timer|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[8]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(8));

-- Location: LCCOMB_X47_Y40_N24
\inst2|timer|read_mux_out~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~38_combout\ = (!\inst2|cpu|M_alu_result\(2) & (\inst2|timer|counter_snapshot\(8) & (!\inst2|cpu|M_alu_result\(3) & \inst2|cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|timer|counter_snapshot\(8),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|read_mux_out~38_combout\);

-- Location: FF_X47_Y40_N11
\inst2|timer|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[24]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(24));

-- Location: LCCOMB_X47_Y40_N4
\inst2|timer|read_mux_out[8]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[8]~39_combout\ = (\inst2|timer|read_mux_out[8]~37_combout\) # ((\inst2|timer|read_mux_out~38_combout\) # ((\inst2|timer|counter_snapshot\(24) & \inst2|timer|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|counter_snapshot\(24),
	datab => \inst2|timer|Equal6~4_combout\,
	datac => \inst2|timer|read_mux_out[8]~37_combout\,
	datad => \inst2|timer|read_mux_out~38_combout\,
	combout => \inst2|timer|read_mux_out[8]~39_combout\);

-- Location: LCCOMB_X38_Y34_N0
\inst2|cpu|E_st_data[24]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(8),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(0),
	combout => \inst2|cpu|E_st_data[24]~48_combout\);

-- Location: LCCOMB_X38_Y34_N26
\inst2|cpu|E_st_data[24]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|M_alu_result\(0),
	datad => \inst2|cpu|M_alu_result\(8),
	combout => \inst2|cpu|E_st_data[24]~49_combout\);

-- Location: LCCOMB_X38_Y34_N12
\inst2|cpu|E_st_data[24]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[24]~49_combout\,
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|av_ld_or_div_done~q\,
	datad => \inst2|cpu|E_st_data[24]~48_combout\,
	combout => \inst2|cpu|E_st_data[24]~50_combout\);

-- Location: LCCOMB_X39_Y37_N20
\inst2|cpu|E_st_data[24]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|M_shift_rot_result\(8),
	datad => \inst2|cpu|M_shift_rot_result\(0),
	combout => \inst2|cpu|E_st_data[24]~52_combout\);

-- Location: LCCOMB_X38_Y34_N16
\inst2|cpu|E_st_data[24]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[24]~52_combout\,
	datab => \inst2|cpu|M_shift_rot_result\(24),
	datac => \inst2|cpu|E_iw\(4),
	combout => \inst2|cpu|E_st_data[24]~53_combout\);

-- Location: LCCOMB_X43_Y41_N24
\inst2|timer|read_mux_out[14]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[14]~40_combout\ = (\inst2|timer|Equal6~3_combout\ & (((\inst2|timer|Equal6~2_combout\ & \inst2|timer|period_h_register\(14))) # (!\inst2|timer|period_l_register\(14)))) # (!\inst2|timer|Equal6~3_combout\ & 
-- (\inst2|timer|Equal6~2_combout\ & (\inst2|timer|period_h_register\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~3_combout\,
	datab => \inst2|timer|Equal6~2_combout\,
	datac => \inst2|timer|period_h_register\(14),
	datad => \inst2|timer|period_l_register\(14),
	combout => \inst2|timer|read_mux_out[14]~40_combout\);

-- Location: FF_X46_Y40_N7
\inst2|timer|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[14]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(14));

-- Location: LCCOMB_X46_Y40_N16
\inst2|timer|read_mux_out~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~41_combout\ = (!\inst2|cpu|M_alu_result\(2) & (\inst2|cpu|M_alu_result\(4) & (!\inst2|cpu|M_alu_result\(3) & \inst2|timer|counter_snapshot\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu|M_alu_result\(4),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|timer|counter_snapshot\(14),
	combout => \inst2|timer|read_mux_out~41_combout\);

-- Location: FF_X46_Y40_N27
\inst2|timer|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(30),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(30));

-- Location: LCCOMB_X46_Y40_N12
\inst2|timer|read_mux_out[14]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[14]~42_combout\ = (\inst2|timer|read_mux_out[14]~40_combout\) # ((\inst2|timer|read_mux_out~41_combout\) # ((\inst2|timer|Equal6~4_combout\ & \inst2|timer|counter_snapshot\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~4_combout\,
	datab => \inst2|timer|read_mux_out[14]~40_combout\,
	datac => \inst2|timer|counter_snapshot\(30),
	datad => \inst2|timer|read_mux_out~41_combout\,
	combout => \inst2|timer|read_mux_out[14]~42_combout\);

-- Location: LCCOMB_X51_Y40_N28
\inst2|jtag_uart|woverflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|woverflow~0_combout\ = (!\inst2|cpu|M_alu_result\(2) & (\inst2|jtag_uart|av_waitrequest~1_combout\ & \inst2|cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|jtag_uart|av_waitrequest~1_combout\,
	datac => \inst2|cpu|d_write~q\,
	combout => \inst2|jtag_uart|woverflow~0_combout\);

-- Location: LCCOMB_X51_Y40_N22
\inst2|jtag_uart|woverflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|woverflow~1_combout\ = (\inst2|jtag_uart|woverflow~0_combout\ & (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\inst2|jtag_uart|woverflow~0_combout\ & ((\inst2|jtag_uart|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst2|jtag_uart|woverflow~q\,
	datad => \inst2|jtag_uart|woverflow~0_combout\,
	combout => \inst2|jtag_uart|woverflow~1_combout\);

-- Location: LCCOMB_X48_Y33_N2
\inst2|cpu|E_st_data[30]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(14),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_iw\(3),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(6),
	combout => \inst2|cpu|E_st_data[30]~56_combout\);

-- Location: LCCOMB_X48_Y33_N12
\inst2|cpu|E_st_data[30]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(6),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|M_alu_result\(14),
	datad => \inst2|cpu|E_iw\(3),
	combout => \inst2|cpu|E_st_data[30]~57_combout\);

-- Location: LCCOMB_X48_Y33_N6
\inst2|cpu|E_st_data[30]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[30]~57_combout\,
	datab => \inst2|cpu|E_st_data[30]~56_combout\,
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|av_ld_or_div_done~q\,
	combout => \inst2|cpu|E_st_data[30]~58_combout\);

-- Location: LCCOMB_X54_Y35_N22
\inst2|rsp_xbar_mux|src_data[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[20]~72_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~37_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~39_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[20]~72_combout\);

-- Location: LCCOMB_X48_Y32_N30
\inst2|rsp_xbar_mux|src_data[19]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[19]~73_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~53_combout\,
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~55_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[19]~73_combout\);

-- Location: LCCOMB_X43_Y41_N28
\inst2|timer|read_mux_out[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[6]~43_combout\ = (\inst2|timer|period_l_register\(6) & (((\inst2|timer|period_h_register\(6) & \inst2|timer|Equal6~2_combout\)))) # (!\inst2|timer|period_l_register\(6) & ((\inst2|timer|Equal6~3_combout\) # 
-- ((\inst2|timer|period_h_register\(6) & \inst2|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|period_l_register\(6),
	datab => \inst2|timer|Equal6~3_combout\,
	datac => \inst2|timer|period_h_register\(6),
	datad => \inst2|timer|Equal6~2_combout\,
	combout => \inst2|timer|read_mux_out[6]~43_combout\);

-- Location: FF_X45_Y41_N27
\inst2|timer|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[6]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(6));

-- Location: LCCOMB_X45_Y41_N12
\inst2|timer|read_mux_out~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~44_combout\ = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & (\inst2|timer|counter_snapshot\(6) & \inst2|cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|timer|counter_snapshot\(6),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|read_mux_out~44_combout\);

-- Location: FF_X45_Y41_N7
\inst2|timer|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[22]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(22));

-- Location: LCCOMB_X45_Y41_N14
\inst2|timer|read_mux_out[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[6]~45_combout\ = (\inst2|timer|read_mux_out~44_combout\) # ((\inst2|timer|read_mux_out[6]~43_combout\) # ((\inst2|timer|Equal6~4_combout\ & \inst2|timer|counter_snapshot\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|read_mux_out~44_combout\,
	datab => \inst2|timer|read_mux_out[6]~43_combout\,
	datac => \inst2|timer|Equal6~4_combout\,
	datad => \inst2|timer|counter_snapshot\(22),
	combout => \inst2|timer|read_mux_out[6]~45_combout\);

-- Location: LCCOMB_X58_Y33_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X58_Y33_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X57_Y32_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(24),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\);

-- Location: FF_X54_Y39_N25
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X54_Y39_N18
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datac => \inst2|jtag_uart|t_dav~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X53_Y39_N28
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X57_Y39_N6
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(2),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X57_Y39_N16
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X56_Y39_N11
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X56_Y39_N26
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(5),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\);

-- Location: LCCOMB_X54_Y39_N24
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datab => \inst2|jtag_uart|t_dav~q\,
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: FF_X53_Y39_N9
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\);

-- Location: FF_X53_Y39_N7
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X53_Y39_N4
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: LCCOMB_X54_Y33_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout[18]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout[18]~1_combout\);

-- Location: LCCOMB_X54_Y33_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: FF_X56_Y32_N13
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12));

-- Location: FF_X56_Y32_N7
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11));

-- Location: FF_X58_Y33_N9
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X57_Y31_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(30),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~61_combout\);

-- Location: LCCOMB_X58_Y33_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X56_Y36_N23
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X56_Y39_N10
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(4),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X53_Y39_N1
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\);

-- Location: FF_X59_Y32_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12));

-- Location: FF_X59_Y32_N17
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11));

-- Location: FF_X58_Y33_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X60_Y34_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X58_Y33_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X56_Y36_N9
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X56_Y36_N22
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(3),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\);

-- Location: LCCOMB_X53_Y39_N0
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X58_Y32_N13
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X59_Y32_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(7),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\);

-- Location: FF_X58_Y32_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X59_Y33_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(12),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\);

-- Location: FF_X58_Y32_N21
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X59_Y32_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(11),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X59_Y32_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X58_Y33_N31
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X59_Y32_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X59_Y32_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCCOMB_X58_Y33_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X56_Y36_N27
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X56_Y36_N8
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(2),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\);

-- Location: LCCOMB_X58_Y32_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCCOMB_X58_Y32_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCCOMB_X58_Y32_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCCOMB_X58_Y33_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCCOMB_X56_Y36_N26
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\);

-- Location: LCCOMB_X52_Y36_N20
\inst2|cpu|ic_fill_prevent_refill_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_invalidate_i~q\,
	datab => \inst2|cpu|M_valid_from_E~q\,
	datac => \inst2|cpu|ic_fill_prevent_refill~q\,
	datad => \inst2|cpu|D_ic_fill_starting~1_combout\,
	combout => \inst2|cpu|ic_fill_prevent_refill_nxt~combout\);

-- Location: LCCOMB_X44_Y38_N10
\inst2|cpu|D_ctrl_flush_pipe_always~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~1_combout\,
	datab => \inst2|cpu|D_ctrl_flush_pipe_always~2_combout\,
	datac => \inst2|cpu|D_ctrl_exception~3_combout\,
	datad => \inst2|cpu|D_ctrl_flush_pipe_always~6_combout\,
	combout => \inst2|cpu|D_ctrl_flush_pipe_always~7_combout\);

-- Location: LCCOMB_X51_Y34_N20
\inst2|rsp_xbar_mux_001|src_payload~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~64_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~19_combout\) # ((\inst2|rsp_xbar_mux|src_data[21]~28_combout\ & (\inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[21]~28_combout\,
	datab => \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~19_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~64_combout\);

-- Location: LCCOMB_X54_Y40_N28
\inst2|rsp_xbar_mux_001|src_payload~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~66_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~28_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & 
-- (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datab => \inst2|rsp_xbar_mux_001|src_payload~28_combout\,
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~66_combout\);

-- Location: LCCOMB_X54_Y36_N10
\inst2|rsp_xbar_mux_001|src_data[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[3]~28_combout\ = (\inst2|rsp_xbar_mux_001|src_data[3]~14_combout\) # ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & 
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|rsp_xbar_mux_001|src_data[3]~14_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[3]~28_combout\);

-- Location: LCCOMB_X49_Y40_N4
\inst2|rsp_xbar_mux_001|src_data[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~29_combout\ = (\inst2|rsp_xbar_mux_001|src_data[0]~23_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(0) & (\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[0]~23_combout\,
	datab => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	datac => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~29_combout\);

-- Location: LCCOMB_X51_Y34_N30
\inst2|rsp_xbar_mux_001|src_payload~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~68_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~52_combout\) # ((\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & (\inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|rsp_xbar_mux|src_data[16]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datab => \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|rsp_xbar_mux|src_data[16]~40_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~52_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~68_combout\);

-- Location: LCCOMB_X47_Y32_N18
\inst2|rsp_xbar_mux_001|src_payload~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~69_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~53_combout\) # ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~53_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \inst2|rsp_xbar_mux_001|src_payload~69_combout\);

-- Location: LCCOMB_X54_Y36_N4
\inst2|rsp_xbar_mux_001|src_payload~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~70_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~57_combout\) # ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst2|rsp_xbar_mux_001|src_payload~57_combout\,
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	combout => \inst2|rsp_xbar_mux_001|src_payload~70_combout\);

-- Location: LCCOMB_X46_Y40_N22
\inst2|timer|status_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|status_wr_strobe~2_combout\ = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(4) & (!\inst2|cpu|M_alu_result\(3) & \inst2|timer|period_l_wr_strobe~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu|M_alu_result\(4),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|timer|period_l_wr_strobe~1_combout\,
	combout => \inst2|timer|status_wr_strobe~2_combout\);

-- Location: LCCOMB_X41_Y38_N4
\inst2|cpu|D_ctrl_alu_subtract~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X45_Y36_N16
\inst2|cpu|D_wr_dst_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(5),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|D_wr_dst_reg~10_combout\);

-- Location: LCCOMB_X45_Y38_N4
\inst2|cpu|D_wr_dst_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_issue~q\,
	datab => \inst2|cpu|M_pipe_flush~q\,
	datac => \inst2|cpu|D_iw\(1),
	datad => \inst2|cpu|D_wr_dst_reg~7_combout\,
	combout => \inst2|cpu|D_wr_dst_reg~29_combout\);

-- Location: LCCOMB_X45_Y38_N6
\inst2|cpu|D_wr_dst_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(4),
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_wr_dst_reg~10_combout\,
	combout => \inst2|cpu|D_wr_dst_reg~7_combout\);

-- Location: LCCOMB_X51_Y36_N10
\inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X43_Y41_N6
\inst2|timer|period_l_register[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_register[15]~0_combout\ = !\inst2|cpu|M_st_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(15),
	combout => \inst2|timer|period_l_register[15]~0_combout\);

-- Location: LCCOMB_X46_Y40_N14
\inst2|timer|counter_snapshot[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[15]~0_combout\ = !\inst2|timer|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(15),
	combout => \inst2|timer|counter_snapshot[15]~0_combout\);

-- Location: LCCOMB_X45_Y40_N16
\inst2|timer|counter_snapshot[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[3]~1_combout\ = !\inst2|timer|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(3),
	combout => \inst2|timer|counter_snapshot[3]~1_combout\);

-- Location: LCCOMB_X45_Y40_N22
\inst2|timer|counter_snapshot[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[2]~2_combout\ = !\inst2|timer|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|timer|internal_counter\(2),
	combout => \inst2|timer|counter_snapshot[2]~2_combout\);

-- Location: LCCOMB_X45_Y40_N10
\inst2|timer|counter_snapshot[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[1]~3_combout\ = !\inst2|timer|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|timer|internal_counter\(1),
	combout => \inst2|timer|counter_snapshot[1]~3_combout\);

-- Location: LCCOMB_X45_Y40_N2
\inst2|timer|counter_snapshot[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[0]~5_combout\ = !\inst2|timer|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(0),
	combout => \inst2|timer|counter_snapshot[0]~5_combout\);

-- Location: LCCOMB_X47_Y40_N28
\inst2|timer|counter_snapshot[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[8]~6_combout\ = !\inst2|timer|internal_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(8),
	combout => \inst2|timer|counter_snapshot[8]~6_combout\);

-- Location: LCCOMB_X46_Y40_N6
\inst2|timer|counter_snapshot[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[14]~7_combout\ = !\inst2|timer|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(14),
	combout => \inst2|timer|counter_snapshot[14]~7_combout\);

-- Location: LCCOMB_X45_Y41_N26
\inst2|timer|counter_snapshot[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[6]~8_combout\ = !\inst2|timer|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(6),
	combout => \inst2|timer|counter_snapshot[6]~8_combout\);

-- Location: JTAG_X1_Y31_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: FF_X53_Y29_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: FF_X53_Y29_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: FF_X53_Y29_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: FF_X53_Y29_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: FF_X53_Y29_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X53_Y29_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X53_Y29_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X53_Y29_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\);

-- Location: LCCOMB_X53_Y29_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\);

-- Location: LCCOMB_X53_Y29_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X56_Y30_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X56_Y30_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X56_Y30_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X54_Y30_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X54_Y30_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X54_Y30_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X54_Y30_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X52_Y31_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: FF_X53_Y29_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X51_Y30_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X52_Y30_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: FF_X56_Y30_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X56_Y30_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X56_Y30_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X56_Y30_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X56_Y30_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X56_Y30_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X53_Y30_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: FF_X53_Y30_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X54_Y30_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X53_Y30_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X54_Y30_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X53_Y30_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X54_Y30_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X53_Y30_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X54_Y30_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCCOMB_X52_Y31_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X51_Y31_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X52_Y31_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X50_Y29_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X50_Y29_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\);

-- Location: LCCOMB_X54_Y30_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \~GND~combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X54_Y30_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X52_Y29_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X51_Y29_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X53_Y29_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X52_Y29_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X53_Y29_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: FF_X53_Y29_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X52_Y29_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X53_Y29_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X52_Y30_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X56_Y30_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X56_Y30_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X56_Y30_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X53_Y30_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X53_Y30_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X52_Y30_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X53_Y30_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: LCCOMB_X53_Y30_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X53_Y30_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X53_Y30_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X53_Y30_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: LCCOMB_X51_Y30_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X53_Y29_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\);

-- Location: LCCOMB_X53_Y29_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: FF_X53_Y29_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X53_Y29_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X51_Y29_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X53_Y29_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X53_Y29_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X53_Y29_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X53_Y29_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X53_Y29_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X53_Y29_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19_combout\);

-- Location: LCCOMB_X52_Y29_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20_combout\);

-- Location: LCCOMB_X53_Y30_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\);

-- Location: LCCOMB_X52_Y29_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: LCCOMB_X52_Y29_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: LCCOMB_X50_Y29_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: CLKCTRL_G3
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X59_Y34_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: LCCOMB_X45_Y41_N18
\inst2|timer|counter_snapshot[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[21]~feeder_combout\ = \inst2|timer|internal_counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(21),
	combout => \inst2|timer|counter_snapshot[21]~feeder_combout\);

-- Location: LCCOMB_X45_Y41_N6
\inst2|timer|counter_snapshot[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[22]~feeder_combout\ = \inst2|timer|internal_counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(22),
	combout => \inst2|timer|counter_snapshot[22]~feeder_combout\);

-- Location: LCCOMB_X45_Y41_N20
\inst2|timer|counter_snapshot[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[23]~feeder_combout\ = \inst2|timer|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(23),
	combout => \inst2|timer|counter_snapshot[23]~feeder_combout\);

-- Location: LCCOMB_X47_Y40_N10
\inst2|timer|counter_snapshot[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[24]~feeder_combout\ = \inst2|timer|internal_counter\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(24),
	combout => \inst2|timer|counter_snapshot[24]~feeder_combout\);

-- Location: LCCOMB_X47_Y40_N22
\inst2|timer|counter_snapshot[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[26]~feeder_combout\ = \inst2|timer|internal_counter\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(26),
	combout => \inst2|timer|counter_snapshot[26]~feeder_combout\);

-- Location: LCCOMB_X47_Y40_N26
\inst2|timer|counter_snapshot[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[27]~feeder_combout\ = \inst2|timer|internal_counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(27),
	combout => \inst2|timer|counter_snapshot[27]~feeder_combout\);

-- Location: LCCOMB_X46_Y40_N4
\inst2|timer|counter_snapshot[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[28]~feeder_combout\ = \inst2|timer|internal_counter\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(28),
	combout => \inst2|timer|counter_snapshot[28]~feeder_combout\);

-- Location: LCCOMB_X46_Y39_N28
\inst2|timer|control_register[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|control_register[3]~feeder_combout\ = \inst2|cpu|M_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(3),
	combout => \inst2|timer|control_register[3]~feeder_combout\);

-- Location: LCCOMB_X59_Y34_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: LCCOMB_X46_Y34_N10
\inst2|cpu|M_iw[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|E_iw\(5),
	combout => \inst2|cpu|M_iw[5]~feeder_combout\);

-- Location: LCCOMB_X46_Y34_N6
\inst2|cpu|M_iw[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|E_iw\(0),
	combout => \inst2|cpu|M_iw[0]~feeder_combout\);

-- Location: LCCOMB_X48_Y35_N10
\inst2|cpu|M_iw[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|E_iw\(16),
	combout => \inst2|cpu|M_iw[16]~feeder_combout\);

-- Location: LCCOMB_X58_Y31_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: LCCOMB_X47_Y38_N16
\inst2|cpu|E_pc[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_pc\(16),
	combout => \inst2|cpu|E_pc[16]~feeder_combout\);

-- Location: LCCOMB_X46_Y37_N26
\inst2|cpu|E_pc[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_pc\(14),
	combout => \inst2|cpu|E_pc[14]~feeder_combout\);

-- Location: LCCOMB_X49_Y37_N18
\inst2|cpu|E_pc[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_pc\(9),
	combout => \inst2|cpu|E_pc[9]~feeder_combout\);

-- Location: LCCOMB_X48_Y36_N6
\inst2|cpu|E_iw[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_iw\(17),
	combout => \inst2|cpu|E_iw[17]~feeder_combout\);

-- Location: LCCOMB_X49_Y36_N22
\inst2|cpu|E_pc[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_pc\(4),
	combout => \inst2|cpu|E_pc[4]~feeder_combout\);

-- Location: LCCOMB_X46_Y37_N2
\inst2|cpu|E_pc[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_pc\(5),
	combout => \inst2|cpu|E_pc[5]~feeder_combout\);

-- Location: LCCOMB_X50_Y37_N10
\inst2|cpu|E_pc[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_pc\(8),
	combout => \inst2|cpu|E_pc[8]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N0
\inst2|timer_s1_translator|av_readdata_pre[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator|av_readdata_pre[12]~feeder_combout\ = \inst2|timer|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|readdata\(12),
	combout => \inst2|timer_s1_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: LCCOMB_X47_Y40_N2
\inst2|timer_s1_translator|av_readdata_pre[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator|av_readdata_pre[10]~feeder_combout\ = \inst2|timer|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|readdata\(10),
	combout => \inst2|timer_s1_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: LCCOMB_X54_Y36_N6
\inst2|timer_s1_translator|av_readdata_pre[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator|av_readdata_pre[14]~feeder_combout\ = \inst2|timer|readdata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|readdata\(14),
	combout => \inst2|timer_s1_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N8
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: LCCOMB_X56_Y32_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: LCCOMB_X60_Y34_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: IOOBUF_X51_Y62_N2
\LED[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|led_out|data_out\(7),
	devoe => ww_devoe,
	o => ww_LED(7));

-- Location: IOOBUF_X49_Y62_N2
\LED[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|led_out|data_out\(6),
	devoe => ww_devoe,
	o => ww_LED(6));

-- Location: IOOBUF_X53_Y62_N9
\LED[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|led_out|data_out\(5),
	devoe => ww_devoe,
	o => ww_LED(5));

-- Location: IOOBUF_X53_Y0_N2
\LED[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|led_out|data_out\(4),
	devoe => ww_devoe,
	o => ww_LED(4));

-- Location: IOOBUF_X53_Y62_N16
\LED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|led_out|data_out\(3),
	devoe => ww_devoe,
	o => ww_LED(3));

-- Location: IOOBUF_X49_Y62_N16
\LED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|led_out|data_out\(2),
	devoe => ww_devoe,
	o => ww_LED(2));

-- Location: IOOBUF_X49_Y62_N23
\LED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|led_out|data_out\(1),
	devoe => ww_devoe,
	o => ww_LED(1));

-- Location: IOOBUF_X51_Y62_N9
\LED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|led_out|data_out\(0),
	devoe => ww_devoe,
	o => ww_LED(0));

-- Location: IOOBUF_X0_Y31_N1
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y30_N8
\INPUT_CLOCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT_CLOCK,
	o => \INPUT_CLOCK~input_o\);

-- Location: CLKCTRL_G2
\INPUT_CLOCK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \INPUT_CLOCK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \INPUT_CLOCK~inputclkctrl_outclk\);

-- Location: LCCOMB_X50_Y39_N10
\inst2|cpu|clr_break_line~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst2|cpu|clr_break_line~feeder_combout\);

-- Location: LCCOMB_X58_Y31_N6
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y33_N1
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y34_N1
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X52_Y29_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X52_Y29_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X52_Y29_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X52_Y29_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X52_Y29_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X52_Y29_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X52_Y29_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X52_Y29_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X52_Y31_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X52_Y31_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X52_Y31_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X52_Y31_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X52_Y31_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X52_Y31_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X52_Y31_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X52_Y31_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X52_Y31_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X52_Y31_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X52_Y31_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X52_Y31_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X52_Y31_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X52_Y31_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X50_Y31_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X50_Y31_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X50_Y31_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X50_Y31_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X50_Y31_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X50_Y31_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X51_Y31_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X51_Y31_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X51_Y31_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X51_Y31_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X51_Y31_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X51_Y31_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X51_Y31_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: FF_X51_Y31_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X51_Y31_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X51_Y31_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X51_Y31_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCCOMB_X51_Y31_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X51_Y31_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X51_Y31_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X51_Y31_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X51_Y31_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X51_Y31_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X51_Y31_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X51_Y31_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X51_Y31_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X52_Y31_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X52_Y31_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X56_Y30_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\);

-- Location: LCCOMB_X53_Y30_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: LCCOMB_X52_Y31_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X52_Y31_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X52_Y29_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X52_Y29_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X51_Y30_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X51_Y30_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X53_Y30_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X53_Y30_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X53_Y30_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X53_Y30_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\);

-- Location: FF_X53_Y30_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X52_Y30_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X51_Y30_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X51_Y30_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X57_Y30_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X54_Y30_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \~GND~combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LCCOMB_X54_Y30_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \~GND~combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: LCCOMB_X54_Y30_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \~GND~combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X54_Y30_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X54_Y30_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X53_Y30_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: FF_X53_Y30_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: FF_X54_Y30_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: FF_X54_Y30_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X48_Y35_N26
\inst2|cpu|F_iw[15]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[15]~21_combout\);

-- Location: FF_X48_Y35_N27
\inst2|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[15]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(15));

-- Location: FF_X48_Y35_N25
\inst2|cpu|E_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(15));

-- Location: LCCOMB_X48_Y35_N0
\inst2|cpu|M_iw[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|E_iw\(15),
	combout => \inst2|cpu|M_iw[15]~feeder_combout\);

-- Location: FF_X48_Y35_N1
\inst2|cpu|M_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_iw[15]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(15));

-- Location: LCCOMB_X51_Y35_N24
\inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\inst2|cmd_xbar_mux|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux|arb|grant[1]~1_combout\,
	combout => \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X52_Y34_N27
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\);

-- Location: LCCOMB_X52_Y34_N26
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\))) # (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\,
	datad => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X51_Y35_N6
\inst2|cmd_xbar_mux|arb|top_priority_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ = \inst2|cmd_xbar_mux|arb|grant[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cmd_xbar_mux|arb|grant[0]~0_combout\,
	combout => \inst2|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\);

-- Location: FF_X51_Y35_N7
\inst2|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X51_Y35_N0
\inst2|cmd_xbar_mux|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|arb|grant[0]~0_combout\ = (\inst2|cmd_xbar_demux|src0_valid~1_combout\ & (((!\inst2|cmd_xbar_demux_001|src0_valid~0_combout\ & \inst2|cmd_xbar_mux|arb|top_priority_reg\(1))) # (!\inst2|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|src0_valid~0_combout\,
	datab => \inst2|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \inst2|cmd_xbar_demux|src0_valid~1_combout\,
	datad => \inst2|cmd_xbar_mux|arb|top_priority_reg\(1),
	combout => \inst2|cmd_xbar_mux|arb|grant[0]~0_combout\);

-- Location: LCCOMB_X52_Y35_N18
\inst2|cmd_xbar_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|update_grant~0_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(0)) # (\inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|update_grant~0_combout\);

-- Location: FF_X46_Y35_N11
\inst2|cpu|M_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_wrctl_data_ienable_reg_irq16~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(16));

-- Location: LCCOMB_X52_Y36_N24
\inst2|cpu|D_ic_fill_starting_d1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_ic_fill_starting~1_combout\,
	combout => \inst2|cpu|D_ic_fill_starting_d1~0_combout\);

-- Location: FF_X52_Y36_N25
\inst2|cpu|D_ic_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ic_fill_starting_d1~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_ic_fill_starting_d1~q\);

-- Location: LCCOMB_X54_Y38_N20
\inst2|cpu|ic_fill_dp_offset_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_initial_offset\(0),
	datac => \inst2|cpu|ic_fill_dp_offset\(0),
	datad => \inst2|cpu|D_ic_fill_starting_d1~q\,
	combout => \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\);

-- Location: LCCOMB_X54_Y38_N18
\inst2|cpu|ic_fill_dp_offset_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|i_readdatavalid_d1~q\,
	datad => \inst2|cpu|D_ic_fill_starting_d1~q\,
	combout => \inst2|cpu|ic_fill_dp_offset_en~0_combout\);

-- Location: FF_X54_Y38_N21
\inst2|cpu|ic_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_dp_offset\(0));

-- Location: LCCOMB_X54_Y38_N14
\inst2|cpu|ic_fill_dp_offset_nxt[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_initial_offset\(1),
	datab => \inst2|cpu|ic_fill_dp_offset\(0),
	datac => \inst2|cpu|ic_fill_dp_offset\(1),
	datad => \inst2|cpu|D_ic_fill_starting_d1~q\,
	combout => \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\);

-- Location: FF_X54_Y38_N15
\inst2|cpu|ic_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_dp_offset\(1));

-- Location: LCCOMB_X45_Y38_N18
\inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_kill~0_combout\,
	datab => \inst2|cpu|M_pipe_flush~q\,
	datac => \inst2|cpu|D_br_pred_taken~1_combout\,
	datad => \inst2|cpu|D_issue~q\,
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\);

-- Location: LCCOMB_X49_Y38_N14
\inst2|cpu|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(0),
	datad => VCC,
	combout => \inst2|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \inst2|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X48_Y38_N16
\inst2|cpu|F_ic_data_rd_addr_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_kill~0_combout\,
	datab => \inst2|cpu|F_pc_plus_one[0]~0_combout\,
	datac => \inst2|cpu|D_pc\(0),
	datad => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \inst2|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\);

-- Location: FF_X48_Y35_N15
\inst2|cpu|E_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(13));

-- Location: LCCOMB_X49_Y38_N16
\inst2|cpu|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|F_pc\(1),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[0]~1\,
	combout => \inst2|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \inst2|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X51_Y37_N6
\inst2|cpu|ic_tag_wraddress[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc\(5),
	datab => \inst2|cpu|D_ic_fill_starting~1_combout\,
	datac => \inst2|cpu|ic_fill_line\(2),
	combout => \inst2|cpu|ic_tag_wraddress[2]~1_combout\);

-- Location: FF_X51_Y37_N7
\inst2|cpu|ic_fill_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress[2]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_line\(2));

-- Location: LCCOMB_X49_Y38_N20
\inst2|cpu|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(3),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[2]~5\,
	combout => \inst2|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \inst2|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X49_Y38_N22
\inst2|cpu|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|F_pc\(4),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[3]~7\,
	combout => \inst2|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \inst2|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X49_Y38_N24
\inst2|cpu|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(5),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[4]~9\,
	combout => \inst2|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \inst2|cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X49_Y38_N26
\inst2|cpu|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|F_pc\(6),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[5]~11\,
	combout => \inst2|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \inst2|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X49_Y38_N18
\inst2|cpu|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(2),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[1]~3\,
	combout => \inst2|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \inst2|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X50_Y38_N6
\inst2|cpu|D_br_taken_waddr_partial[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc_plus_one[0]~0_combout\,
	datab => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datad => VCC,
	combout => \inst2|cpu|D_br_taken_waddr_partial[0]~11_combout\,
	cout => \inst2|cpu|D_br_taken_waddr_partial[0]~12\);

-- Location: LCCOMB_X50_Y38_N8
\inst2|cpu|D_br_taken_waddr_partial[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc_plus_one[1]~2_combout\,
	datab => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datad => VCC,
	cin => \inst2|cpu|D_br_taken_waddr_partial[0]~12\,
	combout => \inst2|cpu|D_br_taken_waddr_partial[1]~13_combout\,
	cout => \inst2|cpu|D_br_taken_waddr_partial[1]~14\);

-- Location: LCCOMB_X50_Y38_N12
\inst2|cpu|D_br_taken_waddr_partial[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datab => \inst2|cpu|F_pc_plus_one[3]~6_combout\,
	datad => VCC,
	cin => \inst2|cpu|D_br_taken_waddr_partial[2]~16\,
	combout => \inst2|cpu|D_br_taken_waddr_partial[3]~17_combout\,
	cout => \inst2|cpu|D_br_taken_waddr_partial[3]~18\);

-- Location: LCCOMB_X50_Y38_N14
\inst2|cpu|D_br_taken_waddr_partial[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst2|cpu|F_pc_plus_one[4]~8_combout\,
	datad => VCC,
	cin => \inst2|cpu|D_br_taken_waddr_partial[3]~18\,
	combout => \inst2|cpu|D_br_taken_waddr_partial[4]~19_combout\,
	cout => \inst2|cpu|D_br_taken_waddr_partial[4]~20\);

-- Location: LCCOMB_X50_Y38_N16
\inst2|cpu|D_br_taken_waddr_partial[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst2|cpu|F_pc_plus_one[5]~10_combout\,
	datad => VCC,
	cin => \inst2|cpu|D_br_taken_waddr_partial[4]~20\,
	combout => \inst2|cpu|D_br_taken_waddr_partial[5]~21_combout\,
	cout => \inst2|cpu|D_br_taken_waddr_partial[5]~22\);

-- Location: LCCOMB_X50_Y38_N18
\inst2|cpu|D_br_taken_waddr_partial[6]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datab => \inst2|cpu|F_pc_plus_one[6]~12_combout\,
	datad => VCC,
	cin => \inst2|cpu|D_br_taken_waddr_partial[5]~22\,
	combout => \inst2|cpu|D_br_taken_waddr_partial[6]~23_combout\,
	cout => \inst2|cpu|D_br_taken_waddr_partial[6]~24\);

-- Location: FF_X50_Y38_N19
\inst2|cpu|D_br_taken_waddr_partial[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_br_taken_waddr_partial[6]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_br_taken_waddr_partial\(6));

-- Location: LCCOMB_X51_Y37_N26
\inst2|cpu|ic_tag_wraddress[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc\(7),
	datab => \inst2|cpu|D_ic_fill_starting~1_combout\,
	datac => \inst2|cpu|ic_fill_line\(4),
	combout => \inst2|cpu|ic_tag_wraddress[4]~3_combout\);

-- Location: FF_X51_Y37_N27
\inst2|cpu|ic_fill_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress[4]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_line\(4));

-- Location: FF_X49_Y36_N3
\inst2|cpu|D_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(7));

-- Location: FF_X46_Y37_N5
\inst2|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(5));

-- Location: FF_X46_Y37_N15
\inst2|cpu|D_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(5));

-- Location: LCCOMB_X46_Y37_N14
\inst2|cpu|F_ic_tag_rd_addr_nxt[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr\(5),
	datab => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \inst2|cpu|D_pc\(5),
	datad => \inst2|cpu|F_kill~0_combout\,
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\);

-- Location: LCCOMB_X46_Y37_N4
\inst2|cpu|F_ic_tag_rd_addr_nxt[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_br_taken_waddr_partial\(5),
	datab => \inst2|cpu|F_pc_plus_one[5]~10_combout\,
	datac => \inst2|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\,
	datad => \inst2|cpu|F_kill~0_combout\,
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\);

-- Location: FF_X49_Y37_N27
\inst2|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_ic_tag_rd_addr_nxt[6]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(9));

-- Location: FF_X49_Y37_N25
\inst2|cpu|D_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(9));

-- Location: LCCOMB_X49_Y37_N24
\inst2|cpu|F_ic_tag_rd_addr_nxt[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr\(9),
	datab => \inst2|cpu|F_kill~0_combout\,
	datac => \inst2|cpu|D_pc\(9),
	datad => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\);

-- Location: LCCOMB_X49_Y38_N30
\inst2|cpu|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(8),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[7]~15\,
	combout => \inst2|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \inst2|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X49_Y37_N0
\inst2|cpu|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(9),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[8]~17\,
	combout => \inst2|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \inst2|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X49_Y37_N26
\inst2|cpu|F_ic_tag_rd_addr_nxt[6]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_br_taken_waddr_partial\(9),
	datab => \inst2|cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\,
	datac => \inst2|cpu|F_kill~0_combout\,
	datad => \inst2|cpu|F_pc_plus_one[9]~18_combout\,
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[6]~14_combout\);

-- Location: LCCOMB_X54_Y34_N24
\inst2|rsp_xbar_demux|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_demux|src1_valid~combout\ = (\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	combout => \inst2|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X51_Y36_N24
\inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ = \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	combout => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCCOMB_X53_Y37_N0
\inst2|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\inst2|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \inst2|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X53_Y37_N1
\inst2|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X51_Y36_N26
\inst2|cmd_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|WideOr1~combout\ = (\inst2|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|cmd_xbar_demux|src1_valid~0_combout\)))) # 
-- (!\inst2|cmd_xbar_demux_001|src1_valid~0_combout\ & (\inst2|cmd_xbar_mux_001|saved_grant\(0) & ((\inst2|cmd_xbar_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \inst2|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X51_Y36_N28
\inst2|cmd_xbar_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|update_grant~0_combout\ = (!\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|cpu|clr_break_line~q\ & ((\inst2|cmd_xbar_mux_001|saved_grant\(0)) # 
-- (\inst2|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|cpu|clr_break_line~q\,
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X51_Y36_N14
\inst2|cmd_xbar_mux_001|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|update_grant~1_combout\ = (\inst2|cmd_xbar_mux_001|WideOr1~combout\ & ((\inst2|cmd_xbar_mux_001|update_grant~0_combout\))) # (!\inst2|cmd_xbar_mux_001|WideOr1~combout\ & (!\inst2|cmd_xbar_mux_001|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|packet_in_progress~q\,
	datac => \inst2|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \inst2|cmd_xbar_mux_001|update_grant~0_combout\,
	combout => \inst2|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X51_Y36_N0
\inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\inst2|cmd_xbar_mux_001|update_grant~1_combout\ & ((\inst2|cmd_xbar_demux_001|src1_valid~0_combout\) # (\inst2|cmd_xbar_demux|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \inst2|cmd_xbar_mux_001|update_grant~1_combout\,
	datad => \inst2|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X51_Y36_N25
\inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X39_Y35_N26
\inst2|cpu|M_wr_data_unfiltered[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(0),
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[0]~10_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[0]~11_combout\);

-- Location: FF_X41_Y37_N23
\inst2|cpu|M_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_dst_regnum\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_dst_regnum\(0));

-- Location: LCCOMB_X51_Y34_N8
\inst2|rsp_xbar_demux_001|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\ = (!\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X50_Y36_N28
\inst2|cmd_xbar_mux_001|src_data[53]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(53) = (\inst2|cpu|M_alu_result\(17) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|cpu|ic_fill_tag\(5) & \inst2|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst2|cpu|M_alu_result\(17) & (\inst2|cpu|ic_fill_tag\(5) 
-- & (\inst2|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(17),
	datab => \inst2|cpu|ic_fill_tag\(5),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(53));

-- Location: FF_X50_Y36_N29
\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|src_data\(53),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X41_Y37_N12
\inst2|cpu|E_wr_dst_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_wr_dst_reg_from_D~q\,
	datab => \inst2|cpu|E_hbreak_req~combout\,
	datac => \inst2|cpu|M_pipe_flush~q\,
	combout => \inst2|cpu|E_wr_dst_reg~0_combout\);

-- Location: FF_X41_Y37_N13
\inst2|cpu|M_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_wr_dst_reg~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_wr_dst_reg~q\);

-- Location: LCCOMB_X44_Y37_N8
\inst2|cpu|W_wr_dst_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_wr_dst_reg~q\,
	combout => \inst2|cpu|W_wr_dst_reg~0_combout\);

-- Location: FF_X44_Y37_N9
\inst2|cpu|W_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|W_wr_dst_reg~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_dst_reg~q\);

-- Location: LCCOMB_X43_Y37_N0
\inst2|cpu|M_st_data[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[17]~7_combout\,
	combout => \inst2|cpu|M_st_data[17]~feeder_combout\);

-- Location: LCCOMB_X43_Y38_N18
\inst2|cpu|D_compare_op[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~1_combout\,
	datac => \inst2|cpu|D_iw\(14),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|D_compare_op[0]~1_combout\);

-- Location: FF_X43_Y38_N19
\inst2|cpu|E_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_compare_op[0]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_compare_op\(0));

-- Location: LCCOMB_X56_Y30_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X56_Y30_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X56_Y30_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X56_Y30_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCCOMB_X53_Y30_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X52_Y30_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X51_Y30_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X52_Y30_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: FF_X56_Y30_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X60_Y34_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X52_Y31_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X52_Y30_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X52_Y30_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X52_Y31_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X52_Y30_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X56_Y34_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X60_Y34_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X58_Y34_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCCOMB_X58_Y34_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X60_Y34_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~33_combout\);

-- Location: FF_X58_Y34_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X58_Y34_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X58_Y34_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X59_Y34_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X58_Y34_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X59_Y34_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\);

-- Location: FF_X59_Y34_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\,
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35));

-- Location: LCCOMB_X56_Y34_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X56_Y34_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q\);

-- Location: FF_X56_Y34_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X56_Y34_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X56_Y34_N13
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X56_Y34_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X56_Y34_N3
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X56_Y31_N13
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X52_Y35_N2
\inst2|cpu_jtag_debug_module_translator|av_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(0) & \inst2|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux|saved_grant\(0),
	datad => \inst2|cpu|i_read~q\,
	combout => \inst2|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X52_Y35_N8
\inst2|cpu_jtag_debug_module_translator|av_begintransfer~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|av_begintransfer~2_combout\ = (\inst2|cmd_xbar_mux|WideOr1~combout\ & (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|cpu_jtag_debug_module_translator|av_begintransfer~1_combout\) # (\inst2|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_begintransfer~1_combout\,
	datab => \inst2|cmd_xbar_mux|WideOr1~combout\,
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator|av_begintransfer~2_combout\);

-- Location: LCCOMB_X52_Y33_N4
\inst2|cpu_jtag_debug_module_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|end_begintransfer~0_combout\ = (!\inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_begintransfer~2_combout\) # 
-- (\inst2|cpu_jtag_debug_module_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu_jtag_debug_module_translator|av_begintransfer~2_combout\,
	datac => \inst2|cpu_jtag_debug_module_translator|end_begintransfer~q\,
	datad => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator|end_begintransfer~0_combout\);

-- Location: FF_X52_Y33_N5
\inst2|cpu_jtag_debug_module_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator|end_begintransfer~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|clr_break_line~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|end_begintransfer~q\);

-- Location: LCCOMB_X56_Y31_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_begintransfer~2_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\,
	datad => \inst2|cpu_jtag_debug_module_translator|end_begintransfer~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~0_combout\);

-- Location: LCCOMB_X56_Y34_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~0_combout\);

-- Location: FF_X56_Y34_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~q\);

-- Location: LCCOMB_X51_Y32_N10
\inst2|cmd_xbar_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~26_combout\ = (\inst2|cpu|M_st_data\(8) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data\(8),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~26_combout\);

-- Location: LCCOMB_X41_Y38_N26
\inst2|cpu|D_ctrl_b_not_src~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|D_ctrl_b_not_src~0_combout\);

-- Location: LCCOMB_X46_Y38_N20
\inst2|cpu|D_ctrl_b_not_src~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~0_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_ctrl_b_not_src~0_combout\,
	datad => \inst2|cpu|D_iw\(2),
	combout => \inst2|cpu|D_ctrl_b_not_src~2_combout\);

-- Location: LCCOMB_X46_Y38_N22
\inst2|cpu|D_ctrl_b_not_src~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_b_not_src~1_combout\,
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_iw\(1),
	datad => \inst2|cpu|D_ctrl_b_not_src~2_combout\,
	combout => \inst2|cpu|D_ctrl_b_not_src~3_combout\);

-- Location: LCCOMB_X46_Y38_N12
\inst2|cpu|D_wr_dst_reg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_iw\(1),
	datad => \inst2|cpu|D_iw\(2),
	combout => \inst2|cpu|D_wr_dst_reg~30_combout\);

-- Location: LCCOMB_X46_Y38_N16
\inst2|cpu|D_ctrl_src2_choose_imm~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(11),
	datab => \inst2|cpu|D_ctrl_b_not_src~3_combout\,
	datac => \inst2|cpu|D_ctrl_shift_logical~0_combout\,
	datad => \inst2|cpu|D_wr_dst_reg~30_combout\,
	combout => \inst2|cpu|D_ctrl_src2_choose_imm~0_combout\);

-- Location: FF_X46_Y38_N17
\inst2|cpu|E_ctrl_src2_choose_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_src2_choose_imm~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_src2_choose_imm~q\);

-- Location: LCCOMB_X49_Y35_N14
\inst2|cpu|F_iw[9]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw[10]~0_combout\,
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst2|cpu|F_iw[9]~30_combout\);

-- Location: FF_X49_Y35_N15
\inst2|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[9]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(9));

-- Location: LCCOMB_X45_Y35_N10
\inst2|cpu|D_src2_imm[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|cpu|D_iw\(9),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|D_src2_imm[3]~2_combout\);

-- Location: FF_X45_Y35_N11
\inst2|cpu|E_src2_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[3]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(3));

-- Location: LCCOMB_X40_Y36_N26
\inst2|cpu|E_src2[3]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data[19]~3_combout\,
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_src2_imm\(3),
	combout => \inst2|cpu|E_src2[3]~19_combout\);

-- Location: LCCOMB_X43_Y38_N2
\inst2|cpu|D_compare_op[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~1_combout\,
	datac => \inst2|cpu|D_iw\(15),
	datad => \inst2|cpu|D_iw\(4),
	combout => \inst2|cpu|D_compare_op[1]~0_combout\);

-- Location: FF_X43_Y38_N3
\inst2|cpu|E_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_compare_op[1]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_compare_op\(1));

-- Location: LCCOMB_X43_Y36_N2
\inst2|cpu|E_alu_result[3]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[3]~3_combout\,
	datab => \inst2|cpu|E_src2[3]~19_combout\,
	datac => \inst2|cpu|E_compare_op\(0),
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[3]~47_combout\);

-- Location: LCCOMB_X41_Y38_N2
\inst2|cpu|Equal4~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|Equal4~3_combout\);

-- Location: LCCOMB_X43_Y38_N28
\inst2|cpu|D_ctrl_alu_subtract~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(15),
	datac => \inst2|cpu|D_iw\(14),
	datad => \inst2|cpu|D_iw\(11),
	combout => \inst2|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X46_Y38_N30
\inst2|cpu|D_ctrl_cmp~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~0_combout\,
	datab => \inst2|cpu|D_iw\(12),
	datad => \inst2|cpu|D_iw\(13),
	combout => \inst2|cpu|D_ctrl_cmp~0_combout\);

-- Location: LCCOMB_X45_Y34_N2
\inst2|cpu|D_ctrl_alu_subtract~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_ctrl_alu_subtract~2_combout\,
	datad => \inst2|cpu|D_ctrl_cmp~0_combout\,
	combout => \inst2|cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X45_Y34_N10
\inst2|cpu|D_ctrl_alu_subtract~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_alu_subtract~5_combout\,
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|Equal4~3_combout\,
	datad => \inst2|cpu|D_ctrl_alu_subtract~3_combout\,
	combout => \inst2|cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: FF_X45_Y34_N11
\inst2|cpu|E_ctrl_alu_subtract\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_alu_subtract~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_alu_subtract~q\);

-- Location: LCCOMB_X40_Y36_N18
\inst2|cpu|Add8|auto_generated|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data[19]~3_combout\,
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_src2_imm\(3),
	datad => \inst2|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst2|cpu|Add8|auto_generated|_~2_combout\);

-- Location: LCCOMB_X45_Y38_N30
\inst2|cpu|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(4),
	datab => \inst2|cpu|D_iw\(1),
	datac => \inst2|cpu|D_iw\(3),
	datad => \inst2|cpu|D_iw\(0),
	combout => \inst2|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X45_Y35_N4
\inst2|cpu|D_src2_imm[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(2),
	datab => \inst2|cpu|D_iw\(8),
	datac => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|D_src2_imm[2]~3_combout\);

-- Location: FF_X45_Y35_N5
\inst2|cpu|E_src2_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[2]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(2));

-- Location: LCCOMB_X41_Y35_N28
\inst2|cpu|Add8|auto_generated|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|M_st_data[18]~10_combout\,
	datad => \inst2|cpu|E_src2_imm\(2),
	combout => \inst2|cpu|Add8|auto_generated|_~3_combout\);

-- Location: LCCOMB_X53_Y33_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\);

-- Location: LCCOMB_X41_Y38_N14
\inst2|cpu|D_ctrl_logic~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X46_Y38_N2
\inst2|cpu|D_ctrl_retaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(13),
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|Equal4~0_combout\,
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X48_Y34_N28
\inst2|cpu|Equal107~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_ctrl_retaddr~0_combout\,
	datac => \inst2|cpu|D_iw\(12),
	datad => \inst2|cpu|D_iw\(11),
	combout => \inst2|cpu|Equal107~3_combout\);

-- Location: LCCOMB_X48_Y34_N2
\inst2|cpu|D_ctrl_logic~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(0),
	datab => \inst2|cpu|D_ctrl_logic~9_combout\,
	datac => \inst2|cpu|D_iw\(16),
	datad => \inst2|cpu|Equal107~3_combout\,
	combout => \inst2|cpu|D_ctrl_logic~8_combout\);

-- Location: FF_X48_Y34_N3
\inst2|cpu|E_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_logic~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_logic~q\);

-- Location: LCCOMB_X44_Y38_N18
\inst2|cpu|D_dst_regnum[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~2_combout\,
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|D_dst_regnum[0]~1_combout\);

-- Location: LCCOMB_X43_Y38_N22
\inst2|cpu|D_ctrl_retaddr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(15),
	datac => \inst2|cpu|D_iw\(12),
	datad => \inst2|cpu|D_iw\(11),
	combout => \inst2|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X44_Y38_N20
\inst2|cpu|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(12),
	datab => \inst2|cpu|D_iw\(14),
	datac => \inst2|cpu|D_iw\(16),
	datad => \inst2|cpu|D_ctrl_retaddr~1_combout\,
	combout => \inst2|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X44_Y38_N24
\inst2|cpu|D_ctrl_retaddr~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_exception~3_combout\,
	datab => \inst2|cpu|D_dst_regnum[0]~1_combout\,
	datac => \inst2|cpu|D_ctrl_retaddr~0_combout\,
	datad => \inst2|cpu|D_ctrl_retaddr~2_combout\,
	combout => \inst2|cpu|D_ctrl_retaddr~3_combout\);

-- Location: FF_X44_Y38_N25
\inst2|cpu|E_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_retaddr~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_retaddr~q\);

-- Location: LCCOMB_X52_Y35_N12
\inst2|cmd_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~1_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(0),
	combout => \inst2|cmd_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X39_Y33_N14
\inst2|cpu|M_wr_data_unfiltered[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(4),
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_alu_result\(4),
	datad => \inst2|cpu|av_ld_or_div_done~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[4]~3_combout\);

-- Location: LCCOMB_X39_Y33_N22
\inst2|cpu|E_src1[4]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[4]~1_combout\,
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[4]~3_combout\,
	datad => \inst2|cpu|E_src1_hazard_M~q\,
	combout => \inst2|cpu|E_src1[4]~2_combout\);

-- Location: LCCOMB_X43_Y36_N8
\inst2|cpu|E_alu_result[4]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[4]~18_combout\,
	datab => \inst2|cpu|E_src1[4]~2_combout\,
	datac => \inst2|cpu|E_compare_op\(0),
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[4]~44_combout\);

-- Location: FF_X49_Y38_N19
\inst2|cpu|D_pc_plus_one[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(2));

-- Location: LCCOMB_X44_Y36_N10
\inst2|cpu|D_extra_pc[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_br_taken_waddr_partial\(2),
	datab => \inst2|cpu|D_iw\(21),
	datac => \inst2|cpu|D_pc_plus_one\(2),
	datad => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst2|cpu|D_extra_pc[2]~15_combout\);

-- Location: FF_X44_Y36_N11
\inst2|cpu|E_extra_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[2]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(2));

-- Location: LCCOMB_X41_Y38_N22
\inst2|cpu|Equal4~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|Equal4~5_combout\);

-- Location: LCCOMB_X41_Y38_N10
\inst2|cpu|Equal4~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|Equal4~7_combout\);

-- Location: LCCOMB_X41_Y38_N28
\inst2|cpu|D_ctrl_cmp~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~4_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|Equal4~5_combout\,
	datad => \inst2|cpu|Equal4~7_combout\,
	combout => \inst2|cpu|D_ctrl_cmp~2_combout\);

-- Location: LCCOMB_X41_Y38_N24
\inst2|cpu|Equal4~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|Equal4~6_combout\);

-- Location: LCCOMB_X46_Y38_N0
\inst2|cpu|D_ctrl_cmp~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(11),
	datab => \inst2|cpu|Equal4~6_combout\,
	datac => \inst2|cpu|D_ctrl_cmp~0_combout\,
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|D_ctrl_cmp~1_combout\);

-- Location: LCCOMB_X46_Y38_N26
\inst2|cpu|D_ctrl_cmp~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_ctrl_cmp~2_combout\,
	datad => \inst2|cpu|D_ctrl_cmp~1_combout\,
	combout => \inst2|cpu|D_ctrl_cmp~3_combout\);

-- Location: FF_X46_Y38_N27
\inst2|cpu|E_ctrl_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_cmp~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_cmp~q\);

-- Location: LCCOMB_X48_Y34_N0
\inst2|cpu|Equal107~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(15),
	datab => \inst2|cpu|D_iw\(16),
	datac => \inst2|cpu|D_iw\(14),
	datad => \inst2|cpu|Equal107~3_combout\,
	combout => \inst2|cpu|Equal107~4_combout\);

-- Location: FF_X48_Y34_N1
\inst2|cpu|E_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|Equal107~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X46_Y35_N14
\inst2|cpu|E_alu_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_retaddr~q\,
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_ctrl_cmp~q\,
	datad => \inst2|cpu|E_ctrl_rdctl_inst~q\,
	combout => \inst2|cpu|E_alu_result~0_combout\);

-- Location: LCCOMB_X44_Y36_N22
\inst2|cpu|Add8|auto_generated|result_int[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[3]~3_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~2_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[3]~7\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[4]~8_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X44_Y36_N24
\inst2|cpu|Add8|auto_generated|result_int[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~1_combout\,
	datab => \inst2|cpu|E_src1[4]~2_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[4]~9\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[5]~10_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X45_Y36_N6
\inst2|cpu|E_alu_result[4]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_retaddr~q\,
	datab => \inst2|cpu|E_extra_pc\(2),
	datac => \inst2|cpu|E_alu_result~0_combout\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[5]~10_combout\,
	combout => \inst2|cpu|E_alu_result[4]~43_combout\);

-- Location: LCCOMB_X45_Y36_N12
\inst2|cpu|E_alu_result[4]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_alu_result[4]~44_combout\,
	datad => \inst2|cpu|E_alu_result[4]~43_combout\,
	combout => \inst2|cpu|E_alu_result[4]~45_combout\);

-- Location: FF_X45_Y36_N13
\inst2|cpu|M_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[4]~45_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(4));

-- Location: FF_X48_Y38_N1
\inst2|cpu|D_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(1));

-- Location: LCCOMB_X52_Y36_N22
\inst2|cmd_xbar_demux|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux|WideOr0~1_combout\ = (\inst2|addr_router|Equal1~2_combout\ & (((\inst2|cmd_xbar_mux|saved_grant\(0) & !\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\)))) # 
-- (!\inst2|addr_router|Equal1~2_combout\ & (\inst2|cmd_xbar_demux|WideOr0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux|WideOr0~0_combout\,
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|addr_router|Equal1~2_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	combout => \inst2|cmd_xbar_demux|WideOr0~1_combout\);

-- Location: FF_X52_Y34_N5
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X52_Y34_N4
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\)))) # (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst2|cmd_xbar_mux|saved_grant\(0)) # 
-- ((\inst2|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(0),
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\,
	datad => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X52_Y34_N9
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~q\);

-- Location: FF_X37_Y34_N15
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X37_Y34_N14
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\)))) # (!\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # 
-- ((\inst2|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\,
	datad => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X51_Y34_N6
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst2|onchip_mem_s1_translator|read_latency_shift_reg~1_combout\) # ((\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem_s1_translator|read_latency_shift_reg~1_combout\,
	datab => \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X51_Y34_N7
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X51_Y34_N16
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0)) # (!\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X51_Y34_N11
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~q\);

-- Location: LCCOMB_X52_Y34_N8
\inst2|limiter|response_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|limiter|response_accepted~0_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~q\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~q\)))) # (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~q\,
	datad => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]~q\,
	combout => \inst2|limiter|response_accepted~0_combout\);

-- Location: LCCOMB_X52_Y36_N28
\inst2|limiter|nonposted_cmd_accepted\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|limiter|nonposted_cmd_accepted~combout\ = (\inst2|limiter|internal_valid~0_combout\ & \inst2|cmd_xbar_demux|WideOr0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|limiter|internal_valid~0_combout\,
	datac => \inst2|cmd_xbar_demux|WideOr0~1_combout\,
	combout => \inst2|limiter|nonposted_cmd_accepted~combout\);

-- Location: LCCOMB_X52_Y36_N2
\inst2|limiter|has_pending_responses~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|limiter|has_pending_responses~0_combout\ = (\inst2|limiter|pending_response_count\(0) & (\inst2|limiter|has_pending_responses~q\ & ((\inst2|limiter|nonposted_cmd_accepted~combout\) # (!\inst2|limiter|response_accepted~0_combout\)))) # 
-- (!\inst2|limiter|pending_response_count\(0) & ((\inst2|limiter|has_pending_responses~q\) # ((!\inst2|limiter|response_accepted~0_combout\ & \inst2|limiter|nonposted_cmd_accepted~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|limiter|pending_response_count\(0),
	datab => \inst2|limiter|response_accepted~0_combout\,
	datac => \inst2|limiter|has_pending_responses~q\,
	datad => \inst2|limiter|nonposted_cmd_accepted~combout\,
	combout => \inst2|limiter|has_pending_responses~0_combout\);

-- Location: FF_X52_Y36_N3
\inst2|limiter|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|limiter|has_pending_responses~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|limiter|has_pending_responses~q\);

-- Location: LCCOMB_X52_Y36_N8
\inst2|limiter|cmd_sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|limiter|cmd_sink_ready~0_combout\ = (\inst2|cmd_xbar_demux|WideOr0~1_combout\ & ((\inst2|addr_router|Equal1~2_combout\ $ (\inst2|limiter|last_dest_id\(0))) # (!\inst2|limiter|has_pending_responses~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router|Equal1~2_combout\,
	datab => \inst2|limiter|last_dest_id\(0),
	datac => \inst2|cmd_xbar_demux|WideOr0~1_combout\,
	datad => \inst2|limiter|has_pending_responses~q\,
	combout => \inst2|limiter|cmd_sink_ready~0_combout\);

-- Location: LCCOMB_X53_Y38_N24
\inst2|cpu|ic_fill_ap_offset_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc\(0),
	datab => \inst2|cpu|i_read~q\,
	datac => \inst2|cpu|ic_fill_ap_offset\(0),
	datad => \inst2|limiter|cmd_sink_ready~0_combout\,
	combout => \inst2|cpu|ic_fill_ap_offset_nxt[0]~2_combout\);

-- Location: LCCOMB_X53_Y38_N26
\inst2|cpu|ic_fill_ap_cnt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|limiter|cmd_sink_ready~0_combout\,
	datab => \inst2|cpu|D_ic_fill_starting~1_combout\,
	datac => \inst2|cpu|i_read~q\,
	combout => \inst2|cpu|ic_fill_ap_cnt[3]~0_combout\);

-- Location: FF_X53_Y38_N25
\inst2|cpu|ic_fill_ap_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_ap_offset_nxt[0]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_ap_offset\(0));

-- Location: LCCOMB_X53_Y38_N20
\inst2|cpu|ic_fill_ap_offset_nxt[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_req_accepted~combout\,
	datab => \inst2|cpu|D_pc\(1),
	datac => \inst2|cpu|ic_fill_ap_offset\(1),
	datad => \inst2|cpu|ic_fill_ap_offset\(0),
	combout => \inst2|cpu|ic_fill_ap_offset_nxt[1]~0_combout\);

-- Location: FF_X53_Y38_N21
\inst2|cpu|ic_fill_ap_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_ap_offset_nxt[1]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_ap_offset\(1));

-- Location: LCCOMB_X53_Y38_N4
\inst2|cpu|Add5~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|ic_fill_ap_offset\(1),
	datac => \inst2|cpu|ic_fill_ap_offset\(2),
	datad => \inst2|cpu|ic_fill_ap_offset\(0),
	combout => \inst2|cpu|Add5~0_combout\);

-- Location: LCCOMB_X53_Y38_N30
\inst2|cpu|ic_fill_ap_offset_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|i_read~q\,
	datab => \inst2|cpu|D_pc\(2),
	datac => \inst2|cpu|Add5~0_combout\,
	datad => \inst2|limiter|cmd_sink_ready~0_combout\,
	combout => \inst2|cpu|ic_fill_ap_offset_nxt[2]~1_combout\);

-- Location: FF_X53_Y38_N31
\inst2|cpu|ic_fill_ap_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_ap_offset_nxt[2]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_ap_offset\(2));

-- Location: LCCOMB_X50_Y33_N8
\inst2|cmd_xbar_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(40) = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|cpu|M_alu_result\(4)) # ((\inst2|cmd_xbar_mux|saved_grant\(0) & \inst2|cpu|ic_fill_ap_offset\(2))))) # (!\inst2|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst2|cmd_xbar_mux|saved_grant\(0) & ((\inst2|cpu|ic_fill_ap_offset\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|cpu|M_alu_result\(4),
	datad => \inst2|cpu|ic_fill_ap_offset\(2),
	combout => \inst2|cmd_xbar_mux|src_data\(40));

-- Location: LCCOMB_X47_Y35_N22
\inst2|cmd_xbar_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(41) = (\inst2|cmd_xbar_mux|saved_grant\(0) & ((\inst2|cpu|ic_fill_line\(0)) # ((\inst2|cpu|M_alu_result\(5) & \inst2|cmd_xbar_mux|saved_grant\(1))))) # (!\inst2|cmd_xbar_mux|saved_grant\(0) & (((\inst2|cpu|M_alu_result\(5) & 
-- \inst2|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(0),
	datab => \inst2|cpu|ic_fill_line\(0),
	datac => \inst2|cpu|M_alu_result\(5),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_data\(41));

-- Location: LCCOMB_X45_Y32_N18
\inst2|cpu|M_wr_data_unfiltered[7]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_shift_rot_result\(7),
	datad => \inst2|cpu|M_wr_data_unfiltered[7]~0_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[7]~35_combout\);

-- Location: LCCOMB_X44_Y37_N16
\inst2|cpu|D_src1_hazard_W~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|W_wr_dst_reg~q\,
	datac => \inst2|cpu|D_iw\(31),
	datad => \inst2|cpu|W_dst_regnum\(4),
	combout => \inst2|cpu|D_src1_hazard_W~0_combout\);

-- Location: LCCOMB_X44_Y37_N2
\inst2|cpu|D_ctrl_a_not_src~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datad => \inst2|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \inst2|cpu|D_ctrl_a_not_src~0_combout\);

-- Location: FF_X45_Y36_N23
\inst2|cpu|E_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(4));

-- Location: FF_X45_Y33_N17
\inst2|cpu|E_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(3));

-- Location: LCCOMB_X39_Y37_N10
\inst2|cpu|M_shift_rot_result[5]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(6),
	datab => \inst2|cpu|M_shift_rot_result\(4),
	datad => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst2|cpu|M_shift_rot_result[5]~7_combout\);

-- Location: LCCOMB_X54_Y37_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[28]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28),
	datab => \inst2|cmd_xbar_mux|src_data\(46),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[28]~11_combout\);

-- Location: FF_X54_Y37_N15
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[28]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: FF_X49_Y36_N21
\inst2|cpu|M_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_iw\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(4));

-- Location: LCCOMB_X46_Y32_N24
\inst2|cpu|M_st_data[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[23]~0_combout\,
	combout => \inst2|cpu|M_st_data[23]~feeder_combout\);

-- Location: LCCOMB_X39_Y36_N16
\inst2|cpu|M_shift_rot_result[15]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(14),
	datab => \inst2|cpu|M_shift_rot_result\(16),
	datad => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst2|cpu|M_shift_rot_result[15]~16_combout\);

-- Location: LCCOMB_X45_Y37_N2
\inst2|cpu|E_src2[1]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data[17]~7_combout\,
	datac => \inst2|cpu|E_src2_imm\(1),
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|E_src2[1]~22_combout\);

-- Location: LCCOMB_X43_Y32_N14
\inst2|cpu|Add9~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_cnt\(0),
	datad => VCC,
	combout => \inst2|cpu|Add9~0_combout\,
	cout => \inst2|cpu|Add9~1\);

-- Location: LCCOMB_X43_Y32_N28
\inst2|cpu|Add9~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[0]~21_combout\,
	datac => \inst2|cpu|Add9~0_combout\,
	datad => \inst2|cpu|M_shift_rot_stall~q\,
	combout => \inst2|cpu|Add9~2_combout\);

-- Location: FF_X43_Y32_N29
\inst2|cpu|M_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|Add9~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_cnt\(0));

-- Location: LCCOMB_X43_Y32_N16
\inst2|cpu|Add9~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_cnt\(1),
	datad => VCC,
	cin => \inst2|cpu|Add9~1\,
	combout => \inst2|cpu|Add9~3_combout\,
	cout => \inst2|cpu|Add9~4\);

-- Location: LCCOMB_X43_Y32_N6
\inst2|cpu|Add9~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_stall~q\,
	datac => \inst2|cpu|E_src2[1]~22_combout\,
	datad => \inst2|cpu|Add9~3_combout\,
	combout => \inst2|cpu|Add9~5_combout\);

-- Location: FF_X43_Y32_N7
\inst2|cpu|M_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|Add9~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_cnt\(1));

-- Location: LCCOMB_X43_Y32_N18
\inst2|cpu|Add9~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_cnt\(2),
	datad => VCC,
	cin => \inst2|cpu|Add9~4\,
	combout => \inst2|cpu|Add9~6_combout\,
	cout => \inst2|cpu|Add9~7\);

-- Location: LCCOMB_X43_Y32_N12
\inst2|cpu|Add9~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[2]~20_combout\,
	datab => \inst2|cpu|Add9~6_combout\,
	datad => \inst2|cpu|M_shift_rot_stall~q\,
	combout => \inst2|cpu|Add9~13_combout\);

-- Location: FF_X43_Y32_N13
\inst2|cpu|M_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|Add9~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_cnt\(2));

-- Location: LCCOMB_X43_Y32_N20
\inst2|cpu|Add9~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_cnt\(3),
	datad => VCC,
	cin => \inst2|cpu|Add9~7\,
	combout => \inst2|cpu|Add9~8_combout\,
	cout => \inst2|cpu|Add9~9\);

-- Location: LCCOMB_X43_Y32_N2
\inst2|cpu|Add9~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[3]~19_combout\,
	datab => \inst2|cpu|Add9~8_combout\,
	datad => \inst2|cpu|M_shift_rot_stall~q\,
	combout => \inst2|cpu|Add9~14_combout\);

-- Location: FF_X43_Y32_N3
\inst2|cpu|M_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|Add9~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_cnt\(3));

-- Location: LCCOMB_X43_Y32_N22
\inst2|cpu|Add9~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_cnt\(4),
	cin => \inst2|cpu|Add9~9\,
	combout => \inst2|cpu|Add9~10_combout\);

-- Location: LCCOMB_X39_Y33_N4
\inst2|cpu|M_wr_data_unfiltered[4]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_wr_data_unfiltered[4]~3_combout\,
	datac => \inst2|cpu|M_shift_rot_result\(4),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[4]~38_combout\);

-- Location: FF_X39_Y33_N5
\inst2|cpu|W_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[4]~38_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(4));

-- Location: LCCOMB_X37_Y35_N24
\inst2|cpu|E_src2_prelim[4]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(4),
	combout => \inst2|cpu|E_src2_prelim[4]~6_combout\);

-- Location: FF_X40_Y33_N25
\inst2|cpu|M_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[21]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(5));

-- Location: LCCOMB_X53_Y35_N24
\inst2|cmd_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~4_combout\ = (\inst2|cpu|M_st_data\(5) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(5),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X48_Y33_N28
\inst2|cmd_xbar_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(38) = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & ((\inst2|cpu|M_alu_result\(2)) # ((\inst2|cpu|ic_fill_ap_offset\(0) & \inst2|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst2|cmd_xbar_mux_001|saved_grant\(1) & 
-- (((\inst2|cpu|ic_fill_ap_offset\(0) & \inst2|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst2|cpu|M_alu_result\(2),
	datac => \inst2|cpu|ic_fill_ap_offset\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst2|cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X48_Y33_N14
\inst2|cmd_xbar_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(39) = (\inst2|cpu|ic_fill_ap_offset\(1) & ((\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|cpu|M_alu_result\(3) & \inst2|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst2|cpu|ic_fill_ap_offset\(1) & 
-- (((\inst2|cpu|M_alu_result\(3) & \inst2|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_ap_offset\(1),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X50_Y33_N14
\inst2|cmd_xbar_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(40) = (\inst2|cmd_xbar_mux_001|saved_grant\(0) & ((\inst2|cpu|ic_fill_ap_offset\(2)) # ((\inst2|cpu|M_alu_result\(4) & \inst2|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst2|cmd_xbar_mux_001|saved_grant\(0) & 
-- (\inst2|cpu|M_alu_result\(4) & (\inst2|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst2|cpu|M_alu_result\(4),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|ic_fill_ap_offset\(2),
	combout => \inst2|cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X51_Y36_N12
\inst2|cmd_xbar_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(41) = (\inst2|cmd_xbar_mux_001|saved_grant\(0) & ((\inst2|cpu|ic_fill_line\(0)) # ((\inst2|cpu|M_alu_result\(5) & \inst2|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst2|cmd_xbar_mux_001|saved_grant\(0) & 
-- (\inst2|cpu|M_alu_result\(5) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst2|cpu|M_alu_result\(5),
	datac => \inst2|cpu|ic_fill_line\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X48_Y33_N0
\inst2|cmd_xbar_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(42) = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & ((\inst2|cpu|M_alu_result\(6)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|cpu|ic_fill_line\(1))))) # (!\inst2|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst2|cmd_xbar_mux_001|saved_grant\(0) & ((\inst2|cpu|ic_fill_line\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|cpu|M_alu_result\(6),
	datad => \inst2|cpu|ic_fill_line\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X50_Y35_N22
\inst2|cmd_xbar_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(43) = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & ((\inst2|cpu|M_alu_result\(7)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|cpu|ic_fill_line\(2))))) # (!\inst2|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst2|cmd_xbar_mux_001|saved_grant\(0) & (\inst2|cpu|ic_fill_line\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|cpu|ic_fill_line\(2),
	datad => \inst2|cpu|M_alu_result\(7),
	combout => \inst2|cmd_xbar_mux_001|src_data\(43));

-- Location: LCCOMB_X50_Y35_N0
\inst2|cmd_xbar_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(44) = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & ((\inst2|cpu|M_alu_result\(8)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|cpu|ic_fill_line\(3))))) # (!\inst2|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst2|cmd_xbar_mux_001|saved_grant\(0) & (\inst2|cpu|ic_fill_line\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|cpu|ic_fill_line\(3),
	datad => \inst2|cpu|M_alu_result\(8),
	combout => \inst2|cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X50_Y35_N10
\inst2|cmd_xbar_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(45) = (\inst2|cpu|M_alu_result\(9) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|cpu|ic_fill_line\(4))))) # (!\inst2|cpu|M_alu_result\(9) & 
-- (\inst2|cmd_xbar_mux_001|saved_grant\(0) & (\inst2|cpu|ic_fill_line\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(9),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|cpu|ic_fill_line\(4),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X50_Y35_N20
\inst2|cmd_xbar_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(46) = (\inst2|cpu|M_alu_result\(10) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|cpu|ic_fill_line\(5) & \inst2|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst2|cpu|M_alu_result\(10) & 
-- (\inst2|cpu|ic_fill_line\(5) & (\inst2|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(10),
	datab => \inst2|cpu|ic_fill_line\(5),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X50_Y35_N6
\inst2|cmd_xbar_mux_001|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(47) = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & ((\inst2|cpu|M_alu_result\(11)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|cpu|ic_fill_line\(6))))) # (!\inst2|cmd_xbar_mux_001|saved_grant\(1) & 
-- (((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|cpu|ic_fill_line\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst2|cpu|M_alu_result\(11),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cpu|ic_fill_line\(6),
	combout => \inst2|cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X49_Y37_N2
\inst2|cpu|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|F_pc\(10),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[9]~19\,
	combout => \inst2|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \inst2|cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X41_Y34_N24
\inst2|cpu|M_shift_rot_result[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(28),
	datab => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datad => \inst2|cpu|M_shift_rot_result\(26),
	combout => \inst2|cpu|M_shift_rot_result[27]~27_combout\);

-- Location: FF_X39_Y35_N27
\inst2|cpu|W_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[0]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(0));

-- Location: LCCOMB_X36_Y35_N0
\inst2|cpu|E_src1_prelim[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst2|cpu|D_src1_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(0),
	combout => \inst2|cpu|E_src1_prelim[0]~1_combout\);

-- Location: LCCOMB_X41_Y37_N2
\inst2|cpu|F_iw[28]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw[10]~0_combout\,
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst2|cpu|F_iw[28]~25_combout\);

-- Location: FF_X41_Y37_N3
\inst2|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[28]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(28));

-- Location: LCCOMB_X41_Y37_N22
\inst2|cpu|D_src1_hazard_M~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(27),
	datab => \inst2|cpu|M_dst_regnum\(1),
	datac => \inst2|cpu|M_dst_regnum\(0),
	datad => \inst2|cpu|D_iw\(28),
	combout => \inst2|cpu|D_src1_hazard_M~1_combout\);

-- Location: LCCOMB_X40_Y37_N10
\inst2|cpu|F_iw[30]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[30]~27_combout\);

-- Location: FF_X40_Y37_N11
\inst2|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[30]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(30));

-- Location: LCCOMB_X40_Y37_N4
\inst2|cpu|D_src1_hazard_M~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_dst_regnum\(3),
	datab => \inst2|cpu|D_iw\(29),
	datac => \inst2|cpu|M_dst_regnum\(2),
	datad => \inst2|cpu|D_iw\(30),
	combout => \inst2|cpu|D_src1_hazard_M~2_combout\);

-- Location: LCCOMB_X44_Y37_N0
\inst2|cpu|D_src1_hazard_M\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src1_hazard_M~0_combout\,
	datab => \inst2|cpu|D_src1_hazard_M~1_combout\,
	datac => \inst2|cpu|D_ctrl_a_not_src~0_combout\,
	datad => \inst2|cpu|D_src1_hazard_M~2_combout\,
	combout => \inst2|cpu|D_src1_hazard_M~combout\);

-- Location: FF_X36_Y35_N1
\inst2|cpu|E_src1_prelim[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[0]~1_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[0]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(0));

-- Location: LCCOMB_X36_Y35_N6
\inst2|cpu|E_src1[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[0]~11_combout\,
	datad => \inst2|cpu|E_src1_prelim\(0),
	combout => \inst2|cpu|E_src1[0]~6_combout\);

-- Location: LCCOMB_X44_Y36_N14
\inst2|cpu|Add8|auto_generated|result_int[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datad => VCC,
	cout => \inst2|cpu|Add8|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X44_Y36_N16
\inst2|cpu|Add8|auto_generated|result_int[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~5_combout\,
	datab => \inst2|cpu|E_src1[0]~6_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[0]~1_cout\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X50_Y33_N6
\inst2|cpu|E_mem_byte_en[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \inst2|cpu|E_iw\(4),
	combout => \inst2|cpu|E_mem_byte_en[1]~7_combout\);

-- Location: FF_X50_Y33_N7
\inst2|cpu|M_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_mem_byte_en[1]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_mem_byte_en\(1));

-- Location: LCCOMB_X50_Y33_N18
\inst2|cmd_xbar_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(33) = (\inst2|cmd_xbar_mux|saved_grant\(0)) # ((\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_mem_byte_en\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datad => \inst2|cpu|M_mem_byte_en\(1),
	combout => \inst2|cmd_xbar_mux|src_data\(33));

-- Location: LCCOMB_X54_Y32_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~9_combout\,
	cout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~10\);

-- Location: FF_X56_Y34_N17
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X56_Y34_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X56_Y34_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: FF_X56_Y34_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X56_Y34_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X56_Y34_N21
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X56_Y34_N31
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X56_Y34_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X59_Y34_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X59_Y34_N1
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X57_Y32_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X57_Y32_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X58_Y32_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X58_Y32_N7
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X54_Y32_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~10\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~11_combout\,
	cout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~12\);

-- Location: LCCOMB_X57_Y32_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X57_Y32_N21
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27));

-- Location: FF_X54_Y32_N3
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~11_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X54_Y32_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~12\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~13_combout\,
	cout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~14\);

-- Location: FF_X54_Y32_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~13_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X54_Y32_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~14\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~15_combout\,
	cout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~16\);

-- Location: LCCOMB_X54_Y32_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~16\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~17_combout\,
	cout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~18\);

-- Location: LCCOMB_X57_Y31_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~61_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X58_Y31_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	datab => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X58_Y31_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X57_Y31_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\);

-- Location: LCCOMB_X57_Y31_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\);

-- Location: FF_X57_Y31_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X57_Y31_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\);

-- Location: LCCOMB_X57_Y32_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X57_Y32_N17
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29));

-- Location: FF_X54_Y32_N7
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~15_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X54_Y32_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~18\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~19_combout\,
	cout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~20\);

-- Location: FF_X56_Y32_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31));

-- Location: FF_X54_Y32_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~19_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X54_Y32_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~20\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~21_combout\,
	cout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~22\);

-- Location: LCCOMB_X56_Y33_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X56_Y33_N9
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32));

-- Location: FF_X54_Y32_N13
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~21_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X45_Y37_N8
\inst2|cpu|M_st_data[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[9]~8_combout\,
	combout => \inst2|cpu|M_st_data[9]~feeder_combout\);

-- Location: LCCOMB_X45_Y36_N22
\inst2|cpu|Equal183~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|E_iw\(4),
	combout => \inst2|cpu|Equal183~0_combout\);

-- Location: FF_X45_Y37_N9
\inst2|cpu|M_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[9]~feeder_combout\,
	asdata => \inst2|cpu|M_st_data[17]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal183~0_combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(9));

-- Location: LCCOMB_X45_Y37_N26
\inst2|cmd_xbar_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~24_combout\ = (\inst2|cpu|M_st_data\(9) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(9),
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~24_combout\);

-- Location: LCCOMB_X44_Y32_N2
\inst2|cpu|M_st_data[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data[10]~11_combout\,
	combout => \inst2|cpu|M_st_data[10]~feeder_combout\);

-- Location: FF_X44_Y32_N3
\inst2|cpu|M_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[10]~feeder_combout\,
	asdata => \inst2|cpu|M_st_data[18]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal183~0_combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(10));

-- Location: LCCOMB_X51_Y32_N16
\inst2|cmd_xbar_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~21_combout\ = (\inst2|cpu|M_st_data\(10) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(10),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~21_combout\);

-- Location: LCCOMB_X41_Y36_N2
\inst2|cpu|M_wr_data_unfiltered[11]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(11),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_alu_result\(11),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[11]~28_combout\);

-- Location: LCCOMB_X39_Y36_N12
\inst2|cpu|M_shift_rot_result[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(14),
	datab => \inst2|cpu|M_shift_rot_result\(12),
	datad => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst2|cpu|M_shift_rot_result[13]~14_combout\);

-- Location: LCCOMB_X49_Y39_N8
\inst2|sysid_control_slave_translator|read_latency_shift_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|sysid_control_slave_translator|read_latency_shift_reg~4_combout\ = (\inst2|cpu|d_read~q\ & (!\inst2|cpu_data_master_translator|read_accepted~q\ & \inst2|sysid_control_slave_translator|read_latency_shift_reg~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|d_read~q\,
	datac => \inst2|cpu_data_master_translator|read_accepted~q\,
	datad => \inst2|sysid_control_slave_translator|read_latency_shift_reg~3_combout\,
	combout => \inst2|sysid_control_slave_translator|read_latency_shift_reg~4_combout\);

-- Location: FF_X49_Y39_N9
\inst2|sysid_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|sysid_control_slave_translator|read_latency_shift_reg~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0));

-- Location: FF_X49_Y39_N17
\inst2|sysid_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_alu_result\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X49_Y39_N16
\inst2|rsp_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~20_combout\ = (\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst2|sysid_control_slave_translator|av_readdata_pre\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst2|rsp_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X37_Y37_N12
\inst2|cpu|E_src2_prelim[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst2|cpu|W_wr_data\(13),
	datad => \inst2|cpu|D_src2_hazard_W~combout\,
	combout => \inst2|cpu|E_src2_prelim[13]~14_combout\);

-- Location: FF_X37_Y37_N13
\inst2|cpu|E_src2_prelim[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[13]~14_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[13]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(13));

-- Location: LCCOMB_X40_Y33_N2
\inst2|cpu|M_st_data[13]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(13),
	combout => \inst2|cpu|M_st_data[13]~33_combout\);

-- Location: LCCOMB_X40_Y33_N26
\inst2|cpu|M_st_data[13]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[13]~24_combout\,
	datab => \inst2|cpu|E_src2_prelim\(13),
	datac => \inst2|cpu|E_src2_hazard_M~q\,
	datad => \inst2|cpu|M_st_data[13]~33_combout\,
	combout => \inst2|cpu|M_st_data[13]~19_combout\);

-- Location: LCCOMB_X44_Y32_N0
\inst2|cpu|M_st_data[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[13]~19_combout\,
	combout => \inst2|cpu|M_st_data[13]~feeder_combout\);

-- Location: FF_X44_Y32_N1
\inst2|cpu|M_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[13]~feeder_combout\,
	asdata => \inst2|cpu|M_st_data[21]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal183~0_combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(13));

-- Location: LCCOMB_X51_Y32_N28
\inst2|cmd_xbar_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~6_combout\ = (\inst2|cpu|M_st_data\(13) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(13),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X49_Y38_N28
\inst2|cpu|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|F_pc\(7),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[6]~13\,
	combout => \inst2|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \inst2|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X50_Y38_N22
\inst2|cpu|D_br_taken_waddr_partial[8]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst2|cpu|F_pc_plus_one[8]~16_combout\,
	datad => VCC,
	cin => \inst2|cpu|D_br_taken_waddr_partial[7]~26\,
	combout => \inst2|cpu|D_br_taken_waddr_partial[8]~27_combout\,
	cout => \inst2|cpu|D_br_taken_waddr_partial[8]~28\);

-- Location: LCCOMB_X50_Y38_N26
\inst2|cpu|D_br_taken_waddr_partial[10]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|cpu|D_br_taken_waddr_partial[9]~30\,
	combout => \inst2|cpu|D_br_taken_waddr_partial[10]~31_combout\);

-- Location: FF_X50_Y38_N27
\inst2|cpu|D_br_taken_waddr_partial[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_br_taken_waddr_partial[10]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_br_taken_waddr_partial\(10));

-- Location: LCCOMB_X47_Y37_N6
\inst2|cpu|Add1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_br_taken_waddr_partial\(10),
	datad => VCC,
	cout => \inst2|cpu|Add1~1_cout\);

-- Location: LCCOMB_X47_Y37_N8
\inst2|cpu|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc_plus_one\(10),
	datab => \inst2|cpu|D_iw\(18),
	datad => VCC,
	cin => \inst2|cpu|Add1~1_cout\,
	combout => \inst2|cpu|Add1~2_combout\,
	cout => \inst2|cpu|Add1~3\);

-- Location: LCCOMB_X47_Y37_N10
\inst2|cpu|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc_plus_one\(11),
	datab => \inst2|cpu|D_iw\(19),
	datad => VCC,
	cin => \inst2|cpu|Add1~3\,
	combout => \inst2|cpu|Add1~4_combout\,
	cout => \inst2|cpu|Add1~5\);

-- Location: LCCOMB_X47_Y37_N28
\inst2|cpu|D_extra_pc[11]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc_plus_one\(11),
	datab => \inst2|cpu|D_iw\(21),
	datac => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst2|cpu|Add1~4_combout\,
	combout => \inst2|cpu|D_extra_pc[11]~7_combout\);

-- Location: FF_X47_Y37_N29
\inst2|cpu|E_extra_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[11]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(11));

-- Location: LCCOMB_X46_Y36_N0
\inst2|cpu|E_alu_result[13]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result[13]~19_combout\,
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_ctrl_retaddr~q\,
	datad => \inst2|cpu|E_extra_pc\(11),
	combout => \inst2|cpu|E_alu_result[13]~20_combout\);

-- Location: LCCOMB_X45_Y35_N0
\inst2|cpu|D_src2_imm[8]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_iw\(14),
	combout => \inst2|cpu|D_src2_imm[8]~17_combout\);

-- Location: FF_X45_Y35_N1
\inst2|cpu|E_src2_imm[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[8]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(8));

-- Location: LCCOMB_X39_Y35_N2
\inst2|cpu|M_wr_data_unfiltered[8]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[8]~34_combout\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(8),
	combout => \inst2|cpu|M_wr_data_unfiltered[8]~67_combout\);

-- Location: FF_X39_Y35_N3
\inst2|cpu|W_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[8]~67_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(8));

-- Location: LCCOMB_X38_Y37_N12
\inst2|cpu|E_src2_prelim[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(8),
	combout => \inst2|cpu|E_src2_prelim[8]~9_combout\);

-- Location: FF_X38_Y37_N13
\inst2|cpu|E_src2_prelim[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[8]~9_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[8]~67_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(8));

-- Location: LCCOMB_X39_Y35_N12
\inst2|cpu|M_st_data[8]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(8),
	combout => \inst2|cpu|M_st_data[8]~38_combout\);

-- Location: LCCOMB_X39_Y35_N10
\inst2|cpu|M_st_data[8]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[8]~34_combout\,
	datab => \inst2|cpu|E_src2_prelim\(8),
	datac => \inst2|cpu|E_src2_hazard_M~q\,
	datad => \inst2|cpu|M_st_data[8]~38_combout\,
	combout => \inst2|cpu|M_st_data[8]~5_combout\);

-- Location: LCCOMB_X39_Y35_N30
\inst2|cpu|Add8|auto_generated|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_src2_imm\(8),
	datac => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datad => \inst2|cpu|M_st_data[8]~5_combout\,
	combout => \inst2|cpu|Add8|auto_generated|_~17_combout\);

-- Location: LCCOMB_X45_Y32_N24
\inst2|cpu|Add8|auto_generated|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_imm\(7),
	datab => \inst2|cpu|M_st_data[23]~0_combout\,
	datac => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|Add8|auto_generated|_~18_combout\);

-- Location: LCCOMB_X44_Y36_N28
\inst2|cpu|Add8|auto_generated|result_int[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~19_combout\,
	datab => \inst2|cpu|E_src1[6]~21_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[6]~13\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[7]~14_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X44_Y36_N30
\inst2|cpu|Add8|auto_generated|result_int[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[7]~20_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~18_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[7]~15\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[8]~16_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X44_Y35_N0
\inst2|cpu|Add8|auto_generated|result_int[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[8]~19_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~17_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[8]~17\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[9]~18_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X44_Y35_N2
\inst2|cpu|Add8|auto_generated|result_int[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[9]~17_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~16_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[9]~19\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[10]~20_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X44_Y35_N4
\inst2|cpu|Add8|auto_generated|result_int[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~15_combout\,
	datab => \inst2|cpu|E_src1[10]~16_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[10]~21\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[11]~22_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X44_Y35_N6
\inst2|cpu|Add8|auto_generated|result_int[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~14_combout\,
	datab => \inst2|cpu|E_src1[11]~15_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[11]~23\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[12]~24_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X44_Y35_N8
\inst2|cpu|Add8|auto_generated|result_int[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~13_combout\,
	datab => \inst2|cpu|E_src1[12]~14_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[12]~25\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[13]~26_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X45_Y36_N26
\inst2|cpu|E_alu_result[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result[12]~23_combout\,
	datac => \inst2|cpu|E_alu_result~0_combout\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[13]~26_combout\,
	combout => \inst2|cpu|E_alu_result[12]~24_combout\);

-- Location: FF_X45_Y36_N27
\inst2|cpu|M_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[12]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(12));

-- Location: LCCOMB_X50_Y35_N4
\inst2|cpu|M_wr_data_unfiltered[12]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(12),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_alu_result\(12),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[12]~26_combout\);

-- Location: LCCOMB_X39_Y33_N10
\inst2|cpu|M_wr_data_unfiltered[12]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[12]~26_combout\,
	datad => \inst2|cpu|M_shift_rot_result\(12),
	combout => \inst2|cpu|M_wr_data_unfiltered[12]~27_combout\);

-- Location: FF_X39_Y33_N11
\inst2|cpu|W_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[12]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(12));

-- Location: LCCOMB_X36_Y35_N2
\inst2|cpu|E_src1_prelim[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst2|cpu|D_src1_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(12),
	combout => \inst2|cpu|E_src1_prelim[12]~13_combout\);

-- Location: FF_X36_Y35_N3
\inst2|cpu|E_src1_prelim[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[12]~13_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[12]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(12));

-- Location: LCCOMB_X36_Y35_N24
\inst2|cpu|E_src1[12]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[12]~27_combout\,
	datad => \inst2|cpu|E_src1_prelim\(12),
	combout => \inst2|cpu|E_src1[12]~14_combout\);

-- Location: LCCOMB_X44_Y35_N10
\inst2|cpu|Add8|auto_generated|result_int[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~12_combout\,
	datab => \inst2|cpu|E_src1[13]~13_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[13]~27\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[14]~28_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X37_Y34_N8
\inst2|cpu|E_alu_result[13]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_alu_result~0_combout\,
	datac => \inst2|cpu|E_alu_result[13]~20_combout\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[14]~28_combout\,
	combout => \inst2|cpu|E_alu_result[13]~21_combout\);

-- Location: FF_X37_Y34_N9
\inst2|cpu|M_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[13]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(13));

-- Location: LCCOMB_X49_Y37_N4
\inst2|cpu|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(11),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[10]~21\,
	combout => \inst2|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \inst2|cpu|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X48_Y36_N4
\inst2|cpu|F_pc_nxt[11]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \inst2|cpu|F_kill~0_combout\,
	datac => \inst2|cpu|D_pc\(11),
	datad => \inst2|cpu|F_pc_plus_one[11]~22_combout\,
	combout => \inst2|cpu|F_pc_nxt[11]~4_combout\);

-- Location: LCCOMB_X44_Y38_N0
\inst2|cpu|D_ctrl_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(15),
	datab => \inst2|cpu|D_iw\(12),
	datac => \inst2|cpu|D_iw\(13),
	datad => \inst2|cpu|Equal4~1_combout\,
	combout => \inst2|cpu|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X44_Y38_N14
\inst2|cpu|D_ctrl_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(14),
	datac => \inst2|cpu|D_iw\(16),
	datad => \inst2|cpu|D_ctrl_break~0_combout\,
	combout => \inst2|cpu|D_ctrl_break~1_combout\);

-- Location: FF_X44_Y38_N15
\inst2|cpu|E_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_break~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_break~q\);

-- Location: LCCOMB_X44_Y38_N8
\inst2|cpu|D_ctrl_implicit_dst_eretaddr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(15),
	datac => \inst2|cpu|D_iw\(16),
	datad => \inst2|cpu|Equal4~1_combout\,
	combout => \inst2|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X44_Y38_N30
\inst2|cpu|D_ctrl_exception~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_dst_regnum[0]~0_combout\,
	datab => \inst2|cpu|D_iw\(14),
	datac => \inst2|cpu|D_iw\(16),
	datad => \inst2|cpu|D_ctrl_break~0_combout\,
	combout => \inst2|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X41_Y38_N20
\inst2|cpu|Equal4~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|Equal4~2_combout\);

-- Location: LCCOMB_X44_Y38_N2
\inst2|cpu|Equal4~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|Equal4~2_combout\,
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|Equal4~9_combout\);

-- Location: LCCOMB_X44_Y38_N16
\inst2|cpu|D_ctrl_exception\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_exception~2_combout\,
	datab => \inst2|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datac => \inst2|cpu|D_ctrl_exception~3_combout\,
	datad => \inst2|cpu|Equal4~9_combout\,
	combout => \inst2|cpu|D_ctrl_exception~combout\);

-- Location: FF_X44_Y38_N17
\inst2|cpu|E_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_exception~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_exception~q\);

-- Location: LCCOMB_X43_Y38_N0
\inst2|cpu|D_ctrl_crst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(14),
	datab => \inst2|cpu|D_iw\(16),
	datac => \inst2|cpu|D_iw\(15),
	combout => \inst2|cpu|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X48_Y34_N8
\inst2|cpu|D_ctrl_crst~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_ctrl_retaddr~0_combout\,
	datac => \inst2|cpu|D_iw\(12),
	datad => \inst2|cpu|D_ctrl_crst~0_combout\,
	combout => \inst2|cpu|D_ctrl_crst~1_combout\);

-- Location: FF_X48_Y34_N9
\inst2|cpu|E_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_crst~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_crst~q\);

-- Location: LCCOMB_X47_Y36_N30
\inst2|cpu|M_pipe_flush_waddr_nxt[11]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(11),
	datab => \inst2|cpu|E_ctrl_break~q\,
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[11]~36_combout\);

-- Location: LCCOMB_X48_Y36_N18
\inst2|cpu|M_pipe_flush_waddr_nxt[11]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datab => \inst2|cpu|E_src1[13]~13_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[11]~36_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[11]~37_combout\);

-- Location: FF_X48_Y36_N17
\inst2|cpu|E_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(11));

-- Location: LCCOMB_X48_Y36_N14
\inst2|cpu|M_pipe_flush_waddr_nxt[11]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(17),
	datab => \inst2|cpu|M_pipe_flush_waddr_nxt[11]~37_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datad => \inst2|cpu|E_pc\(11),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[11]~38_combout\);

-- Location: FF_X48_Y36_N15
\inst2|cpu|M_pipe_flush_waddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[11]~38_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(11));

-- Location: LCCOMB_X48_Y36_N22
\inst2|cpu|F_pc_nxt[11]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add1~4_combout\,
	datab => \inst2|cpu|F_pc_nxt[11]~4_combout\,
	datac => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr\(11),
	combout => \inst2|cpu|F_pc_nxt[11]~5_combout\);

-- Location: FF_X48_Y36_N23
\inst2|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_nxt[11]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(11));

-- Location: FF_X48_Y36_N5
\inst2|cpu|D_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(11));

-- Location: FF_X48_Y36_N1
\inst2|cpu|ic_fill_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_tag\(1));

-- Location: LCCOMB_X37_Y34_N24
\inst2|cmd_xbar_mux_001|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(49) = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & ((\inst2|cpu|M_alu_result\(13)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|cpu|ic_fill_tag\(1))))) # (!\inst2|cmd_xbar_mux_001|saved_grant\(1) & 
-- (((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|cpu|ic_fill_tag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst2|cpu|M_alu_result\(13),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cpu|ic_fill_tag\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(49));

-- Location: LCCOMB_X45_Y35_N12
\inst2|cpu|D_src2_imm[14]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(2),
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datad => \inst2|cpu|D_iw\(20),
	combout => \inst2|cpu|D_src2_imm[14]~11_combout\);

-- Location: FF_X45_Y35_N13
\inst2|cpu|E_src2_imm[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[14]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(14));

-- Location: LCCOMB_X50_Y33_N26
\inst2|cpu|E_mem_byte_en[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \inst2|cpu|E_iw\(4),
	combout => \inst2|cpu|E_mem_byte_en[0]~6_combout\);

-- Location: FF_X50_Y33_N27
\inst2|cpu|M_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_mem_byte_en[0]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_mem_byte_en\(0));

-- Location: LCCOMB_X50_Y33_N28
\inst2|cmd_xbar_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(32) = (\inst2|cmd_xbar_mux|saved_grant\(0)) # ((\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_mem_byte_en\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|cpu|M_mem_byte_en\(0),
	combout => \inst2|cmd_xbar_mux|src_data\(32));

-- Location: LCCOMB_X56_Y34_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X57_Y31_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X59_Y32_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X59_Y32_N21
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X58_Y32_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X58_Y32_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X59_Y32_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(8),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X59_Y32_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\);

-- Location: LCCOMB_X58_Y34_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\);

-- Location: FF_X59_Y32_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X59_Y32_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X59_Y32_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8));

-- Location: FF_X57_Y31_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X53_Y35_N16
\inst2|cmd_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~3_combout\ = (\inst2|cpu|M_st_data\(1) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(1),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X43_Y33_N17
\inst2|cpu|M_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[18]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(2));

-- Location: LCCOMB_X49_Y33_N2
\inst2|cmd_xbar_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~19_combout\ = (\inst2|cpu|M_st_data\(2) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(2),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~19_combout\);

-- Location: LCCOMB_X49_Y33_N12
\inst2|cmd_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~0_combout\ = (\inst2|cpu|M_st_data\(3) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(3),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X39_Y33_N0
\inst2|cpu|M_st_data[20]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_shift_rot_result\(4),
	combout => \inst2|cpu|M_st_data[20]~26_combout\);

-- Location: LCCOMB_X39_Y33_N8
\inst2|cpu|M_st_data[20]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datab => \inst2|cpu|E_src2_prelim\(4),
	datac => \inst2|cpu|M_wr_data_unfiltered[4]~3_combout\,
	datad => \inst2|cpu|M_st_data[20]~26_combout\,
	combout => \inst2|cpu|M_st_data[20]~15_combout\);

-- Location: FF_X39_Y33_N9
\inst2|cpu|M_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[20]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(4));

-- Location: LCCOMB_X53_Y35_N22
\inst2|cmd_xbar_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~12_combout\ = (\inst2|cpu|M_st_data\(4) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(4),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~12_combout\);

-- Location: LCCOMB_X53_Y35_N20
\inst2|cmd_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~8_combout\ = (\inst2|cpu|M_st_data\(5) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(5),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X50_Y33_N22
\inst2|cmd_xbar_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~30_combout\ = (\inst2|cpu|M_st_data\(6) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(6),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~30_combout\);

-- Location: LCCOMB_X53_Y35_N18
\inst2|cmd_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~4_combout\ = (\inst2|cpu|M_st_data\(7) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data\(7),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X46_Y32_N6
\inst2|cpu|M_st_data[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[16]~4_combout\,
	combout => \inst2|cpu|M_st_data[16]~feeder_combout\);

-- Location: LCCOMB_X45_Y38_N26
\inst2|cpu|D_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_iw\(1),
	datad => \inst2|cpu|D_iw\(2),
	combout => \inst2|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: FF_X45_Y38_N27
\inst2|cpu|E_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_b_is_dst~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_ld_signed~q\);

-- Location: FF_X45_Y33_N31
\inst2|cpu|M_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_ctrl_ld_signed~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ctrl_ld_signed~q\);

-- Location: LCCOMB_X45_Y33_N20
\inst2|cpu|av_ld_byte2_data[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(16),
	datab => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|av_sign_bit~2_combout\,
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte2_data[0]~3_combout\);

-- Location: FF_X45_Y33_N21
\inst2|cpu|av_ld_data_aligned_or_div[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte2_data[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(16));

-- Location: LCCOMB_X46_Y33_N8
\inst2|cpu|M_wr_data_unfiltered[16]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(16),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(16),
	combout => \inst2|cpu|M_wr_data_unfiltered[16]~19_combout\);

-- Location: LCCOMB_X39_Y36_N6
\inst2|cpu|M_wr_data_unfiltered[16]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[16]~19_combout\,
	datab => \inst2|cpu|M_shift_rot_result\(16),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[16]~66_combout\);

-- Location: FF_X39_Y36_N7
\inst2|cpu|W_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[16]~66_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(16));

-- Location: LCCOMB_X37_Y34_N16
\inst2|cpu|E_src2_prelim[16]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(16),
	combout => \inst2|cpu|E_src2_prelim[16]~17_combout\);

-- Location: FF_X37_Y34_N17
\inst2|cpu|E_src2_prelim[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[16]~17_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[16]~66_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(16));

-- Location: LCCOMB_X46_Y37_N20
\inst2|cpu|E_stw_data[16]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[16]~18_combout\,
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[16]~19_combout\,
	datad => \inst2|cpu|E_src2_prelim\(16),
	combout => \inst2|cpu|E_stw_data[16]~3_combout\);

-- Location: FF_X46_Y32_N7
\inst2|cpu|M_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[16]~feeder_combout\,
	asdata => \inst2|cpu|E_stw_data[16]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|E_iw\(4),
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(16));

-- Location: LCCOMB_X46_Y32_N8
\inst2|cmd_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~2_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(16),
	combout => \inst2|cmd_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X43_Y37_N6
\inst2|cmd_xbar_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~23_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(17),
	combout => \inst2|cmd_xbar_mux|src_payload~23_combout\);

-- Location: LCCOMB_X41_Y35_N12
\inst2|cmd_xbar_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~20_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(18),
	combout => \inst2|cmd_xbar_mux|src_payload~20_combout\);

-- Location: LCCOMB_X46_Y32_N12
\inst2|cpu|M_st_data[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[19]~3_combout\,
	combout => \inst2|cpu|M_st_data[19]~feeder_combout\);

-- Location: LCCOMB_X38_Y35_N24
\inst2|cpu|av_ld_byte2_data[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(19),
	datab => \inst2|cpu|av_sign_bit~2_combout\,
	datac => \inst2|cpu|M_iw\(4),
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte2_data[3]~0_combout\);

-- Location: FF_X38_Y35_N25
\inst2|cpu|av_ld_data_aligned_or_div[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte2_data[3]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(19));

-- Location: LCCOMB_X38_Y35_N2
\inst2|cpu|M_wr_data_unfiltered[19]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(19),
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|av_ld_or_div_done~q\,
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(19),
	combout => \inst2|cpu|M_wr_data_unfiltered[19]~13_combout\);

-- Location: LCCOMB_X38_Y35_N22
\inst2|cpu|M_wr_data_unfiltered[19]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(19),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[19]~12_combout\);

-- Location: LCCOMB_X46_Y32_N2
\inst2|cpu|M_st_data[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[20]~15_combout\,
	combout => \inst2|cpu|M_st_data[20]~feeder_combout\);

-- Location: LCCOMB_X37_Y36_N8
\inst2|cpu|E_src1_prelim[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datab => \inst2|cpu|W_wr_data\(20),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[20]~20_combout\);

-- Location: FF_X37_Y36_N9
\inst2|cpu|E_src1_prelim[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[20]~20_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[20]~69_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(20));

-- Location: LCCOMB_X44_Y33_N24
\inst2|cpu|M_wr_data_unfiltered[20]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_shift_rot_result\(20),
	combout => \inst2|cpu|M_wr_data_unfiltered[20]~61_combout\);

-- Location: LCCOMB_X44_Y33_N20
\inst2|cpu|E_src1[20]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[20]~62_combout\,
	datab => \inst2|cpu|E_src1_prelim\(20),
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[20]~61_combout\,
	combout => \inst2|cpu|E_src1[20]~33_combout\);

-- Location: LCCOMB_X45_Y35_N2
\inst2|cpu|D_src2_imm[15]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|cpu|D_iw\(21),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|D_src2_imm[15]~6_combout\);

-- Location: LCCOMB_X45_Y35_N20
\inst2|cpu|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(2),
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: LCCOMB_X46_Y38_N18
\inst2|cpu|D_ctrl_unsigned_lo_imm16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~0_combout\,
	datab => \inst2|cpu|D_iw\(12),
	datac => \inst2|cpu|D_iw\(13),
	datad => \inst2|cpu|D_iw\(11),
	combout => \inst2|cpu|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X41_Y38_N6
\inst2|cpu|D_ctrl_unsigned_lo_imm16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~4_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|Equal4~5_combout\,
	datad => \inst2|cpu|D_ctrl_unsigned_lo_imm16~0_combout\,
	combout => \inst2|cpu|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCCOMB_X46_Y34_N8
\inst2|cpu|D_ctrl_unsigned_lo_imm16~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(5),
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|cpu|D_ctrl_logic~9_combout\,
	combout => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\);

-- Location: LCCOMB_X45_Y34_N28
\inst2|cpu|D_src2_imm[19]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(9),
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \inst2|cpu|D_src2_imm[19]~7_combout\);

-- Location: FF_X45_Y34_N29
\inst2|cpu|E_src2_imm[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[19]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(19));

-- Location: LCCOMB_X45_Y34_N14
\inst2|cpu|Add8|auto_generated|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_stw_data[19]~0_combout\,
	datad => \inst2|cpu|E_src2_imm\(19),
	combout => \inst2|cpu|Add8|auto_generated|_~6_combout\);

-- Location: LCCOMB_X41_Y35_N16
\inst2|cpu|av_ld_byte2_data[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(18),
	datab => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|av_sign_bit~2_combout\,
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte2_data[2]~1_combout\);

-- Location: FF_X41_Y35_N17
\inst2|cpu|av_ld_data_aligned_or_div[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte2_data[2]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(18));

-- Location: LCCOMB_X41_Y35_N2
\inst2|cpu|M_wr_data_unfiltered[18]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(18),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(18),
	combout => \inst2|cpu|M_wr_data_unfiltered[18]~15_combout\);

-- Location: LCCOMB_X41_Y35_N6
\inst2|cpu|M_wr_data_unfiltered[18]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(18),
	combout => \inst2|cpu|M_wr_data_unfiltered[18]~14_combout\);

-- Location: LCCOMB_X41_Y35_N8
\inst2|cpu|E_src1[18]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_prelim\(18),
	datab => \inst2|cpu|M_wr_data_unfiltered[18]~15_combout\,
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[18]~14_combout\,
	combout => \inst2|cpu|E_src1[18]~8_combout\);

-- Location: LCCOMB_X45_Y33_N10
\inst2|cpu|av_ld_byte2_data[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(17),
	datab => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|av_sign_bit~2_combout\,
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte2_data[1]~2_combout\);

-- Location: FF_X45_Y33_N11
\inst2|cpu|av_ld_data_aligned_or_div[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte2_data[1]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(17));

-- Location: LCCOMB_X39_Y36_N4
\inst2|cpu|M_wr_data_unfiltered[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(17),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(17),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[17]~17_combout\);

-- Location: LCCOMB_X39_Y36_N2
\inst2|cpu|M_wr_data_unfiltered[17]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(17),
	combout => \inst2|cpu|M_wr_data_unfiltered[17]~16_combout\);

-- Location: LCCOMB_X39_Y36_N8
\inst2|cpu|E_src1[17]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_prelim\(17),
	datab => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[17]~17_combout\,
	datad => \inst2|cpu|M_wr_data_unfiltered[17]~16_combout\,
	combout => \inst2|cpu|E_src1[17]~9_combout\);

-- Location: LCCOMB_X40_Y33_N12
\inst2|cpu|M_st_data[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[21]~18_combout\,
	combout => \inst2|cpu|M_st_data[21]~feeder_combout\);

-- Location: LCCOMB_X38_Y35_N8
\inst2|cpu|av_ld_byte3_data[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(24),
	datab => \inst2|cpu|av_sign_bit~2_combout\,
	datac => \inst2|cpu|M_iw\(4),
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte3_data[0]~7_combout\);

-- Location: FF_X38_Y35_N9
\inst2|cpu|av_ld_data_aligned_or_div[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte3_data[0]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(24));

-- Location: LCCOMB_X38_Y34_N8
\inst2|cpu|M_wr_data_unfiltered[24]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(24),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(24),
	combout => \inst2|cpu|M_wr_data_unfiltered[24]~53_combout\);

-- Location: LCCOMB_X39_Y34_N26
\inst2|cpu|M_shift_rot_result[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(23),
	datad => \inst2|cpu|M_shift_rot_result\(25),
	combout => \inst2|cpu|M_shift_rot_result[24]~24_combout\);

-- Location: FF_X38_Y34_N3
\inst2|cpu|W_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[24]~54_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(24));

-- Location: LCCOMB_X37_Y36_N26
\inst2|cpu|E_src1_prelim[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datab => \inst2|cpu|W_wr_data\(24),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[24]~24_combout\);

-- Location: FF_X37_Y36_N27
\inst2|cpu|E_src1_prelim[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[24]~24_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[24]~54_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(24));

-- Location: LCCOMB_X37_Y36_N24
\inst2|cpu|E_src1[24]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_hazard_M~q\,
	datab => \inst2|cpu|M_wr_data_unfiltered[24]~54_combout\,
	datac => \inst2|cpu|E_src1_prelim\(24),
	combout => \inst2|cpu|E_src1[24]~29_combout\);

-- Location: FF_X39_Y34_N27
\inst2|cpu|M_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[24]~24_combout\,
	asdata => \inst2|cpu|E_src1[24]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(24));

-- Location: LCCOMB_X38_Y34_N2
\inst2|cpu|M_wr_data_unfiltered[24]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[24]~53_combout\,
	datad => \inst2|cpu|M_shift_rot_result\(24),
	combout => \inst2|cpu|M_wr_data_unfiltered[24]~54_combout\);

-- Location: LCCOMB_X38_Y34_N20
\inst2|cpu|E_src2[24]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_prelim\(24),
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[24]~54_combout\,
	combout => \inst2|cpu|E_src2[24]~37_combout\);

-- Location: LCCOMB_X39_Y34_N18
\inst2|cpu|Add8|auto_generated|_~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_imm\(24),
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|cpu|E_src2[24]~37_combout\,
	combout => \inst2|cpu|Add8|auto_generated|_~27_combout\);

-- Location: FF_X38_Y37_N1
\inst2|cpu|W_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[1]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(1));

-- Location: LCCOMB_X40_Y36_N28
\inst2|cpu|M_wr_data_unfiltered[3]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[3]~4_combout\,
	datab => \inst2|cpu|M_shift_rot_result\(3),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[3]~5_combout\);

-- Location: LCCOMB_X48_Y33_N4
\inst2|cpu|M_wr_data_unfiltered[6]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(6),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_alu_result\(6),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[6]~36_combout\);

-- Location: LCCOMB_X41_Y33_N2
\inst2|cpu|M_wr_data_unfiltered[6]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_shift_rot_result\(6),
	datad => \inst2|cpu|M_wr_data_unfiltered[6]~36_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[6]~37_combout\);

-- Location: LCCOMB_X39_Y37_N0
\inst2|cpu|M_shift_rot_result[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(9),
	datab => \inst2|cpu|M_shift_rot_result\(11),
	datad => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst2|cpu|M_shift_rot_result[10]~11_combout\);

-- Location: FF_X39_Y37_N1
\inst2|cpu|M_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[10]~11_combout\,
	asdata => \inst2|cpu|E_src1[10]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(10));

-- Location: LCCOMB_X38_Y36_N2
\inst2|cpu|M_wr_data_unfiltered[10]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[10]~30_combout\,
	datac => \inst2|cpu|M_shift_rot_result\(10),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[10]~31_combout\);

-- Location: LCCOMB_X40_Y36_N20
\inst2|cpu|M_wr_data_unfiltered[11]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[11]~28_combout\,
	datad => \inst2|cpu|M_shift_rot_result\(11),
	combout => \inst2|cpu|M_wr_data_unfiltered[11]~29_combout\);

-- Location: LCCOMB_X48_Y33_N26
\inst2|cpu|M_wr_data_unfiltered[14]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(14),
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_alu_result\(14),
	datad => \inst2|cpu|av_ld_or_div_done~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[14]~22_combout\);

-- Location: LCCOMB_X38_Y36_N30
\inst2|cpu|M_wr_data_unfiltered[14]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(14),
	datab => \inst2|cpu|M_wr_data_unfiltered[14]~22_combout\,
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[14]~23_combout\);

-- Location: LCCOMB_X39_Y36_N20
\inst2|cpu|M_wr_data_unfiltered[17]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_result\(17),
	datac => \inst2|cpu|M_wr_data_unfiltered[17]~17_combout\,
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[17]~65_combout\);

-- Location: LCCOMB_X41_Y35_N0
\inst2|cpu|M_wr_data_unfiltered[18]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_result\(18),
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[18]~15_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[18]~64_combout\);

-- Location: LCCOMB_X38_Y35_N28
\inst2|cpu|M_wr_data_unfiltered[19]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(19),
	datab => \inst2|cpu|M_wr_data_unfiltered[19]~13_combout\,
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[19]~63_combout\);

-- Location: LCCOMB_X44_Y33_N16
\inst2|cpu|M_wr_data_unfiltered[21]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[21]~60_combout\,
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(21),
	combout => \inst2|cpu|M_wr_data_unfiltered[21]~68_combout\);

-- Location: LCCOMB_X38_Y35_N0
\inst2|cpu|M_wr_data_unfiltered[22]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[22]~57_combout\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(22),
	combout => \inst2|cpu|M_wr_data_unfiltered[22]~58_combout\);

-- Location: FF_X38_Y33_N13
\inst2|cpu|W_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[25]~52_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(25));

-- Location: LCCOMB_X37_Y36_N16
\inst2|cpu|E_src1_prelim[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datab => \inst2|cpu|W_wr_data\(25),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[25]~25_combout\);

-- Location: FF_X37_Y36_N17
\inst2|cpu|E_src1_prelim[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[25]~25_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[25]~52_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(25));

-- Location: LCCOMB_X37_Y36_N14
\inst2|cpu|E_src1[25]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[25]~52_combout\,
	datad => \inst2|cpu|E_src1_prelim\(25),
	combout => \inst2|cpu|E_src1[25]~28_combout\);

-- Location: LCCOMB_X44_Y34_N0
\inst2|cpu|Add8|auto_generated|result_int[25]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[24]~29_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~27_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[24]~49\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[25]~50_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X44_Y34_N2
\inst2|cpu|Add8|auto_generated|result_int[26]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~26_combout\,
	datab => \inst2|cpu|E_src1[25]~28_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[25]~51\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[26]~52_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X43_Y37_N28
\inst2|cpu|D_src2_imm[25]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_iw\(15),
	datad => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \inst2|cpu|D_src2_imm[25]~26_combout\);

-- Location: FF_X43_Y37_N29
\inst2|cpu|E_src2_imm[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[25]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(25));

-- Location: FF_X41_Y34_N23
\inst2|cpu|W_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[28]~46_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(28));

-- Location: LCCOMB_X36_Y36_N24
\inst2|cpu|E_src1_prelim[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datab => \inst2|cpu|W_wr_data\(28),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[28]~28_combout\);

-- Location: FF_X36_Y36_N25
\inst2|cpu|E_src1_prelim[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[28]~28_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[28]~46_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(28));

-- Location: LCCOMB_X44_Y34_N20
\inst2|cpu|E_src1[28]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src1_prelim\(28),
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[28]~46_combout\,
	combout => \inst2|cpu|E_src1[28]~25_combout\);

-- Location: FF_X41_Y36_N11
\inst2|cpu|W_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[27]~48_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(27));

-- Location: LCCOMB_X37_Y37_N16
\inst2|cpu|E_src2_prelim[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(27),
	combout => \inst2|cpu|E_src2_prelim[27]~27_combout\);

-- Location: FF_X37_Y37_N17
\inst2|cpu|E_src2_prelim[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[27]~27_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[27]~48_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(27));

-- Location: LCCOMB_X41_Y36_N28
\inst2|cpu|E_src2[27]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_src2_prelim\(27),
	datad => \inst2|cpu|M_wr_data_unfiltered[27]~48_combout\,
	combout => \inst2|cpu|E_src2[27]~31_combout\);

-- Location: LCCOMB_X43_Y37_N26
\inst2|cpu|D_src2_imm[27]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_iw\(17),
	datad => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \inst2|cpu|D_src2_imm[27]~24_combout\);

-- Location: FF_X43_Y37_N27
\inst2|cpu|E_src2_imm[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[27]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(27));

-- Location: LCCOMB_X44_Y32_N16
\inst2|cpu|Add8|auto_generated|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst2|cpu|E_src2[27]~31_combout\,
	datad => \inst2|cpu|E_src2_imm\(27),
	combout => \inst2|cpu|Add8|auto_generated|_~24_combout\);

-- Location: LCCOMB_X44_Y34_N4
\inst2|cpu|Add8|auto_generated|result_int[27]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~25_combout\,
	datab => \inst2|cpu|E_src1[26]~27_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[26]~53\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[27]~54_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X44_Y34_N8
\inst2|cpu|Add8|auto_generated|result_int[29]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~23_combout\,
	datab => \inst2|cpu|E_src1[28]~25_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[28]~57\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[29]~58_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X44_Y34_N30
\inst2|cpu|E_alu_result[28]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result[28]~58_combout\,
	datab => \inst2|cpu|Add8|auto_generated|result_int[29]~58_combout\,
	datac => \inst2|cpu|E_ctrl_logic~q\,
	datad => \inst2|cpu|E_alu_result~0_combout\,
	combout => \inst2|cpu|E_alu_result[28]~59_combout\);

-- Location: FF_X44_Y34_N31
\inst2|cpu|M_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[28]~59_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(28));

-- Location: LCCOMB_X41_Y34_N4
\inst2|cpu|M_wr_data_unfiltered[28]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_or_div_done~q\,
	datab => \inst2|cpu|M_alu_result\(28),
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(28),
	combout => \inst2|cpu|M_wr_data_unfiltered[28]~45_combout\);

-- Location: LCCOMB_X41_Y34_N22
\inst2|cpu|M_wr_data_unfiltered[28]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(28),
	datab => \inst2|cpu|M_wr_data_unfiltered[28]~45_combout\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[28]~46_combout\);

-- Location: LCCOMB_X41_Y34_N18
\inst2|cpu|M_shift_rot_result[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(31),
	datab => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datad => \inst2|cpu|M_shift_rot_result\(29),
	combout => \inst2|cpu|M_shift_rot_result[30]~30_combout\);

-- Location: LCCOMB_X39_Y33_N24
\inst2|cpu|M_st_data[12]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(12),
	combout => \inst2|cpu|M_st_data[12]~34_combout\);

-- Location: LCCOMB_X39_Y33_N18
\inst2|cpu|M_st_data[12]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_prelim\(12),
	datab => \inst2|cpu|M_wr_data_unfiltered[12]~26_combout\,
	datac => \inst2|cpu|E_src2_hazard_M~q\,
	datad => \inst2|cpu|M_st_data[12]~34_combout\,
	combout => \inst2|cpu|M_st_data[12]~16_combout\);

-- Location: LCCOMB_X39_Y33_N20
\inst2|cpu|M_st_data[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[12]~16_combout\,
	combout => \inst2|cpu|M_st_data[12]~feeder_combout\);

-- Location: FF_X39_Y33_N21
\inst2|cpu|M_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[12]~feeder_combout\,
	asdata => \inst2|cpu|M_st_data[20]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal183~0_combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(12));

-- Location: LCCOMB_X51_Y32_N4
\inst2|cmd_xbar_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~14_combout\ = (\inst2|cpu|M_st_data\(12) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(12),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~14_combout\);

-- Location: LCCOMB_X51_Y32_N26
\inst2|cmd_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~10_combout\ = (\inst2|cpu|M_st_data\(13) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(13),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X45_Y32_N22
\inst2|cpu|M_st_data[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[14]~22_combout\,
	combout => \inst2|cpu|M_st_data[14]~feeder_combout\);

-- Location: FF_X45_Y32_N23
\inst2|cpu|M_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[14]~feeder_combout\,
	asdata => \inst2|cpu|M_st_data[22]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal183~0_combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(14));

-- Location: LCCOMB_X45_Y32_N12
\inst2|cmd_xbar_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~28_combout\ = (\inst2|cpu|M_st_data\(14) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(14),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~28_combout\);

-- Location: LCCOMB_X51_Y32_N6
\inst2|cmd_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~6_combout\ = (\inst2|cpu|M_st_data\(15) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data\(15),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X38_Y34_N22
\inst2|cmd_xbar_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~27_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(24),
	combout => \inst2|cmd_xbar_mux|src_payload~27_combout\);

-- Location: LCCOMB_X38_Y33_N22
\inst2|cmd_xbar_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~25_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|cpu|M_st_data\(25),
	combout => \inst2|cmd_xbar_mux|src_payload~25_combout\);

-- Location: LCCOMB_X39_Y37_N28
\inst2|cpu|M_shift_rot_result[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_fill_bit~0_combout\,
	datab => \inst2|cpu|M_shift_rot_result\(1),
	datad => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst2|cpu|M_shift_rot_result[0]~2_combout\);

-- Location: FF_X39_Y37_N29
\inst2|cpu|M_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[0]~2_combout\,
	asdata => \inst2|cpu|E_src1[0]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(0));

-- Location: LCCOMB_X39_Y37_N2
\inst2|cpu|M_shift_rot_result[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(0),
	datad => \inst2|cpu|M_shift_rot_result\(2),
	combout => \inst2|cpu|M_shift_rot_result[1]~3_combout\);

-- Location: FF_X39_Y37_N3
\inst2|cpu|M_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[1]~3_combout\,
	asdata => \inst2|cpu|E_src1[1]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(1));

-- Location: LCCOMB_X39_Y37_N24
\inst2|cpu|M_shift_rot_result[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(3),
	datad => \inst2|cpu|M_shift_rot_result\(1),
	combout => \inst2|cpu|M_shift_rot_result[2]~4_combout\);

-- Location: FF_X39_Y37_N25
\inst2|cpu|M_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[2]~4_combout\,
	asdata => \inst2|cpu|E_src1[2]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(2));

-- Location: LCCOMB_X39_Y37_N16
\inst2|cpu|E_st_data[26]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|M_shift_rot_result\(10),
	datad => \inst2|cpu|M_shift_rot_result\(2),
	combout => \inst2|cpu|E_st_data[26]~36_combout\);

-- Location: LCCOMB_X40_Y35_N18
\inst2|cpu|E_st_data[26]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_st_data[26]~36_combout\,
	datad => \inst2|cpu|M_shift_rot_result\(26),
	combout => \inst2|cpu|E_st_data[26]~37_combout\);

-- Location: LCCOMB_X43_Y33_N28
\inst2|cmd_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~19_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(26),
	combout => \inst2|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X50_Y33_N10
\inst2|cpu|E_mem_byte_en[3]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \inst2|cpu|E_iw\(4),
	combout => \inst2|cpu|E_mem_byte_en[3]~5_combout\);

-- Location: FF_X50_Y33_N11
\inst2|cpu|M_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_mem_byte_en[3]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_mem_byte_en\(3));

-- Location: LCCOMB_X50_Y33_N12
\inst2|cmd_xbar_mux_001|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(35) = (\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_mem_byte_en\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cpu|M_mem_byte_en\(3),
	combout => \inst2|cmd_xbar_mux_001|src_data\(35));

-- Location: M9K_X55_Y15_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y8_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y5_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y7_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N20
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & 
-- !\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a90~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\);

-- Location: LCCOMB_X56_Y14_N14
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a122~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a58~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~78_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\);

-- Location: M9K_X75_Y7_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y6_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y16_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y9_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N16
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a154~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a186~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\);

-- Location: LCCOMB_X56_Y14_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a218~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a250~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~76_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\);

-- Location: LCCOMB_X56_Y14_N8
\inst2|rsp_xbar_mux|src_data[26]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[26]~36_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~79_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~77_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[26]~36_combout\);

-- Location: LCCOMB_X41_Y36_N20
\inst2|cmd_xbar_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~18_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(27),
	combout => \inst2|cmd_xbar_mux|src_payload~18_combout\);

-- Location: LCCOMB_X52_Y35_N30
\inst2|cmd_xbar_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~15_combout\ = (\inst2|cpu|M_st_data\(28) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data\(28),
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~15_combout\);

-- Location: LCCOMB_X41_Y32_N20
\inst2|cmd_xbar_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~7_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(29),
	combout => \inst2|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: M9K_X75_Y47_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y46_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y40_N8
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\ & 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a93~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\);

-- Location: M9K_X75_Y48_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y40_N10
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a61~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~30_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a125~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\);

-- Location: LCCOMB_X54_Y40_N20
\inst2|rsp_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~23_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\,
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X39_Y36_N26
\inst2|cpu|M_shift_rot_result[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(15),
	datad => \inst2|cpu|M_shift_rot_result\(13),
	combout => \inst2|cpu|M_shift_rot_result[14]~15_combout\);

-- Location: LCCOMB_X43_Y38_N8
\inst2|cpu|D_ctrl_shift_logical~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_shift_logical~0_combout\,
	datab => \inst2|cpu|D_iw\(16),
	datac => \inst2|cpu|D_iw\(15),
	combout => \inst2|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X43_Y38_N9
\inst2|cpu|E_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_shift_logical~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_shift_logical~q\);

-- Location: FF_X43_Y38_N31
\inst2|cpu|M_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_ctrl_shift_logical~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ctrl_shift_logical~q\);

-- Location: LCCOMB_X43_Y38_N12
\inst2|cpu|D_ctrl_rot_right~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(14),
	datac => \inst2|cpu|D_iw\(15),
	datad => \inst2|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst2|cpu|D_ctrl_rot_right~0_combout\);

-- Location: FF_X43_Y38_N13
\inst2|cpu|E_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_rot_right~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_rot_right~q\);

-- Location: FF_X43_Y32_N11
\inst2|cpu|M_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_ctrl_rot_right~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ctrl_rot_right~q\);

-- Location: LCCOMB_X43_Y38_N30
\inst2|cpu|M_shift_rot_fill_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(0),
	datab => \inst2|cpu|M_shift_rot_result\(31),
	datac => \inst2|cpu|M_ctrl_shift_logical~q\,
	datad => \inst2|cpu|M_ctrl_rot_right~q\,
	combout => \inst2|cpu|M_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X41_Y34_N16
\inst2|cpu|M_shift_rot_result[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(30),
	datab => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datad => \inst2|cpu|M_shift_rot_fill_bit~0_combout\,
	combout => \inst2|cpu|M_shift_rot_result[31]~31_combout\);

-- Location: FF_X45_Y34_N5
\inst2|cpu|W_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[31]~40_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(31));

-- Location: LCCOMB_X45_Y34_N8
\inst2|cpu|E_src1_prelim[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src1_hazard_W~combout\,
	datab => \inst2|cpu|W_wr_data\(31),
	datad => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst2|cpu|E_src1_prelim[31]~31_combout\);

-- Location: FF_X45_Y34_N9
\inst2|cpu|E_src1_prelim[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[31]~31_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[31]~40_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(31));

-- Location: LCCOMB_X45_Y34_N26
\inst2|cpu|E_src1[31]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[31]~40_combout\,
	datab => \inst2|cpu|E_src1_prelim\(31),
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	combout => \inst2|cpu|E_src1[31]~22_combout\);

-- Location: FF_X41_Y34_N17
\inst2|cpu|M_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[31]~31_combout\,
	asdata => \inst2|cpu|E_src1[31]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(31));

-- Location: LCCOMB_X37_Y35_N16
\inst2|cpu|E_src2_prelim[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(31),
	datab => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datad => \inst2|cpu|D_src2_hazard_W~combout\,
	combout => \inst2|cpu|E_src2_prelim[31]~31_combout\);

-- Location: FF_X37_Y35_N17
\inst2|cpu|E_src2_prelim[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[31]~31_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[31]~40_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(31));

-- Location: LCCOMB_X41_Y32_N22
\inst2|cpu|E_src2[31]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datab => \inst2|cpu|E_src2_prelim\(31),
	datac => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[31]~40_combout\,
	combout => \inst2|cpu|E_src2[31]~23_combout\);

-- Location: LCCOMB_X45_Y34_N30
\inst2|cpu|D_src2_imm[19]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(21),
	datad => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \inst2|cpu|D_src2_imm[19]~20_combout\);

-- Location: FF_X45_Y34_N31
\inst2|cpu|E_src2_imm[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[19]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(31));

-- Location: LCCOMB_X45_Y34_N16
\inst2|cpu|E_src2[31]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src2[31]~23_combout\,
	datac => \inst2|cpu|E_src2_imm\(31),
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|E_src2[31]~24_combout\);

-- Location: LCCOMB_X45_Y34_N20
\inst2|cpu|E_alu_result[31]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_compare_op\(1),
	datac => \inst2|cpu|E_src1[31]~22_combout\,
	datad => \inst2|cpu|E_src2[31]~24_combout\,
	combout => \inst2|cpu|E_alu_result[31]~52_combout\);

-- Location: LCCOMB_X45_Y34_N12
\inst2|cpu|D_ctrl_alu_signed_comparison~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_alu_signed_comparison~1_combout\,
	datac => \inst2|cpu|D_iw\(0),
	combout => \inst2|cpu|D_ctrl_alu_signed_comparison~2_combout\);

-- Location: FF_X45_Y34_N13
\inst2|cpu|E_ctrl_alu_signed_comparison\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_alu_signed_comparison~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_alu_signed_comparison~q\);

-- Location: LCCOMB_X45_Y34_N0
\inst2|cpu|E_arith_src1[31]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_hazard_M~q\,
	datab => \inst2|cpu|M_wr_data_unfiltered[31]~40_combout\,
	datac => \inst2|cpu|E_src1_prelim\(31),
	datad => \inst2|cpu|E_ctrl_alu_signed_comparison~q\,
	combout => \inst2|cpu|E_arith_src1\(31));

-- Location: FF_X40_Y34_N1
\inst2|cpu|W_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[29]~44_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(29));

-- Location: LCCOMB_X40_Y34_N2
\inst2|cpu|E_src1_prelim[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datab => \inst2|cpu|D_src1_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(29),
	combout => \inst2|cpu|E_src1_prelim[29]~29_combout\);

-- Location: FF_X40_Y34_N3
\inst2|cpu|E_src1_prelim[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[29]~29_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[29]~44_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(29));

-- Location: LCCOMB_X40_Y34_N10
\inst2|cpu|E_src1[29]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_wr_data_unfiltered[29]~44_combout\,
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	datad => \inst2|cpu|E_src1_prelim\(29),
	combout => \inst2|cpu|E_src1[29]~24_combout\);

-- Location: LCCOMB_X44_Y34_N10
\inst2|cpu|Add8|auto_generated|result_int[30]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~22_combout\,
	datab => \inst2|cpu|E_src1[29]~24_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[29]~59\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[30]~60_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X44_Y34_N12
\inst2|cpu|Add8|auto_generated|result_int[31]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~21_combout\,
	datab => \inst2|cpu|E_src1[30]~23_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[30]~61\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[31]~62_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X44_Y34_N14
\inst2|cpu|Add8|auto_generated|result_int[32]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~20_combout\,
	datab => \inst2|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[31]~63\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[32]~64_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[32]~65\);

-- Location: LCCOMB_X45_Y34_N18
\inst2|cpu|E_alu_result[31]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_logic~q\,
	datab => \inst2|cpu|E_alu_result[31]~52_combout\,
	datac => \inst2|cpu|E_alu_result~0_combout\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[32]~64_combout\,
	combout => \inst2|cpu|E_alu_result[31]~53_combout\);

-- Location: FF_X45_Y34_N19
\inst2|cpu|M_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[31]~53_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(31));

-- Location: LCCOMB_X45_Y33_N6
\inst2|cpu|av_ld_byte3_data[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(31),
	datab => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|av_sign_bit~2_combout\,
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte3_data[7]~0_combout\);

-- Location: FF_X45_Y33_N7
\inst2|cpu|av_ld_data_aligned_or_div[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte3_data[7]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(31));

-- Location: LCCOMB_X45_Y33_N0
\inst2|cpu|M_wr_data_unfiltered[31]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|M_alu_result\(31),
	datac => \inst2|cpu|av_ld_or_div_done~q\,
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(31),
	combout => \inst2|cpu|M_wr_data_unfiltered[31]~39_combout\);

-- Location: LCCOMB_X45_Y34_N4
\inst2|cpu|M_wr_data_unfiltered[31]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_shift_rot_result\(31),
	datad => \inst2|cpu|M_wr_data_unfiltered[31]~39_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[31]~40_combout\);

-- Location: FF_X38_Y36_N31
\inst2|cpu|W_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[14]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(14));

-- Location: LCCOMB_X38_Y36_N24
\inst2|cpu|E_src1_prelim[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src1_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst2|cpu|W_wr_data\(14),
	combout => \inst2|cpu|E_src1_prelim[14]~15_combout\);

-- Location: FF_X38_Y36_N25
\inst2|cpu|E_src1_prelim[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[14]~15_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[14]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(14));

-- Location: LCCOMB_X38_Y36_N16
\inst2|cpu|E_src1[14]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[14]~23_combout\,
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	datad => \inst2|cpu|E_src1_prelim\(14),
	combout => \inst2|cpu|E_src1[14]~12_combout\);

-- Location: FF_X39_Y36_N27
\inst2|cpu|M_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[14]~15_combout\,
	asdata => \inst2|cpu|E_src1[14]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(14));

-- Location: LCCOMB_X41_Y34_N20
\inst2|cpu|E_st_data[30]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|M_shift_rot_result\(14),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|M_shift_rot_result\(6),
	combout => \inst2|cpu|E_st_data[30]~60_combout\);

-- Location: LCCOMB_X41_Y34_N14
\inst2|cpu|E_st_data[30]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|M_shift_rot_result\(30),
	datad => \inst2|cpu|E_st_data[30]~60_combout\,
	combout => \inst2|cpu|E_st_data[30]~61_combout\);

-- Location: LCCOMB_X43_Y37_N12
\inst2|cpu|D_src2_imm[30]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_iw\(20),
	datad => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \inst2|cpu|D_src2_imm[30]~21_combout\);

-- Location: FF_X43_Y37_N13
\inst2|cpu|E_src2_imm[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[30]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(30));

-- Location: LCCOMB_X44_Y32_N12
\inst2|cpu|E_src2[30]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[30]~25_combout\,
	datab => \inst2|cpu|E_src2_imm\(30),
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|E_src2[30]~26_combout\);

-- Location: LCCOMB_X43_Y34_N20
\inst2|cpu|E_alu_result[30]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[30]~23_combout\,
	datab => \inst2|cpu|E_src2[30]~26_combout\,
	datac => \inst2|cpu|E_compare_op\(0),
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[30]~54_combout\);

-- Location: LCCOMB_X44_Y34_N28
\inst2|cpu|E_alu_result[30]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|E_alu_result[30]~54_combout\,
	datac => \inst2|cpu|E_ctrl_logic~q\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[31]~62_combout\,
	combout => \inst2|cpu|E_alu_result[30]~55_combout\);

-- Location: FF_X44_Y34_N29
\inst2|cpu|M_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[30]~55_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(30));

-- Location: LCCOMB_X41_Y34_N10
\inst2|cpu|E_st_data[30]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[30]~58_combout\,
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(30),
	datad => \inst2|cpu|M_alu_result\(30),
	combout => \inst2|cpu|E_st_data[30]~59_combout\);

-- Location: LCCOMB_X41_Y32_N12
\inst2|cpu|M_st_data[30]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|E_st_data[30]~61_combout\,
	datad => \inst2|cpu|E_st_data[30]~59_combout\,
	combout => \inst2|cpu|M_st_data[30]~23_combout\);

-- Location: FF_X41_Y34_N9
\inst2|cpu|W_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[30]~42_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(30));

-- Location: LCCOMB_X37_Y35_N26
\inst2|cpu|E_src2_prelim[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(30),
	combout => \inst2|cpu|E_src2_prelim[30]~30_combout\);

-- Location: FF_X37_Y35_N27
\inst2|cpu|E_src2_prelim[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[30]~30_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[30]~42_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(30));

-- Location: FF_X41_Y33_N3
\inst2|cpu|W_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[6]~37_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(6));

-- Location: LCCOMB_X37_Y35_N22
\inst2|cpu|E_src2_prelim[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(6),
	combout => \inst2|cpu|E_src2_prelim[6]~8_combout\);

-- Location: FF_X37_Y35_N23
\inst2|cpu|E_src2_prelim[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[6]~8_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[6]~37_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(6));

-- Location: LCCOMB_X41_Y33_N16
\inst2|cpu|E_st_data[30]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|E_src2_prelim\(14),
	datac => \inst2|cpu|E_src2_prelim\(6),
	datad => \inst2|cpu|E_iw\(4),
	combout => \inst2|cpu|E_st_data[30]~62_combout\);

-- Location: LCCOMB_X41_Y33_N10
\inst2|cpu|E_st_data[30]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|E_src2_prelim\(30),
	datad => \inst2|cpu|E_st_data[30]~62_combout\,
	combout => \inst2|cpu|E_st_data[30]~63_combout\);

-- Location: FF_X41_Y32_N13
\inst2|cpu|M_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[30]~23_combout\,
	asdata => \inst2|cpu|E_st_data[30]~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(30));

-- Location: LCCOMB_X41_Y32_N28
\inst2|cmd_xbar_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~29_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(30),
	combout => \inst2|cmd_xbar_mux|src_payload~29_combout\);

-- Location: LCCOMB_X41_Y32_N0
\inst2|cpu|E_st_data[31]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|M_shift_rot_result\(15),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|M_shift_rot_result\(7),
	combout => \inst2|cpu|E_st_data[31]~4_combout\);

-- Location: LCCOMB_X41_Y32_N18
\inst2|cpu|E_st_data[31]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_result\(31),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|E_st_data[31]~4_combout\,
	combout => \inst2|cpu|E_st_data[31]~5_combout\);

-- Location: LCCOMB_X45_Y33_N24
\inst2|cpu|E_st_data[31]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[31]~1_combout\,
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|av_ld_or_div_done~q\,
	datad => \inst2|cpu|M_alu_result\(31),
	combout => \inst2|cpu|E_st_data[31]~2_combout\);

-- Location: LCCOMB_X47_Y33_N24
\inst2|cpu|av_ld_data_aligned_or_div[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(7),
	datab => \inst2|cpu|M_ld_align_sh16~combout\,
	datad => \inst2|cpu|d_readdata_d1\(23),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[7]~0_combout\);

-- Location: FF_X46_Y34_N15
\inst2|cpu|M_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_iw\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(3));

-- Location: LCCOMB_X46_Y36_N8
\inst2|cpu|E_wrctl_data_bstatus_reg_pie~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[0]~21_combout\,
	datab => \inst2|cpu|E_src1[0]~6_combout\,
	datac => \inst2|cpu|E_compare_op\(1),
	datad => \inst2|cpu|E_compare_op\(0),
	combout => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~0_combout\);

-- Location: LCCOMB_X46_Y36_N2
\inst2|cpu|E_wrctl_data_bstatus_reg_pie~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~0_combout\,
	datad => \inst2|cpu|E_ctrl_logic~q\,
	combout => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\);

-- Location: LCCOMB_X37_Y35_N28
\inst2|cpu|E_src2_prelim[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(29),
	combout => \inst2|cpu|E_src2_prelim[29]~29_combout\);

-- Location: FF_X37_Y35_N29
\inst2|cpu|E_src2_prelim[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[29]~29_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[29]~44_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(29));

-- Location: LCCOMB_X41_Y32_N24
\inst2|cpu|E_src2[29]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[29]~44_combout\,
	datad => \inst2|cpu|E_src2_prelim\(29),
	combout => \inst2|cpu|E_src2[29]~27_combout\);

-- Location: LCCOMB_X44_Y32_N6
\inst2|cpu|E_src2[29]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_imm\(29),
	datac => \inst2|cpu|E_src2[29]~27_combout\,
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|E_src2[29]~28_combout\);

-- Location: LCCOMB_X43_Y37_N16
\inst2|cpu|D_src2_imm[28]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_iw\(18),
	datad => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \inst2|cpu|D_src2_imm[28]~23_combout\);

-- Location: FF_X43_Y37_N17
\inst2|cpu|E_src2_imm[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[28]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(28));

-- Location: LCCOMB_X44_Y34_N18
\inst2|cpu|E_src2_prelim[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src2_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \inst2|cpu|W_wr_data\(28),
	combout => \inst2|cpu|E_src2_prelim[28]~28_combout\);

-- Location: FF_X44_Y34_N19
\inst2|cpu|E_src2_prelim[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[28]~28_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[28]~46_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(28));

-- Location: LCCOMB_X44_Y34_N24
\inst2|cpu|E_src2[28]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[28]~46_combout\,
	datad => \inst2|cpu|E_src2_prelim\(28),
	combout => \inst2|cpu|E_src2[28]~29_combout\);

-- Location: LCCOMB_X44_Y34_N26
\inst2|cpu|E_src2[28]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_src2_imm\(28),
	datad => \inst2|cpu|E_src2[28]~29_combout\,
	combout => \inst2|cpu|E_src2[28]~30_combout\);

-- Location: LCCOMB_X44_Y32_N24
\inst2|cpu|E_src2[27]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src2_imm\(27),
	datac => \inst2|cpu|E_src2[27]~31_combout\,
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|E_src2[27]~32_combout\);

-- Location: FF_X40_Y35_N31
\inst2|cpu|W_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[26]~50_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(26));

-- Location: LCCOMB_X40_Y35_N20
\inst2|cpu|E_src2_prelim[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(26),
	combout => \inst2|cpu|E_src2_prelim[26]~26_combout\);

-- Location: FF_X40_Y35_N21
\inst2|cpu|E_src2_prelim[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[26]~26_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[26]~50_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(26));

-- Location: LCCOMB_X40_Y35_N0
\inst2|cpu|E_src2[26]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_src2_prelim\(26),
	datac => \inst2|cpu|M_wr_data_unfiltered[26]~50_combout\,
	datad => \inst2|cpu|E_src2_hazard_M~q\,
	combout => \inst2|cpu|E_src2[26]~33_combout\);

-- Location: LCCOMB_X40_Y35_N10
\inst2|cpu|D_src2_imm[26]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(16),
	datab => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datac => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datad => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \inst2|cpu|D_src2_imm[26]~25_combout\);

-- Location: FF_X40_Y35_N11
\inst2|cpu|E_src2_imm[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[26]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(26));

-- Location: LCCOMB_X40_Y35_N4
\inst2|cpu|E_src2[26]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_src2[26]~33_combout\,
	datad => \inst2|cpu|E_src2_imm\(26),
	combout => \inst2|cpu|E_src2[26]~34_combout\);

-- Location: LCCOMB_X39_Y34_N20
\inst2|cpu|E_src2[24]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_imm\(24),
	datac => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|cpu|E_src2[24]~37_combout\,
	combout => \inst2|cpu|E_src2[24]~38_combout\);

-- Location: LCCOMB_X37_Y36_N6
\inst2|cpu|E_src1_prelim[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(22),
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[22]~22_combout\);

-- Location: FF_X37_Y36_N7
\inst2|cpu|E_src1_prelim[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[22]~22_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[22]~58_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(22));

-- Location: LCCOMB_X37_Y36_N28
\inst2|cpu|E_src1[22]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[22]~58_combout\,
	datad => \inst2|cpu|E_src1_prelim\(22),
	combout => \inst2|cpu|E_src1[22]~31_combout\);

-- Location: FF_X44_Y33_N17
\inst2|cpu|W_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[21]~68_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(21));

-- Location: LCCOMB_X36_Y35_N4
\inst2|cpu|E_src1_prelim[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \inst2|cpu|W_wr_data\(21),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[21]~21_combout\);

-- Location: FF_X36_Y35_N5
\inst2|cpu|E_src1_prelim[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[21]~21_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[21]~68_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(21));

-- Location: LCCOMB_X44_Y33_N18
\inst2|cpu|M_wr_data_unfiltered[21]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(21),
	combout => \inst2|cpu|M_wr_data_unfiltered[21]~59_combout\);

-- Location: LCCOMB_X40_Y33_N10
\inst2|cpu|E_src1[21]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[21]~60_combout\,
	datab => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|E_src1_prelim\(21),
	datad => \inst2|cpu|M_wr_data_unfiltered[21]~59_combout\,
	combout => \inst2|cpu|E_src1[21]~32_combout\);

-- Location: LCCOMB_X36_Y36_N2
\inst2|cpu|E_src1_prelim[19]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(19),
	datab => \inst2|cpu|D_src1_hazard_W~combout\,
	datad => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst2|cpu|E_src1_prelim[19]~0_combout\);

-- Location: FF_X36_Y36_N3
\inst2|cpu|E_src1_prelim[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[19]~0_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[19]~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(19));

-- Location: LCCOMB_X38_Y35_N14
\inst2|cpu|E_src1[19]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[19]~12_combout\,
	datab => \inst2|cpu|E_src1_prelim\(19),
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[19]~13_combout\,
	combout => \inst2|cpu|E_src1[19]~7_combout\);

-- Location: LCCOMB_X43_Y37_N4
\inst2|cpu|D_src2_imm[17]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_iw\(7),
	datad => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \inst2|cpu|D_src2_imm[17]~9_combout\);

-- Location: FF_X43_Y37_N5
\inst2|cpu|E_src2_imm[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[17]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(17));

-- Location: LCCOMB_X43_Y37_N10
\inst2|cpu|E_src2[17]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src2_imm\(17),
	datac => \inst2|cpu|E_stw_data[17]~2_combout\,
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|E_src2[17]~4_combout\);

-- Location: LCCOMB_X36_Y36_N0
\inst2|cpu|E_src1_prelim[16]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst2|cpu|D_src1_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(16),
	combout => \inst2|cpu|E_src1_prelim[16]~17_combout\);

-- Location: FF_X36_Y36_N1
\inst2|cpu|E_src1_prelim[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[16]~17_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[16]~66_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(16));

-- Location: LCCOMB_X46_Y37_N0
\inst2|cpu|E_src1[16]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[16]~18_combout\,
	datab => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[16]~19_combout\,
	datad => \inst2|cpu|E_src1_prelim\(16),
	combout => \inst2|cpu|E_src1[16]~10_combout\);

-- Location: FF_X45_Y35_N3
\inst2|cpu|E_src2_imm[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[15]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(15));

-- Location: LCCOMB_X37_Y37_N10
\inst2|cpu|E_src2_prelim[15]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(15),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst2|cpu|E_src2_prelim[15]~16_combout\);

-- Location: FF_X37_Y37_N11
\inst2|cpu|E_src2_prelim[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[15]~16_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[15]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(15));

-- Location: LCCOMB_X45_Y32_N16
\inst2|cpu|M_st_data[15]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(15),
	combout => \inst2|cpu|M_st_data[15]~31_combout\);

-- Location: LCCOMB_X45_Y32_N2
\inst2|cpu|M_st_data[15]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[15]~20_combout\,
	datab => \inst2|cpu|E_src2_prelim\(15),
	datac => \inst2|cpu|E_src2_hazard_M~q\,
	datad => \inst2|cpu|M_st_data[15]~31_combout\,
	combout => \inst2|cpu|M_st_data[15]~1_combout\);

-- Location: LCCOMB_X45_Y32_N28
\inst2|cpu|E_src2[15]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_src2_imm\(15),
	datad => \inst2|cpu|M_st_data[15]~1_combout\,
	combout => \inst2|cpu|E_src2[15]~6_combout\);

-- Location: LCCOMB_X45_Y35_N30
\inst2|cpu|D_src2_imm[13]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_iw\(19),
	combout => \inst2|cpu|D_src2_imm[13]~12_combout\);

-- Location: FF_X45_Y35_N31
\inst2|cpu|E_src2_imm[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[13]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(13));

-- Location: LCCOMB_X44_Y32_N8
\inst2|cpu|E_src2[13]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|M_st_data[13]~19_combout\,
	datad => \inst2|cpu|E_src2_imm\(13),
	combout => \inst2|cpu|E_src2[13]~8_combout\);

-- Location: LCCOMB_X45_Y35_N16
\inst2|cpu|D_src2_imm[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_iw\(18),
	combout => \inst2|cpu|D_src2_imm[12]~13_combout\);

-- Location: FF_X45_Y35_N17
\inst2|cpu|E_src2_imm[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[12]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(12));

-- Location: LCCOMB_X44_Y32_N26
\inst2|cpu|E_src2[12]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|M_st_data[12]~16_combout\,
	datad => \inst2|cpu|E_src2_imm\(12),
	combout => \inst2|cpu|E_src2[12]~9_combout\);

-- Location: LCCOMB_X45_Y35_N6
\inst2|cpu|D_src2_imm[9]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_iw\(15),
	combout => \inst2|cpu|D_src2_imm[9]~16_combout\);

-- Location: FF_X45_Y35_N7
\inst2|cpu|E_src2_imm[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[9]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(9));

-- Location: LCCOMB_X45_Y37_N14
\inst2|cpu|E_src2[9]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|M_st_data[9]~8_combout\,
	datad => \inst2|cpu|E_src2_imm\(9),
	combout => \inst2|cpu|E_src2[9]~13_combout\);

-- Location: LCCOMB_X39_Y35_N4
\inst2|cpu|E_src2[8]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_src2_imm\(8),
	datad => \inst2|cpu|M_st_data[8]~5_combout\,
	combout => \inst2|cpu|E_src2[8]~14_combout\);

-- Location: LCCOMB_X41_Y33_N6
\inst2|cpu|D_src2_imm[6]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(12),
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|cpu|D_src2_imm[6]~19_combout\);

-- Location: FF_X41_Y33_N7
\inst2|cpu|E_src2_imm[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[6]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(6));

-- Location: LCCOMB_X41_Y33_N4
\inst2|cpu|E_src2[6]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|M_st_data[22]~21_combout\,
	datad => \inst2|cpu|E_src2_imm\(6),
	combout => \inst2|cpu|E_src2[6]~16_combout\);

-- Location: LCCOMB_X45_Y35_N8
\inst2|cpu|D_src2_imm[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(2),
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datad => \inst2|cpu|D_iw\(6),
	combout => \inst2|cpu|D_src2_imm[0]~5_combout\);

-- Location: FF_X45_Y35_N9
\inst2|cpu|E_src2_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[0]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(0));

-- Location: LCCOMB_X39_Y35_N0
\inst2|cpu|E_src2[0]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|M_st_data[16]~4_combout\,
	datad => \inst2|cpu|E_src2_imm\(0),
	combout => \inst2|cpu|E_src2[0]~21_combout\);

-- Location: LCCOMB_X43_Y36_N16
\inst2|cpu|the_SoC_cpu_test_bench|Add0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[0]~6_combout\,
	datab => \inst2|cpu|E_src2[0]~21_combout\,
	datad => VCC,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~1_cout\);

-- Location: LCCOMB_X43_Y36_N18
\inst2|cpu|the_SoC_cpu_test_bench|Add0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[1]~22_combout\,
	datab => \inst2|cpu|E_src1[1]~5_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~1_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~3_cout\);

-- Location: LCCOMB_X43_Y36_N20
\inst2|cpu|the_SoC_cpu_test_bench|Add0~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[2]~20_combout\,
	datab => \inst2|cpu|E_src1[2]~4_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~3_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~5_cout\);

-- Location: LCCOMB_X43_Y36_N22
\inst2|cpu|the_SoC_cpu_test_bench|Add0~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[3]~3_combout\,
	datab => \inst2|cpu|E_src2[3]~19_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~5_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~7_cout\);

-- Location: LCCOMB_X43_Y36_N24
\inst2|cpu|the_SoC_cpu_test_bench|Add0~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[4]~18_combout\,
	datab => \inst2|cpu|E_src1[4]~2_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~7_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~9_cout\);

-- Location: LCCOMB_X43_Y36_N26
\inst2|cpu|the_SoC_cpu_test_bench|Add0~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[5]~0_combout\,
	datab => \inst2|cpu|E_src2[5]~1_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~9_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~11_cout\);

-- Location: LCCOMB_X43_Y36_N28
\inst2|cpu|the_SoC_cpu_test_bench|Add0~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[6]~21_combout\,
	datab => \inst2|cpu|E_src2[6]~16_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~11_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~13_cout\);

-- Location: LCCOMB_X43_Y36_N30
\inst2|cpu|the_SoC_cpu_test_bench|Add0~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[7]~15_combout\,
	datab => \inst2|cpu|E_src1[7]~20_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~13_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~15_cout\);

-- Location: LCCOMB_X43_Y35_N0
\inst2|cpu|the_SoC_cpu_test_bench|Add0~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[8]~19_combout\,
	datab => \inst2|cpu|E_src2[8]~14_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~15_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~17_cout\);

-- Location: LCCOMB_X43_Y35_N2
\inst2|cpu|the_SoC_cpu_test_bench|Add0~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[9]~17_combout\,
	datab => \inst2|cpu|E_src2[9]~13_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~17_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~19_cout\);

-- Location: LCCOMB_X43_Y35_N4
\inst2|cpu|the_SoC_cpu_test_bench|Add0~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[10]~12_combout\,
	datab => \inst2|cpu|E_src1[10]~16_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~19_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~21_cout\);

-- Location: LCCOMB_X43_Y35_N6
\inst2|cpu|the_SoC_cpu_test_bench|Add0~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[11]~10_combout\,
	datab => \inst2|cpu|E_src1[11]~15_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~21_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~23_cout\);

-- Location: LCCOMB_X43_Y35_N8
\inst2|cpu|the_SoC_cpu_test_bench|Add0~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[12]~14_combout\,
	datab => \inst2|cpu|E_src2[12]~9_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~23_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~25_cout\);

-- Location: LCCOMB_X43_Y35_N10
\inst2|cpu|the_SoC_cpu_test_bench|Add0~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[13]~13_combout\,
	datab => \inst2|cpu|E_src2[13]~8_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~25_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~27_cout\);

-- Location: LCCOMB_X43_Y35_N12
\inst2|cpu|the_SoC_cpu_test_bench|Add0~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[14]~7_combout\,
	datab => \inst2|cpu|E_src1[14]~12_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~27_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~29_cout\);

-- Location: LCCOMB_X43_Y35_N14
\inst2|cpu|the_SoC_cpu_test_bench|Add0~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[15]~11_combout\,
	datab => \inst2|cpu|E_src2[15]~6_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~29_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~31_cout\);

-- Location: LCCOMB_X43_Y35_N16
\inst2|cpu|the_SoC_cpu_test_bench|Add0~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[16]~5_combout\,
	datab => \inst2|cpu|E_src1[16]~10_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~31_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~33_cout\);

-- Location: LCCOMB_X43_Y35_N18
\inst2|cpu|the_SoC_cpu_test_bench|Add0~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[17]~9_combout\,
	datab => \inst2|cpu|E_src2[17]~4_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~33_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~35_cout\);

-- Location: LCCOMB_X43_Y35_N20
\inst2|cpu|the_SoC_cpu_test_bench|Add0~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[18]~3_combout\,
	datab => \inst2|cpu|E_src1[18]~8_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~35_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~37_cout\);

-- Location: LCCOMB_X43_Y35_N22
\inst2|cpu|the_SoC_cpu_test_bench|Add0~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[19]~2_combout\,
	datab => \inst2|cpu|E_src1[19]~7_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~37_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~39_cout\);

-- Location: LCCOMB_X43_Y35_N24
\inst2|cpu|the_SoC_cpu_test_bench|Add0~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[20]~42_combout\,
	datab => \inst2|cpu|E_src1[20]~33_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~39_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~41_cout\);

-- Location: LCCOMB_X43_Y35_N26
\inst2|cpu|the_SoC_cpu_test_bench|Add0~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[21]~41_combout\,
	datab => \inst2|cpu|E_src1[21]~32_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~41_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~43_cout\);

-- Location: LCCOMB_X43_Y35_N28
\inst2|cpu|the_SoC_cpu_test_bench|Add0~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[22]~40_combout\,
	datab => \inst2|cpu|E_src1[22]~31_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~43_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~45_cout\);

-- Location: LCCOMB_X43_Y35_N30
\inst2|cpu|the_SoC_cpu_test_bench|Add0~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[23]~39_combout\,
	datab => \inst2|cpu|E_src1[23]~30_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~45_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~47_cout\);

-- Location: LCCOMB_X43_Y34_N0
\inst2|cpu|the_SoC_cpu_test_bench|Add0~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[24]~29_combout\,
	datab => \inst2|cpu|E_src2[24]~38_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~47_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~49_cout\);

-- Location: LCCOMB_X43_Y34_N2
\inst2|cpu|the_SoC_cpu_test_bench|Add0~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[25]~28_combout\,
	datab => \inst2|cpu|E_src2[25]~36_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~49_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~51_cout\);

-- Location: LCCOMB_X43_Y34_N4
\inst2|cpu|the_SoC_cpu_test_bench|Add0~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[26]~27_combout\,
	datab => \inst2|cpu|E_src2[26]~34_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~51_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~53_cout\);

-- Location: LCCOMB_X43_Y34_N6
\inst2|cpu|the_SoC_cpu_test_bench|Add0~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[27]~26_combout\,
	datab => \inst2|cpu|E_src2[27]~32_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~53_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~55_cout\);

-- Location: LCCOMB_X43_Y34_N8
\inst2|cpu|the_SoC_cpu_test_bench|Add0~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[28]~25_combout\,
	datab => \inst2|cpu|E_src2[28]~30_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~55_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~57_cout\);

-- Location: LCCOMB_X43_Y34_N10
\inst2|cpu|the_SoC_cpu_test_bench|Add0~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[29]~24_combout\,
	datab => \inst2|cpu|E_src2[29]~28_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~57_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~59_cout\);

-- Location: LCCOMB_X43_Y34_N12
\inst2|cpu|the_SoC_cpu_test_bench|Add0~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[30]~23_combout\,
	datab => \inst2|cpu|E_src2[30]~26_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~59_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~61_cout\);

-- Location: LCCOMB_X43_Y34_N14
\inst2|cpu|the_SoC_cpu_test_bench|Add0~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[31]~22_combout\,
	datab => \inst2|cpu|E_src2[31]~24_combout\,
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~61_cout\,
	cout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~63_cout\);

-- Location: LCCOMB_X43_Y34_N16
\inst2|cpu|the_SoC_cpu_test_bench|Add0~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|cpu|the_SoC_cpu_test_bench|Add0~63_cout\,
	combout => \inst2|cpu|the_SoC_cpu_test_bench|Add0~64_combout\);

-- Location: LCCOMB_X44_Y34_N16
\inst2|cpu|Add8|auto_generated|result_int[33]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	cin => \inst2|cpu|Add8|auto_generated|result_int[32]~65\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[33]~66_combout\);

-- Location: LCCOMB_X43_Y34_N18
\inst2|cpu|E_br_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(1),
	datab => \inst2|cpu|the_SoC_cpu_test_bench|Add0~64_combout\,
	datac => \inst2|cpu|E_compare_op\(0),
	datad => \inst2|cpu|Add8|auto_generated|result_int[33]~66_combout\,
	combout => \inst2|cpu|E_br_result~0_combout\);

-- Location: LCCOMB_X47_Y36_N12
\inst2|cpu|M_status_reg_pie_inst_nxt~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_status_reg_pie_inst_nxt~5_combout\,
	datab => \inst2|cpu|E_ctrl_break~q\,
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_status_reg_pie_inst_nxt~6_combout\);

-- Location: LCCOMB_X47_Y34_N0
\inst2|cpu|M_status_reg_pie_inst_nxt~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_status_reg_pie_inst_nxt~1_combout\,
	datab => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datac => \inst2|cpu|E_br_result~0_combout\,
	datad => \inst2|cpu|M_status_reg_pie_inst_nxt~6_combout\,
	combout => \inst2|cpu|M_status_reg_pie_inst_nxt~7_combout\);

-- Location: LCCOMB_X49_Y34_N20
\inst2|cpu|M_status_reg_pie~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_stall~0_combout\,
	datab => \inst2|cpu|d_write~q\,
	datac => \inst2|cpu|d_write_nxt~2_combout\,
	datad => \inst2|cpu|E_valid~1_combout\,
	combout => \inst2|cpu|M_status_reg_pie~0_combout\);

-- Location: FF_X47_Y34_N1
\inst2|cpu|M_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_status_reg_pie_inst_nxt~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_status_reg_pie~q\);

-- Location: LCCOMB_X47_Y34_N4
\inst2|cpu|M_bstatus_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_bstatus_reg_pie_inst_nxt~3_combout\,
	datac => \inst2|cpu|E_ctrl_break~q\,
	datad => \inst2|cpu|M_status_reg_pie~q\,
	combout => \inst2|cpu|M_bstatus_reg_pie_inst_nxt~4_combout\);

-- Location: FF_X47_Y34_N5
\inst2|cpu|M_bstatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_bstatus_reg_pie_inst_nxt~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_bstatus_reg_pie~q\);

-- Location: LCCOMB_X47_Y34_N14
\inst2|cpu|D_control_reg_rddata_muxed[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(6),
	datab => \inst2|cpu|M_bstatus_reg_pie~q\,
	datac => \inst2|cpu|D_iw\(7),
	datad => \inst2|cpu|M_status_reg_pie~q\,
	combout => \inst2|cpu|D_control_reg_rddata_muxed[0]~3_combout\);

-- Location: LCCOMB_X47_Y34_N24
\inst2|cpu|M_estatus_reg_pie_inst_nxt~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_br_result~0_combout\,
	datab => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datac => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datad => \inst2|cpu|E_ctrl_cmp~q\,
	combout => \inst2|cpu|M_estatus_reg_pie_inst_nxt~5_combout\);

-- Location: LCCOMB_X48_Y34_N18
\inst2|cpu|M_estatus_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_estatus_reg_pie_inst_nxt~1_combout\,
	datac => \inst2|cpu|M_status_reg_pie~q\,
	datad => \inst2|cpu|E_ctrl_exception~q\,
	combout => \inst2|cpu|M_estatus_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X47_Y34_N2
\inst2|cpu|M_estatus_reg_pie_inst_nxt~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_estatus_reg_pie_inst_nxt~4_combout\,
	datab => \inst2|cpu|M_estatus_reg_pie_inst_nxt~5_combout\,
	datac => \inst2|cpu|E_ctrl_crst~q\,
	datad => \inst2|cpu|M_estatus_reg_pie_inst_nxt~2_combout\,
	combout => \inst2|cpu|M_estatus_reg_pie_inst_nxt~6_combout\);

-- Location: FF_X47_Y34_N3
\inst2|cpu|M_estatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_estatus_reg_pie_inst_nxt~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_estatus_reg_pie~q\);

-- Location: LCCOMB_X47_Y34_N20
\inst2|cpu|D_control_reg_rddata_muxed[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(6),
	datab => \inst2|cpu|D_control_reg_rddata_muxed[0]~3_combout\,
	datac => \inst2|cpu|D_iw\(8),
	datad => \inst2|cpu|M_estatus_reg_pie~q\,
	combout => \inst2|cpu|D_control_reg_rddata_muxed[0]~4_combout\);

-- Location: FF_X47_Y34_N21
\inst2|cpu|E_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_control_reg_rddata_muxed[0]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_control_reg_rddata\(0));

-- Location: LCCOMB_X47_Y34_N30
\inst2|cpu|E_wrctl_data_bstatus_reg_pie~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|E_control_reg_rddata\(0),
	datac => \inst2|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \inst2|cpu|E_ctrl_rdctl_inst~q\,
	combout => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\);

-- Location: LCCOMB_X47_Y34_N26
\inst2|cpu|E_wrctl_data_bstatus_reg_pie~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_br_result~0_combout\,
	datab => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datac => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datad => \inst2|cpu|E_ctrl_cmp~q\,
	combout => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\);

-- Location: FF_X47_Y34_N27
\inst2|cpu|M_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(0));

-- Location: LCCOMB_X46_Y34_N14
\inst2|cpu|M_ld_align_sh8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|M_iw\(3),
	datad => \inst2|cpu|M_alu_result\(0),
	combout => \inst2|cpu|M_ld_align_sh8~combout\);

-- Location: FF_X47_Y33_N25
\inst2|cpu|av_ld_data_aligned_or_div[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[7]~0_combout\,
	asdata => \inst2|cpu|av_ld_data_aligned_or_div[15]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(7));

-- Location: LCCOMB_X45_Y33_N16
\inst2|cpu|E_st_data[31]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|av_ld_data_aligned_or_div\(7),
	datac => \inst2|cpu|E_iw\(3),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(15),
	combout => \inst2|cpu|E_st_data[31]~0_combout\);

-- Location: LCCOMB_X45_Y33_N26
\inst2|cpu|E_st_data[31]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(31),
	datab => \inst2|cpu|E_st_data[31]~2_combout\,
	datac => \inst2|cpu|av_ld_or_div_done~q\,
	datad => \inst2|cpu|E_st_data[31]~0_combout\,
	combout => \inst2|cpu|E_st_data[31]~3_combout\);

-- Location: LCCOMB_X41_Y32_N16
\inst2|cpu|M_st_data[31]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|E_st_data[31]~5_combout\,
	datad => \inst2|cpu|E_st_data[31]~3_combout\,
	combout => \inst2|cpu|M_st_data[31]~2_combout\);

-- Location: LCCOMB_X45_Y32_N26
\inst2|cpu|E_st_data[31]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_prelim\(7),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_iw\(3),
	datad => \inst2|cpu|E_src2_prelim\(15),
	combout => \inst2|cpu|E_st_data[31]~6_combout\);

-- Location: LCCOMB_X41_Y32_N4
\inst2|cpu|E_st_data[31]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|E_st_data[31]~6_combout\,
	datac => \inst2|cpu|E_src2_prelim\(31),
	combout => \inst2|cpu|E_st_data[31]~7_combout\);

-- Location: FF_X41_Y32_N17
\inst2|cpu|M_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[31]~2_combout\,
	asdata => \inst2|cpu|E_st_data[31]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(31));

-- Location: LCCOMB_X41_Y32_N14
\inst2|cmd_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~7_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(31),
	combout => \inst2|cmd_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X56_Y33_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X56_Y33_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~3_combout\);

-- Location: FF_X58_Y31_N21
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X58_Y33_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X58_Y33_N21
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X59_Y33_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(13),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X59_Y33_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X59_Y33_N17
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X59_Y33_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X59_Y33_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13));

-- Location: FF_X59_Y32_N31
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X56_Y34_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~1_combout\);

-- Location: FF_X56_Y34_N9
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~q\);

-- Location: FF_X56_Y34_N1
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd1~q\);

-- Location: LCCOMB_X56_Y34_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd1~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\);

-- Location: FF_X56_Y33_N3
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~3_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X59_Y33_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X59_Y33_N31
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X56_Y33_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~5_combout\);

-- Location: LCCOMB_X60_Y34_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~83_combout\);

-- Location: FF_X60_Y34_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~83_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X59_Y34_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X58_Y32_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X58_Y32_N1
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X59_Y34_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X59_Y34_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X59_Y34_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\,
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X59_Y34_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X59_Y34_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15));

-- Location: FF_X56_Y33_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~5_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X58_Y33_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X58_Y33_N7
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X57_Y33_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(17),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\);

-- Location: FF_X56_Y32_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X58_Y33_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X58_Y33_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X57_Y33_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(19),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCCOMB_X58_Y32_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X58_Y32_N31
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X41_Y33_N12
\inst2|cpu|M_st_data[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[22]~21_combout\,
	combout => \inst2|cpu|M_st_data[22]~feeder_combout\);

-- Location: LCCOMB_X38_Y35_N18
\inst2|cpu|E_stw_data[22]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_prelim\(22),
	datac => \inst2|cpu|M_wr_data_unfiltered[22]~58_combout\,
	datad => \inst2|cpu|E_src2_hazard_M~q\,
	combout => \inst2|cpu|E_stw_data[22]~5_combout\);

-- Location: FF_X41_Y33_N13
\inst2|cpu|M_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[22]~feeder_combout\,
	asdata => \inst2|cpu|E_stw_data[22]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|E_iw\(4),
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(22));

-- Location: LCCOMB_X41_Y33_N20
\inst2|cmd_xbar_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~31_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(22),
	combout => \inst2|cmd_xbar_mux|src_payload~31_combout\);

-- Location: LCCOMB_X46_Y32_N18
\inst2|cmd_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~5_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(23),
	combout => \inst2|cmd_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X59_Y33_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X59_Y33_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X56_Y32_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~10_combout\);

-- Location: FF_X56_Y32_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~10_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X54_Y33_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout~0_combout\);

-- Location: LCCOMB_X54_Y33_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0_combout\);

-- Location: LCCOMB_X59_Y33_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X59_Y33_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X56_Y34_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd1~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~11_combout\);

-- Location: FF_X54_Y33_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X56_Y33_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X56_Y33_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~1_combout\);

-- Location: LCCOMB_X59_Y33_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X59_Y33_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6));

-- Location: FF_X56_Y33_N13
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~1_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X59_Y32_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X59_Y32_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X58_Y32_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X58_Y32_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X59_Y32_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(9),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X59_Y32_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X59_Y32_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10));

-- Location: FF_X59_Y32_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X56_Y32_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X56_Y32_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X58_Y31_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]~feeder_combout\);

-- Location: FF_X58_Y31_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X58_Y31_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X58_Y31_N13
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X57_Y32_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X57_Y32_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25));

-- Location: LCCOMB_X57_Y32_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[25]~feeder_combout\);

-- Location: FF_X57_Y32_N9
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[25]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X56_Y32_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X56_Y32_N31
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X50_Y33_N2
\inst2|cpu|E_mem_byte_en[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \inst2|cpu|E_iw\(4),
	combout => \inst2|cpu|E_mem_byte_en[2]~4_combout\);

-- Location: FF_X50_Y33_N3
\inst2|cpu|M_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_mem_byte_en[2]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_mem_byte_en\(2));

-- Location: LCCOMB_X50_Y33_N24
\inst2|cmd_xbar_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(34) = (\inst2|cmd_xbar_mux|saved_grant\(0)) # ((\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_mem_byte_en\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datad => \inst2|cpu|M_mem_byte_en\(2),
	combout => \inst2|cmd_xbar_mux|src_data\(34));

-- Location: LCCOMB_X56_Y33_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X56_Y33_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X56_Y33_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X56_Y33_N17
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X54_Y33_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout[18]~1_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~2_combout\);

-- Location: FF_X58_Y31_N17
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X54_Y33_N3
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~2_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X56_Y33_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X56_Y33_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X56_Y32_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X56_Y32_N21
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X56_Y33_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X56_Y33_N21
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X56_Y33_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~4_combout\);

-- Location: LCCOMB_X56_Y33_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X56_Y33_N31
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7));

-- Location: FF_X56_Y33_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~4_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X54_Y32_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X54_Y32_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X57_Y32_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(23),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X57_Y32_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\);

-- Location: FF_X57_Y32_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X58_Y33_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X58_Y33_N3
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X57_Y33_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(22),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X57_Y33_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X57_Y33_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X58_Y31_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X58_Y31_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X56_Y33_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X56_Y33_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X58_Y33_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X58_Y33_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X57_Y33_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(20),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X57_Y33_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\);

-- Location: FF_X57_Y33_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X57_Y33_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~29_combout\);

-- Location: FF_X57_Y33_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~29_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20));

-- Location: LCCOMB_X56_Y31_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X56_Y31_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X58_Y33_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X58_Y33_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X57_Y33_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(18),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X57_Y33_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X57_Y33_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X57_Y33_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X57_Y33_N21
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X58_Y32_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X58_Y32_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X57_Y33_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(15),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X57_Y33_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X57_Y33_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X59_Y34_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X59_Y34_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X58_Y32_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X58_Y32_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X57_Y33_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(16),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X57_Y33_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X57_Y33_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17));

-- Location: LCCOMB_X56_Y32_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]~feeder_combout\);

-- Location: FF_X56_Y32_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X54_Y32_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X54_Y32_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X54_Y32_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X54_Y32_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X54_Y32_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X54_Y32_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X56_Y33_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~7_combout\);

-- Location: FF_X56_Y33_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~7_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X50_Y33_N4
\inst2|cmd_xbar_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(35) = (\inst2|cmd_xbar_mux|saved_grant\(0)) # ((\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_mem_byte_en\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datad => \inst2|cpu|M_mem_byte_en\(3),
	combout => \inst2|cmd_xbar_mux|src_data\(35));

-- Location: LCCOMB_X58_Y31_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X58_Y31_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X54_Y32_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X54_Y32_N31
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X56_Y32_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X56_Y32_N3
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X54_Y32_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X54_Y32_N21
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X56_Y32_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X56_Y32_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X56_Y33_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X56_Y33_N7
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X54_Y32_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X54_Y32_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X56_Y32_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X56_Y32_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X54_Y40_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[29]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29),
	datad => \inst2|cmd_xbar_mux|src_data\(46),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[29]~7_combout\);

-- Location: FF_X54_Y40_N7
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[29]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X54_Y40_N24
\inst2|rsp_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~24_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~23_combout\) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~20_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~23_combout\,
	datac => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \inst2|rsp_xbar_mux_001|src_payload~24_combout\);

-- Location: FF_X54_Y40_N25
\inst2|cpu|d_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(29));

-- Location: LCCOMB_X45_Y33_N28
\inst2|cpu|av_ld_byte3_data[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_ld_signed~q\,
	datab => \inst2|cpu|d_readdata_d1\(29),
	datac => \inst2|cpu|av_sign_bit~2_combout\,
	datad => \inst2|cpu|M_iw\(4),
	combout => \inst2|cpu|av_ld_byte3_data[5]~2_combout\);

-- Location: FF_X45_Y33_N29
\inst2|cpu|av_ld_data_aligned_or_div[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte3_data[5]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(29));

-- Location: LCCOMB_X40_Y34_N22
\inst2|cpu|E_st_data[29]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(13),
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|M_alu_result\(5),
	datad => \inst2|cpu|E_iw\(4),
	combout => \inst2|cpu|E_st_data[29]~9_combout\);

-- Location: LCCOMB_X43_Y34_N30
\inst2|cpu|E_alu_result[29]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_src2[29]~28_combout\,
	datac => \inst2|cpu|E_src1[29]~24_combout\,
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[29]~56_combout\);

-- Location: LCCOMB_X40_Y34_N28
\inst2|cpu|E_alu_result[29]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_logic~q\,
	datab => \inst2|cpu|E_alu_result~0_combout\,
	datac => \inst2|cpu|E_alu_result[29]~56_combout\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[30]~60_combout\,
	combout => \inst2|cpu|E_alu_result[29]~57_combout\);

-- Location: FF_X40_Y34_N29
\inst2|cpu|M_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[29]~57_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(29));

-- Location: LCCOMB_X40_Y34_N16
\inst2|cpu|E_st_data[29]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|E_st_data[29]~9_combout\,
	datad => \inst2|cpu|M_alu_result\(29),
	combout => \inst2|cpu|E_st_data[29]~10_combout\);

-- Location: LCCOMB_X40_Y34_N18
\inst2|cpu|E_st_data[29]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[29]~8_combout\,
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(29),
	datad => \inst2|cpu|E_st_data[29]~10_combout\,
	combout => \inst2|cpu|E_st_data[29]~11_combout\);

-- Location: LCCOMB_X41_Y32_N10
\inst2|cpu|M_st_data[29]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[29]~13_combout\,
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|E_st_data[29]~11_combout\,
	combout => \inst2|cpu|M_st_data[29]~20_combout\);

-- Location: LCCOMB_X40_Y33_N22
\inst2|cpu|E_st_data[29]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|E_src2_prelim\(5),
	datad => \inst2|cpu|E_src2_prelim\(13),
	combout => \inst2|cpu|E_st_data[29]~14_combout\);

-- Location: LCCOMB_X41_Y32_N8
\inst2|cpu|E_st_data[29]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_st_data[29]~14_combout\,
	datad => \inst2|cpu|E_src2_prelim\(29),
	combout => \inst2|cpu|E_st_data[29]~15_combout\);

-- Location: FF_X41_Y32_N11
\inst2|cpu|M_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[29]~20_combout\,
	asdata => \inst2|cpu|E_st_data[29]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(29));

-- Location: LCCOMB_X41_Y32_N26
\inst2|cmd_xbar_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~11_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(29),
	combout => \inst2|cmd_xbar_mux|src_payload~11_combout\);

-- Location: LCCOMB_X52_Y33_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[26]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(46),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[26]~17_combout\);

-- Location: FF_X52_Y33_N25
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[26]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X51_Y33_N12
\inst2|rsp_xbar_mux_001|src_payload~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~44_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|rsp_xbar_mux|src_data[26]~36_combout\) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(26))))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|rsp_xbar_mux|src_data[26]~36_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \inst2|rsp_xbar_mux_001|src_payload~44_combout\);

-- Location: FF_X51_Y33_N13
\inst2|cpu|d_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~44_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(26));

-- Location: LCCOMB_X43_Y33_N20
\inst2|cpu|av_ld_byte3_data[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_sign_bit~2_combout\,
	datab => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|d_readdata_d1\(26),
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte3_data[2]~5_combout\);

-- Location: FF_X43_Y33_N21
\inst2|cpu|av_ld_data_aligned_or_div[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte3_data[2]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(26));

-- Location: LCCOMB_X43_Y33_N12
\inst2|cpu|E_st_data[26]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[26]~34_combout\,
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|M_alu_result\(26),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(26),
	combout => \inst2|cpu|E_st_data[26]~35_combout\);

-- Location: LCCOMB_X43_Y33_N2
\inst2|cpu|M_st_data[26]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|E_st_data[26]~37_combout\,
	datad => \inst2|cpu|E_st_data[26]~35_combout\,
	combout => \inst2|cpu|M_st_data[26]~12_combout\);

-- Location: LCCOMB_X40_Y35_N14
\inst2|cpu|E_st_data[26]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[26]~38_combout\,
	datab => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|E_src2_prelim\(26),
	combout => \inst2|cpu|E_st_data[26]~39_combout\);

-- Location: FF_X43_Y33_N3
\inst2|cpu|M_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[26]~12_combout\,
	asdata => \inst2|cpu|E_st_data[26]~39_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(26));

-- Location: LCCOMB_X43_Y33_N22
\inst2|cmd_xbar_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~22_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(26),
	combout => \inst2|cmd_xbar_mux|src_payload~22_combout\);

-- Location: LCCOMB_X47_Y39_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[30]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst2|cmd_xbar_mux|src_data\(46),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[30]~25_combout\);

-- Location: FF_X47_Y39_N31
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[30]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X47_Y39_N10
\inst2|rsp_xbar_mux_001|src_payload~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~60_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~59_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~59_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~20_combout\,
	datac => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \inst2|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~60_combout\);

-- Location: FF_X47_Y39_N11
\inst2|cpu|d_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~60_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(30));

-- Location: LCCOMB_X45_Y33_N18
\inst2|cpu|av_ld_byte3_data[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_ld_signed~q\,
	datab => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|av_sign_bit~2_combout\,
	datad => \inst2|cpu|d_readdata_d1\(30),
	combout => \inst2|cpu|av_ld_byte3_data[6]~1_combout\);

-- Location: FF_X45_Y33_N19
\inst2|cpu|av_ld_data_aligned_or_div[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte3_data[6]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(30));

-- Location: LCCOMB_X41_Y34_N6
\inst2|cpu|M_wr_data_unfiltered[30]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(30),
	datad => \inst2|cpu|M_alu_result\(30),
	combout => \inst2|cpu|M_wr_data_unfiltered[30]~41_combout\);

-- Location: LCCOMB_X41_Y34_N8
\inst2|cpu|M_wr_data_unfiltered[30]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_result\(30),
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[30]~41_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[30]~42_combout\);

-- Location: LCCOMB_X41_Y34_N26
\inst2|cpu|E_src1[30]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_prelim\(30),
	datab => \inst2|cpu|M_wr_data_unfiltered[30]~42_combout\,
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	combout => \inst2|cpu|E_src1[30]~23_combout\);

-- Location: FF_X41_Y34_N19
\inst2|cpu|M_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[30]~30_combout\,
	asdata => \inst2|cpu|E_src1[30]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(30));

-- Location: LCCOMB_X41_Y34_N28
\inst2|cpu|M_shift_rot_result[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(28),
	datab => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datad => \inst2|cpu|M_shift_rot_result\(30),
	combout => \inst2|cpu|M_shift_rot_result[29]~29_combout\);

-- Location: FF_X41_Y34_N29
\inst2|cpu|M_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[29]~29_combout\,
	asdata => \inst2|cpu|E_src1[29]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(29));

-- Location: LCCOMB_X40_Y34_N0
\inst2|cpu|M_wr_data_unfiltered[29]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[29]~43_combout\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(29),
	combout => \inst2|cpu|M_wr_data_unfiltered[29]~44_combout\);

-- Location: LCCOMB_X37_Y36_N30
\inst2|cpu|E_src1_prelim[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(26),
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[26]~26_combout\);

-- Location: FF_X37_Y36_N31
\inst2|cpu|E_src1_prelim[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[26]~26_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[26]~50_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(26));

-- Location: LCCOMB_X40_Y35_N6
\inst2|cpu|E_src1[26]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src1_prelim\(26),
	datac => \inst2|cpu|M_wr_data_unfiltered[26]~50_combout\,
	datad => \inst2|cpu|E_src1_hazard_M~q\,
	combout => \inst2|cpu|E_src1[26]~27_combout\);

-- Location: LCCOMB_X43_Y34_N28
\inst2|cpu|E_alu_result[26]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_src2[26]~34_combout\,
	datac => \inst2|cpu|E_compare_op\(1),
	datad => \inst2|cpu|E_src1[26]~27_combout\,
	combout => \inst2|cpu|E_alu_result[26]~62_combout\);

-- Location: LCCOMB_X43_Y33_N14
\inst2|cpu|E_alu_result[26]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|Add8|auto_generated|result_int[27]~54_combout\,
	datad => \inst2|cpu|E_alu_result[26]~62_combout\,
	combout => \inst2|cpu|E_alu_result[26]~63_combout\);

-- Location: FF_X43_Y33_N15
\inst2|cpu|M_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[26]~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(26));

-- Location: LCCOMB_X43_Y33_N0
\inst2|cpu|M_wr_data_unfiltered[26]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_alu_result\(26),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(26),
	combout => \inst2|cpu|M_wr_data_unfiltered[26]~49_combout\);

-- Location: LCCOMB_X40_Y35_N30
\inst2|cpu|M_wr_data_unfiltered[26]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|M_wr_data_unfiltered[26]~49_combout\,
	datad => \inst2|cpu|M_shift_rot_result\(26),
	combout => \inst2|cpu|M_wr_data_unfiltered[26]~50_combout\);

-- Location: LCCOMB_X37_Y35_N6
\inst2|cpu|E_src2_prelim[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(25),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst2|cpu|E_src2_prelim[25]~25_combout\);

-- Location: FF_X37_Y35_N7
\inst2|cpu|E_src2_prelim[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[25]~25_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[25]~52_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(25));

-- Location: LCCOMB_X38_Y33_N14
\inst2|cpu|E_src2[25]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[25]~52_combout\,
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|cpu|E_src2_prelim\(25),
	combout => \inst2|cpu|E_src2[25]~35_combout\);

-- Location: LCCOMB_X39_Y34_N2
\inst2|cpu|E_src2[25]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src2_imm\(25),
	datac => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|cpu|E_src2[25]~35_combout\,
	combout => \inst2|cpu|E_src2[25]~36_combout\);

-- Location: LCCOMB_X39_Y34_N28
\inst2|cpu|E_alu_result[25]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[25]~28_combout\,
	datab => \inst2|cpu|E_src2[25]~36_combout\,
	datac => \inst2|cpu|E_compare_op\(1),
	datad => \inst2|cpu|E_compare_op\(0),
	combout => \inst2|cpu|E_alu_result[25]~64_combout\);

-- Location: LCCOMB_X38_Y33_N24
\inst2|cpu|E_alu_result[25]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|Add8|auto_generated|result_int[26]~52_combout\,
	datad => \inst2|cpu|E_alu_result[25]~64_combout\,
	combout => \inst2|cpu|E_alu_result[25]~65_combout\);

-- Location: FF_X38_Y33_N25
\inst2|cpu|M_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[25]~65_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(25));

-- Location: LCCOMB_X38_Y33_N10
\inst2|cpu|M_wr_data_unfiltered[25]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(25),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_alu_result\(25),
	combout => \inst2|cpu|M_wr_data_unfiltered[25]~51_combout\);

-- Location: LCCOMB_X38_Y33_N12
\inst2|cpu|M_wr_data_unfiltered[25]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|M_shift_rot_result\(25),
	datad => \inst2|cpu|M_wr_data_unfiltered[25]~51_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[25]~52_combout\);

-- Location: LCCOMB_X38_Y36_N22
\inst2|cpu|E_src1_prelim[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src1_hazard_W~combout\,
	datab => \inst2|cpu|W_wr_data\(1),
	datad => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst2|cpu|E_src1_prelim[1]~2_combout\);

-- Location: FF_X38_Y36_N23
\inst2|cpu|E_src1_prelim[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[1]~2_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[1]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(1));

-- Location: LCCOMB_X38_Y37_N2
\inst2|cpu|E_src1[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src1_prelim\(1),
	datac => \inst2|cpu|M_wr_data_unfiltered[1]~9_combout\,
	datad => \inst2|cpu|E_src1_hazard_M~q\,
	combout => \inst2|cpu|E_src1[1]~5_combout\);

-- Location: LCCOMB_X43_Y36_N6
\inst2|cpu|E_wrctl_data_ienable_reg_irq1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[1]~22_combout\,
	datab => \inst2|cpu|E_src1[1]~5_combout\,
	datac => \inst2|cpu|E_compare_op\(0),
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_wrctl_data_ienable_reg_irq1~1_combout\);

-- Location: LCCOMB_X44_Y36_N18
\inst2|cpu|Add8|auto_generated|result_int[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[1]~5_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~4_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[1]~3\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X46_Y35_N24
\inst2|cpu|E_wrctl_data_ienable_reg_irq1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_control_reg_rddata\(1),
	datab => \inst2|cpu|E_alu_result~0_combout\,
	datac => \inst2|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datad => \inst2|cpu|E_ctrl_rdctl_inst~q\,
	combout => \inst2|cpu|E_wrctl_data_ienable_reg_irq1~0_combout\);

-- Location: LCCOMB_X46_Y35_N4
\inst2|cpu|E_wrctl_data_ienable_reg_irq1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_wrctl_data_ienable_reg_irq1~1_combout\,
	datad => \inst2|cpu|E_wrctl_data_ienable_reg_irq1~0_combout\,
	combout => \inst2|cpu|E_wrctl_data_ienable_reg_irq1~2_combout\);

-- Location: FF_X46_Y35_N5
\inst2|cpu|M_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_wrctl_data_ienable_reg_irq1~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(1));

-- Location: LCCOMB_X49_Y36_N20
\inst2|cpu|M_ld_align_sh16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_iw\(4),
	datad => \inst2|cpu|M_alu_result\(1),
	combout => \inst2|cpu|M_ld_align_sh16~combout\);

-- Location: LCCOMB_X53_Y33_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(38),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\);

-- Location: LCCOMB_X53_Y33_N28
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\ = (\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & ((\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\))) # 
-- (!\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & (\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\);

-- Location: FF_X53_Y33_N29
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X53_Y35_N0
\inst2|led_out|data_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|data_out[1]~feeder_combout\ = \inst2|cpu|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(1),
	combout => \inst2|led_out|data_out[1]~feeder_combout\);

-- Location: LCCOMB_X44_Y35_N18
\inst2|cpu|Add8|auto_generated|result_int[18]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~8_combout\,
	datab => \inst2|cpu|E_src1[17]~9_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[17]~35\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[18]~36_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X46_Y35_N8
\inst2|cpu|E_alu_result[17]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result[17]~11_combout\,
	datac => \inst2|cpu|E_alu_result~0_combout\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[18]~36_combout\,
	combout => \inst2|cpu|E_alu_result[17]~12_combout\);

-- Location: FF_X46_Y35_N9
\inst2|cpu|M_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[17]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(17));

-- Location: LCCOMB_X44_Y35_N20
\inst2|cpu|Add8|auto_generated|result_int[19]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~7_combout\,
	datab => \inst2|cpu|E_src1[18]~8_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[18]~37\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[19]~38_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X41_Y35_N20
\inst2|cpu|E_alu_result[18]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[18]~3_combout\,
	datab => \inst2|cpu|E_compare_op\(1),
	datac => \inst2|cpu|E_src1[18]~8_combout\,
	datad => \inst2|cpu|E_compare_op\(0),
	combout => \inst2|cpu|E_alu_result[18]~7_combout\);

-- Location: LCCOMB_X49_Y37_N6
\inst2|cpu|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(12),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[11]~23\,
	combout => \inst2|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \inst2|cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X49_Y37_N8
\inst2|cpu|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|F_pc\(13),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[12]~25\,
	combout => \inst2|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \inst2|cpu|F_pc_plus_one[13]~27\);

-- Location: LCCOMB_X49_Y37_N14
\inst2|cpu|F_pc_plus_one[16]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(16),
	datad => VCC,
	cin => \inst2|cpu|F_pc_plus_one[15]~31\,
	combout => \inst2|cpu|F_pc_plus_one[16]~32_combout\,
	cout => \inst2|cpu|F_pc_plus_one[16]~33\);

-- Location: FF_X49_Y37_N15
\inst2|cpu|D_pc_plus_one[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[16]~32_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(16));

-- Location: LCCOMB_X47_Y37_N14
\inst2|cpu|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc_plus_one\(13),
	datab => \inst2|cpu|D_iw\(21),
	datad => VCC,
	cin => \inst2|cpu|Add1~7\,
	combout => \inst2|cpu|Add1~8_combout\,
	cout => \inst2|cpu|Add1~9\);

-- Location: LCCOMB_X47_Y37_N16
\inst2|cpu|Add1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc_plus_one\(14),
	datab => \inst2|cpu|D_iw\(21),
	datad => VCC,
	cin => \inst2|cpu|Add1~9\,
	combout => \inst2|cpu|Add1~10_combout\,
	cout => \inst2|cpu|Add1~11\);

-- Location: LCCOMB_X47_Y37_N18
\inst2|cpu|Add1~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc_plus_one\(15),
	datab => \inst2|cpu|D_iw\(21),
	datad => VCC,
	cin => \inst2|cpu|Add1~11\,
	combout => \inst2|cpu|Add1~12_combout\,
	cout => \inst2|cpu|Add1~13\);

-- Location: LCCOMB_X47_Y37_N24
\inst2|cpu|D_extra_pc[16]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst2|cpu|D_iw\(21),
	datac => \inst2|cpu|D_pc_plus_one\(16),
	datad => \inst2|cpu|Add1~14_combout\,
	combout => \inst2|cpu|D_extra_pc[16]~2_combout\);

-- Location: FF_X47_Y37_N25
\inst2|cpu|E_extra_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[16]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(16));

-- Location: LCCOMB_X46_Y35_N16
\inst2|cpu|E_alu_result[18]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_retaddr~q\,
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_alu_result[18]~7_combout\,
	datad => \inst2|cpu|E_extra_pc\(16),
	combout => \inst2|cpu|E_alu_result[18]~8_combout\);

-- Location: LCCOMB_X41_Y35_N18
\inst2|cpu|E_alu_result[18]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|Add8|auto_generated|result_int[19]~38_combout\,
	datac => \inst2|cpu|E_alu_result~0_combout\,
	datad => \inst2|cpu|E_alu_result[18]~8_combout\,
	combout => \inst2|cpu|E_alu_result[18]~9_combout\);

-- Location: FF_X41_Y35_N19
\inst2|cpu|M_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[18]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(18));

-- Location: LCCOMB_X44_Y35_N22
\inst2|cpu|Add8|auto_generated|result_int[20]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[19]~7_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~6_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[19]~39\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[20]~40_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X45_Y34_N24
\inst2|cpu|E_src2[19]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_stw_data[19]~0_combout\,
	datad => \inst2|cpu|E_src2_imm\(19),
	combout => \inst2|cpu|E_src2[19]~2_combout\);

-- Location: LCCOMB_X46_Y36_N18
\inst2|cpu|E_alu_result[19]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_compare_op\(1),
	datac => \inst2|cpu|E_src2[19]~2_combout\,
	datad => \inst2|cpu|E_src1[19]~7_combout\,
	combout => \inst2|cpu|E_alu_result[19]~4_combout\);

-- Location: LCCOMB_X46_Y36_N28
\inst2|cpu|E_alu_result[19]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(17),
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_ctrl_retaddr~q\,
	datad => \inst2|cpu|E_alu_result[19]~4_combout\,
	combout => \inst2|cpu|E_alu_result[19]~5_combout\);

-- Location: LCCOMB_X38_Y35_N4
\inst2|cpu|E_alu_result[19]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|Add8|auto_generated|result_int[20]~40_combout\,
	datac => \inst2|cpu|E_alu_result~0_combout\,
	datad => \inst2|cpu|E_alu_result[19]~5_combout\,
	combout => \inst2|cpu|E_alu_result[19]~6_combout\);

-- Location: FF_X38_Y35_N5
\inst2|cpu|M_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[19]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(19));

-- Location: LCCOMB_X50_Y35_N16
\inst2|addr_router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal1~0_combout\ = (!\inst2|cpu|M_alu_result\(16) & (!\inst2|cpu|M_alu_result\(17) & (!\inst2|cpu|M_alu_result\(18) & \inst2|cpu|M_alu_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(16),
	datab => \inst2|cpu|M_alu_result\(17),
	datac => \inst2|cpu|M_alu_result\(18),
	datad => \inst2|cpu|M_alu_result\(19),
	combout => \inst2|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X50_Y35_N26
\inst2|addr_router_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal1~1_combout\ = (!\inst2|cpu|M_alu_result\(15) & (!\inst2|cpu|M_alu_result\(14) & !\inst2|cpu|M_alu_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(15),
	datab => \inst2|cpu|M_alu_result\(14),
	datad => \inst2|cpu|M_alu_result\(13),
	combout => \inst2|addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X50_Y35_N28
\inst2|addr_router_001|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal2~0_combout\ = (!\inst2|cpu|M_alu_result\(9) & (!\inst2|cpu|M_alu_result\(11) & (\inst2|cpu|M_alu_result\(12) & !\inst2|cpu|M_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(9),
	datab => \inst2|cpu|M_alu_result\(11),
	datac => \inst2|cpu|M_alu_result\(12),
	datad => \inst2|cpu|M_alu_result\(10),
	combout => \inst2|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X50_Y35_N24
\inst2|addr_router_001|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal2~2_combout\ = (\inst2|addr_router_001|Equal2~1_combout\ & (\inst2|addr_router_001|Equal1~0_combout\ & (\inst2|addr_router_001|Equal1~1_combout\ & \inst2|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~1_combout\,
	datab => \inst2|addr_router_001|Equal1~0_combout\,
	datac => \inst2|addr_router_001|Equal1~1_combout\,
	datad => \inst2|addr_router_001|Equal2~0_combout\,
	combout => \inst2|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X51_Y38_N0
\inst2|addr_router_001|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal3~0_combout\ = (!\inst2|cpu|M_alu_result\(4) & (\inst2|cpu|M_alu_result\(5) & \inst2|addr_router_001|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(4),
	datab => \inst2|cpu|M_alu_result\(5),
	datac => \inst2|addr_router_001|Equal2~2_combout\,
	combout => \inst2|addr_router_001|Equal3~0_combout\);

-- Location: LCCOMB_X50_Y39_N0
\inst2|led_out_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator|wait_latency_counter[1]~0_combout\ = (\inst2|cpu|clr_break_line~q\ & ((\inst2|cpu|d_write~q\) # ((\inst2|cpu|d_read~q\ & !\inst2|cpu_data_master_translator|read_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|clr_break_line~q\,
	datab => \inst2|cpu|d_read~q\,
	datac => \inst2|cpu|d_write~q\,
	datad => \inst2|cpu_data_master_translator|read_accepted~q\,
	combout => \inst2|led_out_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X51_Y38_N18
\inst2|led_out_s1_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator|wait_latency_counter[1]~1_combout\ = (\inst2|addr_router_001|Equal3~0_combout\ & (!\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst2|led_out_s1_translator|wait_latency_counter\(1)) # 
-- (!\inst2|led_out_s1_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out_s1_translator|wait_latency_counter\(1),
	datab => \inst2|addr_router_001|Equal3~0_combout\,
	datac => \inst2|led_out_s1_translator|av_waitrequest_generated~0_combout\,
	datad => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|led_out_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X51_Y38_N4
\inst2|led_out_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator|wait_latency_counter~3_combout\ = (\inst2|led_out_s1_translator|wait_latency_counter[1]~0_combout\ & (!\inst2|led_out_s1_translator|wait_latency_counter\(0) & \inst2|led_out_s1_translator|wait_latency_counter[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|led_out_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|led_out_s1_translator|wait_latency_counter\(0),
	datad => \inst2|led_out_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \inst2|led_out_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X51_Y38_N5
\inst2|led_out_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X51_Y38_N26
\inst2|led_out_s1_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator|av_waitrequest_generated~0_combout\ = \inst2|led_out_s1_translator|wait_latency_counter\(0) $ (((\inst2|cpu|d_write~q\ & (!\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst2|addr_router_001|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_write~q\,
	datab => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|led_out_s1_translator|wait_latency_counter\(0),
	datad => \inst2|addr_router_001|Equal3~0_combout\,
	combout => \inst2|led_out_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X51_Y38_N2
\inst2|led_out_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator|wait_latency_counter~2_combout\ = (\inst2|led_out_s1_translator|wait_latency_counter[1]~1_combout\ & (\inst2|led_out_s1_translator|wait_latency_counter[1]~0_combout\ & (\inst2|led_out_s1_translator|wait_latency_counter\(0) $ 
-- (\inst2|led_out_s1_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \inst2|led_out_s1_translator|wait_latency_counter\(0),
	datac => \inst2|led_out_s1_translator|wait_latency_counter\(1),
	datad => \inst2|led_out_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst2|led_out_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X51_Y38_N3
\inst2|led_out_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X51_Y38_N20
\inst2|led_out_s1_translator|read_latency_shift_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator|read_latency_shift_reg~4_combout\ = (\inst2|cpu|clr_break_line~q\ & (\inst2|addr_router_001|Equal3~0_combout\ & (\inst2|led_out_s1_translator|av_waitrequest_generated~0_combout\ & 
-- !\inst2|led_out_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|clr_break_line~q\,
	datab => \inst2|addr_router_001|Equal3~0_combout\,
	datac => \inst2|led_out_s1_translator|av_waitrequest_generated~0_combout\,
	datad => \inst2|led_out_s1_translator|wait_latency_counter\(1),
	combout => \inst2|led_out_s1_translator|read_latency_shift_reg~4_combout\);

-- Location: LCCOMB_X52_Y38_N28
\inst2|led_out_s1_translator|read_latency_shift_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator|read_latency_shift_reg~5_combout\ = (!\inst2|cpu_data_master_translator|read_accepted~q\ & (!\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|cpu|d_read~q\ & 
-- \inst2|led_out_s1_translator|read_latency_shift_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_data_master_translator|read_accepted~q\,
	datab => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|cpu|d_read~q\,
	datad => \inst2|led_out_s1_translator|read_latency_shift_reg~4_combout\,
	combout => \inst2|led_out_s1_translator|read_latency_shift_reg~5_combout\);

-- Location: FF_X52_Y38_N29
\inst2|led_out_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out_s1_translator|read_latency_shift_reg~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X52_Y38_N12
\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst2|led_out_s1_translator|read_latency_shift_reg~5_combout\) # ((\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|led_out_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out_s1_translator|read_latency_shift_reg~5_combout\,
	datab => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X52_Y38_N13
\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X52_Y38_N24
\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst2|led_out_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X52_Y38_N25
\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X51_Y38_N24
\inst2|led_out|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|always0~1_combout\ = (\inst2|led_out|always0~0_combout\ & (!\inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|cpu|d_write~q\ & \inst2|addr_router_001|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out|always0~0_combout\,
	datab => \inst2|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|cpu|d_write~q\,
	datad => \inst2|addr_router_001|Equal3~0_combout\,
	combout => \inst2|led_out|always0~1_combout\);

-- Location: FF_X53_Y35_N1
\inst2|led_out|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|data_out[1]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out|data_out\(1));

-- Location: LCCOMB_X47_Y40_N14
\inst2|led_out|readdata[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|readdata\(1) = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & \inst2|led_out|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|led_out|data_out\(1),
	combout => \inst2|led_out|readdata\(1));

-- Location: FF_X47_Y40_N15
\inst2|led_out_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|readdata\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X51_Y33_N24
\inst2|rsp_xbar_mux_001|src_data[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[1]~20_combout\ = (\inst2|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst2|led_out_s1_translator|av_readdata_pre\(1)) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(1))))) # (!\inst2|led_out_s1_translator|read_latency_shift_reg\(0) & (\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \inst2|led_out_s1_translator|av_readdata_pre\(1),
	combout => \inst2|rsp_xbar_mux_001|src_data[1]~20_combout\);

-- Location: LCCOMB_X51_Y33_N14
\inst2|rsp_xbar_mux_001|src_data[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[1]~21_combout\ = (\inst2|rsp_xbar_mux_001|src_data[1]~19_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[1]~20_combout\) # ((\inst2|rsp_xbar_mux|src_data[1]~37_combout\ & \inst2|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[1]~19_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_data[1]~20_combout\,
	datac => \inst2|rsp_xbar_mux|src_data[1]~37_combout\,
	datad => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[1]~21_combout\);

-- Location: FF_X51_Y33_N15
\inst2|cpu|d_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_data[1]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(1));

-- Location: LCCOMB_X47_Y33_N10
\inst2|cpu|av_ld_data_aligned_or_div[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(17),
	datab => \inst2|cpu|M_ld_align_sh16~combout\,
	datad => \inst2|cpu|d_readdata_d1\(1),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[1]~2_combout\);

-- Location: FF_X47_Y33_N11
\inst2|cpu|av_ld_data_aligned_or_div[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[1]~2_combout\,
	asdata => \inst2|cpu|av_ld_data_aligned_or_div[9]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(1));

-- Location: LCCOMB_X38_Y33_N2
\inst2|cpu|M_wr_data_unfiltered[1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(1),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(1),
	combout => \inst2|cpu|M_wr_data_unfiltered[1]~8_combout\);

-- Location: LCCOMB_X38_Y37_N0
\inst2|cpu|M_wr_data_unfiltered[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[1]~8_combout\,
	datad => \inst2|cpu|M_shift_rot_result\(1),
	combout => \inst2|cpu|M_wr_data_unfiltered[1]~9_combout\);

-- Location: LCCOMB_X37_Y36_N4
\inst2|cpu|E_src1_prelim[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(23),
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[23]~23_combout\);

-- Location: FF_X37_Y36_N5
\inst2|cpu|E_src1_prelim[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[23]~23_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[23]~56_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(23));

-- Location: LCCOMB_X37_Y36_N18
\inst2|cpu|E_src1[23]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_hazard_M~q\,
	datab => \inst2|cpu|E_src1_prelim\(23),
	datac => \inst2|cpu|M_wr_data_unfiltered[23]~56_combout\,
	combout => \inst2|cpu|E_src1[23]~30_combout\);

-- Location: LCCOMB_X40_Y33_N20
\inst2|cpu|D_src2_imm[21]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datab => \inst2|cpu|D_iw\(11),
	datac => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \inst2|cpu|D_src2_imm[15]~6_combout\,
	combout => \inst2|cpu|D_src2_imm[21]~30_combout\);

-- Location: FF_X40_Y33_N21
\inst2|cpu|E_src2_imm[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[21]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(21));

-- Location: LCCOMB_X40_Y33_N4
\inst2|cpu|Add8|auto_generated|_~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst2|cpu|E_stw_data[21]~6_combout\,
	datad => \inst2|cpu|E_src2_imm\(21),
	combout => \inst2|cpu|Add8|auto_generated|_~30_combout\);

-- Location: LCCOMB_X44_Y35_N24
\inst2|cpu|Add8|auto_generated|result_int[21]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~31_combout\,
	datab => \inst2|cpu|E_src1[20]~33_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[20]~41\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[21]~42_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X44_Y35_N26
\inst2|cpu|Add8|auto_generated|result_int[22]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[21]~32_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~30_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[21]~43\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[22]~44_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X38_Y34_N30
\inst2|cpu|E_alu_result[24]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result[24]~66_combout\,
	datab => \inst2|cpu|E_alu_result~0_combout\,
	datac => \inst2|cpu|Add8|auto_generated|result_int[25]~50_combout\,
	datad => \inst2|cpu|E_ctrl_logic~q\,
	combout => \inst2|cpu|E_alu_result[24]~67_combout\);

-- Location: FF_X38_Y34_N31
\inst2|cpu|M_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[24]~67_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(24));

-- Location: LCCOMB_X38_Y34_N6
\inst2|cpu|E_st_data[24]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[24]~50_combout\,
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|M_alu_result\(24),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(24),
	combout => \inst2|cpu|E_st_data[24]~51_combout\);

-- Location: LCCOMB_X38_Y34_N24
\inst2|cpu|M_st_data[24]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[24]~53_combout\,
	datab => \inst2|cpu|E_st_data[24]~51_combout\,
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_st_data[24]~6_combout\);

-- Location: LCCOMB_X37_Y35_N2
\inst2|cpu|E_src2_prelim[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(0),
	combout => \inst2|cpu|E_src2_prelim[0]~2_combout\);

-- Location: FF_X37_Y35_N3
\inst2|cpu|E_src2_prelim[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[0]~2_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[0]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(0));

-- Location: LCCOMB_X38_Y34_N18
\inst2|cpu|E_st_data[24]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_src2_prelim\(8),
	datad => \inst2|cpu|E_src2_prelim\(0),
	combout => \inst2|cpu|E_st_data[24]~54_combout\);

-- Location: LCCOMB_X38_Y34_N4
\inst2|cpu|E_st_data[24]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_prelim\(24),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|E_st_data[24]~54_combout\,
	combout => \inst2|cpu|E_st_data[24]~55_combout\);

-- Location: FF_X38_Y34_N25
\inst2|cpu|M_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[24]~6_combout\,
	asdata => \inst2|cpu|E_st_data[24]~55_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(24));

-- Location: LCCOMB_X38_Y34_N14
\inst2|cmd_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~27_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(24),
	combout => \inst2|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: M9K_X55_Y21_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y24_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y32_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184~portadataout\) # 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & 
-- ((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a152~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a184~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\);

-- Location: LCCOMB_X48_Y32_N16
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a248~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a216~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~108_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\);

-- Location: M9K_X75_Y21_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y22_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N22
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~110_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a88~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~110_combout\);

-- Location: M9K_X55_Y22_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y32_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~110_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120~portadataout\) # 
-- ((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~110_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a120~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~110_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\);

-- Location: LCCOMB_X48_Y32_N20
\inst2|rsp_xbar_mux|src_data[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[24]~46_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~109_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~111_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[24]~46_combout\);

-- Location: LCCOMB_X48_Y32_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[24]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24),
	datac => \inst2|cmd_xbar_mux|src_data\(46),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[24]~23_combout\);

-- Location: FF_X48_Y32_N7
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[24]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X48_Y32_N0
\inst2|rsp_xbar_mux|src_data[24]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[24]~77_combout\ = (\inst2|rsp_xbar_mux|src_data[24]~46_combout\) # ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst2|rsp_xbar_mux|src_data[24]~46_combout\,
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \inst2|rsp_xbar_mux|src_data[24]~77_combout\);

-- Location: FF_X48_Y32_N1
\inst2|cpu|i_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[24]~77_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(24));

-- Location: LCCOMB_X54_Y35_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[25]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|src_data\(46),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[25]~20_combout\);

-- Location: FF_X54_Y35_N7
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[25]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X54_Y35_N16
\inst2|rsp_xbar_mux|src_data[25]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[25]~78_combout\ = (\inst2|rsp_xbar_mux|src_data[25]~47_combout\) # ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[25]~47_combout\,
	datab => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \inst2|rsp_xbar_mux|src_data[25]~78_combout\);

-- Location: FF_X54_Y35_N17
\inst2|cpu|i_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[25]~78_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(25));

-- Location: LCCOMB_X51_Y33_N4
\inst2|rsp_xbar_mux|src_data[26]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[26]~48_combout\ = (\inst2|rsp_xbar_mux|src_data[26]~36_combout\ & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(26))))) # (!\inst2|rsp_xbar_mux|src_data[26]~36_combout\ & (((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[26]~36_combout\,
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \inst2|rsp_xbar_mux|src_data[26]~48_combout\);

-- Location: FF_X51_Y33_N5
\inst2|cpu|i_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[26]~48_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(26));

-- Location: M9K_X55_Y37_N0
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst2|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|cpu|i_readdatavalid_d1~q\,
	portbre => \inst2|cpu|W_stall~2_combout\,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	clk1 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst2|cpu|i_readdatavalid_d1~q\,
	ena1 => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X37_Y34_N30
\inst2|cpu|E_src2_prelim[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(21),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst2|cpu|E_src2_prelim[21]~21_combout\);

-- Location: FF_X37_Y34_N31
\inst2|cpu|E_src2_prelim[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[21]~21_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[21]~68_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(21));

-- Location: LCCOMB_X40_Y33_N8
\inst2|cpu|E_src2[21]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_stw_data[21]~6_combout\,
	datad => \inst2|cpu|E_src2_imm\(21),
	combout => \inst2|cpu|E_src2[21]~41_combout\);

-- Location: LCCOMB_X39_Y34_N16
\inst2|cpu|E_alu_result[21]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_src1[21]~32_combout\,
	datac => \inst2|cpu|E_compare_op\(1),
	datad => \inst2|cpu|E_src2[21]~41_combout\,
	combout => \inst2|cpu|E_alu_result[21]~72_combout\);

-- Location: LCCOMB_X44_Y33_N14
\inst2|cpu|E_alu_result[21]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_logic~q\,
	datab => \inst2|cpu|E_alu_result~0_combout\,
	datac => \inst2|cpu|Add8|auto_generated|result_int[22]~44_combout\,
	datad => \inst2|cpu|E_alu_result[21]~72_combout\,
	combout => \inst2|cpu|E_alu_result[21]~73_combout\);

-- Location: FF_X44_Y33_N15
\inst2|cpu|M_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[21]~73_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(21));

-- Location: LCCOMB_X44_Y33_N10
\inst2|cpu|M_wr_data_unfiltered[21]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(21),
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_alu_result\(21),
	datad => \inst2|cpu|av_ld_or_div_done~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[21]~60_combout\);

-- Location: LCCOMB_X40_Y33_N30
\inst2|cpu|E_stw_data[21]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[21]~59_combout\,
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|E_src2_prelim\(21),
	datad => \inst2|cpu|M_wr_data_unfiltered[21]~60_combout\,
	combout => \inst2|cpu|E_stw_data[21]~6_combout\);

-- Location: FF_X40_Y33_N13
\inst2|cpu|M_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[21]~feeder_combout\,
	asdata => \inst2|cpu|E_stw_data[21]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|E_iw\(4),
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(21));

-- Location: LCCOMB_X51_Y32_N0
\inst2|cmd_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~9_combout\ = (\inst2|cpu|M_st_data\(21) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(21),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X54_Y35_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[20]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst2|cmd_xbar_mux|src_data\(46),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[20]~9_combout\);

-- Location: FF_X54_Y35_N3
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[20]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X54_Y35_N10
\inst2|rsp_xbar_mux|src_data[20]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[20]~84_combout\ = (\inst2|rsp_xbar_mux|src_data[20]~72_combout\) # ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[20]~72_combout\,
	datab => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \inst2|rsp_xbar_mux|src_data[20]~84_combout\);

-- Location: FF_X54_Y35_N11
\inst2|cpu|i_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[20]~84_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(20));

-- Location: M9K_X55_Y35_N0
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst2|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|cpu|i_readdatavalid_d1~q\,
	portbre => \inst2|cpu|W_stall~2_combout\,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	clk1 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst2|cpu|i_readdatavalid_d1~q\,
	ena1 => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X45_Y37_N10
\inst2|cpu|F_iw[6]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst2|cpu|F_iw[6]~33_combout\);

-- Location: FF_X45_Y37_N11
\inst2|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[6]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(6));

-- Location: LCCOMB_X43_Y37_N24
\inst2|cpu|D_src2_imm[16]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datab => \inst2|cpu|D_src2_imm[15]~6_combout\,
	datac => \inst2|cpu|D_iw\(6),
	datad => \inst2|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \inst2|cpu|D_src2_imm[16]~10_combout\);

-- Location: FF_X43_Y37_N25
\inst2|cpu|E_src2_imm[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[16]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(16));

-- Location: LCCOMB_X46_Y37_N12
\inst2|cpu|Add8|auto_generated|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst2|cpu|E_src2_imm\(16),
	datac => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|cpu|E_stw_data[16]~3_combout\,
	combout => \inst2|cpu|Add8|auto_generated|_~9_combout\);

-- Location: LCCOMB_X44_Y35_N12
\inst2|cpu|Add8|auto_generated|result_int[15]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[14]~12_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~11_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[14]~29\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[15]~30_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X44_Y35_N14
\inst2|cpu|Add8|auto_generated|result_int[16]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add8|auto_generated|_~10_combout\,
	datab => \inst2|cpu|E_src1[15]~11_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[15]~31\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[16]~32_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X44_Y35_N16
\inst2|cpu|Add8|auto_generated|result_int[17]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[16]~10_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~9_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[16]~33\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[17]~34_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X44_Y32_N18
\inst2|cpu|E_src2[20]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_imm\(20),
	datac => \inst2|cpu|E_stw_data[20]~7_combout\,
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|E_src2[20]~42_combout\);

-- Location: LCCOMB_X46_Y36_N20
\inst2|cpu|E_alu_result[20]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_src2[20]~42_combout\,
	datac => \inst2|cpu|E_compare_op\(1),
	datad => \inst2|cpu|E_src1[20]~33_combout\,
	combout => \inst2|cpu|E_alu_result[20]~74_combout\);

-- Location: LCCOMB_X44_Y33_N22
\inst2|cpu|E_alu_result[20]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_logic~q\,
	datab => \inst2|cpu|E_alu_result~0_combout\,
	datac => \inst2|cpu|Add8|auto_generated|result_int[21]~42_combout\,
	datad => \inst2|cpu|E_alu_result[20]~74_combout\,
	combout => \inst2|cpu|E_alu_result[20]~75_combout\);

-- Location: FF_X44_Y33_N23
\inst2|cpu|M_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[20]~75_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(20));

-- Location: LCCOMB_X44_Y33_N12
\inst2|cpu|M_wr_data_unfiltered[20]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(20),
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_alu_result\(20),
	datad => \inst2|cpu|av_ld_or_div_done~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[20]~62_combout\);

-- Location: LCCOMB_X44_Y33_N2
\inst2|cpu|M_wr_data_unfiltered[20]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|M_shift_rot_result\(20),
	datad => \inst2|cpu|M_wr_data_unfiltered[20]~62_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[20]~69_combout\);

-- Location: FF_X44_Y33_N3
\inst2|cpu|W_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[20]~69_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(20));

-- Location: LCCOMB_X37_Y35_N8
\inst2|cpu|E_src2_prelim[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \inst2|cpu|W_wr_data\(20),
	datad => \inst2|cpu|D_src2_hazard_W~combout\,
	combout => \inst2|cpu|E_src2_prelim[20]~20_combout\);

-- Location: FF_X37_Y35_N9
\inst2|cpu|E_src2_prelim[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[20]~20_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[20]~69_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(20));

-- Location: LCCOMB_X44_Y33_N30
\inst2|cpu|E_stw_data[20]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[20]~62_combout\,
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|E_src2_prelim\(20),
	datad => \inst2|cpu|M_wr_data_unfiltered[20]~61_combout\,
	combout => \inst2|cpu|E_stw_data[20]~7_combout\);

-- Location: FF_X46_Y32_N3
\inst2|cpu|M_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[20]~feeder_combout\,
	asdata => \inst2|cpu|E_stw_data[20]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|E_iw\(4),
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(20));

-- Location: LCCOMB_X46_Y32_N20
\inst2|cmd_xbar_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~13_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(20),
	combout => \inst2|cmd_xbar_mux|src_payload~13_combout\);

-- Location: LCCOMB_X51_Y33_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[23]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst2|cmd_xbar_mux|src_data\(46),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[23]~1_combout\);

-- Location: FF_X51_Y33_N1
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[23]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X51_Y33_N26
\inst2|rsp_xbar_mux|src_data[23]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[23]~45_combout\ = (\inst2|rsp_xbar_mux|src_data[23]~25_combout\ & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(23))))) # (!\inst2|rsp_xbar_mux|src_data[23]~25_combout\ & (((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[23]~25_combout\,
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \inst2|rsp_xbar_mux|src_data[23]~45_combout\);

-- Location: FF_X51_Y33_N27
\inst2|cpu|i_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[23]~45_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(23));

-- Location: FF_X38_Y35_N29
\inst2|cpu|W_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[19]~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(19));

-- Location: LCCOMB_X38_Y35_N16
\inst2|cpu|E_src2_prelim[19]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src2_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst2|cpu|W_wr_data\(19),
	combout => \inst2|cpu|E_src2_prelim[19]~1_combout\);

-- Location: FF_X38_Y35_N17
\inst2|cpu|E_src2_prelim[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[19]~1_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[19]~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(19));

-- Location: LCCOMB_X38_Y35_N12
\inst2|cpu|E_stw_data[19]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datab => \inst2|cpu|M_wr_data_unfiltered[19]~13_combout\,
	datac => \inst2|cpu|M_wr_data_unfiltered[19]~12_combout\,
	datad => \inst2|cpu|E_src2_prelim\(19),
	combout => \inst2|cpu|E_stw_data[19]~0_combout\);

-- Location: FF_X46_Y32_N13
\inst2|cpu|M_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[19]~feeder_combout\,
	asdata => \inst2|cpu|E_stw_data[19]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|E_iw\(4),
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(19));

-- Location: LCCOMB_X46_Y32_N14
\inst2|cmd_xbar_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~16_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_st_data\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(19),
	combout => \inst2|cmd_xbar_mux|src_payload~16_combout\);

-- Location: LCCOMB_X54_Y33_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~6_combout\);

-- Location: FF_X54_Y33_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~6_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X58_Y33_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X58_Y33_N13
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X54_Y33_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(5),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X59_Y33_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\);

-- Location: FF_X59_Y33_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X58_Y33_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X58_Y33_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X59_Y33_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(4),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X59_Y33_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X59_Y33_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X59_Y33_N0
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\);

-- Location: FF_X59_Y33_N1
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X59_Y33_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X59_Y33_N13
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X59_Y33_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X59_Y33_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X56_Y32_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~8_combout\);

-- Location: FF_X56_Y32_N17
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~8_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X52_Y37_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[22]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(46),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[22]~27_combout\);

-- Location: FF_X52_Y37_N7
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[22]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X52_Y37_N24
\inst2|rsp_xbar_mux|src_data[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[22]~76_combout\ = (\inst2|rsp_xbar_mux|src_data[22]~44_combout\) # ((!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- (\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[22]~44_combout\,
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \inst2|rsp_xbar_mux|src_data[22]~76_combout\);

-- Location: FF_X52_Y37_N25
\inst2|cpu|i_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[22]~76_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(22));

-- Location: LCCOMB_X38_Y37_N28
\inst2|cpu|E_src2_prelim[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src2_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst2|cpu|W_wr_data\(14),
	combout => \inst2|cpu|E_src2_prelim[14]~15_combout\);

-- Location: FF_X38_Y37_N29
\inst2|cpu|E_src2_prelim[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[14]~15_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[14]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(14));

-- Location: LCCOMB_X38_Y36_N12
\inst2|cpu|M_st_data[14]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(14),
	combout => \inst2|cpu|M_st_data[14]~32_combout\);

-- Location: LCCOMB_X41_Y33_N24
\inst2|cpu|M_st_data[14]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datab => \inst2|cpu|E_src2_prelim\(14),
	datac => \inst2|cpu|M_st_data[14]~32_combout\,
	datad => \inst2|cpu|M_wr_data_unfiltered[14]~22_combout\,
	combout => \inst2|cpu|M_st_data[14]~22_combout\);

-- Location: LCCOMB_X45_Y32_N30
\inst2|cpu|Add8|auto_generated|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_src2_imm\(14),
	datad => \inst2|cpu|M_st_data[14]~22_combout\,
	combout => \inst2|cpu|Add8|auto_generated|_~11_combout\);

-- Location: FF_X49_Y37_N7
\inst2|cpu|D_pc_plus_one[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(12));

-- Location: LCCOMB_X47_Y37_N26
\inst2|cpu|D_extra_pc[12]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add1~6_combout\,
	datab => \inst2|cpu|D_iw\(21),
	datac => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst2|cpu|D_pc_plus_one\(12),
	combout => \inst2|cpu|D_extra_pc[12]~6_combout\);

-- Location: FF_X47_Y37_N27
\inst2|cpu|E_extra_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[12]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(12));

-- Location: LCCOMB_X46_Y36_N12
\inst2|cpu|E_alu_result[14]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result[14]~16_combout\,
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_ctrl_retaddr~q\,
	datad => \inst2|cpu|E_extra_pc\(12),
	combout => \inst2|cpu|E_alu_result[14]~17_combout\);

-- Location: LCCOMB_X46_Y36_N16
\inst2|cpu|E_alu_result[14]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datac => \inst2|cpu|Add8|auto_generated|result_int[15]~30_combout\,
	datad => \inst2|cpu|E_alu_result[14]~17_combout\,
	combout => \inst2|cpu|E_alu_result[14]~18_combout\);

-- Location: FF_X46_Y36_N17
\inst2|cpu|M_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[14]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(14));

-- Location: LCCOMB_X48_Y33_N18
\inst2|cmd_xbar_mux_001|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(50) = (\inst2|cpu|ic_fill_tag\(2) & ((\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|cpu|M_alu_result\(14) & \inst2|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst2|cpu|ic_fill_tag\(2) & 
-- (((\inst2|cpu|M_alu_result\(14) & \inst2|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_tag\(2),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|cpu|M_alu_result\(14),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(50));

-- Location: LCCOMB_X50_Y33_N0
\inst2|cmd_xbar_mux_001|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(33) = (\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_mem_byte_en\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cpu|M_mem_byte_en\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(33));

-- Location: M9K_X75_Y18_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y14_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N14
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~27_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109~portadataout\) # 
-- ((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~26_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a109~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a45~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~27_combout\);

-- Location: M9K_X33_Y20_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N8
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a173~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a141~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\);

-- Location: M9K_X15_Y17_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~25_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a205~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~24_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a237~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~25_combout\);

-- Location: LCCOMB_X34_Y17_N24
\inst2|rsp_xbar_mux|src_data[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[13]~29_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~25_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~27_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~25_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[13]~29_combout\);

-- Location: LCCOMB_X54_Y34_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[13]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|src_data\(46),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[13]~6_combout\);

-- Location: FF_X54_Y34_N31
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[13]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X51_Y38_N10
\inst2|addr_router_001|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal2~3_combout\ = (!\inst2|cpu|M_alu_result\(5) & \inst2|addr_router_001|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_alu_result\(5),
	datac => \inst2|addr_router_001|Equal2~2_combout\,
	combout => \inst2|addr_router_001|Equal2~3_combout\);

-- Location: LCCOMB_X50_Y39_N20
\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst2|timer_s1_translator|read_latency_shift_reg~3_combout\) # ((\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|timer_s1_translator|read_latency_shift_reg~3_combout\,
	combout => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X50_Y39_N21
\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X50_Y39_N14
\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\inst2|cpu_data_master_translator|read_accepted~q\ & (\inst2|cpu|d_read~q\ & (!\inst2|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_data_master_translator|read_accepted~q\,
	datab => \inst2|cpu|d_read~q\,
	datac => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X50_Y39_N8
\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|cpu|clr_break_line~q\ & (\inst2|addr_router_001|Equal2~3_combout\ & 
-- (\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & \inst2|timer_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|clr_break_line~q\,
	datab => \inst2|addr_router_001|Equal2~3_combout\,
	datac => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \inst2|timer_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X50_Y39_N12
\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst2|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X50_Y39_N13
\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X51_Y38_N28
\inst2|timer|period_l_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_wr_strobe~0_combout\ = (\inst2|addr_router_001|Equal2~2_combout\ & (!\inst2|cpu|M_alu_result\(5) & (\inst2|cpu|d_write~q\ & !\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~2_combout\,
	datab => \inst2|cpu|M_alu_result\(5),
	datac => \inst2|cpu|d_write~q\,
	datad => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|timer|period_l_wr_strobe~0_combout\);

-- Location: LCCOMB_X50_Y39_N26
\inst2|timer_s1_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator|wait_latency_counter[1]~1_combout\ = (!\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|led_out_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (\inst2|addr_router_001|Equal2~3_combout\ & !\inst2|timer_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|led_out_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|addr_router_001|Equal2~3_combout\,
	datad => \inst2|timer_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst2|timer_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X45_Y39_N24
\inst2|timer_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator|wait_latency_counter~2_combout\ = (!\inst2|timer_s1_translator|wait_latency_counter\(0) & \inst2|timer_s1_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|timer_s1_translator|wait_latency_counter\(0),
	datad => \inst2|timer_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \inst2|timer_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X45_Y39_N25
\inst2|timer_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X44_Y39_N8
\inst2|timer_s1_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator|wait_latency_counter[1]~0_combout\ = (!\inst2|timer_s1_translator|wait_latency_counter\(1) & (\inst2|timer|period_l_wr_strobe~0_combout\ $ (\inst2|timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|wait_latency_counter\(1),
	datac => \inst2|timer|period_l_wr_strobe~0_combout\,
	datad => \inst2|timer_s1_translator|wait_latency_counter\(0),
	combout => \inst2|timer_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X50_Y39_N6
\inst2|timer_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator|read_latency_shift_reg~2_combout\ = (\inst2|cpu|clr_break_line~q\ & (\inst2|timer_s1_translator|wait_latency_counter[1]~0_combout\ & (\inst2|addr_router_001|Equal2~3_combout\ & 
-- !\inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|clr_break_line~q\,
	datab => \inst2|timer_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|addr_router_001|Equal2~3_combout\,
	datad => \inst2|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|timer_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X50_Y39_N16
\inst2|timer_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator|read_latency_shift_reg~3_combout\ = (!\inst2|cpu_data_master_translator|read_accepted~q\ & (\inst2|cpu|d_read~q\ & \inst2|timer_s1_translator|read_latency_shift_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_data_master_translator|read_accepted~q\,
	datab => \inst2|cpu|d_read~q\,
	datad => \inst2|timer_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \inst2|timer_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X50_Y39_N17
\inst2|timer_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X45_Y41_N30
\inst2|timer|Equal6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal6~4_combout\ = (\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & \inst2|cpu|M_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|Equal6~4_combout\);

-- Location: LCCOMB_X44_Y41_N0
\inst2|timer|internal_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[0]~32_combout\ = !\inst2|timer|internal_counter\(0)
-- \inst2|timer|internal_counter[0]~33\ = CARRY(!\inst2|timer|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(0),
	combout => \inst2|timer|internal_counter[0]~32_combout\,
	cout => \inst2|timer|internal_counter[0]~33\);

-- Location: LCCOMB_X43_Y41_N26
\inst2|timer|period_l_register[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_register[0]~5_combout\ = !\inst2|cpu|M_st_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(0),
	combout => \inst2|timer|period_l_register[0]~5_combout\);

-- Location: LCCOMB_X43_Y40_N12
\inst2|timer|Equal6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal6~3_combout\ = (\inst2|cpu|M_alu_result\(3) & (!\inst2|cpu|M_alu_result\(2) & !\inst2|cpu|M_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|cpu|M_alu_result\(2),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|Equal6~3_combout\);

-- Location: LCCOMB_X44_Y39_N18
\inst2|timer|period_l_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_wr_strobe~combout\ = (!\inst2|timer_s1_translator|wait_latency_counter\(1) & (\inst2|timer|Equal6~3_combout\ & (\inst2|timer|period_l_wr_strobe~0_combout\ & !\inst2|timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|wait_latency_counter\(1),
	datab => \inst2|timer|Equal6~3_combout\,
	datac => \inst2|timer|period_l_wr_strobe~0_combout\,
	datad => \inst2|timer_s1_translator|wait_latency_counter\(0),
	combout => \inst2|timer|period_l_wr_strobe~combout\);

-- Location: FF_X43_Y41_N27
\inst2|timer|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_l_register[0]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(0));

-- Location: LCCOMB_X44_Y39_N10
\inst2|timer|period_l_wr_strobe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_wr_strobe~1_combout\ = (!\inst2|timer_s1_translator|wait_latency_counter\(1) & (\inst2|timer|period_l_wr_strobe~0_combout\ & !\inst2|timer_s1_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|wait_latency_counter\(1),
	datac => \inst2|timer|period_l_wr_strobe~0_combout\,
	datad => \inst2|timer_s1_translator|wait_latency_counter\(0),
	combout => \inst2|timer|period_l_wr_strobe~1_combout\);

-- Location: LCCOMB_X43_Y40_N22
\inst2|timer|force_reload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|force_reload~0_combout\ = (!\inst2|cpu|M_alu_result\(4) & (\inst2|timer|period_l_wr_strobe~1_combout\ & \inst2|cpu|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(4),
	datac => \inst2|timer|period_l_wr_strobe~1_combout\,
	datad => \inst2|cpu|M_alu_result\(3),
	combout => \inst2|timer|force_reload~0_combout\);

-- Location: FF_X43_Y40_N23
\inst2|timer|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|force_reload~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|force_reload~q\);

-- Location: LCCOMB_X44_Y41_N10
\inst2|timer|internal_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[5]~42_combout\ = (\inst2|timer|internal_counter\(5) & (\inst2|timer|internal_counter[4]~41\ & VCC)) # (!\inst2|timer|internal_counter\(5) & (!\inst2|timer|internal_counter[4]~41\))
-- \inst2|timer|internal_counter[5]~43\ = CARRY((!\inst2|timer|internal_counter\(5) & !\inst2|timer|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(5),
	datad => VCC,
	cin => \inst2|timer|internal_counter[4]~41\,
	combout => \inst2|timer|internal_counter[5]~42_combout\,
	cout => \inst2|timer|internal_counter[5]~43\);

-- Location: LCCOMB_X43_Y41_N10
\inst2|timer|period_l_register[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_register[5]~feeder_combout\ = \inst2|cpu|M_st_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(5),
	combout => \inst2|timer|period_l_register[5]~feeder_combout\);

-- Location: FF_X43_Y41_N11
\inst2|timer|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_l_register[5]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(5));

-- Location: LCCOMB_X46_Y39_N26
\inst2|timer|counter_is_running~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_is_running~0_combout\ = (\inst2|timer|counter_is_running~q\ & (!\inst2|timer|force_reload~q\ & ((\inst2|timer|control_register\(1)) # (!\inst2|timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|control_register\(1),
	datab => \inst2|timer|counter_is_running~q\,
	datac => \inst2|timer|force_reload~q\,
	datad => \inst2|timer|Equal0~10_combout\,
	combout => \inst2|timer|counter_is_running~0_combout\);

-- Location: LCCOMB_X46_Y39_N2
\inst2|timer|counter_is_running~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_is_running~1_combout\ = (\inst2|timer|control_wr_strobe~combout\ & ((\inst2|cpu|M_st_data\(2)) # ((\inst2|timer|counter_is_running~0_combout\ & !\inst2|cpu|M_st_data\(3))))) # (!\inst2|timer|control_wr_strobe~combout\ & 
-- (((\inst2|timer|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|control_wr_strobe~combout\,
	datab => \inst2|cpu|M_st_data\(2),
	datac => \inst2|timer|counter_is_running~0_combout\,
	datad => \inst2|cpu|M_st_data\(3),
	combout => \inst2|timer|counter_is_running~1_combout\);

-- Location: FF_X46_Y39_N3
\inst2|timer|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_is_running~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_is_running~q\);

-- Location: LCCOMB_X46_Y39_N16
\inst2|timer|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|always0~1_combout\ = (\inst2|timer|force_reload~q\) # (\inst2|timer|counter_is_running~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|timer|force_reload~q\,
	datad => \inst2|timer|counter_is_running~q\,
	combout => \inst2|timer|always0~1_combout\);

-- Location: FF_X44_Y41_N11
\inst2|timer|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[5]~42_combout\,
	asdata => \inst2|timer|period_l_register\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(5));

-- Location: LCCOMB_X44_Y41_N12
\inst2|timer|internal_counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[6]~44_combout\ = (\inst2|timer|internal_counter\(6) & (!\inst2|timer|internal_counter[5]~43\)) # (!\inst2|timer|internal_counter\(6) & ((\inst2|timer|internal_counter[5]~43\) # (GND)))
-- \inst2|timer|internal_counter[6]~45\ = CARRY((!\inst2|timer|internal_counter[5]~43\) # (!\inst2|timer|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(6),
	datad => VCC,
	cin => \inst2|timer|internal_counter[5]~43\,
	combout => \inst2|timer|internal_counter[6]~44_combout\,
	cout => \inst2|timer|internal_counter[6]~45\);

-- Location: LCCOMB_X43_Y41_N14
\inst2|timer|period_l_register[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_register[6]~8_combout\ = !\inst2|cpu|M_st_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(6),
	combout => \inst2|timer|period_l_register[6]~8_combout\);

-- Location: FF_X43_Y41_N15
\inst2|timer|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_l_register[6]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(6));

-- Location: FF_X44_Y41_N13
\inst2|timer|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[6]~44_combout\,
	asdata => \inst2|timer|period_l_register\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(6));

-- Location: LCCOMB_X45_Y41_N8
\inst2|timer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal0~1_combout\ = (!\inst2|timer|internal_counter\(7) & (!\inst2|timer|internal_counter\(5) & (!\inst2|timer|internal_counter\(4) & \inst2|timer|internal_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(7),
	datab => \inst2|timer|internal_counter\(5),
	datac => \inst2|timer|internal_counter\(4),
	datad => \inst2|timer|internal_counter\(6),
	combout => \inst2|timer|Equal0~1_combout\);

-- Location: LCCOMB_X44_Y41_N22
\inst2|timer|internal_counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[11]~54_combout\ = (\inst2|timer|internal_counter\(11) & (\inst2|timer|internal_counter[10]~53\ & VCC)) # (!\inst2|timer|internal_counter\(11) & (!\inst2|timer|internal_counter[10]~53\))
-- \inst2|timer|internal_counter[11]~55\ = CARRY((!\inst2|timer|internal_counter\(11) & !\inst2|timer|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(11),
	datad => VCC,
	cin => \inst2|timer|internal_counter[10]~53\,
	combout => \inst2|timer|internal_counter[11]~54_combout\,
	cout => \inst2|timer|internal_counter[11]~55\);

-- Location: FF_X44_Y39_N27
\inst2|timer|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(11));

-- Location: FF_X44_Y41_N23
\inst2|timer|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[11]~54_combout\,
	asdata => \inst2|timer|period_l_register\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(11));

-- Location: LCCOMB_X47_Y40_N8
\inst2|timer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal0~2_combout\ = (\inst2|timer|internal_counter\(9) & (!\inst2|timer|internal_counter\(11) & (!\inst2|timer|internal_counter\(10) & \inst2|timer|internal_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(9),
	datab => \inst2|timer|internal_counter\(11),
	datac => \inst2|timer|internal_counter\(10),
	datad => \inst2|timer|internal_counter\(8),
	combout => \inst2|timer|Equal0~2_combout\);

-- Location: LCCOMB_X44_Y41_N6
\inst2|timer|internal_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[3]~38_combout\ = (\inst2|timer|internal_counter\(3) & (\inst2|timer|internal_counter[2]~37\ $ (GND))) # (!\inst2|timer|internal_counter\(3) & (!\inst2|timer|internal_counter[2]~37\ & VCC))
-- \inst2|timer|internal_counter[3]~39\ = CARRY((\inst2|timer|internal_counter\(3) & !\inst2|timer|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(3),
	datad => VCC,
	cin => \inst2|timer|internal_counter[2]~37\,
	combout => \inst2|timer|internal_counter[3]~38_combout\,
	cout => \inst2|timer|internal_counter[3]~39\);

-- Location: LCCOMB_X44_Y39_N16
\inst2|timer|period_l_register[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_register[3]~1_combout\ = !\inst2|cpu|M_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(3),
	combout => \inst2|timer|period_l_register[3]~1_combout\);

-- Location: FF_X44_Y39_N17
\inst2|timer|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_l_register[3]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(3));

-- Location: FF_X44_Y41_N7
\inst2|timer|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[3]~38_combout\,
	asdata => \inst2|timer|period_l_register\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(3));

-- Location: LCCOMB_X45_Y40_N14
\inst2|timer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal0~0_combout\ = (\inst2|timer|internal_counter\(2) & (\inst2|timer|internal_counter\(0) & (\inst2|timer|internal_counter\(1) & \inst2|timer|internal_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(2),
	datab => \inst2|timer|internal_counter\(0),
	datac => \inst2|timer|internal_counter\(1),
	datad => \inst2|timer|internal_counter\(3),
	combout => \inst2|timer|Equal0~0_combout\);

-- Location: LCCOMB_X46_Y40_N0
\inst2|timer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal0~4_combout\ = (\inst2|timer|Equal0~3_combout\ & (\inst2|timer|Equal0~1_combout\ & (\inst2|timer|Equal0~2_combout\ & \inst2|timer|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal0~3_combout\,
	datab => \inst2|timer|Equal0~1_combout\,
	datac => \inst2|timer|Equal0~2_combout\,
	datad => \inst2|timer|Equal0~0_combout\,
	combout => \inst2|timer|Equal0~4_combout\);

-- Location: LCCOMB_X44_Y40_N6
\inst2|timer|internal_counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[19]~70_combout\ = (\inst2|timer|internal_counter\(19) & (\inst2|timer|internal_counter[18]~69\ & VCC)) # (!\inst2|timer|internal_counter\(19) & (!\inst2|timer|internal_counter[18]~69\))
-- \inst2|timer|internal_counter[19]~71\ = CARRY((!\inst2|timer|internal_counter\(19) & !\inst2|timer|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(19),
	datad => VCC,
	cin => \inst2|timer|internal_counter[18]~69\,
	combout => \inst2|timer|internal_counter[19]~70_combout\,
	cout => \inst2|timer|internal_counter[19]~71\);

-- Location: LCCOMB_X45_Y39_N2
\inst2|timer_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer_s1_translator|wait_latency_counter~3_combout\ = (\inst2|timer_s1_translator|wait_latency_counter[1]~1_combout\ & (\inst2|timer_s1_translator|wait_latency_counter\(1) $ (\inst2|timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst2|timer_s1_translator|wait_latency_counter\(1),
	datad => \inst2|timer_s1_translator|wait_latency_counter\(0),
	combout => \inst2|timer_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X45_Y39_N3
\inst2|timer_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X44_Y39_N4
\inst2|timer|period_h_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_h_wr_strobe~combout\ = (\inst2|timer|Equal6~2_combout\ & (!\inst2|timer_s1_translator|wait_latency_counter\(0) & (\inst2|timer|period_l_wr_strobe~0_combout\ & !\inst2|timer_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal6~2_combout\,
	datab => \inst2|timer_s1_translator|wait_latency_counter\(0),
	datac => \inst2|timer|period_l_wr_strobe~0_combout\,
	datad => \inst2|timer_s1_translator|wait_latency_counter\(1),
	combout => \inst2|timer|period_h_wr_strobe~combout\);

-- Location: FF_X43_Y40_N17
\inst2|timer|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(3));

-- Location: FF_X44_Y40_N7
\inst2|timer|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[19]~70_combout\,
	asdata => \inst2|timer|period_h_register\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(19));

-- Location: LCCOMB_X45_Y40_N0
\inst2|timer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal0~5_combout\ = (!\inst2|timer|internal_counter\(16) & (!\inst2|timer|internal_counter\(17) & (!\inst2|timer|internal_counter\(18) & !\inst2|timer|internal_counter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(16),
	datab => \inst2|timer|internal_counter\(17),
	datac => \inst2|timer|internal_counter\(18),
	datad => \inst2|timer|internal_counter\(19),
	combout => \inst2|timer|Equal0~5_combout\);

-- Location: LCCOMB_X44_Y40_N10
\inst2|timer|internal_counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[21]~74_combout\ = (\inst2|timer|internal_counter\(21) & (\inst2|timer|internal_counter[20]~73\ & VCC)) # (!\inst2|timer|internal_counter\(21) & (!\inst2|timer|internal_counter[20]~73\))
-- \inst2|timer|internal_counter[21]~75\ = CARRY((!\inst2|timer|internal_counter\(21) & !\inst2|timer|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(21),
	datad => VCC,
	cin => \inst2|timer|internal_counter[20]~73\,
	combout => \inst2|timer|internal_counter[21]~74_combout\,
	cout => \inst2|timer|internal_counter[21]~75\);

-- Location: FF_X43_Y41_N1
\inst2|timer|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(5));

-- Location: FF_X44_Y40_N11
\inst2|timer|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[21]~74_combout\,
	asdata => \inst2|timer|period_h_register\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(21));

-- Location: LCCOMB_X45_Y40_N28
\inst2|timer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal0~6_combout\ = (!\inst2|timer|internal_counter\(20) & !\inst2|timer|internal_counter\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(20),
	datad => \inst2|timer|internal_counter\(21),
	combout => \inst2|timer|Equal0~6_combout\);

-- Location: LCCOMB_X44_Y40_N12
\inst2|timer|internal_counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[22]~76_combout\ = (\inst2|timer|internal_counter\(22) & ((GND) # (!\inst2|timer|internal_counter[21]~75\))) # (!\inst2|timer|internal_counter\(22) & (\inst2|timer|internal_counter[21]~75\ $ (GND)))
-- \inst2|timer|internal_counter[22]~77\ = CARRY((\inst2|timer|internal_counter\(22)) # (!\inst2|timer|internal_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(22),
	datad => VCC,
	cin => \inst2|timer|internal_counter[21]~75\,
	combout => \inst2|timer|internal_counter[22]~76_combout\,
	cout => \inst2|timer|internal_counter[22]~77\);

-- Location: FF_X43_Y41_N29
\inst2|timer|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(6));

-- Location: FF_X44_Y40_N13
\inst2|timer|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[22]~76_combout\,
	asdata => \inst2|timer|period_h_register\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(22));

-- Location: LCCOMB_X45_Y40_N6
\inst2|timer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal0~7_combout\ = (!\inst2|timer|internal_counter\(23) & (\inst2|timer|Equal0~5_combout\ & (\inst2|timer|Equal0~6_combout\ & !\inst2|timer|internal_counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(23),
	datab => \inst2|timer|Equal0~5_combout\,
	datac => \inst2|timer|Equal0~6_combout\,
	datad => \inst2|timer|internal_counter\(22),
	combout => \inst2|timer|Equal0~7_combout\);

-- Location: LCCOMB_X44_Y40_N26
\inst2|timer|internal_counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[29]~90_combout\ = (\inst2|timer|internal_counter\(29) & (\inst2|timer|internal_counter[28]~89\ & VCC)) # (!\inst2|timer|internal_counter\(29) & (!\inst2|timer|internal_counter[28]~89\))
-- \inst2|timer|internal_counter[29]~91\ = CARRY((!\inst2|timer|internal_counter\(29) & !\inst2|timer|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(29),
	datad => VCC,
	cin => \inst2|timer|internal_counter[28]~89\,
	combout => \inst2|timer|internal_counter[29]~90_combout\,
	cout => \inst2|timer|internal_counter[29]~91\);

-- Location: LCCOMB_X44_Y40_N28
\inst2|timer|internal_counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[30]~92_combout\ = (\inst2|timer|internal_counter\(30) & ((GND) # (!\inst2|timer|internal_counter[29]~91\))) # (!\inst2|timer|internal_counter\(30) & (\inst2|timer|internal_counter[29]~91\ $ (GND)))
-- \inst2|timer|internal_counter[30]~93\ = CARRY((\inst2|timer|internal_counter\(30)) # (!\inst2|timer|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(30),
	datad => VCC,
	cin => \inst2|timer|internal_counter[29]~91\,
	combout => \inst2|timer|internal_counter[30]~92_combout\,
	cout => \inst2|timer|internal_counter[30]~93\);

-- Location: FF_X43_Y41_N25
\inst2|timer|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(14),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(14));

-- Location: FF_X44_Y40_N29
\inst2|timer|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[30]~92_combout\,
	asdata => \inst2|timer|period_h_register\(14),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(30));

-- Location: LCCOMB_X44_Y40_N30
\inst2|timer|internal_counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[31]~94_combout\ = \inst2|timer|internal_counter\(31) $ (!\inst2|timer|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(31),
	cin => \inst2|timer|internal_counter[30]~93\,
	combout => \inst2|timer|internal_counter[31]~94_combout\);

-- Location: LCCOMB_X45_Y32_N4
\inst2|cpu|M_st_data[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[15]~1_combout\,
	combout => \inst2|cpu|M_st_data[15]~feeder_combout\);

-- Location: FF_X45_Y32_N5
\inst2|cpu|M_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[15]~feeder_combout\,
	asdata => \inst2|cpu|M_st_data[23]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal183~0_combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(15));

-- Location: FF_X43_Y41_N13
\inst2|timer|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(15));

-- Location: FF_X44_Y40_N31
\inst2|timer|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[31]~94_combout\,
	asdata => \inst2|timer|period_h_register\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(31));

-- Location: LCCOMB_X46_Y40_N10
\inst2|timer|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal0~9_combout\ = (!\inst2|timer|internal_counter\(30) & (!\inst2|timer|internal_counter\(29) & (!\inst2|timer|internal_counter\(31) & !\inst2|timer|internal_counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(30),
	datab => \inst2|timer|internal_counter\(29),
	datac => \inst2|timer|internal_counter\(31),
	datad => \inst2|timer|internal_counter\(28),
	combout => \inst2|timer|Equal0~9_combout\);

-- Location: LCCOMB_X46_Y40_N20
\inst2|timer|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal0~10_combout\ = (\inst2|timer|Equal0~8_combout\ & (\inst2|timer|Equal0~4_combout\ & (\inst2|timer|Equal0~7_combout\ & \inst2|timer|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|Equal0~8_combout\,
	datab => \inst2|timer|Equal0~4_combout\,
	datac => \inst2|timer|Equal0~7_combout\,
	datad => \inst2|timer|Equal0~9_combout\,
	combout => \inst2|timer|Equal0~10_combout\);

-- Location: LCCOMB_X46_Y39_N4
\inst2|timer|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|always0~0_combout\ = (\inst2|timer|force_reload~q\) # (\inst2|timer|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|timer|force_reload~q\,
	datad => \inst2|timer|Equal0~10_combout\,
	combout => \inst2|timer|always0~0_combout\);

-- Location: FF_X44_Y41_N1
\inst2|timer|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[0]~32_combout\,
	asdata => \inst2|timer|period_l_register\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(0));

-- Location: LCCOMB_X44_Y41_N2
\inst2|timer|internal_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[1]~34_combout\ = (\inst2|timer|internal_counter\(1) & (\inst2|timer|internal_counter[0]~33\ $ (GND))) # (!\inst2|timer|internal_counter\(1) & (!\inst2|timer|internal_counter[0]~33\ & VCC))
-- \inst2|timer|internal_counter[1]~35\ = CARRY((\inst2|timer|internal_counter\(1) & !\inst2|timer|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(1),
	datad => VCC,
	cin => \inst2|timer|internal_counter[0]~33\,
	combout => \inst2|timer|internal_counter[1]~34_combout\,
	cout => \inst2|timer|internal_counter[1]~35\);

-- Location: LCCOMB_X43_Y41_N30
\inst2|timer|period_l_register[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_register[1]~3_combout\ = !\inst2|cpu|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(1),
	combout => \inst2|timer|period_l_register[1]~3_combout\);

-- Location: FF_X43_Y41_N31
\inst2|timer|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_l_register[1]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(1));

-- Location: FF_X44_Y41_N3
\inst2|timer|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[1]~34_combout\,
	asdata => \inst2|timer|period_l_register\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(1));

-- Location: LCCOMB_X44_Y41_N4
\inst2|timer|internal_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[2]~36_combout\ = (\inst2|timer|internal_counter\(2) & (!\inst2|timer|internal_counter[1]~35\)) # (!\inst2|timer|internal_counter\(2) & ((\inst2|timer|internal_counter[1]~35\) # (GND)))
-- \inst2|timer|internal_counter[2]~37\ = CARRY((!\inst2|timer|internal_counter[1]~35\) # (!\inst2|timer|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(2),
	datad => VCC,
	cin => \inst2|timer|internal_counter[1]~35\,
	combout => \inst2|timer|internal_counter[2]~36_combout\,
	cout => \inst2|timer|internal_counter[2]~37\);

-- Location: LCCOMB_X44_Y39_N12
\inst2|timer|period_l_register[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_register[2]~2_combout\ = !\inst2|cpu|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(2),
	combout => \inst2|timer|period_l_register[2]~2_combout\);

-- Location: FF_X44_Y39_N13
\inst2|timer|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_l_register[2]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(2));

-- Location: FF_X44_Y41_N5
\inst2|timer|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[2]~36_combout\,
	asdata => \inst2|timer|period_l_register\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(2));

-- Location: LCCOMB_X44_Y41_N8
\inst2|timer|internal_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[4]~40_combout\ = (\inst2|timer|internal_counter\(4) & ((GND) # (!\inst2|timer|internal_counter[3]~39\))) # (!\inst2|timer|internal_counter\(4) & (\inst2|timer|internal_counter[3]~39\ $ (GND)))
-- \inst2|timer|internal_counter[4]~41\ = CARRY((\inst2|timer|internal_counter\(4)) # (!\inst2|timer|internal_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(4),
	datad => VCC,
	cin => \inst2|timer|internal_counter[3]~39\,
	combout => \inst2|timer|internal_counter[4]~40_combout\,
	cout => \inst2|timer|internal_counter[4]~41\);

-- Location: FF_X44_Y39_N29
\inst2|timer|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(4));

-- Location: FF_X44_Y41_N9
\inst2|timer|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[4]~40_combout\,
	asdata => \inst2|timer|period_l_register\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(4));

-- Location: LCCOMB_X44_Y41_N14
\inst2|timer|internal_counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[7]~46_combout\ = (\inst2|timer|internal_counter\(7) & (\inst2|timer|internal_counter[6]~45\ & VCC)) # (!\inst2|timer|internal_counter\(7) & (!\inst2|timer|internal_counter[6]~45\))
-- \inst2|timer|internal_counter[7]~47\ = CARRY((!\inst2|timer|internal_counter\(7) & !\inst2|timer|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(7),
	datad => VCC,
	cin => \inst2|timer|internal_counter[6]~45\,
	combout => \inst2|timer|internal_counter[7]~46_combout\,
	cout => \inst2|timer|internal_counter[7]~47\);

-- Location: FF_X43_Y41_N17
\inst2|timer|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(7));

-- Location: FF_X44_Y41_N15
\inst2|timer|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[7]~46_combout\,
	asdata => \inst2|timer|period_l_register\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(7));

-- Location: LCCOMB_X44_Y41_N16
\inst2|timer|internal_counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[8]~48_combout\ = (\inst2|timer|internal_counter\(8) & (!\inst2|timer|internal_counter[7]~47\)) # (!\inst2|timer|internal_counter\(8) & ((\inst2|timer|internal_counter[7]~47\) # (GND)))
-- \inst2|timer|internal_counter[8]~49\ = CARRY((!\inst2|timer|internal_counter[7]~47\) # (!\inst2|timer|internal_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(8),
	datad => VCC,
	cin => \inst2|timer|internal_counter[7]~47\,
	combout => \inst2|timer|internal_counter[8]~48_combout\,
	cout => \inst2|timer|internal_counter[8]~49\);

-- Location: LCCOMB_X39_Y35_N20
\inst2|cpu|M_st_data[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[8]~5_combout\,
	combout => \inst2|cpu|M_st_data[8]~feeder_combout\);

-- Location: FF_X39_Y35_N21
\inst2|cpu|M_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[8]~feeder_combout\,
	asdata => \inst2|cpu|M_st_data[16]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal183~0_combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(8));

-- Location: LCCOMB_X43_Y41_N22
\inst2|timer|period_l_register[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_register[8]~6_combout\ = !\inst2|cpu|M_st_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(8),
	combout => \inst2|timer|period_l_register[8]~6_combout\);

-- Location: FF_X43_Y41_N23
\inst2|timer|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_l_register[8]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(8));

-- Location: FF_X44_Y41_N17
\inst2|timer|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[8]~48_combout\,
	asdata => \inst2|timer|period_l_register\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(8));

-- Location: LCCOMB_X44_Y41_N18
\inst2|timer|internal_counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[9]~50_combout\ = (\inst2|timer|internal_counter\(9) & (\inst2|timer|internal_counter[8]~49\ $ (GND))) # (!\inst2|timer|internal_counter\(9) & (!\inst2|timer|internal_counter[8]~49\ & VCC))
-- \inst2|timer|internal_counter[9]~51\ = CARRY((\inst2|timer|internal_counter\(9) & !\inst2|timer|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(9),
	datad => VCC,
	cin => \inst2|timer|internal_counter[8]~49\,
	combout => \inst2|timer|internal_counter[9]~50_combout\,
	cout => \inst2|timer|internal_counter[9]~51\);

-- Location: LCCOMB_X44_Y39_N0
\inst2|timer|period_l_register[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_register[9]~4_combout\ = !\inst2|cpu|M_st_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(9),
	combout => \inst2|timer|period_l_register[9]~4_combout\);

-- Location: FF_X44_Y39_N1
\inst2|timer|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_l_register[9]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(9));

-- Location: FF_X44_Y41_N19
\inst2|timer|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[9]~50_combout\,
	asdata => \inst2|timer|period_l_register\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(9));

-- Location: LCCOMB_X44_Y41_N20
\inst2|timer|internal_counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[10]~52_combout\ = (\inst2|timer|internal_counter\(10) & ((GND) # (!\inst2|timer|internal_counter[9]~51\))) # (!\inst2|timer|internal_counter\(10) & (\inst2|timer|internal_counter[9]~51\ $ (GND)))
-- \inst2|timer|internal_counter[10]~53\ = CARRY((\inst2|timer|internal_counter\(10)) # (!\inst2|timer|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(10),
	datad => VCC,
	cin => \inst2|timer|internal_counter[9]~51\,
	combout => \inst2|timer|internal_counter[10]~52_combout\,
	cout => \inst2|timer|internal_counter[10]~53\);

-- Location: LCCOMB_X44_Y39_N14
\inst2|timer|period_l_register[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_register[10]~feeder_combout\ = \inst2|cpu|M_st_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(10),
	combout => \inst2|timer|period_l_register[10]~feeder_combout\);

-- Location: FF_X44_Y39_N15
\inst2|timer|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_l_register[10]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(10));

-- Location: FF_X44_Y41_N21
\inst2|timer|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[10]~52_combout\,
	asdata => \inst2|timer|period_l_register\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(10));

-- Location: LCCOMB_X44_Y41_N24
\inst2|timer|internal_counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[12]~56_combout\ = (\inst2|timer|internal_counter\(12) & ((GND) # (!\inst2|timer|internal_counter[11]~55\))) # (!\inst2|timer|internal_counter\(12) & (\inst2|timer|internal_counter[11]~55\ $ (GND)))
-- \inst2|timer|internal_counter[12]~57\ = CARRY((\inst2|timer|internal_counter\(12)) # (!\inst2|timer|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(12),
	datad => VCC,
	cin => \inst2|timer|internal_counter[11]~55\,
	combout => \inst2|timer|internal_counter[12]~56_combout\,
	cout => \inst2|timer|internal_counter[12]~57\);

-- Location: FF_X44_Y39_N31
\inst2|timer|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(12));

-- Location: FF_X44_Y41_N25
\inst2|timer|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[12]~56_combout\,
	asdata => \inst2|timer|period_l_register\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(12));

-- Location: LCCOMB_X44_Y41_N26
\inst2|timer|internal_counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[13]~58_combout\ = (\inst2|timer|internal_counter\(13) & (\inst2|timer|internal_counter[12]~57\ & VCC)) # (!\inst2|timer|internal_counter\(13) & (!\inst2|timer|internal_counter[12]~57\))
-- \inst2|timer|internal_counter[13]~59\ = CARRY((!\inst2|timer|internal_counter\(13) & !\inst2|timer|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|internal_counter\(13),
	datad => VCC,
	cin => \inst2|timer|internal_counter[12]~57\,
	combout => \inst2|timer|internal_counter[13]~58_combout\,
	cout => \inst2|timer|internal_counter[13]~59\);

-- Location: LCCOMB_X44_Y41_N28
\inst2|timer|internal_counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[14]~60_combout\ = (\inst2|timer|internal_counter\(14) & (!\inst2|timer|internal_counter[13]~59\)) # (!\inst2|timer|internal_counter\(14) & ((\inst2|timer|internal_counter[13]~59\) # (GND)))
-- \inst2|timer|internal_counter[14]~61\ = CARRY((!\inst2|timer|internal_counter[13]~59\) # (!\inst2|timer|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(14),
	datad => VCC,
	cin => \inst2|timer|internal_counter[13]~59\,
	combout => \inst2|timer|internal_counter[14]~60_combout\,
	cout => \inst2|timer|internal_counter[14]~61\);

-- Location: LCCOMB_X43_Y41_N18
\inst2|timer|period_l_register[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_l_register[14]~7_combout\ = !\inst2|cpu|M_st_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(14),
	combout => \inst2|timer|period_l_register[14]~7_combout\);

-- Location: FF_X43_Y41_N19
\inst2|timer|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_l_register[14]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(14));

-- Location: FF_X44_Y41_N29
\inst2|timer|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[14]~60_combout\,
	asdata => \inst2|timer|period_l_register\(14),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(14));

-- Location: LCCOMB_X44_Y40_N0
\inst2|timer|internal_counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[16]~64_combout\ = (\inst2|timer|internal_counter\(16) & ((GND) # (!\inst2|timer|internal_counter[15]~63\))) # (!\inst2|timer|internal_counter\(16) & (\inst2|timer|internal_counter[15]~63\ $ (GND)))
-- \inst2|timer|internal_counter[16]~65\ = CARRY((\inst2|timer|internal_counter\(16)) # (!\inst2|timer|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(16),
	datad => VCC,
	cin => \inst2|timer|internal_counter[15]~63\,
	combout => \inst2|timer|internal_counter[16]~64_combout\,
	cout => \inst2|timer|internal_counter[16]~65\);

-- Location: FF_X43_Y41_N9
\inst2|timer|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(0));

-- Location: FF_X44_Y40_N1
\inst2|timer|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[16]~64_combout\,
	asdata => \inst2|timer|period_h_register\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(16));

-- Location: LCCOMB_X44_Y40_N2
\inst2|timer|internal_counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[17]~66_combout\ = (\inst2|timer|internal_counter\(17) & (\inst2|timer|internal_counter[16]~65\ & VCC)) # (!\inst2|timer|internal_counter\(17) & (!\inst2|timer|internal_counter[16]~65\))
-- \inst2|timer|internal_counter[17]~67\ = CARRY((!\inst2|timer|internal_counter\(17) & !\inst2|timer|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(17),
	datad => VCC,
	cin => \inst2|timer|internal_counter[16]~65\,
	combout => \inst2|timer|internal_counter[17]~66_combout\,
	cout => \inst2|timer|internal_counter[17]~67\);

-- Location: FF_X43_Y41_N5
\inst2|timer|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(1));

-- Location: FF_X44_Y40_N3
\inst2|timer|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[17]~66_combout\,
	asdata => \inst2|timer|period_h_register\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(17));

-- Location: LCCOMB_X44_Y40_N4
\inst2|timer|internal_counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[18]~68_combout\ = (\inst2|timer|internal_counter\(18) & ((GND) # (!\inst2|timer|internal_counter[17]~67\))) # (!\inst2|timer|internal_counter\(18) & (\inst2|timer|internal_counter[17]~67\ $ (GND)))
-- \inst2|timer|internal_counter[18]~69\ = CARRY((\inst2|timer|internal_counter\(18)) # (!\inst2|timer|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(18),
	datad => VCC,
	cin => \inst2|timer|internal_counter[17]~67\,
	combout => \inst2|timer|internal_counter[18]~68_combout\,
	cout => \inst2|timer|internal_counter[18]~69\);

-- Location: FF_X43_Y40_N7
\inst2|timer|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(2));

-- Location: FF_X44_Y40_N5
\inst2|timer|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[18]~68_combout\,
	asdata => \inst2|timer|period_h_register\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(18));

-- Location: LCCOMB_X44_Y40_N8
\inst2|timer|internal_counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[20]~72_combout\ = (\inst2|timer|internal_counter\(20) & ((GND) # (!\inst2|timer|internal_counter[19]~71\))) # (!\inst2|timer|internal_counter\(20) & (\inst2|timer|internal_counter[19]~71\ $ (GND)))
-- \inst2|timer|internal_counter[20]~73\ = CARRY((\inst2|timer|internal_counter\(20)) # (!\inst2|timer|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(20),
	datad => VCC,
	cin => \inst2|timer|internal_counter[19]~71\,
	combout => \inst2|timer|internal_counter[20]~72_combout\,
	cout => \inst2|timer|internal_counter[20]~73\);

-- Location: FF_X44_Y39_N3
\inst2|timer|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(4));

-- Location: FF_X44_Y40_N9
\inst2|timer|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[20]~72_combout\,
	asdata => \inst2|timer|period_h_register\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(20));

-- Location: LCCOMB_X44_Y40_N14
\inst2|timer|internal_counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[23]~78_combout\ = (\inst2|timer|internal_counter\(23) & (\inst2|timer|internal_counter[22]~77\ & VCC)) # (!\inst2|timer|internal_counter\(23) & (!\inst2|timer|internal_counter[22]~77\))
-- \inst2|timer|internal_counter[23]~79\ = CARRY((!\inst2|timer|internal_counter\(23) & !\inst2|timer|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(23),
	datad => VCC,
	cin => \inst2|timer|internal_counter[22]~77\,
	combout => \inst2|timer|internal_counter[23]~78_combout\,
	cout => \inst2|timer|internal_counter[23]~79\);

-- Location: LCCOMB_X43_Y41_N2
\inst2|timer|period_h_register[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|period_h_register[7]~feeder_combout\ = \inst2|cpu|M_st_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(7),
	combout => \inst2|timer|period_h_register[7]~feeder_combout\);

-- Location: FF_X43_Y41_N3
\inst2|timer|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|period_h_register[7]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(7));

-- Location: FF_X44_Y40_N15
\inst2|timer|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[23]~78_combout\,
	asdata => \inst2|timer|period_h_register\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(23));

-- Location: LCCOMB_X44_Y40_N16
\inst2|timer|internal_counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[24]~80_combout\ = (\inst2|timer|internal_counter\(24) & ((GND) # (!\inst2|timer|internal_counter[23]~79\))) # (!\inst2|timer|internal_counter\(24) & (\inst2|timer|internal_counter[23]~79\ $ (GND)))
-- \inst2|timer|internal_counter[24]~81\ = CARRY((\inst2|timer|internal_counter\(24)) # (!\inst2|timer|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(24),
	datad => VCC,
	cin => \inst2|timer|internal_counter[23]~79\,
	combout => \inst2|timer|internal_counter[24]~80_combout\,
	cout => \inst2|timer|internal_counter[24]~81\);

-- Location: FF_X43_Y41_N21
\inst2|timer|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(8));

-- Location: FF_X44_Y40_N17
\inst2|timer|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[24]~80_combout\,
	asdata => \inst2|timer|period_h_register\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(24));

-- Location: LCCOMB_X44_Y40_N18
\inst2|timer|internal_counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[25]~82_combout\ = (\inst2|timer|internal_counter\(25) & (\inst2|timer|internal_counter[24]~81\ & VCC)) # (!\inst2|timer|internal_counter\(25) & (!\inst2|timer|internal_counter[24]~81\))
-- \inst2|timer|internal_counter[25]~83\ = CARRY((!\inst2|timer|internal_counter\(25) & !\inst2|timer|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(25),
	datad => VCC,
	cin => \inst2|timer|internal_counter[24]~81\,
	combout => \inst2|timer|internal_counter[25]~82_combout\,
	cout => \inst2|timer|internal_counter[25]~83\);

-- Location: FF_X43_Y40_N27
\inst2|timer|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(9));

-- Location: FF_X44_Y40_N19
\inst2|timer|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[25]~82_combout\,
	asdata => \inst2|timer|period_h_register\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(25));

-- Location: LCCOMB_X44_Y40_N20
\inst2|timer|internal_counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[26]~84_combout\ = (\inst2|timer|internal_counter\(26) & ((GND) # (!\inst2|timer|internal_counter[25]~83\))) # (!\inst2|timer|internal_counter\(26) & (\inst2|timer|internal_counter[25]~83\ $ (GND)))
-- \inst2|timer|internal_counter[26]~85\ = CARRY((\inst2|timer|internal_counter\(26)) # (!\inst2|timer|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(26),
	datad => VCC,
	cin => \inst2|timer|internal_counter[25]~83\,
	combout => \inst2|timer|internal_counter[26]~84_combout\,
	cout => \inst2|timer|internal_counter[26]~85\);

-- Location: FF_X43_Y40_N9
\inst2|timer|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(10));

-- Location: FF_X44_Y40_N21
\inst2|timer|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[26]~84_combout\,
	asdata => \inst2|timer|period_h_register\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(26));

-- Location: LCCOMB_X44_Y40_N24
\inst2|timer|internal_counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|internal_counter[28]~88_combout\ = (\inst2|timer|internal_counter\(28) & ((GND) # (!\inst2|timer|internal_counter[27]~87\))) # (!\inst2|timer|internal_counter\(28) & (\inst2|timer|internal_counter[27]~87\ $ (GND)))
-- \inst2|timer|internal_counter[28]~89\ = CARRY((\inst2|timer|internal_counter\(28)) # (!\inst2|timer|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|timer|internal_counter\(28),
	datad => VCC,
	cin => \inst2|timer|internal_counter[27]~87\,
	combout => \inst2|timer|internal_counter[28]~88_combout\,
	cout => \inst2|timer|internal_counter[28]~89\);

-- Location: FF_X43_Y40_N15
\inst2|timer|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(12));

-- Location: FF_X44_Y40_N25
\inst2|timer|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[28]~88_combout\,
	asdata => \inst2|timer|period_h_register\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(28));

-- Location: FF_X44_Y39_N23
\inst2|timer|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_h_register\(13));

-- Location: FF_X44_Y40_N27
\inst2|timer|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[29]~90_combout\,
	asdata => \inst2|timer|period_h_register\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(29));

-- Location: LCCOMB_X45_Y40_N20
\inst2|timer|counter_snapshot[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[29]~feeder_combout\ = \inst2|timer|internal_counter\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(29),
	combout => \inst2|timer|counter_snapshot[29]~feeder_combout\);

-- Location: LCCOMB_X46_Y40_N28
\inst2|timer|snap_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|snap_strobe~0_combout\ = (!\inst2|cpu|M_alu_result\(3) & (\inst2|cpu|M_alu_result\(4) & \inst2|timer|period_l_wr_strobe~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(3),
	datab => \inst2|cpu|M_alu_result\(4),
	datad => \inst2|timer|period_l_wr_strobe~1_combout\,
	combout => \inst2|timer|snap_strobe~0_combout\);

-- Location: FF_X45_Y40_N21
\inst2|timer|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[29]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(29));

-- Location: FF_X44_Y39_N25
\inst2|timer|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|period_l_register\(13));

-- Location: FF_X44_Y41_N27
\inst2|timer|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|internal_counter[13]~58_combout\,
	asdata => \inst2|timer|period_l_register\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|timer|always0~0_combout\,
	ena => \inst2|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|internal_counter\(13));

-- Location: FF_X45_Y41_N5
\inst2|timer|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(13));

-- Location: LCCOMB_X45_Y41_N4
\inst2|timer|read_mux_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~10_combout\ = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & (\inst2|timer|counter_snapshot\(13) & \inst2|cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|timer|counter_snapshot\(13),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|read_mux_out~10_combout\);

-- Location: LCCOMB_X45_Y40_N8
\inst2|timer|read_mux_out[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[13]~11_combout\ = (\inst2|timer|read_mux_out[13]~9_combout\) # ((\inst2|timer|read_mux_out~10_combout\) # ((\inst2|timer|Equal6~4_combout\ & \inst2|timer|counter_snapshot\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|read_mux_out[13]~9_combout\,
	datab => \inst2|timer|Equal6~4_combout\,
	datac => \inst2|timer|counter_snapshot\(29),
	datad => \inst2|timer|read_mux_out~10_combout\,
	combout => \inst2|timer|read_mux_out[13]~11_combout\);

-- Location: FF_X45_Y40_N9
\inst2|timer|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[13]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(13));

-- Location: FF_X45_Y40_N5
\inst2|timer_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X54_Y39_N12
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X56_Y36_N24
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X52_Y30_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: LCCOMB_X52_Y30_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X52_Y30_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: FF_X52_Y30_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X54_Y30_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCCOMB_X52_Y30_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: FF_X54_Y30_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X56_Y36_N2
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X56_Y36_N0
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X56_Y36_N1
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X56_Y36_N18
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X54_Y39_N13
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X54_Y39_N30
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X54_Y39_N31
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\);

-- Location: FF_X54_Y39_N1
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\);

-- Location: LCCOMB_X56_Y36_N20
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X56_Y36_N25
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X56_Y36_N14
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X56_Y39_N24
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X56_Y39_N25
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X56_Y39_N6
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(7),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X56_Y39_N7
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X56_Y39_N12
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: FF_X56_Y39_N13
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X56_Y39_N8
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(7),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X56_Y39_N9
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: FF_X54_Y39_N27
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X56_Y36_N6
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X56_Y36_N7
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X56_Y36_N10
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X56_Y36_N11
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X54_Y39_N8
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X57_Y39_N28
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X56_Y39_N28
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X56_Y36_N12
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\);

-- Location: FF_X56_Y39_N29
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\);

-- Location: FF_X53_Y39_N29
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\);

-- Location: LCCOMB_X53_Y39_N22
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|clr_break_line~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X53_Y39_N23
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X53_Y39_N12
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~feeder_combout\);

-- Location: FF_X53_Y39_N13
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X53_Y39_N26
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\,
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X53_Y39_N27
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X51_Y40_N6
\inst2|jtag_uart|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|wr_rfifo~combout\ = (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst2|jtag_uart|wr_rfifo~combout\);

-- Location: LCCOMB_X52_Y40_N16
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst2|jtag_uart|wr_rfifo~combout\)))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (!\inst2|jtag_uart|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst2|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X52_Y40_N18
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst2|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (\inst2|jtag_uart|wr_rfifo~combout\)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst2|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X52_Y40_N20
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst2|jtag_uart|wr_rfifo~combout\)))))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst2|jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst2|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X52_Y40_N22
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst2|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\inst2|jtag_uart|wr_rfifo~combout\)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst2|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X52_Y40_N24
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst2|jtag_uart|wr_rfifo~combout\)))))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\inst2|jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst2|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X51_Y40_N14
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = \inst2|jtag_uart|fifo_rd~0_combout\ $ (((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|fifo_rd~0_combout\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X52_Y40_N25
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: FF_X52_Y40_N17
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: FF_X52_Y40_N23
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: FF_X52_Y40_N21
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y40_N12
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X52_Y40_N14
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # ((\inst2|jtag_uart|wr_rfifo~combout\) # 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \inst2|jtag_uart|wr_rfifo~combout\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X51_Y40_N16
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X51_Y40_N18
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\inst2|jtag_uart|fifo_rd~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|fifo_rd~0_combout\,
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X51_Y40_N19
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X51_Y40_N24
\inst2|jtag_uart|fifo_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|fifo_rd~0_combout\ = (!\inst2|cpu|M_alu_result\(2) & (\inst2|cpu_data_master_translator|uav_read~0_combout\ & (\inst2|jtag_uart|av_waitrequest~1_combout\ & 
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst2|jtag_uart|av_waitrequest~1_combout\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst2|jtag_uart|fifo_rd~0_combout\);

-- Location: LCCOMB_X52_Y40_N26
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X52_Y40_N27
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X52_Y40_N28
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X51_Y40_N26
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst2|jtag_uart|fifo_rd~0_combout\ & ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \inst2|jtag_uart|fifo_rd~0_combout\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X51_Y40_N27
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X54_Y39_N19
\inst2|jtag_uart|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|t_dav~q\);

-- Location: LCCOMB_X53_Y36_N2
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart|t_dav~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X53_Y36_N3
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X57_Y39_N8
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\,
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\,
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X57_Y39_N9
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X53_Y36_N12
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: FF_X53_Y36_N13
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X54_Y39_N26
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\,
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\,
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X53_Y39_N14
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X53_Y39_N15
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\);

-- Location: FF_X53_Y39_N25
\inst2|jtag_uart|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|r_val~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|r_val~q\);

-- Location: LCCOMB_X51_Y39_N0
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst2|jtag_uart|fifo_wr~q\)))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst2|jtag_uart|fifo_wr~q\ $ 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|fifo_wr~q\,
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X51_Y40_N10
\inst2|jtag_uart|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|fifo_wr~0_combout\ = (\inst2|cpu|d_write~q\ & (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\inst2|jtag_uart|av_waitrequest~1_combout\ & !\inst2|cpu|M_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_write~q\,
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst2|jtag_uart|av_waitrequest~1_combout\,
	datad => \inst2|cpu|M_alu_result\(2),
	combout => \inst2|jtag_uart|fifo_wr~0_combout\);

-- Location: FF_X51_Y40_N11
\inst2|jtag_uart|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|fifo_wr~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|fifo_wr~q\);

-- Location: LCCOMB_X51_Y39_N14
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \inst2|jtag_uart|fifo_wr~q\ $ (\inst2|jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart|fifo_wr~q\,
	datad => \inst2|jtag_uart|r_val~0_combout\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X51_Y39_N1
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X51_Y39_N2
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst2|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst2|jtag_uart|fifo_wr~q\ $ 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|fifo_wr~q\,
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X51_Y39_N3
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X51_Y39_N4
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst2|jtag_uart|fifo_wr~q\)))))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst2|jtag_uart|fifo_wr~q\ $ (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|fifo_wr~q\,
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X51_Y39_N5
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X51_Y39_N6
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst2|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst2|jtag_uart|fifo_wr~q\ $ 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|fifo_wr~q\,
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X51_Y39_N7
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X51_Y39_N8
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst2|jtag_uart|fifo_wr~q\)))))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst2|jtag_uart|fifo_wr~q\ $ (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|fifo_wr~q\,
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X51_Y39_N9
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X51_Y39_N10
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X51_Y39_N11
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X51_Y39_N18
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X52_Y39_N14
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))) # 
-- (!\inst2|jtag_uart|r_val~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst2|jtag_uart|r_val~0_combout\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X53_Y39_N2
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\inst2|jtag_uart|fifo_wr~q\) # ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|fifo_wr~q\,
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X53_Y39_N3
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X53_Y39_N24
\inst2|jtag_uart|r_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|r_val~0_combout\ = (!\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\ & (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((!\inst2|jtag_uart|r_val~q\) # 
-- (!\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datac => \inst2|jtag_uart|r_val~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst2|jtag_uart|r_val~0_combout\);

-- Location: LCCOMB_X53_Y39_N18
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst2|jtag_uart|fifo_wr~q\ & (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|fifo_wr~q\,
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X52_Y39_N12
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst2|jtag_uart|r_val~0_combout\ & ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \inst2|jtag_uart|r_val~0_combout\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X52_Y39_N13
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X45_Y40_N24
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X45_Y40_N25
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X45_Y40_N4
\inst2|rsp_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~21_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13)) # ((\inst2|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|timer_s1_translator|av_readdata_pre\(13))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (\inst2|timer_s1_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(13),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \inst2|rsp_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X54_Y34_N6
\inst2|rsp_xbar_mux_001|src_payload~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~65_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~21_combout\) # ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst2|rsp_xbar_mux_001|src_payload~21_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~65_combout\);

-- Location: LCCOMB_X54_Y34_N10
\inst2|rsp_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~22_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~65_combout\) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & \inst2|rsp_xbar_mux|src_data[13]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~20_combout\,
	datac => \inst2|rsp_xbar_mux|src_data[13]~29_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~65_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~22_combout\);

-- Location: FF_X54_Y34_N11
\inst2|cpu|d_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(13));

-- Location: LCCOMB_X46_Y33_N4
\inst2|cpu|av_ld_data_aligned_or_div[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ld_align_sh16~combout\,
	datab => \inst2|cpu|d_readdata_d1\(13),
	datad => \inst2|cpu|d_readdata_d1\(29),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[13]~13_combout\);

-- Location: LCCOMB_X45_Y33_N30
\inst2|cpu|av_fill_bit\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|av_sign_bit~2_combout\,
	datac => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_fill_bit~combout\);

-- Location: LCCOMB_X46_Y34_N30
\inst2|cpu|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_iw\(3),
	datac => \inst2|cpu|M_iw\(4),
	combout => \inst2|cpu|Equal2~0_combout\);

-- Location: FF_X46_Y33_N5
\inst2|cpu|av_ld_data_aligned_or_div[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[13]~13_combout\,
	asdata => \inst2|cpu|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(13));

-- Location: LCCOMB_X40_Y34_N6
\inst2|cpu|M_wr_data_unfiltered[13]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(13),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(13),
	combout => \inst2|cpu|M_wr_data_unfiltered[13]~24_combout\);

-- Location: LCCOMB_X40_Y34_N8
\inst2|cpu|M_wr_data_unfiltered[13]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_result\(13),
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[13]~24_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[13]~25_combout\);

-- Location: FF_X40_Y34_N9
\inst2|cpu|W_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[13]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(13));

-- Location: LCCOMB_X40_Y34_N24
\inst2|cpu|E_src1_prelim[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst2|cpu|D_src1_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(13),
	combout => \inst2|cpu|E_src1_prelim[13]~14_combout\);

-- Location: FF_X40_Y34_N25
\inst2|cpu|E_src1_prelim[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[13]~14_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[13]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(13));

-- Location: LCCOMB_X40_Y34_N26
\inst2|cpu|E_src1[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src1_prelim\(13),
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[13]~25_combout\,
	combout => \inst2|cpu|E_src1[13]~13_combout\);

-- Location: FF_X39_Y36_N13
\inst2|cpu|M_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[13]~14_combout\,
	asdata => \inst2|cpu|E_src1[13]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(13));

-- Location: LCCOMB_X39_Y36_N30
\inst2|cpu|M_shift_rot_result[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(11),
	datad => \inst2|cpu|M_shift_rot_result\(13),
	combout => \inst2|cpu|M_shift_rot_result[12]~13_combout\);

-- Location: FF_X39_Y36_N31
\inst2|cpu|M_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[12]~13_combout\,
	asdata => \inst2|cpu|E_src1[12]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(12));

-- Location: LCCOMB_X39_Y37_N30
\inst2|cpu|M_shift_rot_result[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(12),
	datad => \inst2|cpu|M_shift_rot_result\(10),
	combout => \inst2|cpu|M_shift_rot_result[11]~12_combout\);

-- Location: FF_X39_Y37_N31
\inst2|cpu|M_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[11]~12_combout\,
	asdata => \inst2|cpu|E_src1[11]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(11));

-- Location: LCCOMB_X40_Y36_N24
\inst2|cpu|M_st_data[11]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(11),
	combout => \inst2|cpu|M_st_data[11]~35_combout\);

-- Location: LCCOMB_X40_Y36_N2
\inst2|cpu|M_st_data[11]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_prelim\(11),
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[11]~28_combout\,
	datad => \inst2|cpu|M_st_data[11]~35_combout\,
	combout => \inst2|cpu|M_st_data[11]~13_combout\);

-- Location: LCCOMB_X40_Y36_N4
\inst2|cpu|M_st_data[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data[11]~13_combout\,
	combout => \inst2|cpu|M_st_data[11]~feeder_combout\);

-- Location: FF_X40_Y36_N5
\inst2|cpu|M_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[11]~feeder_combout\,
	asdata => \inst2|cpu|M_st_data[19]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal183~0_combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(11));

-- Location: LCCOMB_X51_Y32_N14
\inst2|cmd_xbar_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~17_combout\ = (\inst2|cpu|M_st_data\(11) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(11),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~17_combout\);

-- Location: LCCOMB_X57_Y31_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X57_Y31_N31
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34));

-- Location: FF_X56_Y31_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X56_Y33_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X56_Y33_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X58_Y32_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X58_Y32_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X57_Y31_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(31),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCCOMB_X57_Y31_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\);

-- Location: FF_X57_Y31_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32));

-- Location: FF_X57_Y31_N1
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X58_Y33_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X58_Y33_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X57_Y31_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(29),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X57_Y31_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X57_Y31_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30));

-- Location: FF_X56_Y32_N1
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30));

-- Location: FF_X54_Y32_N9
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~17_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X54_Y32_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~22\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~23_combout\,
	cout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~24\);

-- Location: FF_X54_Y32_N15
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~23_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X54_Y32_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	cin => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~24\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]~25_combout\);

-- Location: FF_X54_Y32_N17
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]~25_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X56_Y32_N8
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X56_Y32_N9
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X57_Y31_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(28),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X57_Y32_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X57_Y32_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X58_Y32_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X58_Y32_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X57_Y32_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(27),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X57_Y32_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X57_Y32_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X58_Y32_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X58_Y32_N3
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X57_Y32_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(26),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X57_Y32_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54_combout\);

-- Location: FF_X57_Y32_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X58_Y32_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X58_Y32_N17
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X57_Y32_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(25),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X57_Y32_N30
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\);

-- Location: FF_X57_Y32_N31
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26));

-- Location: FF_X57_Y32_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26));

-- Location: FF_X54_Y32_N1
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~9_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	sload => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X56_Y32_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X56_Y32_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X54_Y36_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[27]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(46),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[27]~14_combout\);

-- Location: FF_X54_Y36_N13
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[27]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X54_Y36_N26
\inst2|rsp_xbar_mux_001|src_payload~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~37_combout\ = (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(27)) # ((\inst2|rsp_xbar_mux|src_data[27]~34_combout\ & 
-- \inst2|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|rsp_xbar_mux|src_data[27]~34_combout\ & (\inst2|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|rsp_xbar_mux|src_data[27]~34_combout\,
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	combout => \inst2|rsp_xbar_mux_001|src_payload~37_combout\);

-- Location: FF_X54_Y36_N27
\inst2|cpu|d_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~37_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(27));

-- Location: LCCOMB_X41_Y36_N4
\inst2|cpu|av_ld_byte3_data[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_iw\(4),
	datab => \inst2|cpu|av_sign_bit~2_combout\,
	datac => \inst2|cpu|d_readdata_d1\(27),
	datad => \inst2|cpu|M_ctrl_ld_signed~q\,
	combout => \inst2|cpu|av_ld_byte3_data[3]~4_combout\);

-- Location: FF_X41_Y36_N5
\inst2|cpu|av_ld_data_aligned_or_div[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte3_data[3]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(27));

-- Location: LCCOMB_X41_Y36_N24
\inst2|cpu|M_wr_data_unfiltered[27]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(27),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(27),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[27]~47_combout\);

-- Location: LCCOMB_X41_Y36_N10
\inst2|cpu|M_wr_data_unfiltered[27]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|M_shift_rot_result\(27),
	datad => \inst2|cpu|M_wr_data_unfiltered[27]~47_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[27]~48_combout\);

-- Location: LCCOMB_X37_Y36_N12
\inst2|cpu|E_src1_prelim[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(27),
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[27]~27_combout\);

-- Location: FF_X37_Y36_N13
\inst2|cpu|E_src1_prelim[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[27]~27_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[27]~48_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(27));

-- Location: LCCOMB_X37_Y36_N20
\inst2|cpu|E_src1[27]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[27]~48_combout\,
	datad => \inst2|cpu|E_src1_prelim\(27),
	combout => \inst2|cpu|E_src1[27]~26_combout\);

-- Location: FF_X41_Y34_N25
\inst2|cpu|M_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[27]~27_combout\,
	asdata => \inst2|cpu|E_src1[27]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(27));

-- Location: LCCOMB_X41_Y34_N2
\inst2|cpu|M_shift_rot_result[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(25),
	datab => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datad => \inst2|cpu|M_shift_rot_result\(27),
	combout => \inst2|cpu|M_shift_rot_result[26]~26_combout\);

-- Location: FF_X41_Y34_N3
\inst2|cpu|M_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[26]~26_combout\,
	asdata => \inst2|cpu|E_src1[26]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(26));

-- Location: LCCOMB_X39_Y34_N24
\inst2|cpu|M_shift_rot_result[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(24),
	datab => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datad => \inst2|cpu|M_shift_rot_result\(26),
	combout => \inst2|cpu|M_shift_rot_result[25]~25_combout\);

-- Location: FF_X39_Y34_N25
\inst2|cpu|M_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[25]~25_combout\,
	asdata => \inst2|cpu|E_src1[25]~28_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(25));

-- Location: LCCOMB_X39_Y37_N26
\inst2|cpu|M_shift_rot_result[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(8),
	datad => \inst2|cpu|M_shift_rot_result\(10),
	combout => \inst2|cpu|M_shift_rot_result[9]~10_combout\);

-- Location: LCCOMB_X36_Y36_N12
\inst2|cpu|E_src1_prelim[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(9),
	datab => \inst2|cpu|D_src1_hazard_W~combout\,
	datad => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst2|cpu|E_src1_prelim[9]~10_combout\);

-- Location: FF_X36_Y36_N13
\inst2|cpu|E_src1_prelim[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[9]~10_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[9]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(9));

-- Location: LCCOMB_X36_Y36_N4
\inst2|cpu|E_src1[9]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[9]~33_combout\,
	datad => \inst2|cpu|E_src1_prelim\(9),
	combout => \inst2|cpu|E_src1[9]~17_combout\);

-- Location: FF_X39_Y37_N27
\inst2|cpu|M_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[9]~10_combout\,
	asdata => \inst2|cpu|E_src1[9]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(9));

-- Location: LCCOMB_X39_Y37_N18
\inst2|cpu|E_st_data[25]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(4),
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|M_shift_rot_result\(9),
	datad => \inst2|cpu|M_shift_rot_result\(1),
	combout => \inst2|cpu|E_st_data[25]~44_combout\);

-- Location: LCCOMB_X38_Y33_N18
\inst2|cpu|E_st_data[25]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_result\(25),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|E_st_data[25]~44_combout\,
	combout => \inst2|cpu|E_st_data[25]~45_combout\);

-- Location: LCCOMB_X38_Y33_N26
\inst2|cpu|E_st_data[25]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(1),
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(9),
	combout => \inst2|cpu|E_st_data[25]~40_combout\);

-- Location: LCCOMB_X38_Y33_N28
\inst2|cpu|E_st_data[25]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(1),
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|M_alu_result\(9),
	combout => \inst2|cpu|E_st_data[25]~41_combout\);

-- Location: LCCOMB_X38_Y33_N6
\inst2|cpu|E_st_data[25]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_or_div_done~q\,
	datab => \inst2|cpu|M_alu_result\(25),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|E_st_data[25]~41_combout\,
	combout => \inst2|cpu|E_st_data[25]~42_combout\);

-- Location: LCCOMB_X38_Y33_N0
\inst2|cpu|E_st_data[25]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(25),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|E_st_data[25]~40_combout\,
	datad => \inst2|cpu|E_st_data[25]~42_combout\,
	combout => \inst2|cpu|E_st_data[25]~43_combout\);

-- Location: LCCOMB_X38_Y33_N8
\inst2|cpu|M_st_data[25]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|E_st_data[25]~45_combout\,
	datad => \inst2|cpu|E_st_data[25]~43_combout\,
	combout => \inst2|cpu|M_st_data[25]~9_combout\);

-- Location: LCCOMB_X38_Y37_N24
\inst2|cpu|E_src2_prelim[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src2_hazard_W~combout\,
	datab => \inst2|cpu|W_wr_data\(1),
	datad => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst2|cpu|E_src2_prelim[1]~3_combout\);

-- Location: FF_X38_Y37_N25
\inst2|cpu|E_src2_prelim[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[1]~3_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[1]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(1));

-- Location: LCCOMB_X38_Y37_N8
\inst2|cpu|E_st_data[25]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(3),
	datab => \inst2|cpu|E_src2_prelim\(1),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|E_src2_prelim\(9),
	combout => \inst2|cpu|E_st_data[25]~46_combout\);

-- Location: LCCOMB_X38_Y33_N4
\inst2|cpu|E_st_data[25]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src2_prelim\(25),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|E_st_data[25]~46_combout\,
	combout => \inst2|cpu|E_st_data[25]~47_combout\);

-- Location: FF_X38_Y33_N9
\inst2|cpu|M_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[25]~9_combout\,
	asdata => \inst2|cpu|E_st_data[25]~47_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(25));

-- Location: LCCOMB_X38_Y33_N16
\inst2|cmd_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~23_combout\ = (\inst2|cpu|M_st_data\(25) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(25),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: M9K_X33_Y58_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y59_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y39_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y35_N4
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a153~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a185~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\);

-- Location: M9K_X33_Y43_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y35_N14
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a249~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~92_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a217~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\);

-- Location: M9K_X75_Y46_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y59_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y51_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y35_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a89~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\);

-- Location: LCCOMB_X54_Y35_N18
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a121~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~94_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\);

-- Location: LCCOMB_X54_Y35_N28
\inst2|rsp_xbar_mux_001|src_payload~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~50_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~93_combout\,
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~95_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~50_combout\);

-- Location: LCCOMB_X54_Y35_N26
\inst2|rsp_xbar_mux_001|src_payload~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~51_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~50_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(25) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	datab => \inst2|rsp_xbar_mux_001|src_payload~50_combout\,
	datac => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~20_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~51_combout\);

-- Location: FF_X54_Y35_N27
\inst2|cpu|d_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~51_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(25));

-- Location: LCCOMB_X51_Y40_N20
\inst2|jtag_uart|ien_AF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|ien_AF~0_combout\ = (\inst2|cpu|M_alu_result\(2) & (\inst2|jtag_uart|av_waitrequest~1_combout\ & \inst2|cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|jtag_uart|av_waitrequest~1_combout\,
	datac => \inst2|cpu|d_write~q\,
	combout => \inst2|jtag_uart|ien_AF~0_combout\);

-- Location: FF_X51_Y40_N13
\inst2|jtag_uart|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|ien_AE~q\);

-- Location: LCCOMB_X53_Y39_N30
\inst2|jtag_uart|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|LessThan0~1_combout\ = (!\inst2|jtag_uart|LessThan0~0_combout\ & (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|LessThan0~0_combout\,
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst2|jtag_uart|LessThan0~1_combout\);

-- Location: FF_X53_Y39_N31
\inst2|jtag_uart|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|LessThan0~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|fifo_AE~q\);

-- Location: LCCOMB_X46_Y39_N6
\inst2|jtag_uart|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_readdata\(9) = (\inst2|jtag_uart|ien_AE~q\ & \inst2|jtag_uart|fifo_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart|ien_AE~q\,
	datad => \inst2|jtag_uart|fifo_AE~q\,
	combout => \inst2|jtag_uart|av_readdata\(9));

-- Location: FF_X46_Y39_N7
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|av_readdata\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X41_Y40_N26
\inst2|timer|counter_snapshot[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[9]~4_combout\ = !\inst2|timer|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(9),
	combout => \inst2|timer|counter_snapshot[9]~4_combout\);

-- Location: FF_X41_Y40_N27
\inst2|timer|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[9]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(9));

-- Location: LCCOMB_X43_Y40_N28
\inst2|timer|read_mux_out~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out~32_combout\ = (\inst2|cpu|M_alu_result\(4) & (\inst2|timer|counter_snapshot\(9) & (!\inst2|cpu|M_alu_result\(2) & !\inst2|cpu|M_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(4),
	datab => \inst2|timer|counter_snapshot\(9),
	datac => \inst2|cpu|M_alu_result\(2),
	datad => \inst2|cpu|M_alu_result\(3),
	combout => \inst2|timer|read_mux_out~32_combout\);

-- Location: FF_X41_Y40_N5
\inst2|timer|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(25),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(25));

-- Location: LCCOMB_X43_Y40_N20
\inst2|timer|read_mux_out[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[9]~33_combout\ = (\inst2|timer|read_mux_out[9]~31_combout\) # ((\inst2|timer|read_mux_out~32_combout\) # ((\inst2|timer|Equal6~4_combout\ & \inst2|timer|counter_snapshot\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|read_mux_out[9]~31_combout\,
	datab => \inst2|timer|read_mux_out~32_combout\,
	datac => \inst2|timer|Equal6~4_combout\,
	datad => \inst2|timer|counter_snapshot\(25),
	combout => \inst2|timer|read_mux_out[9]~33_combout\);

-- Location: FF_X43_Y40_N21
\inst2|timer|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[9]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(9));

-- Location: FF_X46_Y39_N19
\inst2|timer_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X46_Y39_N18
\inst2|rsp_xbar_mux_001|src_payload~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~48_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9)) # ((\inst2|timer_s1_translator|av_readdata_pre\(9) & 
-- \inst2|timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\inst2|timer_s1_translator|av_readdata_pre\(9) & \inst2|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(9),
	datad => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~48_combout\);

-- Location: LCCOMB_X47_Y32_N16
\inst2|rsp_xbar_mux_001|src_payload~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~67_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~48_combout\) # ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst2|rsp_xbar_mux_001|src_payload~48_combout\,
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	combout => \inst2|rsp_xbar_mux_001|src_payload~67_combout\);

-- Location: LCCOMB_X45_Y37_N16
\inst2|cmd_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~22_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|cpu|M_st_data\(9),
	combout => \inst2|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: M9K_X75_Y31_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y50_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y32_N30
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137~portadataout\ & 
-- !\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a169~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a137~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\);

-- Location: LCCOMB_X47_Y32_N8
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233~portadataout\) # 
-- ((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201~portadataout\ & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a233~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a201~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~88_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\);

-- Location: LCCOMB_X47_Y32_N6
\inst2|rsp_xbar_mux|src_data[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[9]~38_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~91_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~89_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[9]~38_combout\);

-- Location: LCCOMB_X47_Y32_N0
\inst2|rsp_xbar_mux_001|src_payload~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~49_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~67_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & \inst2|rsp_xbar_mux|src_data[9]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~67_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~20_combout\,
	datad => \inst2|rsp_xbar_mux|src_data[9]~38_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~49_combout\);

-- Location: FF_X47_Y32_N1
\inst2|cpu|d_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~49_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(9));

-- Location: LCCOMB_X46_Y33_N20
\inst2|cpu|av_ld_data_aligned_or_div[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ld_align_sh16~combout\,
	datab => \inst2|cpu|d_readdata_d1\(25),
	datad => \inst2|cpu|d_readdata_d1\(9),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[9]~9_combout\);

-- Location: FF_X46_Y33_N21
\inst2|cpu|av_ld_data_aligned_or_div[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[9]~9_combout\,
	asdata => \inst2|cpu|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(9));

-- Location: LCCOMB_X38_Y33_N20
\inst2|cpu|M_wr_data_unfiltered[9]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|M_alu_result\(9),
	datac => \inst2|cpu|av_ld_or_div_done~q\,
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(9),
	combout => \inst2|cpu|M_wr_data_unfiltered[9]~32_combout\);

-- Location: LCCOMB_X38_Y37_N6
\inst2|cpu|M_wr_data_unfiltered[9]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|M_wr_data_unfiltered[9]~32_combout\,
	datad => \inst2|cpu|M_shift_rot_result\(9),
	combout => \inst2|cpu|M_wr_data_unfiltered[9]~33_combout\);

-- Location: FF_X38_Y37_N7
\inst2|cpu|W_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[9]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(9));

-- Location: LCCOMB_X38_Y37_N16
\inst2|cpu|E_src2_prelim[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(9),
	combout => \inst2|cpu|E_src2_prelim[9]~10_combout\);

-- Location: FF_X38_Y37_N17
\inst2|cpu|E_src2_prelim[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[9]~10_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[9]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(9));

-- Location: LCCOMB_X38_Y37_N4
\inst2|cpu|M_st_data[9]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(9),
	combout => \inst2|cpu|M_st_data[9]~37_combout\);

-- Location: LCCOMB_X38_Y37_N26
\inst2|cpu|M_st_data[9]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datab => \inst2|cpu|E_src2_prelim\(9),
	datac => \inst2|cpu|M_st_data[9]~37_combout\,
	datad => \inst2|cpu|M_wr_data_unfiltered[9]~32_combout\,
	combout => \inst2|cpu|M_st_data[9]~8_combout\);

-- Location: LCCOMB_X45_Y37_N20
\inst2|cpu|Add8|auto_generated|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|M_st_data[9]~8_combout\,
	datac => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datad => \inst2|cpu|E_src2_imm\(9),
	combout => \inst2|cpu|Add8|auto_generated|_~16_combout\);

-- Location: LCCOMB_X43_Y36_N10
\inst2|cpu|E_alu_result[9]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[9]~17_combout\,
	datab => \inst2|cpu|E_compare_op\(0),
	datac => \inst2|cpu|E_src2[9]~13_combout\,
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[9]~31_combout\);

-- Location: LCCOMB_X47_Y35_N0
\inst2|cpu|E_alu_result[9]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(7),
	datab => \inst2|cpu|E_alu_result[9]~31_combout\,
	datac => \inst2|cpu|E_ctrl_logic~q\,
	datad => \inst2|cpu|E_ctrl_retaddr~q\,
	combout => \inst2|cpu|E_alu_result[9]~32_combout\);

-- Location: LCCOMB_X47_Y35_N4
\inst2|cpu|E_alu_result[9]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datac => \inst2|cpu|Add8|auto_generated|result_int[10]~20_combout\,
	datad => \inst2|cpu|E_alu_result[9]~32_combout\,
	combout => \inst2|cpu|E_alu_result[9]~33_combout\);

-- Location: FF_X47_Y35_N5
\inst2|cpu|M_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[9]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(9));

-- Location: LCCOMB_X47_Y35_N30
\inst2|cmd_xbar_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(45) = (\inst2|cmd_xbar_mux|saved_grant\(0) & ((\inst2|cpu|ic_fill_line\(4)) # ((\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_alu_result\(9))))) # (!\inst2|cmd_xbar_mux|saved_grant\(0) & 
-- (\inst2|cmd_xbar_mux|saved_grant\(1) & (\inst2|cpu|M_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(0),
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|cpu|M_alu_result\(9),
	datad => \inst2|cpu|ic_fill_line\(4),
	combout => \inst2|cmd_xbar_mux|src_data\(45));

-- Location: LCCOMB_X48_Y32_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[19]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19),
	datac => \inst2|cmd_xbar_mux|src_data\(46),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[19]~12_combout\);

-- Location: FF_X48_Y32_N15
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[19]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X48_Y32_N10
\inst2|rsp_xbar_mux|src_data[19]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[19]~85_combout\ = (\inst2|rsp_xbar_mux|src_data[19]~73_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[19]~73_combout\,
	datab => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux|src_data[19]~85_combout\);

-- Location: FF_X48_Y32_N11
\inst2|cpu|i_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[19]~85_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(19));

-- Location: LCCOMB_X49_Y35_N16
\inst2|cpu|F_iw[18]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|latched_oci_tb_hbreak_req~q\,
	datab => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18),
	datac => \inst2|cpu|hbreak_enabled~q\,
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[18]~37_combout\);

-- Location: FF_X49_Y35_N17
\inst2|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[18]~37_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(18));

-- Location: LCCOMB_X48_Y36_N8
\inst2|cpu|F_pc_nxt[10]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc_nxt[10]~2_combout\,
	datab => \inst2|cpu|F_pc_plus_one[10]~20_combout\,
	datac => \inst2|cpu|F_kill~0_combout\,
	datad => \inst2|cpu|Add1~2_combout\,
	combout => \inst2|cpu|F_pc_nxt[10]~3_combout\);

-- Location: FF_X48_Y36_N9
\inst2|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_nxt[10]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(10));

-- Location: FF_X48_Y36_N13
\inst2|cpu|D_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(10));

-- Location: FF_X50_Y35_N9
\inst2|cpu|ic_fill_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_tag\(0));

-- Location: LCCOMB_X50_Y35_N8
\inst2|cmd_xbar_mux_001|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(48) = (\inst2|cpu|M_alu_result\(12) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|cpu|ic_fill_tag\(0))))) # (!\inst2|cpu|M_alu_result\(12) & 
-- (\inst2|cmd_xbar_mux_001|saved_grant\(0) & (\inst2|cpu|ic_fill_tag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(12),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|cpu|ic_fill_tag\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(48));

-- Location: LCCOMB_X50_Y33_N16
\inst2|cmd_xbar_mux_001|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(32) = (\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_mem_byte_en\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|cpu|M_mem_byte_en\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst2|cmd_xbar_mux_001|src_data\(32));

-- Location: M9K_X87_Y37_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y36_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y49_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y53_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: LCCOMB_X79_Y33_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a69~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\);

-- Location: LCCOMB_X79_Y33_N18
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~19_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a37~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a101~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~18_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~19_combout\);

-- Location: LCCOMB_X79_Y33_N28
\inst2|rsp_xbar_mux|src_data[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[5]~27_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~17_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~19_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[5]~27_combout\);

-- Location: LCCOMB_X54_Y37_N16
\inst2|rsp_xbar_mux|src_data[5]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[5]~51_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|rsp_xbar_mux|src_data[5]~27_combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(5))))) # 
-- (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|rsp_xbar_mux|src_data[5]~27_combout\,
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \inst2|rsp_xbar_mux|src_data[5]~51_combout\);

-- Location: FF_X54_Y37_N17
\inst2|cpu|i_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[5]~51_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(5));

-- Location: LCCOMB_X49_Y35_N28
\inst2|cpu|F_iw[23]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst2|cpu|F_iw[23]~8_combout\);

-- Location: FF_X49_Y35_N29
\inst2|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[23]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(23));

-- Location: LCCOMB_X49_Y35_N2
\inst2|cpu|F_iw[22]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst2|cpu|F_iw[22]~7_combout\);

-- Location: FF_X49_Y35_N3
\inst2|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[22]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(22));

-- Location: LCCOMB_X41_Y37_N14
\inst2|cpu|D_src2_hazard_M~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_dst_regnum\(0),
	datab => \inst2|cpu|D_iw\(23),
	datac => \inst2|cpu|M_dst_regnum\(1),
	datad => \inst2|cpu|D_iw\(22),
	combout => \inst2|cpu|D_src2_hazard_M~0_combout\);

-- Location: LCCOMB_X44_Y37_N24
\inst2|cpu|D_src2_hazard_M~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_dst_reg~q\,
	datac => \inst2|cpu|M_dst_regnum\(4),
	datad => \inst2|cpu|D_iw\(26),
	combout => \inst2|cpu|D_src2_hazard_M~2_combout\);

-- Location: LCCOMB_X44_Y37_N26
\inst2|cpu|D_src2_hazard_M\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src2_hazard_M~1_combout\,
	datab => \inst2|cpu|D_src2_hazard_M~0_combout\,
	datac => \inst2|cpu|D_ctrl_b_not_src~3_combout\,
	datad => \inst2|cpu|D_src2_hazard_M~2_combout\,
	combout => \inst2|cpu|D_src2_hazard_M~combout\);

-- Location: FF_X37_Y35_N25
\inst2|cpu|E_src2_prelim[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[4]~6_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[4]~38_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(4));

-- Location: LCCOMB_X51_Y32_N24
\inst2|cmd_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~14_combout\ = (\inst2|cpu|M_st_data\(11) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(11),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: M9K_X15_Y47_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y55_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y39_N20
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a171~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a139~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\);

-- Location: M9K_X15_Y49_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y39_N6
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235~portadataout\) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203~portadataout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a203~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~56_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a235~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\);

-- Location: LCCOMB_X47_Y39_N4
\inst2|rsp_xbar_mux|src_data[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[11]~55_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~59_combout\,
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~57_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[11]~55_combout\);

-- Location: LCCOMB_X47_Y39_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[11]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|src_data\(46),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[11]~13_combout\);

-- Location: FF_X47_Y39_N19
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[11]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X47_Y39_N8
\inst2|rsp_xbar_mux|src_data[11]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[11]~79_combout\ = (\inst2|rsp_xbar_mux|src_data[11]~55_combout\) # ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst2|rsp_xbar_mux|src_data[11]~55_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	combout => \inst2|rsp_xbar_mux|src_data[11]~79_combout\);

-- Location: FF_X47_Y39_N9
\inst2|cpu|i_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[11]~79_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(11));

-- Location: LCCOMB_X51_Y32_N30
\inst2|cmd_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~10_combout\ = (\inst2|cpu|M_st_data\(12) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(12),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: M9K_X87_Y16_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y16_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y16_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a140~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a172~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\);

-- Location: LCCOMB_X83_Y16_N28
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a204~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a236~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~40_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\);

-- Location: M9K_X75_Y13_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y23_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y19_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y16_N6
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a76~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\);

-- Location: LCCOMB_X83_Y16_N16
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a108~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a44~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~42_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\);

-- Location: LCCOMB_X83_Y16_N26
\inst2|rsp_xbar_mux|src_data[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[12]~31_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~41_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~43_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[12]~31_combout\);

-- Location: LCCOMB_X54_Y40_N14
\inst2|rsp_xbar_mux|src_data[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[12]~56_combout\ = (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & ((\inst2|rsp_xbar_demux|src0_valid~combout\) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|rsp_xbar_mux|src_data[12]~31_combout\)))) # (!\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|rsp_xbar_mux|src_data[12]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|rsp_xbar_mux|src_data[12]~31_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[12]~56_combout\);

-- Location: FF_X54_Y40_N15
\inst2|cpu|i_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[12]~56_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(12));

-- Location: LCCOMB_X54_Y34_N16
\inst2|rsp_xbar_mux|src_data[13]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[13]~59_combout\ = (\inst2|rsp_xbar_mux|src_data[13]~29_combout\ & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(13))))) # (!\inst2|rsp_xbar_mux|src_data[13]~29_combout\ & (\inst2|rsp_xbar_demux|src0_valid~combout\ & (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[13]~29_combout\,
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data[13]~59_combout\);

-- Location: FF_X54_Y34_N17
\inst2|cpu|i_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[13]~59_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(13));

-- Location: LCCOMB_X54_Y36_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[14]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(46),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[14]~24_combout\);

-- Location: FF_X54_Y36_N3
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[14]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X54_Y36_N30
\inst2|rsp_xbar_mux|src_data[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[14]~60_combout\ = (\inst2|rsp_xbar_mux|src_data[14]~42_combout\ & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(14))))) # (!\inst2|rsp_xbar_mux|src_data[14]~42_combout\ & (((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[14]~42_combout\,
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	combout => \inst2|rsp_xbar_mux|src_data[14]~60_combout\);

-- Location: FF_X54_Y36_N31
\inst2|cpu|i_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[14]~60_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(14));

-- Location: LCCOMB_X51_Y32_N8
\inst2|cmd_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~2_combout\ = (\inst2|cpu|M_st_data\(15) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data\(15),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: M9K_X33_Y52_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y31_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y51_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y61_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y40_N20
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a79~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\);

-- Location: LCCOMB_X48_Y40_N16
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a111~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a47~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~10_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\);

-- Location: M9K_X33_Y46_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y60_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y47_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y40_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a143~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a175~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\);

-- Location: LCCOMB_X48_Y40_N14
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a239~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a207~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~8_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\);

-- Location: LCCOMB_X48_Y40_N18
\inst2|rsp_xbar_mux|src_data[15]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[15]~58_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\,
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data[15]~58_combout\);

-- Location: LCCOMB_X48_Y40_N4
\inst2|rsp_xbar_mux|src_data[15]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[15]~80_combout\ = (\inst2|rsp_xbar_mux|src_data[15]~58_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|rsp_xbar_mux|src_data[15]~58_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[15]~80_combout\);

-- Location: FF_X48_Y40_N5
\inst2|cpu|i_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[15]~80_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(15));

-- Location: LCCOMB_X46_Y32_N22
\inst2|cmd_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~25_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(16),
	combout => \inst2|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X50_Y33_N20
\inst2|cmd_xbar_mux_001|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(34) = (\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_mem_byte_en\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cpu|M_mem_byte_en\(2),
	combout => \inst2|cmd_xbar_mux_001|src_data\(34));

-- Location: M9K_X55_Y13_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y11_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y14_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N30
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & 
-- !\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a80~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\);

-- Location: M9K_X33_Y10_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~103_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a112~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~102_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~103_combout\);

-- Location: M9K_X55_Y17_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y14_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y16_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y10_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N18
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a144~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a176~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\);

-- Location: LCCOMB_X56_Y14_N12
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a208~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a240~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~100_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\);

-- Location: LCCOMB_X56_Y14_N10
\inst2|rsp_xbar_mux|src_data[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[16]~40_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~103_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~101_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[16]~40_combout\);

-- Location: LCCOMB_X53_Y33_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cmd_xbar_mux|src_payload~2_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\);

-- Location: FF_X53_Y33_N27
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16));

-- Location: LCCOMB_X52_Y33_N26
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[16]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(46),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[16]~21_combout\);

-- Location: FF_X52_Y33_N27
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[16]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X52_Y33_N16
\inst2|rsp_xbar_mux|src_data[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[16]~57_combout\ = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(16)) # ((\inst2|rsp_xbar_mux|src_data[16]~40_combout\ & 
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (\inst2|rsp_xbar_mux|src_data[16]~40_combout\ & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|rsp_xbar_mux|src_data[16]~40_combout\,
	datac => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data[16]~57_combout\);

-- Location: FF_X52_Y33_N17
\inst2|cpu|i_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[16]~57_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(16));

-- Location: LCCOMB_X45_Y37_N22
\inst2|cpu|F_iw[10]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw[10]~0_combout\,
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst2|cpu|F_iw[10]~29_combout\);

-- Location: FF_X45_Y37_N23
\inst2|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[10]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(10));

-- Location: LCCOMB_X45_Y35_N24
\inst2|cpu|D_src2_imm[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_iw\(10),
	combout => \inst2|cpu|D_src2_imm[4]~1_combout\);

-- Location: FF_X45_Y35_N25
\inst2|cpu|E_src2_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[4]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(4));

-- Location: LCCOMB_X39_Y33_N6
\inst2|cpu|E_src2[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|E_src2_imm\(4),
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|E_src2[4]~17_combout\);

-- Location: LCCOMB_X39_Y33_N16
\inst2|cpu|E_src2[4]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_src2_prelim\(4),
	datac => \inst2|cpu|M_wr_data_unfiltered[4]~38_combout\,
	datad => \inst2|cpu|E_src2[4]~17_combout\,
	combout => \inst2|cpu|E_src2[4]~18_combout\);

-- Location: LCCOMB_X43_Y32_N24
\inst2|cpu|Add9~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_shift_rot_stall~q\,
	datac => \inst2|cpu|Add9~10_combout\,
	datad => \inst2|cpu|E_src2[4]~18_combout\,
	combout => \inst2|cpu|Add9~12_combout\);

-- Location: LCCOMB_X43_Y32_N8
\inst2|cpu|Equal200~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|Add9~12_combout\,
	datac => \inst2|cpu|Add9~14_combout\,
	datad => \inst2|cpu|Add9~13_combout\,
	combout => \inst2|cpu|Equal200~0_combout\);

-- Location: LCCOMB_X43_Y32_N26
\inst2|cpu|M_shift_rot_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_shift_rot~q\,
	datab => \inst2|cpu|W_stall~2_combout\,
	datac => \inst2|cpu|E_valid~1_combout\,
	datad => \inst2|cpu|M_shift_rot_stall~q\,
	combout => \inst2|cpu|M_shift_rot_stall_nxt~0_combout\);

-- Location: LCCOMB_X43_Y32_N0
\inst2|cpu|M_shift_rot_stall_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add9~5_combout\,
	datab => \inst2|cpu|Equal200~0_combout\,
	datac => \inst2|cpu|M_shift_rot_stall_nxt~0_combout\,
	datad => \inst2|cpu|Add9~2_combout\,
	combout => \inst2|cpu|M_shift_rot_stall_nxt~1_combout\);

-- Location: FF_X43_Y32_N1
\inst2|cpu|M_shift_rot_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_stall_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_stall~q\);

-- Location: FF_X39_Y36_N17
\inst2|cpu|M_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[15]~16_combout\,
	asdata => \inst2|cpu|E_src1[15]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(15));

-- Location: LCCOMB_X39_Y36_N14
\inst2|cpu|M_shift_rot_result[16]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(15),
	datad => \inst2|cpu|M_shift_rot_result\(17),
	combout => \inst2|cpu|M_shift_rot_result[16]~17_combout\);

-- Location: FF_X39_Y36_N15
\inst2|cpu|M_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[16]~17_combout\,
	asdata => \inst2|cpu|E_src1[16]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(16));

-- Location: LCCOMB_X39_Y36_N28
\inst2|cpu|M_shift_rot_result[17]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(18),
	datab => \inst2|cpu|M_shift_rot_result\(16),
	datad => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst2|cpu|M_shift_rot_result[17]~18_combout\);

-- Location: FF_X39_Y36_N29
\inst2|cpu|M_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[17]~18_combout\,
	asdata => \inst2|cpu|E_src1[17]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(17));

-- Location: LCCOMB_X39_Y36_N18
\inst2|cpu|M_shift_rot_result[18]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(17),
	datad => \inst2|cpu|M_shift_rot_result\(19),
	combout => \inst2|cpu|M_shift_rot_result[18]~19_combout\);

-- Location: FF_X39_Y36_N19
\inst2|cpu|M_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[18]~19_combout\,
	asdata => \inst2|cpu|E_src1[18]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(18));

-- Location: LCCOMB_X39_Y36_N0
\inst2|cpu|M_shift_rot_result[19]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(18),
	datad => \inst2|cpu|M_shift_rot_result\(20),
	combout => \inst2|cpu|M_shift_rot_result[19]~1_combout\);

-- Location: FF_X39_Y36_N1
\inst2|cpu|M_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[19]~1_combout\,
	asdata => \inst2|cpu|E_src1[19]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(19));

-- Location: LCCOMB_X39_Y36_N24
\inst2|cpu|M_shift_rot_result[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(21),
	datab => \inst2|cpu|M_shift_rot_result\(19),
	datad => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst2|cpu|M_shift_rot_result[20]~20_combout\);

-- Location: FF_X39_Y36_N25
\inst2|cpu|M_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[20]~20_combout\,
	asdata => \inst2|cpu|E_src1[20]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(20));

-- Location: LCCOMB_X39_Y34_N0
\inst2|cpu|M_shift_rot_result[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(20),
	datad => \inst2|cpu|M_shift_rot_result\(22),
	combout => \inst2|cpu|M_shift_rot_result[21]~21_combout\);

-- Location: FF_X39_Y34_N1
\inst2|cpu|M_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[21]~21_combout\,
	asdata => \inst2|cpu|E_src1[21]~32_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(21));

-- Location: LCCOMB_X39_Y34_N6
\inst2|cpu|M_shift_rot_result[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(23),
	datad => \inst2|cpu|M_shift_rot_result\(21),
	combout => \inst2|cpu|M_shift_rot_result[22]~22_combout\);

-- Location: FF_X39_Y34_N7
\inst2|cpu|M_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[22]~22_combout\,
	asdata => \inst2|cpu|E_src1[22]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(22));

-- Location: LCCOMB_X39_Y34_N4
\inst2|cpu|M_shift_rot_result[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(24),
	datab => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datad => \inst2|cpu|M_shift_rot_result\(22),
	combout => \inst2|cpu|M_shift_rot_result[23]~23_combout\);

-- Location: FF_X39_Y34_N5
\inst2|cpu|M_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[23]~23_combout\,
	asdata => \inst2|cpu|E_src1[23]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(23));

-- Location: LCCOMB_X44_Y33_N0
\inst2|cpu|M_wr_data_unfiltered[23]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[23]~55_combout\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(23),
	combout => \inst2|cpu|M_wr_data_unfiltered[23]~56_combout\);

-- Location: LCCOMB_X37_Y34_N12
\inst2|cpu|E_src2_prelim[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(23),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst2|cpu|E_src2_prelim[23]~23_combout\);

-- Location: FF_X37_Y34_N13
\inst2|cpu|E_src2_prelim[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[23]~23_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[23]~56_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(23));

-- Location: LCCOMB_X37_Y34_N4
\inst2|cpu|E_stw_data[23]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[23]~56_combout\,
	datad => \inst2|cpu|E_src2_prelim\(23),
	combout => \inst2|cpu|E_stw_data[23]~4_combout\);

-- Location: FF_X46_Y32_N25
\inst2|cpu|M_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[23]~feeder_combout\,
	asdata => \inst2|cpu|E_stw_data[23]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|E_iw\(4),
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(23));

-- Location: LCCOMB_X46_Y32_N16
\inst2|cmd_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~1_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(23),
	combout => \inst2|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: M9K_X87_Y34_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y31_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y29_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y30_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LCCOMB_X79_Y33_N12
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a87~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\);

-- Location: LCCOMB_X79_Y33_N14
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~7_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a119~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a55~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~6_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~7_combout\);

-- Location: LCCOMB_X79_Y33_N8
\inst2|rsp_xbar_mux|src_data[23]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[23]~25_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~5_combout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~5_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~7_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst2|rsp_xbar_mux|src_data[23]~25_combout\);

-- Location: LCCOMB_X51_Y33_N8
\inst2|rsp_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~14_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|rsp_xbar_mux|src_data[23]~25_combout\) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(23))))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|rsp_xbar_mux|src_data[23]~25_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \inst2|rsp_xbar_mux_001|src_payload~14_combout\);

-- Location: FF_X51_Y33_N9
\inst2|cpu|d_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(23));

-- Location: LCCOMB_X46_Y34_N4
\inst2|cpu|av_sign_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_iw\(4),
	datab => \inst2|cpu|M_alu_result\(0),
	datac => \inst2|cpu|M_iw\(3),
	combout => \inst2|cpu|av_sign_bit~0_combout\);

-- Location: LCCOMB_X45_Y37_N6
\inst2|cmd_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~0_combout\ = (\inst2|cpu|M_st_data\(7) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(7),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: M9K_X15_Y34_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y42_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y42_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y34_N28
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a71~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\);

-- Location: LCCOMB_X34_Y34_N14
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a39~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a103~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~2_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\);

-- Location: M9K_X33_Y35_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y33_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y49_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y34_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y34_N24
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a135~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a167~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\);

-- Location: LCCOMB_X34_Y34_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a199~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a231~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~0_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\);

-- Location: LCCOMB_X34_Y34_N8
\inst2|rsp_xbar_mux|src_data[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[7]~24_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~3_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~1_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[7]~24_combout\);

-- Location: LCCOMB_X52_Y34_N12
\inst2|led_out|readdata[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|readdata\(7) = (!\inst2|cpu|M_alu_result\(3) & (!\inst2|cpu|M_alu_result\(2) & \inst2|led_out|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|cpu|M_alu_result\(2),
	datad => \inst2|led_out|data_out\(7),
	combout => \inst2|led_out|readdata\(7));

-- Location: FF_X52_Y34_N13
\inst2|led_out_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|readdata\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X52_Y34_N0
\inst2|rsp_xbar_mux_001|src_data[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[7]~5_combout\ = (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & ((\inst2|rsp_xbar_demux|src1_valid~combout\) # ((\inst2|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|led_out_s1_translator|av_readdata_pre\(7))))) # (!\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & (\inst2|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst2|led_out_s1_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datab => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst2|led_out_s1_translator|av_readdata_pre\(7),
	combout => \inst2|rsp_xbar_mux_001|src_data[7]~5_combout\);

-- Location: LCCOMB_X52_Y34_N24
\inst2|rsp_xbar_mux_001|src_data[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[7]~6_combout\ = (\inst2|rsp_xbar_mux_001|src_data[7]~4_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[7]~5_combout\) # ((\inst2|rsp_xbar_mux|src_data[7]~24_combout\ & \inst2|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[7]~4_combout\,
	datab => \inst2|rsp_xbar_mux|src_data[7]~24_combout\,
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|rsp_xbar_mux_001|src_data[7]~5_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[7]~6_combout\);

-- Location: FF_X52_Y34_N25
\inst2|cpu|d_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_data[7]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(7));

-- Location: LCCOMB_X46_Y34_N20
\inst2|cpu|av_sign_bit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(1),
	datab => \inst2|cpu|d_readdata_d1\(23),
	datac => \inst2|cpu|av_sign_bit~0_combout\,
	datad => \inst2|cpu|d_readdata_d1\(7),
	combout => \inst2|cpu|av_sign_bit~1_combout\);

-- Location: LCCOMB_X52_Y38_N18
\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = (\inst2|cpu|clr_break_line~q\ & \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|clr_break_line~q\,
	datac => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X52_Y38_N19
\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X43_Y40_N2
\inst2|timer|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal6~2_combout\ = (\inst2|cpu|M_alu_result\(3) & (\inst2|cpu|M_alu_result\(2) & !\inst2|cpu|M_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|cpu|M_alu_result\(2),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|Equal6~2_combout\);

-- Location: LCCOMB_X43_Y41_N12
\inst2|timer|read_mux_out[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[15]~3_combout\ = (\inst2|timer|period_l_register\(15) & (((\inst2|timer|period_h_register\(15) & \inst2|timer|Equal6~2_combout\)))) # (!\inst2|timer|period_l_register\(15) & ((\inst2|timer|Equal6~3_combout\) # 
-- ((\inst2|timer|period_h_register\(15) & \inst2|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|period_l_register\(15),
	datab => \inst2|timer|Equal6~3_combout\,
	datac => \inst2|timer|period_h_register\(15),
	datad => \inst2|timer|Equal6~2_combout\,
	combout => \inst2|timer|read_mux_out[15]~3_combout\);

-- Location: LCCOMB_X48_Y40_N28
\inst2|timer|counter_snapshot[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|counter_snapshot[31]~feeder_combout\ = \inst2|timer|internal_counter\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|timer|internal_counter\(31),
	combout => \inst2|timer|counter_snapshot[31]~feeder_combout\);

-- Location: FF_X48_Y40_N29
\inst2|timer|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|counter_snapshot[31]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(31));

-- Location: LCCOMB_X48_Y40_N8
\inst2|timer|read_mux_out[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[15]~5_combout\ = (\inst2|timer|read_mux_out~4_combout\) # ((\inst2|timer|read_mux_out[15]~3_combout\) # ((\inst2|timer|Equal6~4_combout\ & \inst2|timer|counter_snapshot\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|read_mux_out~4_combout\,
	datab => \inst2|timer|read_mux_out[15]~3_combout\,
	datac => \inst2|timer|Equal6~4_combout\,
	datad => \inst2|timer|counter_snapshot\(31),
	combout => \inst2|timer|read_mux_out[15]~5_combout\);

-- Location: FF_X48_Y40_N9
\inst2|timer|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out[15]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(15));

-- Location: FF_X48_Y40_N1
\inst2|timer_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X48_Y40_N12
\inst2|jtag_uart|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|rvalid~0_combout\ = (\inst2|jtag_uart|fifo_rd~0_combout\) # ((\inst2|jtag_uart|rvalid~q\ & !\inst2|jtag_uart|fifo_rd~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|fifo_rd~0_combout\,
	datac => \inst2|jtag_uart|rvalid~q\,
	datad => \inst2|jtag_uart|fifo_rd~1_combout\,
	combout => \inst2|jtag_uart|rvalid~0_combout\);

-- Location: FF_X48_Y40_N13
\inst2|jtag_uart|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|rvalid~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|rvalid~q\);

-- Location: LCCOMB_X48_Y40_N10
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder_combout\ = \inst2|jtag_uart|rvalid~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|rvalid~q\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: FF_X48_Y40_N11
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X48_Y40_N0
\inst2|rsp_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~16_combout\ = (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst2|timer_s1_translator|av_readdata_pre\(15)) # ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15))))) # (!\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(15),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	combout => \inst2|rsp_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X48_Y40_N6
\inst2|rsp_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~15_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~11_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~9_combout\,
	datad => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X48_Y40_N30
\inst2|rsp_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~17_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~16_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~15_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datab => \inst2|rsp_xbar_mux_001|src_payload~16_combout\,
	datac => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~15_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~17_combout\);

-- Location: FF_X48_Y40_N31
\inst2|cpu|d_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(15));

-- Location: LCCOMB_X46_Y34_N22
\inst2|cpu|av_sign_bit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(31),
	datab => \inst2|cpu|av_sign_bit~1_combout\,
	datac => \inst2|cpu|av_sign_bit~0_combout\,
	datad => \inst2|cpu|d_readdata_d1\(15),
	combout => \inst2|cpu|av_sign_bit~2_combout\);

-- Location: LCCOMB_X54_Y37_N4
\inst2|rsp_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~30_combout\ = (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(28)) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|rsp_xbar_mux|src_data[28]~32_combout\)))) # (!\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|rsp_xbar_mux|src_data[28]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \inst2|rsp_xbar_mux|src_data[28]~32_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~30_combout\);

-- Location: FF_X54_Y37_N5
\inst2|cpu|d_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(28));

-- Location: LCCOMB_X45_Y33_N14
\inst2|cpu|av_ld_byte3_data[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_ld_signed~q\,
	datab => \inst2|cpu|M_iw\(4),
	datac => \inst2|cpu|av_sign_bit~2_combout\,
	datad => \inst2|cpu|d_readdata_d1\(28),
	combout => \inst2|cpu|av_ld_byte3_data[4]~3_combout\);

-- Location: FF_X45_Y33_N15
\inst2|cpu|av_ld_data_aligned_or_div[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_byte3_data[4]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(28));

-- Location: LCCOMB_X45_Y36_N20
\inst2|cpu|E_st_data[28]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(12),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_iw\(3),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|cpu|E_st_data[28]~17_combout\);

-- Location: LCCOMB_X45_Y33_N12
\inst2|cpu|E_st_data[28]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[28]~16_combout\,
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|av_ld_or_div_done~q\,
	datad => \inst2|cpu|E_st_data[28]~17_combout\,
	combout => \inst2|cpu|E_st_data[28]~18_combout\);

-- Location: LCCOMB_X45_Y33_N22
\inst2|cpu|E_st_data[28]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(28),
	datab => \inst2|cpu|av_ld_data_aligned_or_div\(28),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|E_st_data[28]~18_combout\,
	combout => \inst2|cpu|E_st_data[28]~19_combout\);

-- Location: LCCOMB_X48_Y33_N24
\inst2|cpu|M_st_data[28]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[28]~21_combout\,
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|E_st_data[28]~19_combout\,
	combout => \inst2|cpu|M_st_data[28]~17_combout\);

-- Location: LCCOMB_X39_Y33_N30
\inst2|cpu|E_st_data[28]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_prelim\(12),
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_iw\(3),
	datad => \inst2|cpu|E_src2_prelim\(4),
	combout => \inst2|cpu|E_st_data[28]~22_combout\);

-- Location: LCCOMB_X48_Y33_N8
\inst2|cpu|E_st_data[28]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_src2_prelim\(28),
	datad => \inst2|cpu|E_st_data[28]~22_combout\,
	combout => \inst2|cpu|E_st_data[28]~23_combout\);

-- Location: FF_X48_Y33_N25
\inst2|cpu|M_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[28]~17_combout\,
	asdata => \inst2|cpu|E_st_data[28]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(28));

-- Location: LCCOMB_X48_Y33_N20
\inst2|cmd_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~11_combout\ = (\inst2|cpu|M_st_data\(28) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(28),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: M9K_X87_Y22_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y11_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y16_N22
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~45_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252~portadataout\) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~44_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a220~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a252~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~45_combout\);

-- Location: M9K_X87_Y14_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y12_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y16_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a92~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\);

-- Location: LCCOMB_X83_Y16_N10
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a60~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a124~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~46_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\);

-- Location: LCCOMB_X83_Y16_N20
\inst2|rsp_xbar_mux|src_data[28]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[28]~32_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~45_combout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~45_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~47_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[28]~32_combout\);

-- Location: LCCOMB_X54_Y37_N28
\inst2|rsp_xbar_mux|src_data[28]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[28]~66_combout\ = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(28)) # ((\inst2|rsp_xbar_mux|src_data[28]~32_combout\ & 
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (((\inst2|rsp_xbar_mux|src_data[28]~32_combout\ & \inst2|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	datac => \inst2|rsp_xbar_mux|src_data[28]~32_combout\,
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data[28]~66_combout\);

-- Location: FF_X54_Y37_N29
\inst2|cpu|i_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[28]~66_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(28));

-- Location: LCCOMB_X54_Y40_N26
\inst2|rsp_xbar_mux|src_data[29]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[29]~67_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~29_combout\,
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~31_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[29]~67_combout\);

-- Location: LCCOMB_X54_Y40_N16
\inst2|rsp_xbar_mux|src_data[29]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[29]~82_combout\ = (\inst2|rsp_xbar_mux|src_data[29]~67_combout\) # ((!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & 
-- (\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datab => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst2|rsp_xbar_mux|src_data[29]~67_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \inst2|rsp_xbar_mux|src_data[29]~82_combout\);

-- Location: FF_X54_Y40_N17
\inst2|cpu|i_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[29]~82_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(29));

-- Location: LCCOMB_X41_Y32_N6
\inst2|cmd_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~29_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(30),
	combout => \inst2|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: M9K_X75_Y25_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y24_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y39_N24
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a94~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\);

-- Location: LCCOMB_X47_Y39_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a62~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a126~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~118_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\);

-- Location: LCCOMB_X47_Y39_N14
\inst2|rsp_xbar_mux|src_data[30]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[30]~68_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~117_combout\,
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~119_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[30]~68_combout\);

-- Location: LCCOMB_X47_Y39_N26
\inst2|rsp_xbar_mux|src_data[30]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[30]~83_combout\ = (\inst2|rsp_xbar_mux|src_data[30]~68_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst2|rsp_xbar_mux|src_data[30]~68_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux|src_data[30]~83_combout\);

-- Location: FF_X47_Y39_N27
\inst2|cpu|i_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[30]~83_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(30));

-- Location: LCCOMB_X51_Y33_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[31]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31),
	datad => \inst2|cmd_xbar_mux|src_data\(46),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[31]~3_combout\);

-- Location: FF_X51_Y33_N3
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[31]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X51_Y33_N10
\inst2|rsp_xbar_mux|src_data[31]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[31]~69_combout\ = (\inst2|rsp_xbar_mux|src_data[31]~26_combout\ & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(31))))) # (!\inst2|rsp_xbar_mux|src_data[31]~26_combout\ & (((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[31]~26_combout\,
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \inst2|rsp_xbar_mux|src_data[31]~69_combout\);

-- Location: FF_X51_Y33_N11
\inst2|cpu|i_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[31]~69_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(31));

-- Location: M9K_X55_Y34_N0
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst2|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|cpu|i_readdatavalid_d1~q\,
	portbre => \inst2|cpu|W_stall~2_combout\,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	clk1 => \INPUT_CLOCK~inputclkctrl_outclk\,
	ena0 => \inst2|cpu|i_readdatavalid_d1~q\,
	ena1 => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y36_N0
\inst2|cpu|E_src1_prelim[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src1_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst2|cpu|W_wr_data\(5),
	combout => \inst2|cpu|E_src1_prelim[5]~6_combout\);

-- Location: FF_X38_Y36_N1
\inst2|cpu|E_src1_prelim[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[5]~6_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[5]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(5));

-- Location: LCCOMB_X38_Y36_N8
\inst2|cpu|E_src1[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src1_prelim\(5),
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[5]~2_combout\,
	combout => \inst2|cpu|E_src1[5]~0_combout\);

-- Location: FF_X39_Y37_N11
\inst2|cpu|M_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[5]~7_combout\,
	asdata => \inst2|cpu|E_src1[5]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(5));

-- Location: LCCOMB_X39_Y37_N4
\inst2|cpu|M_shift_rot_result[4]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(3),
	datad => \inst2|cpu|M_shift_rot_result\(5),
	combout => \inst2|cpu|M_shift_rot_result[4]~6_combout\);

-- Location: FF_X39_Y37_N5
\inst2|cpu|M_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[4]~6_combout\,
	asdata => \inst2|cpu|E_src1[4]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(4));

-- Location: LCCOMB_X39_Y37_N14
\inst2|cpu|M_shift_rot_result[3]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(4),
	datad => \inst2|cpu|M_shift_rot_result\(2),
	combout => \inst2|cpu|M_shift_rot_result[3]~5_combout\);

-- Location: LCCOMB_X40_Y36_N22
\inst2|cpu|E_src1[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_prelim\(3),
	datab => \inst2|cpu|M_wr_data_unfiltered[3]~5_combout\,
	datad => \inst2|cpu|E_src1_hazard_M~q\,
	combout => \inst2|cpu|E_src1[3]~3_combout\);

-- Location: FF_X39_Y37_N15
\inst2|cpu|M_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[3]~5_combout\,
	asdata => \inst2|cpu|E_src1[3]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(3));

-- Location: LCCOMB_X40_Y36_N12
\inst2|cpu|E_st_data[27]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(11),
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|M_shift_rot_result\(3),
	combout => \inst2|cpu|E_st_data[27]~28_combout\);

-- Location: LCCOMB_X41_Y36_N8
\inst2|cpu|E_st_data[27]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_st_data[27]~28_combout\,
	datad => \inst2|cpu|M_shift_rot_result\(27),
	combout => \inst2|cpu|E_st_data[27]~29_combout\);

-- Location: LCCOMB_X41_Y36_N16
\inst2|cpu|M_st_data[27]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_st_data[27]~27_combout\,
	datab => \inst2|cpu|E_st_data[27]~29_combout\,
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_st_data[27]~14_combout\);

-- Location: LCCOMB_X40_Y36_N14
\inst2|cpu|E_st_data[27]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_prelim\(11),
	datab => \inst2|cpu|E_iw\(3),
	datac => \inst2|cpu|E_iw\(4),
	datad => \inst2|cpu|E_src2_prelim\(3),
	combout => \inst2|cpu|E_st_data[27]~30_combout\);

-- Location: LCCOMB_X41_Y36_N18
\inst2|cpu|E_st_data[27]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_iw\(4),
	datac => \inst2|cpu|E_src2_prelim\(27),
	datad => \inst2|cpu|E_st_data[27]~30_combout\,
	combout => \inst2|cpu|E_st_data[27]~31_combout\);

-- Location: FF_X41_Y36_N17
\inst2|cpu|M_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[27]~14_combout\,
	asdata => \inst2|cpu|E_st_data[27]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(27));

-- Location: LCCOMB_X41_Y36_N30
\inst2|cmd_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~15_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(27),
	combout => \inst2|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: M9K_X75_Y50_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y59_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y44_N14
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a91~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\);

-- Location: M9K_X75_Y58_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y54_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y44_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~62_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a59~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a123~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\);

-- Location: LCCOMB_X83_Y44_N26
\inst2|rsp_xbar_mux|src_data[27]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[27]~34_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~61_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~63_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[27]~34_combout\);

-- Location: LCCOMB_X54_Y36_N24
\inst2|rsp_xbar_mux|src_data[27]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[27]~65_combout\ = (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & ((\inst2|rsp_xbar_demux|src0_valid~combout\) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|rsp_xbar_mux|src_data[27]~34_combout\)))) # (!\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|rsp_xbar_mux|src_data[27]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|rsp_xbar_mux|src_data[27]~34_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[27]~65_combout\);

-- Location: FF_X54_Y36_N25
\inst2|cpu|i_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[27]~65_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(27));

-- Location: LCCOMB_X40_Y37_N2
\inst2|cpu|F_iw[29]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst2|cpu|F_iw[29]~28_combout\);

-- Location: FF_X40_Y37_N3
\inst2|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[29]~28_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(29));

-- Location: FF_X40_Y37_N17
\inst2|cpu|W_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_dst_regnum\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_dst_regnum\(2));

-- Location: LCCOMB_X40_Y37_N16
\inst2|cpu|D_src1_hazard_W~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_dst_regnum\(3),
	datab => \inst2|cpu|D_iw\(29),
	datac => \inst2|cpu|W_dst_regnum\(2),
	datad => \inst2|cpu|D_iw\(30),
	combout => \inst2|cpu|D_src1_hazard_W~2_combout\);

-- Location: LCCOMB_X44_Y37_N28
\inst2|cpu|D_src1_hazard_W\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src1_hazard_W~1_combout\,
	datab => \inst2|cpu|D_src1_hazard_W~0_combout\,
	datac => \inst2|cpu|D_ctrl_a_not_src~0_combout\,
	datad => \inst2|cpu|D_src1_hazard_W~2_combout\,
	combout => \inst2|cpu|D_src1_hazard_W~combout\);

-- Location: LCCOMB_X36_Y36_N30
\inst2|cpu|E_src1_prelim[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datab => \inst2|cpu|D_src1_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(8),
	combout => \inst2|cpu|E_src1_prelim[8]~9_combout\);

-- Location: FF_X36_Y36_N31
\inst2|cpu|E_src1_prelim[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[8]~9_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[8]~67_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(8));

-- Location: LCCOMB_X39_Y35_N24
\inst2|cpu|E_src1[8]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_hazard_M~q\,
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|E_src1_prelim\(8),
	combout => \inst2|cpu|E_src1[8]~18_combout\);

-- Location: LCCOMB_X39_Y35_N18
\inst2|cpu|E_src1[8]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[8]~34_combout\,
	datab => \inst2|cpu|E_src1[8]~18_combout\,
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	datad => \inst2|cpu|M_shift_rot_result\(8),
	combout => \inst2|cpu|E_src1[8]~19_combout\);

-- Location: LCCOMB_X39_Y35_N14
\inst2|cpu|E_alu_result[8]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_src1[8]~19_combout\,
	datac => \inst2|cpu|E_src2[8]~14_combout\,
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[8]~35_combout\);

-- Location: LCCOMB_X47_Y35_N10
\inst2|cpu|E_alu_result[8]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|E_ctrl_retaddr~q\,
	datac => \inst2|cpu|E_extra_pc\(6),
	datad => \inst2|cpu|Add8|auto_generated|result_int[9]~18_combout\,
	combout => \inst2|cpu|E_alu_result[8]~34_combout\);

-- Location: LCCOMB_X47_Y35_N14
\inst2|cpu|E_alu_result[8]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_alu_result[8]~35_combout\,
	datac => \inst2|cpu|E_ctrl_logic~q\,
	datad => \inst2|cpu|E_alu_result[8]~34_combout\,
	combout => \inst2|cpu|E_alu_result[8]~36_combout\);

-- Location: FF_X47_Y35_N15
\inst2|cpu|M_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[8]~36_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(8));

-- Location: LCCOMB_X47_Y35_N28
\inst2|cmd_xbar_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(44) = (\inst2|cmd_xbar_mux|saved_grant\(0) & ((\inst2|cpu|ic_fill_line\(3)) # ((\inst2|cpu|M_alu_result\(8) & \inst2|cmd_xbar_mux|saved_grant\(1))))) # (!\inst2|cmd_xbar_mux|saved_grant\(0) & (((\inst2|cpu|M_alu_result\(8) & 
-- \inst2|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(0),
	datab => \inst2|cpu|ic_fill_line\(3),
	datac => \inst2|cpu|M_alu_result\(8),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_data\(44));

-- Location: LCCOMB_X51_Y34_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[21]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21),
	datac => \inst2|cmd_xbar_mux|src_data\(46),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[21]~5_combout\);

-- Location: FF_X51_Y34_N3
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[21]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X51_Y34_N22
\inst2|rsp_xbar_mux|src_data[21]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[21]~64_combout\ = (\inst2|rsp_xbar_mux|src_data[21]~28_combout\ & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(21))))) # (!\inst2|rsp_xbar_mux|src_data[21]~28_combout\ & (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[21]~28_combout\,
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \inst2|rsp_xbar_mux|src_data[21]~64_combout\);

-- Location: FF_X51_Y34_N23
\inst2|cpu|i_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[21]~64_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(21));

-- Location: LCCOMB_X37_Y36_N0
\inst2|cpu|E_src1_prelim[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(7),
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[7]~8_combout\);

-- Location: FF_X37_Y36_N1
\inst2|cpu|E_src1_prelim[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[7]~8_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[7]~35_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(7));

-- Location: LCCOMB_X37_Y37_N26
\inst2|cpu|E_src1[7]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[7]~35_combout\,
	datad => \inst2|cpu|E_src1_prelim\(7),
	combout => \inst2|cpu|E_src1[7]~20_combout\);

-- Location: LCCOMB_X43_Y36_N12
\inst2|cpu|E_alu_result[7]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[7]~15_combout\,
	datab => \inst2|cpu|E_compare_op\(0),
	datac => \inst2|cpu|E_src1[7]~20_combout\,
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[7]~38_combout\);

-- Location: FF_X49_Y38_N25
\inst2|cpu|D_pc_plus_one[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(5));

-- Location: FF_X50_Y38_N17
\inst2|cpu|D_br_taken_waddr_partial[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_br_taken_waddr_partial[5]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_br_taken_waddr_partial\(5));

-- Location: LCCOMB_X49_Y38_N6
\inst2|cpu|D_extra_pc[5]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(21),
	datab => \inst2|cpu|D_pc_plus_one\(5),
	datac => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst2|cpu|D_br_taken_waddr_partial\(5),
	combout => \inst2|cpu|D_extra_pc[5]~13_combout\);

-- Location: FF_X49_Y38_N7
\inst2|cpu|E_extra_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[5]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(5));

-- Location: LCCOMB_X47_Y36_N10
\inst2|cpu|E_alu_result[7]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|E_extra_pc\(5),
	datac => \inst2|cpu|Add8|auto_generated|result_int[8]~16_combout\,
	datad => \inst2|cpu|E_ctrl_retaddr~q\,
	combout => \inst2|cpu|E_alu_result[7]~37_combout\);

-- Location: LCCOMB_X47_Y36_N8
\inst2|cpu|E_alu_result[7]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_logic~q\,
	datab => \inst2|cpu|E_alu_result[7]~38_combout\,
	datad => \inst2|cpu|E_alu_result[7]~37_combout\,
	combout => \inst2|cpu|E_alu_result[7]~39_combout\);

-- Location: FF_X47_Y36_N9
\inst2|cpu|M_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[7]~39_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(7));

-- Location: LCCOMB_X47_Y35_N18
\inst2|cmd_xbar_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(43) = (\inst2|cpu|ic_fill_line\(2) & ((\inst2|cmd_xbar_mux|saved_grant\(0)) # ((\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_alu_result\(7))))) # (!\inst2|cpu|ic_fill_line\(2) & (\inst2|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst2|cpu|M_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_line\(2),
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|cpu|M_alu_result\(7),
	datad => \inst2|cmd_xbar_mux|saved_grant\(0),
	combout => \inst2|cmd_xbar_mux|src_data\(43));

-- Location: LCCOMB_X54_Y37_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|src_data\(46),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[5]~4_combout\);

-- Location: FF_X54_Y37_N19
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[5]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: FF_X53_Y35_N11
\inst2|led_out|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out|data_out\(5));

-- Location: LCCOMB_X53_Y35_N4
\inst2|led_out|readdata[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|readdata\(5) = (!\inst2|cpu|M_alu_result\(2) & (!\inst2|cpu|M_alu_result\(3) & \inst2|led_out|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|led_out|data_out\(5),
	combout => \inst2|led_out|readdata\(5));

-- Location: FF_X53_Y35_N5
\inst2|led_out_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|readdata\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X54_Y37_N20
\inst2|rsp_xbar_mux_001|src_data[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[5]~8_combout\ = (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(5)) # ((\inst2|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|led_out_s1_translator|av_readdata_pre\(5))))) # (!\inst2|rsp_xbar_demux|src1_valid~combout\ & (((\inst2|led_out_s1_translator|read_latency_shift_reg\(0) & \inst2|led_out_s1_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	datac => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|led_out_s1_translator|av_readdata_pre\(5),
	combout => \inst2|rsp_xbar_mux_001|src_data[5]~8_combout\);

-- Location: LCCOMB_X54_Y37_N8
\inst2|rsp_xbar_mux_001|src_data[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[5]~9_combout\ = (\inst2|rsp_xbar_mux_001|src_data[5]~7_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[5]~8_combout\) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & \inst2|rsp_xbar_mux|src_data[5]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[5]~7_combout\,
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|rsp_xbar_mux_001|src_data[5]~8_combout\,
	datad => \inst2|rsp_xbar_mux|src_data[5]~27_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[5]~9_combout\);

-- Location: FF_X54_Y37_N9
\inst2|cpu|d_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_data[5]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(5));

-- Location: LCCOMB_X47_Y33_N2
\inst2|cpu|av_ld_data_aligned_or_div[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_readdata_d1\(21),
	datab => \inst2|cpu|d_readdata_d1\(5),
	datad => \inst2|cpu|M_ld_align_sh16~combout\,
	combout => \inst2|cpu|av_ld_data_aligned_or_div[5]~6_combout\);

-- Location: FF_X47_Y33_N3
\inst2|cpu|av_ld_data_aligned_or_div[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[5]~6_combout\,
	asdata => \inst2|cpu|av_ld_data_aligned_or_div[13]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(5));

-- Location: LCCOMB_X40_Y34_N20
\inst2|cpu|M_wr_data_unfiltered[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(5),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(5),
	combout => \inst2|cpu|M_wr_data_unfiltered[5]~1_combout\);

-- Location: LCCOMB_X40_Y33_N28
\inst2|cpu|M_wr_data_unfiltered[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(5),
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[5]~1_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[5]~2_combout\);

-- Location: FF_X40_Y33_N29
\inst2|cpu|W_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[5]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(5));

-- Location: LCCOMB_X37_Y37_N2
\inst2|cpu|E_src2_prelim[5]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(5),
	combout => \inst2|cpu|E_src2_prelim[5]~7_combout\);

-- Location: FF_X37_Y37_N3
\inst2|cpu|E_src2_prelim[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[5]~7_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[5]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(5));

-- Location: LCCOMB_X40_Y33_N24
\inst2|cpu|M_st_data[21]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data[21]~25_combout\,
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|E_src2_prelim\(5),
	datad => \inst2|cpu|M_wr_data_unfiltered[5]~1_combout\,
	combout => \inst2|cpu|M_st_data[21]~18_combout\);

-- Location: LCCOMB_X40_Y33_N18
\inst2|cpu|Add8|auto_generated|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst2|cpu|E_src2_imm\(5),
	datad => \inst2|cpu|M_st_data[21]~18_combout\,
	combout => \inst2|cpu|Add8|auto_generated|_~0_combout\);

-- Location: LCCOMB_X44_Y36_N26
\inst2|cpu|Add8|auto_generated|result_int[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[5]~0_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~0_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[5]~11\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[6]~12_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[6]~13\);

-- Location: FF_X50_Y38_N15
\inst2|cpu|D_br_taken_waddr_partial[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_br_taken_waddr_partial[4]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_br_taken_waddr_partial\(4));

-- Location: FF_X49_Y38_N23
\inst2|cpu|D_pc_plus_one[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(4));

-- Location: LCCOMB_X49_Y38_N8
\inst2|cpu|D_extra_pc[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(21),
	datab => \inst2|cpu|D_br_taken_waddr_partial\(4),
	datac => \inst2|cpu|D_pc_plus_one\(4),
	datad => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst2|cpu|D_extra_pc[4]~14_combout\);

-- Location: FF_X49_Y38_N9
\inst2|cpu|E_extra_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[4]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(4));

-- Location: LCCOMB_X47_Y35_N12
\inst2|cpu|E_alu_result[6]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|E_ctrl_retaddr~q\,
	datac => \inst2|cpu|Add8|auto_generated|result_int[7]~14_combout\,
	datad => \inst2|cpu|E_extra_pc\(4),
	combout => \inst2|cpu|E_alu_result[6]~40_combout\);

-- Location: LCCOMB_X47_Y35_N24
\inst2|cpu|E_alu_result[6]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result[6]~41_combout\,
	datac => \inst2|cpu|E_ctrl_logic~q\,
	datad => \inst2|cpu|E_alu_result[6]~40_combout\,
	combout => \inst2|cpu|E_alu_result[6]~42_combout\);

-- Location: FF_X47_Y35_N25
\inst2|cpu|M_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[6]~42_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(6));

-- Location: LCCOMB_X47_Y35_N8
\inst2|cmd_xbar_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(42) = (\inst2|cmd_xbar_mux|saved_grant\(0) & ((\inst2|cpu|ic_fill_line\(1)) # ((\inst2|cpu|M_alu_result\(6) & \inst2|cmd_xbar_mux|saved_grant\(1))))) # (!\inst2|cmd_xbar_mux|saved_grant\(0) & (\inst2|cpu|M_alu_result\(6) & 
-- ((\inst2|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(0),
	datab => \inst2|cpu|M_alu_result\(6),
	datac => \inst2|cpu|ic_fill_line\(1),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_data\(42));

-- Location: LCCOMB_X48_Y33_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(40),
	datab => \inst2|cmd_xbar_mux|src_data\(42),
	datac => \inst2|cmd_xbar_mux|src_data\(39),
	datad => \inst2|cmd_xbar_mux|src_data\(41),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X53_Y33_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux|src_data\(44),
	datad => \inst2|cmd_xbar_mux|src_data\(43),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X53_Y33_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(45),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \inst2|cmd_xbar_mux|src_data\(46),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X52_Y33_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(38),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X52_Y33_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0_combout\,
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst2|cmd_xbar_mux|WideOr1~combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~4_combout\);

-- Location: FF_X53_Y33_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X53_Y33_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(38),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: LCCOMB_X47_Y32_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[9]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(46),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[9]~19_combout\);

-- Location: FF_X47_Y32_N21
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[9]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X47_Y32_N4
\inst2|rsp_xbar_mux|src_data[9]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[9]~62_combout\ = (\inst2|rsp_xbar_mux|src_data[9]~38_combout\ & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(9))))) # 
-- (!\inst2|rsp_xbar_mux|src_data[9]~38_combout\ & (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[9]~38_combout\,
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	combout => \inst2|rsp_xbar_mux|src_data[9]~62_combout\);

-- Location: FF_X47_Y32_N5
\inst2|cpu|i_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[9]~62_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(9));

-- Location: LCCOMB_X45_Y37_N24
\inst2|cpu|F_iw[7]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw[10]~0_combout\,
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst2|cpu|F_iw[7]~32_combout\);

-- Location: FF_X45_Y37_N25
\inst2|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[7]~32_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(7));

-- Location: LCCOMB_X45_Y35_N22
\inst2|cpu|D_src2_imm[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(2),
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datad => \inst2|cpu|D_iw\(7),
	combout => \inst2|cpu|D_src2_imm[1]~4_combout\);

-- Location: FF_X45_Y35_N23
\inst2|cpu|E_src2_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[1]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(1));

-- Location: LCCOMB_X45_Y37_N18
\inst2|cpu|Add8|auto_generated|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst2|cpu|E_src2_imm\(1),
	datad => \inst2|cpu|M_st_data[17]~7_combout\,
	combout => \inst2|cpu|Add8|auto_generated|_~4_combout\);

-- Location: LCCOMB_X44_Y36_N20
\inst2|cpu|Add8|auto_generated|result_int[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[2]~4_combout\,
	datab => \inst2|cpu|Add8|auto_generated|_~3_combout\,
	datad => VCC,
	cin => \inst2|cpu|Add8|auto_generated|result_int[2]~5\,
	combout => \inst2|cpu|Add8|auto_generated|result_int[3]~6_combout\,
	cout => \inst2|cpu|Add8|auto_generated|result_int[3]~7\);

-- Location: FF_X49_Y38_N17
\inst2|cpu|D_pc_plus_one[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(1));

-- Location: LCCOMB_X49_Y38_N2
\inst2|cpu|D_extra_pc[1]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(21),
	datab => \inst2|cpu|D_pc_plus_one\(1),
	datac => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst2|cpu|D_br_taken_waddr_partial\(1),
	combout => \inst2|cpu|D_extra_pc[1]~16_combout\);

-- Location: FF_X49_Y38_N3
\inst2|cpu|E_extra_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[1]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(1));

-- Location: LCCOMB_X45_Y36_N2
\inst2|cpu|E_alu_result[3]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|Add8|auto_generated|result_int[4]~8_combout\,
	datac => \inst2|cpu|E_extra_pc\(1),
	datad => \inst2|cpu|E_ctrl_retaddr~q\,
	combout => \inst2|cpu|E_alu_result[3]~46_combout\);

-- Location: LCCOMB_X45_Y36_N8
\inst2|cpu|E_alu_result[3]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_alu_result[3]~47_combout\,
	datad => \inst2|cpu|E_alu_result[3]~46_combout\,
	combout => \inst2|cpu|E_alu_result[3]~48_combout\);

-- Location: FF_X45_Y36_N9
\inst2|cpu|M_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[3]~48_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(3));

-- Location: LCCOMB_X48_Y33_N30
\inst2|cmd_xbar_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(39) = (\inst2|cpu|ic_fill_ap_offset\(1) & ((\inst2|cmd_xbar_mux|saved_grant\(0)) # ((\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|cpu|M_alu_result\(3))))) # (!\inst2|cpu|ic_fill_ap_offset\(1) & 
-- (\inst2|cmd_xbar_mux|saved_grant\(1) & (\inst2|cpu|M_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_ap_offset\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|cmd_xbar_mux|saved_grant\(0),
	combout => \inst2|cmd_xbar_mux|src_data\(39));

-- Location: LCCOMB_X47_Y32_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[8]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(46),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[8]~22_combout\);

-- Location: FF_X47_Y32_N25
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[8]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X47_Y32_N22
\inst2|rsp_xbar_mux|src_data[8]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[8]~63_combout\ = (\inst2|rsp_xbar_mux|src_data[8]~41_combout\ & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(8))))) # 
-- (!\inst2|rsp_xbar_mux|src_data[8]~41_combout\ & (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[8]~41_combout\,
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \inst2|rsp_xbar_mux|src_data[8]~63_combout\);

-- Location: FF_X47_Y32_N23
\inst2|cpu|i_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[8]~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(8));

-- Location: LCCOMB_X38_Y36_N28
\inst2|cpu|E_src1_prelim[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src1_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst2|cpu|W_wr_data\(2),
	combout => \inst2|cpu|E_src1_prelim[2]~3_combout\);

-- Location: FF_X38_Y36_N29
\inst2|cpu|E_src1_prelim[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[2]~3_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[2]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(2));

-- Location: LCCOMB_X38_Y36_N10
\inst2|cpu|E_src1[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[2]~7_combout\,
	datad => \inst2|cpu|E_src1_prelim\(2),
	combout => \inst2|cpu|E_src1[2]~4_combout\);

-- Location: LCCOMB_X43_Y36_N4
\inst2|cpu|E_alu_result[2]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2[2]~20_combout\,
	datab => \inst2|cpu|E_compare_op\(0),
	datac => \inst2|cpu|E_src1[2]~4_combout\,
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[2]~50_combout\);

-- Location: FF_X49_Y38_N15
\inst2|cpu|D_pc_plus_one[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(0));

-- Location: FF_X50_Y38_N7
\inst2|cpu|D_br_taken_waddr_partial[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_br_taken_waddr_partial[0]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_br_taken_waddr_partial\(0));

-- Location: LCCOMB_X49_Y38_N12
\inst2|cpu|D_extra_pc[0]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(21),
	datab => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst2|cpu|D_pc_plus_one\(0),
	datad => \inst2|cpu|D_br_taken_waddr_partial\(0),
	combout => \inst2|cpu|D_extra_pc[0]~17_combout\);

-- Location: FF_X49_Y38_N13
\inst2|cpu|E_extra_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[0]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(0));

-- Location: LCCOMB_X45_Y36_N24
\inst2|cpu|E_alu_result[2]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|Add8|auto_generated|result_int[3]~6_combout\,
	datac => \inst2|cpu|E_extra_pc\(0),
	datad => \inst2|cpu|E_ctrl_retaddr~q\,
	combout => \inst2|cpu|E_alu_result[2]~49_combout\);

-- Location: LCCOMB_X45_Y36_N10
\inst2|cpu|E_alu_result[2]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_alu_result[2]~50_combout\,
	datad => \inst2|cpu|E_alu_result[2]~49_combout\,
	combout => \inst2|cpu|E_alu_result[2]~51_combout\);

-- Location: FF_X45_Y36_N11
\inst2|cpu|M_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[2]~51_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(2));

-- Location: LCCOMB_X48_Y33_N10
\inst2|cmd_xbar_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(38) = (\inst2|cpu|ic_fill_ap_offset\(0) & ((\inst2|cmd_xbar_mux|saved_grant\(0)) # ((\inst2|cpu|M_alu_result\(2) & \inst2|cmd_xbar_mux|saved_grant\(1))))) # (!\inst2|cpu|ic_fill_ap_offset\(0) & (\inst2|cpu|M_alu_result\(2) & 
-- (\inst2|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_ap_offset\(0),
	datab => \inst2|cpu|M_alu_result\(2),
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cmd_xbar_mux|saved_grant\(0),
	combout => \inst2|cmd_xbar_mux|src_data\(38));

-- Location: LCCOMB_X51_Y33_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[10]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst2|cmd_xbar_mux|src_data\(46),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[10]~16_combout\);

-- Location: FF_X51_Y33_N23
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[10]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X51_Y32_N2
\inst2|cmd_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~18_combout\ = (\inst2|cpu|M_st_data\(10) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(10),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: M9K_X33_Y12_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y5_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N30
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & 
-- !\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a74~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\);

-- Location: LCCOMB_X34_Y17_N16
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106~portadataout\) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42~portadataout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a42~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a106~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~74_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\);

-- Location: LCCOMB_X51_Y33_N28
\inst2|rsp_xbar_mux|src_data[10]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[10]~61_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\,
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data[10]~61_combout\);

-- Location: LCCOMB_X51_Y33_N16
\inst2|rsp_xbar_mux|src_data[10]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[10]~81_combout\ = (\inst2|rsp_xbar_mux|src_data[10]~61_combout\) # ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \inst2|rsp_xbar_mux|src_data[10]~61_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[10]~81_combout\);

-- Location: FF_X51_Y33_N17
\inst2|cpu|i_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[10]~81_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(10));

-- Location: LCCOMB_X48_Y35_N8
\inst2|cpu|F_iw[11]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst2|cpu|F_iw[11]~18_combout\);

-- Location: FF_X48_Y35_N9
\inst2|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[11]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(11));

-- Location: LCCOMB_X40_Y33_N0
\inst2|cpu|D_src2_imm[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_iw\(11),
	combout => \inst2|cpu|D_src2_imm[5]~0_combout\);

-- Location: FF_X40_Y33_N1
\inst2|cpu|E_src2_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[5]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(5));

-- Location: LCCOMB_X40_Y33_N14
\inst2|cpu|E_src2[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datad => \inst2|cpu|E_src2_imm\(5),
	combout => \inst2|cpu|E_src2[5]~0_combout\);

-- Location: LCCOMB_X40_Y33_N16
\inst2|cpu|E_src2[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_src2[5]~0_combout\,
	datac => \inst2|cpu|E_src2_prelim\(5),
	datad => \inst2|cpu|M_wr_data_unfiltered[5]~2_combout\,
	combout => \inst2|cpu|E_src2[5]~1_combout\);

-- Location: LCCOMB_X43_Y36_N0
\inst2|cpu|E_alu_result[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[5]~0_combout\,
	datab => \inst2|cpu|E_compare_op\(0),
	datac => \inst2|cpu|E_src2[5]~1_combout\,
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[5]~2_combout\);

-- Location: FF_X50_Y38_N13
\inst2|cpu|D_br_taken_waddr_partial[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_br_taken_waddr_partial[3]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_br_taken_waddr_partial\(3));

-- Location: FF_X49_Y38_N21
\inst2|cpu|D_pc_plus_one[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(3));

-- Location: LCCOMB_X49_Y38_N0
\inst2|cpu|D_extra_pc[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(21),
	datab => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst2|cpu|D_br_taken_waddr_partial\(3),
	datad => \inst2|cpu|D_pc_plus_one\(3),
	combout => \inst2|cpu|D_extra_pc[3]~0_combout\);

-- Location: FF_X49_Y38_N1
\inst2|cpu|E_extra_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[3]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(3));

-- Location: LCCOMB_X47_Y35_N2
\inst2|cpu|E_alu_result[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|E_ctrl_retaddr~q\,
	datac => \inst2|cpu|Add8|auto_generated|result_int[6]~12_combout\,
	datad => \inst2|cpu|E_extra_pc\(3),
	combout => \inst2|cpu|E_alu_result[5]~1_combout\);

-- Location: LCCOMB_X47_Y35_N16
\inst2|cpu|E_alu_result[5]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_alu_result[5]~2_combout\,
	datad => \inst2|cpu|E_alu_result[5]~1_combout\,
	combout => \inst2|cpu|E_alu_result[5]~3_combout\);

-- Location: FF_X47_Y35_N17
\inst2|cpu|M_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[5]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(5));

-- Location: LCCOMB_X51_Y38_N16
\inst2|addr_router_001|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal4~1_combout\ = (\inst2|addr_router_001|Equal2~2_combout\ & (\inst2|cpu|M_alu_result\(5) & (!\inst2|cpu|M_alu_result\(3) & \inst2|cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~2_combout\,
	datab => \inst2|cpu|M_alu_result\(5),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|addr_router_001|Equal4~1_combout\);

-- Location: LCCOMB_X50_Y39_N28
\inst2|sysid_control_slave_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|sysid_control_slave_translator|wait_latency_counter~3_combout\ = (\inst2|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ & (\inst2|sysid_control_slave_translator|wait_latency_counter\(1) $ 
-- (\inst2|sysid_control_slave_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst2|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst2|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \inst2|sysid_control_slave_translator|wait_latency_counter~3_combout\);

-- Location: FF_X50_Y39_N29
\inst2|sysid_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|sysid_control_slave_translator|wait_latency_counter~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X50_Y39_N2
\inst2|sysid_control_slave_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ = (\inst2|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ & !\inst2|sysid_control_slave_translator|wait_latency_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	datad => \inst2|sysid_control_slave_translator|wait_latency_counter\(1),
	combout => \inst2|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X50_Y39_N4
\inst2|sysid_control_slave_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ = (!\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst2|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ & 
-- (\inst2|led_out_s1_translator|wait_latency_counter[1]~0_combout\ & \inst2|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|led_out_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \inst2|addr_router_001|Equal4~1_combout\,
	combout => \inst2|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X50_Y39_N24
\inst2|sysid_control_slave_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|sysid_control_slave_translator|wait_latency_counter~2_combout\ = (\inst2|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ & !\inst2|sysid_control_slave_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst2|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \inst2|sysid_control_slave_translator|wait_latency_counter~2_combout\);

-- Location: FF_X50_Y39_N25
\inst2|sysid_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|sysid_control_slave_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X50_Y39_N18
\inst2|sysid_control_slave_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ = \inst2|sysid_control_slave_translator|wait_latency_counter\(0) $ (((!\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|addr_router_001|Equal4~1_combout\ & \inst2|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|addr_router_001|Equal4~1_combout\,
	datac => \inst2|cpu|d_write~q\,
	datad => \inst2|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \inst2|sysid_control_slave_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X52_Y38_N4
\inst2|sysid_control_slave_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|sysid_control_slave_translator|read_latency_shift_reg~2_combout\ = (\inst2|addr_router_001|Equal4~0_combout\ & (!\inst2|cpu|M_alu_result\(3) & \inst2|cpu|clr_break_line~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal4~0_combout\,
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|cpu|clr_break_line~q\,
	combout => \inst2|sysid_control_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X50_Y39_N22
\inst2|sysid_control_slave_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|sysid_control_slave_translator|read_latency_shift_reg~3_combout\ = (!\inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ & 
-- (\inst2|sysid_control_slave_translator|read_latency_shift_reg~2_combout\ & !\inst2|sysid_control_slave_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg~2_combout\,
	datad => \inst2|sysid_control_slave_translator|wait_latency_counter\(1),
	combout => \inst2|sysid_control_slave_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X51_Y38_N8
\inst2|addr_router_001|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal4~0_combout\ = (\inst2|cpu|M_alu_result\(4) & (\inst2|cpu|M_alu_result\(5) & \inst2|addr_router_001|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(4),
	datab => \inst2|cpu|M_alu_result\(5),
	datac => \inst2|addr_router_001|Equal2~2_combout\,
	combout => \inst2|addr_router_001|Equal4~0_combout\);

-- Location: LCCOMB_X52_Y38_N10
\inst2|cmd_xbar_demux_001|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|sink_ready~0_combout\ = (\inst2|jtag_uart|av_waitrequest~q\ & (!\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|cpu|M_alu_result\(3) & 
-- \inst2|addr_router_001|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|av_waitrequest~q\,
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|addr_router_001|Equal4~0_combout\,
	combout => \inst2|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X51_Y36_N2
\inst2|onchip_mem_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ = (\inst2|cpu|clr_break_line~q\ & !\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|clr_break_line~q\,
	datad => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X51_Y36_N4
\inst2|cmd_xbar_demux_001|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|sink_ready~1_combout\ = (!\inst2|addr_router_001|Equal2~2_combout\ & (\inst2|addr_router_001|Equal1~2_combout\ & (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~2_combout\,
	datab => \inst2|addr_router_001|Equal1~2_combout\,
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \inst2|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X51_Y38_N14
\inst2|cmd_xbar_demux_001|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~2_combout\ = (!\inst2|led_out_s1_translator|read_latency_shift_reg~3_combout\ & (!\inst2|timer_s1_translator|read_latency_shift_reg~2_combout\ & (!\inst2|cmd_xbar_demux_001|sink_ready~0_combout\ & 
-- !\inst2|cmd_xbar_demux_001|sink_ready~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|led_out_s1_translator|read_latency_shift_reg~3_combout\,
	datab => \inst2|timer_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \inst2|cmd_xbar_demux_001|sink_ready~0_combout\,
	datad => \inst2|cmd_xbar_demux_001|sink_ready~1_combout\,
	combout => \inst2|cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X49_Y34_N14
\inst2|cmd_xbar_demux_001|WideOr0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~4_combout\ = (!\inst2|sysid_control_slave_translator|read_latency_shift_reg~3_combout\ & (\inst2|cmd_xbar_demux_001|WideOr0~2_combout\ & 
-- ((\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\) # (!\inst2|cmd_xbar_demux_001|sink_ready~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datab => \inst2|cmd_xbar_demux_001|sink_ready~2_combout\,
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg~3_combout\,
	datad => \inst2|cmd_xbar_demux_001|WideOr0~2_combout\,
	combout => \inst2|cmd_xbar_demux_001|WideOr0~4_combout\);

-- Location: LCCOMB_X49_Y39_N26
\inst2|rsp_xbar_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|WideOr1~0_combout\ = (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (!\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (!\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- !\inst2|led_out_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|led_out_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X51_Y34_N4
\inst2|rsp_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|WideOr1~combout\ = (!\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|rsp_xbar_mux_001|WideOr1~0_combout\ & ((!\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\) # 
-- (!\inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|rsp_xbar_mux_001|WideOr1~0_combout\,
	combout => \inst2|rsp_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X52_Y38_N14
\inst2|cpu_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_data_master_translator|read_accepted~0_combout\ = (\inst2|rsp_xbar_mux_001|WideOr1~combout\ & ((\inst2|cpu_data_master_translator|read_accepted~q\) # ((\inst2|cpu|d_read~q\ & !\inst2|cmd_xbar_demux_001|WideOr0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_read~q\,
	datab => \inst2|cmd_xbar_demux_001|WideOr0~4_combout\,
	datac => \inst2|cpu_data_master_translator|read_accepted~q\,
	datad => \inst2|rsp_xbar_mux_001|WideOr1~combout\,
	combout => \inst2|cpu_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X52_Y38_N15
\inst2|cpu_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_data_master_translator|read_accepted~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X52_Y38_N26
\inst2|cpu_data_master_translator|uav_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_data_master_translator|uav_read~0_combout\ = (!\inst2|cpu_data_master_translator|read_accepted~q\ & \inst2|cpu|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu_data_master_translator|read_accepted~q\,
	datac => \inst2|cpu|d_read~q\,
	combout => \inst2|cpu_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X51_Y38_N22
\inst2|addr_router_001|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal5~0_combout\ = (\inst2|addr_router_001|Equal2~2_combout\ & (\inst2|cpu|M_alu_result\(5) & (\inst2|cpu|M_alu_result\(3) & \inst2|cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~2_combout\,
	datab => \inst2|cpu|M_alu_result\(5),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|addr_router_001|Equal5~0_combout\);

-- Location: LCCOMB_X52_Y38_N8
\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\inst2|jtag_uart|av_waitrequest~q\ & (!\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|cpu_data_master_translator|uav_read~0_combout\ & \inst2|addr_router_001|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|av_waitrequest~q\,
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|cpu_data_master_translator|uav_read~0_combout\,
	datad => \inst2|addr_router_001|Equal5~0_combout\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X52_Y38_N2
\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datac => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X52_Y38_N3
\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X52_Y38_N20
\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst2|jtag_uart|av_waitrequest~q\ & (!\inst2|cpu_data_master_translator|read_accepted~q\ & (\inst2|cpu|d_read~q\ & 
-- \inst2|addr_router_001|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|av_waitrequest~q\,
	datab => \inst2|cpu_data_master_translator|read_accepted~q\,
	datac => \inst2|cpu|d_read~q\,
	datad => \inst2|addr_router_001|Equal5~0_combout\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X52_Y38_N0
\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X52_Y38_N1
\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X52_Y38_N22
\inst2|jtag_uart|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_waitrequest~1_combout\ = (!\inst2|jtag_uart|av_waitrequest~q\ & (!\inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|cpu|M_alu_result\(3) & 
-- \inst2|addr_router_001|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|av_waitrequest~q\,
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|cpu|M_alu_result\(3),
	datad => \inst2|addr_router_001|Equal4~0_combout\,
	combout => \inst2|jtag_uart|av_waitrequest~1_combout\);

-- Location: LCCOMB_X48_Y40_N24
\inst2|jtag_uart|fifo_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|fifo_rd~1_combout\ = (!\inst2|cpu|M_alu_result\(2) & (\inst2|jtag_uart|av_waitrequest~1_combout\ & (\inst2|cpu|d_read~q\ & !\inst2|cpu_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(2),
	datab => \inst2|jtag_uart|av_waitrequest~1_combout\,
	datac => \inst2|cpu|d_read~q\,
	datad => \inst2|cpu_data_master_translator|read_accepted~q\,
	combout => \inst2|jtag_uart|fifo_rd~1_combout\);

-- Location: FF_X48_Y40_N25
\inst2|jtag_uart|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|fifo_rd~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|read_0~q\);

-- Location: LCCOMB_X54_Y39_N22
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: FF_X54_Y39_N23
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X52_Y40_N0
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y40_N1
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y40_N2
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y40_N3
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y40_N4
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y40_N5
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y40_N6
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y40_N7
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y40_N8
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y40_N9
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y40_N10
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X52_Y40_N11
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X53_Y40_N14
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X53_Y40_N15
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X53_Y40_N16
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X53_Y40_N17
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X53_Y40_N18
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X53_Y40_N19
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X53_Y40_N20
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X53_Y40_N21
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X53_Y40_N22
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X53_Y40_N23
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X53_Y40_N24
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X53_Y40_N25
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X54_Y39_N20
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X53_Y39_N10
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst2|jtag_uart|r_val~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X53_Y39_N11
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X53_Y39_N16
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|r_val~q\,
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X51_Y39_N20
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X51_Y39_N21
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X51_Y39_N22
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X51_Y39_N23
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X51_Y39_N24
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X51_Y39_N25
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X51_Y39_N26
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X51_Y39_N27
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X51_Y39_N28
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X51_Y39_N29
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X51_Y39_N30
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) $ 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X51_Y39_N31
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X52_Y39_N0
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y39_N1
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y39_N2
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y39_N3
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y39_N4
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y39_N5
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y39_N6
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y39_N7
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y39_N8
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y39_N9
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y39_N10
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X52_Y39_N11
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X57_Y39_N12
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(5),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCCOMB_X57_Y39_N0
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: FF_X57_Y39_N1
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X57_Y39_N30
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(4),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: LCCOMB_X57_Y39_N2
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X57_Y39_N3
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X56_Y39_N30
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(3),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X57_Y39_N4
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X57_Y39_N5
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X56_Y39_N22
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X56_Y39_N23
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X56_Y39_N4
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X56_Y39_N5
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X56_Y39_N18
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X56_Y39_N19
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X56_Y39_N2
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(6),
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: FF_X56_Y39_N3
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X56_Y39_N0
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X56_Y39_N1
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X56_Y39_N14
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X56_Y39_N15
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X56_Y39_N16
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X56_Y39_N17
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X56_Y39_N20
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X56_Y39_N21
\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: LCCOMB_X49_Y40_N24
\inst2|jtag_uart|av_readdata[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_readdata[2]~5_combout\ = (\inst2|jtag_uart|read_0~q\ & \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|read_0~q\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \inst2|jtag_uart|av_readdata[2]~5_combout\);

-- Location: FF_X49_Y40_N25
\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|av_readdata[2]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X43_Y40_N0
\inst2|timer|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal6~1_combout\ = (!\inst2|cpu|M_alu_result\(3) & (\inst2|cpu|M_alu_result\(2) & !\inst2|cpu|M_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|cpu|M_alu_result\(2),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|Equal6~1_combout\);

-- Location: LCCOMB_X44_Y39_N20
\inst2|timer|control_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|control_wr_strobe~combout\ = (!\inst2|timer_s1_translator|wait_latency_counter\(1) & (\inst2|timer|Equal6~1_combout\ & (\inst2|timer|period_l_wr_strobe~0_combout\ & !\inst2|timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|wait_latency_counter\(1),
	datab => \inst2|timer|Equal6~1_combout\,
	datac => \inst2|timer|period_l_wr_strobe~0_combout\,
	datad => \inst2|timer_s1_translator|wait_latency_counter\(0),
	combout => \inst2|timer|control_wr_strobe~combout\);

-- Location: FF_X46_Y39_N25
\inst2|timer|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|control_register\(2));

-- Location: FF_X45_Y40_N19
\inst2|timer|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|internal_counter\(18),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|counter_snapshot\(18));

-- Location: LCCOMB_X43_Y40_N10
\inst2|timer|Equal6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|Equal6~5_combout\ = (!\inst2|cpu|M_alu_result\(3) & (!\inst2|cpu|M_alu_result\(2) & \inst2|cpu|M_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(3),
	datac => \inst2|cpu|M_alu_result\(2),
	datad => \inst2|cpu|M_alu_result\(4),
	combout => \inst2|timer|Equal6~5_combout\);

-- Location: LCCOMB_X45_Y40_N18
\inst2|timer|read_mux_out[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out[2]~24_combout\ = (\inst2|timer|counter_snapshot\(2) & ((\inst2|timer|Equal6~5_combout\) # ((\inst2|timer|Equal6~4_combout\ & \inst2|timer|counter_snapshot\(18))))) # (!\inst2|timer|counter_snapshot\(2) & 
-- (\inst2|timer|Equal6~4_combout\ & (\inst2|timer|counter_snapshot\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|counter_snapshot\(2),
	datab => \inst2|timer|Equal6~4_combout\,
	datac => \inst2|timer|counter_snapshot\(18),
	datad => \inst2|timer|Equal6~5_combout\,
	combout => \inst2|timer|read_mux_out[2]~24_combout\);

-- Location: LCCOMB_X43_Y40_N18
\inst2|timer|read_mux_out[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|read_mux_out\(2) = (\inst2|timer|read_mux_out[2]~23_combout\) # ((\inst2|timer|read_mux_out[2]~24_combout\) # ((\inst2|timer|Equal6~1_combout\ & \inst2|timer|control_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|read_mux_out[2]~23_combout\,
	datab => \inst2|timer|Equal6~1_combout\,
	datac => \inst2|timer|control_register\(2),
	datad => \inst2|timer|read_mux_out[2]~24_combout\,
	combout => \inst2|timer|read_mux_out\(2));

-- Location: FF_X43_Y40_N19
\inst2|timer|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|read_mux_out\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|readdata\(2));

-- Location: FF_X49_Y40_N15
\inst2|timer_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|timer|readdata\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X49_Y40_N14
\inst2|rsp_xbar_mux_001|src_data[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[2]~16_combout\ = (\inst2|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst2|timer_s1_translator|av_readdata_pre\(2)) # ((\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2) & 
-- \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|timer_s1_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2) & 
-- ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datac => \inst2|timer_s1_translator|av_readdata_pre\(2),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[2]~16_combout\);

-- Location: LCCOMB_X49_Y33_N18
\inst2|rsp_xbar_mux_001|src_data[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[2]~18_combout\ = (\inst2|rsp_xbar_mux_001|src_data[2]~17_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[2]~16_combout\) # ((\inst2|rsp_xbar_mux|src_data[2]~35_combout\ & \inst2|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[2]~17_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_data[2]~16_combout\,
	datac => \inst2|rsp_xbar_mux|src_data[2]~35_combout\,
	datad => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[2]~18_combout\);

-- Location: FF_X49_Y33_N19
\inst2|cpu|d_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_data[2]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(2));

-- Location: LCCOMB_X49_Y39_N18
\inst2|rsp_xbar_mux_001|src_payload~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~39_combout\ = (\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & ((\inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- (\inst2|sysid_control_slave_translator|av_readdata_pre\(30) & (\inst2|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datab => \inst2|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~39_combout\);

-- Location: M9K_X55_Y44_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y43_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y37_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a82~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\);

-- Location: LCCOMB_X52_Y37_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a50~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a114~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~70_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\);

-- Location: LCCOMB_X52_Y37_N20
\inst2|rsp_xbar_mux_001|src_payload~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~38_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~38_combout\);

-- Location: LCCOMB_X52_Y37_N16
\inst2|rsp_xbar_mux_001|src_payload~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~40_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~39_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~38_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datab => \inst2|rsp_xbar_mux_001|src_payload~39_combout\,
	datac => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~38_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~40_combout\);

-- Location: FF_X52_Y37_N17
\inst2|cpu|d_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~40_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(18));

-- Location: LCCOMB_X47_Y33_N8
\inst2|cpu|av_ld_data_aligned_or_div[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ld_align_sh16~combout\,
	datab => \inst2|cpu|d_readdata_d1\(2),
	datad => \inst2|cpu|d_readdata_d1\(18),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[2]~3_combout\);

-- Location: M9K_X55_Y53_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y18_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y45_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y53_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y34_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a170~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a138~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\);

-- Location: LCCOMB_X54_Y34_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a234~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a202~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~72_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\);

-- Location: LCCOMB_X51_Y33_N20
\inst2|rsp_xbar_mux_001|src_payload~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~41_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~75_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~73_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst2|rsp_xbar_mux_001|src_payload~41_combout\);

-- Location: LCCOMB_X47_Y40_N6
\inst2|rsp_xbar_mux_001|src_payload~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~43_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~42_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~41_combout\) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~42_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~41_combout\,
	datac => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	combout => \inst2|rsp_xbar_mux_001|src_payload~43_combout\);

-- Location: FF_X47_Y40_N7
\inst2|cpu|d_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~43_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(10));

-- Location: LCCOMB_X46_Y33_N26
\inst2|cpu|av_ld_data_aligned_or_div[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ld_align_sh16~combout\,
	datab => \inst2|cpu|d_readdata_d1\(26),
	datad => \inst2|cpu|d_readdata_d1\(10),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[10]~10_combout\);

-- Location: FF_X47_Y33_N9
\inst2|cpu|av_ld_data_aligned_or_div[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[2]~3_combout\,
	asdata => \inst2|cpu|av_ld_data_aligned_or_div[10]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(2));

-- Location: LCCOMB_X43_Y33_N4
\inst2|cpu|M_wr_data_unfiltered[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(2),
	datad => \inst2|cpu|M_alu_result\(2),
	combout => \inst2|cpu|M_wr_data_unfiltered[2]~6_combout\);

-- Location: LCCOMB_X43_Y33_N8
\inst2|cpu|M_wr_data_unfiltered[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_wr_data_unfiltered[2]~6_combout\,
	datac => \inst2|cpu|M_shift_rot_result\(2),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[2]~7_combout\);

-- Location: FF_X43_Y33_N9
\inst2|cpu|W_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[2]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(2));

-- Location: LCCOMB_X37_Y37_N22
\inst2|cpu|E_src2_prelim[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \inst2|cpu|W_wr_data\(2),
	datad => \inst2|cpu|D_src2_hazard_W~combout\,
	combout => \inst2|cpu|E_src2_prelim[2]~4_combout\);

-- Location: FF_X37_Y37_N23
\inst2|cpu|E_src2_prelim[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[2]~4_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[2]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(2));

-- Location: LCCOMB_X43_Y33_N6
\inst2|cpu|M_st_data[18]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_shift_rot_result\(2),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_st_data[18]~28_combout\);

-- Location: LCCOMB_X43_Y33_N16
\inst2|cpu|M_st_data[18]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datab => \inst2|cpu|E_src2_prelim\(2),
	datac => \inst2|cpu|M_wr_data_unfiltered[2]~6_combout\,
	datad => \inst2|cpu|M_st_data[18]~28_combout\,
	combout => \inst2|cpu|M_st_data[18]~10_combout\);

-- Location: LCCOMB_X41_Y35_N24
\inst2|cpu|M_st_data[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data[18]~10_combout\,
	combout => \inst2|cpu|M_st_data[18]~feeder_combout\);

-- Location: FF_X41_Y35_N1
\inst2|cpu|W_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[18]~64_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(18));

-- Location: LCCOMB_X37_Y35_N4
\inst2|cpu|E_src2_prelim[18]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(18),
	combout => \inst2|cpu|E_src2_prelim[18]~19_combout\);

-- Location: FF_X37_Y35_N5
\inst2|cpu|E_src2_prelim[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[18]~19_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[18]~64_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(18));

-- Location: LCCOMB_X41_Y35_N4
\inst2|cpu|E_stw_data[18]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datab => \inst2|cpu|M_wr_data_unfiltered[18]~15_combout\,
	datac => \inst2|cpu|E_src2_prelim\(18),
	datad => \inst2|cpu|M_wr_data_unfiltered[18]~14_combout\,
	combout => \inst2|cpu|E_stw_data[18]~1_combout\);

-- Location: FF_X41_Y35_N25
\inst2|cpu|M_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[18]~feeder_combout\,
	asdata => \inst2|cpu|E_stw_data[18]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|E_iw\(4),
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(18));

-- Location: LCCOMB_X41_Y35_N10
\inst2|cmd_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~17_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(18),
	combout => \inst2|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: M9K_X75_Y44_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y37_N4
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a178~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a146~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\);

-- Location: M9K_X75_Y41_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y37_N14
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a242~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~68_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a210~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\);

-- Location: LCCOMB_X52_Y37_N22
\inst2|rsp_xbar_mux|src_data[18]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[18]~74_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~69_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~71_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[18]~74_combout\);

-- Location: LCCOMB_X52_Y37_N26
\inst2|rsp_xbar_mux|src_data[18]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[18]~86_combout\ = (\inst2|rsp_xbar_mux|src_data[18]~74_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst2|rsp_xbar_mux|src_data[18]~74_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux|src_data[18]~86_combout\);

-- Location: FF_X52_Y37_N27
\inst2|cpu|i_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[18]~86_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(18));

-- Location: LCCOMB_X40_Y37_N18
\inst2|cpu|F_iw[20]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst2|cpu|F_iw[20]~34_combout\);

-- Location: FF_X40_Y37_N19
\inst2|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[20]~34_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(20));

-- Location: LCCOMB_X44_Y38_N6
\inst2|cpu|D_ctrl_implicit_dst_eretaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(13),
	datab => \inst2|cpu|D_iw\(14),
	datac => \inst2|cpu|D_iw\(12),
	datad => \inst2|cpu|D_iw\(11),
	combout => \inst2|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X44_Y38_N26
\inst2|cpu|D_dst_regnum[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_dst_regnum[0]~0_combout\,
	datab => \inst2|cpu|D_dst_regnum[0]~1_combout\,
	datac => \inst2|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datad => \inst2|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	combout => \inst2|cpu|D_dst_regnum[0]~3_combout\);

-- Location: LCCOMB_X40_Y37_N0
\inst2|cpu|F_iw[25]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[25]~10_combout\);

-- Location: FF_X40_Y37_N1
\inst2|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[25]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(25));

-- Location: LCCOMB_X40_Y37_N22
\inst2|cpu|D_dst_regnum[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_b_not_src~3_combout\,
	datab => \inst2|cpu|D_iw\(20),
	datac => \inst2|cpu|D_dst_regnum[0]~3_combout\,
	datad => \inst2|cpu|D_iw\(25),
	combout => \inst2|cpu|D_dst_regnum[3]~7_combout\);

-- Location: FF_X40_Y37_N23
\inst2|cpu|E_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_dst_regnum[3]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_dst_regnum\(3));

-- Location: FF_X40_Y37_N31
\inst2|cpu|M_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_dst_regnum\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_dst_regnum\(3));

-- Location: FF_X39_Y36_N21
\inst2|cpu|W_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[17]~65_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(17));

-- Location: LCCOMB_X37_Y37_N24
\inst2|cpu|E_src2_prelim[17]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src2_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \inst2|cpu|W_wr_data\(17),
	combout => \inst2|cpu|E_src2_prelim[17]~18_combout\);

-- Location: FF_X37_Y37_N25
\inst2|cpu|E_src2_prelim[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[17]~18_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[17]~65_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(17));

-- Location: LCCOMB_X39_Y36_N22
\inst2|cpu|E_stw_data[17]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datab => \inst2|cpu|E_src2_prelim\(17),
	datac => \inst2|cpu|M_wr_data_unfiltered[17]~17_combout\,
	datad => \inst2|cpu|M_wr_data_unfiltered[17]~16_combout\,
	combout => \inst2|cpu|E_stw_data[17]~2_combout\);

-- Location: FF_X43_Y37_N1
\inst2|cpu|M_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[17]~feeder_combout\,
	asdata => \inst2|cpu|E_stw_data[17]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|E_iw\(4),
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(17));

-- Location: LCCOMB_X43_Y37_N20
\inst2|cmd_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~21_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(17),
	combout => \inst2|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: M9K_X33_Y38_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y42_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y34_N4
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a145~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a177~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\);

-- Location: M9K_X75_Y33_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y41_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y34_N14
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~84_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a209~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a241~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\);

-- Location: M9K_X75_Y42_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y35_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y30_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y34_N8
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\ & 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a81~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\);

-- Location: M9K_X75_Y34_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y34_N18
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~86_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a113~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\);

-- Location: LCCOMB_X54_Y34_N28
\inst2|rsp_xbar_mux|src_data[17]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[17]~75_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~85_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~87_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[17]~75_combout\);

-- Location: LCCOMB_X54_Y34_N26
\inst2|rsp_xbar_mux|src_data[17]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[17]~87_combout\ = (\inst2|rsp_xbar_mux|src_data[17]~75_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datac => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|rsp_xbar_mux|src_data[17]~75_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[17]~87_combout\);

-- Location: FF_X54_Y34_N27
\inst2|cpu|i_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[17]~87_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(17));

-- Location: LCCOMB_X48_Y35_N16
\inst2|cpu|F_iw[19]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[19]~35_combout\);

-- Location: FF_X48_Y35_N17
\inst2|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[19]~35_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(19));

-- Location: LCCOMB_X40_Y37_N28
\inst2|cpu|F_iw[24]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[24]~9_combout\);

-- Location: FF_X40_Y37_N29
\inst2|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[24]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(24));

-- Location: LCCOMB_X40_Y37_N8
\inst2|cpu|D_dst_regnum[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_b_not_src~3_combout\,
	datab => \inst2|cpu|D_iw\(19),
	datac => \inst2|cpu|D_dst_regnum[0]~3_combout\,
	datad => \inst2|cpu|D_iw\(24),
	combout => \inst2|cpu|D_dst_regnum[2]~6_combout\);

-- Location: FF_X40_Y37_N9
\inst2|cpu|E_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_dst_regnum[2]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_dst_regnum\(2));

-- Location: FF_X40_Y37_N5
\inst2|cpu|M_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_dst_regnum\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_dst_regnum\(2));

-- Location: FF_X38_Y36_N3
\inst2|cpu|W_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[10]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(10));

-- Location: LCCOMB_X38_Y36_N20
\inst2|cpu|E_src1_prelim[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src1_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst2|cpu|W_wr_data\(10),
	combout => \inst2|cpu|E_src1_prelim[10]~11_combout\);

-- Location: FF_X38_Y36_N21
\inst2|cpu|E_src1_prelim[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[10]~11_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[10]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(10));

-- Location: LCCOMB_X38_Y36_N4
\inst2|cpu|E_src1[10]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[10]~31_combout\,
	datac => \inst2|cpu|E_src1_hazard_M~q\,
	datad => \inst2|cpu|E_src1_prelim\(10),
	combout => \inst2|cpu|E_src1[10]~16_combout\);

-- Location: LCCOMB_X40_Y35_N8
\inst2|cpu|E_src2_prelim[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|W_wr_data\(10),
	combout => \inst2|cpu|E_src2_prelim[10]~11_combout\);

-- Location: FF_X40_Y35_N9
\inst2|cpu|E_src2_prelim[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[10]~11_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[10]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(10));

-- Location: LCCOMB_X40_Y35_N2
\inst2|cpu|E_src2[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_imm\(10),
	datac => \inst2|cpu|E_src2_hazard_M~q\,
	datad => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|cpu|E_src2[10]~11_combout\);

-- Location: LCCOMB_X40_Y35_N28
\inst2|cpu|E_src2[10]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|cpu|E_src2_prelim\(10),
	datac => \inst2|cpu|M_wr_data_unfiltered[10]~31_combout\,
	datad => \inst2|cpu|E_src2[10]~11_combout\,
	combout => \inst2|cpu|E_src2[10]~12_combout\);

-- Location: LCCOMB_X47_Y35_N20
\inst2|cpu|E_alu_result[10]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_src2[10]~12_combout\,
	datac => \inst2|cpu|E_src1[10]~16_combout\,
	datad => \inst2|cpu|E_compare_op\(1),
	combout => \inst2|cpu|E_alu_result[10]~28_combout\);

-- Location: LCCOMB_X47_Y35_N6
\inst2|cpu|E_alu_result[10]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(8),
	datab => \inst2|cpu|E_ctrl_retaddr~q\,
	datac => \inst2|cpu|E_ctrl_logic~q\,
	datad => \inst2|cpu|E_alu_result[10]~28_combout\,
	combout => \inst2|cpu|E_alu_result[10]~29_combout\);

-- Location: LCCOMB_X47_Y35_N26
\inst2|cpu|E_alu_result[10]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datac => \inst2|cpu|Add8|auto_generated|result_int[11]~22_combout\,
	datad => \inst2|cpu|E_alu_result[10]~29_combout\,
	combout => \inst2|cpu|E_alu_result[10]~30_combout\);

-- Location: FF_X47_Y35_N27
\inst2|cpu|M_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[10]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(10));

-- Location: LCCOMB_X43_Y33_N18
\inst2|cmd_xbar_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(46) = (\inst2|cpu|ic_fill_line\(5) & (!\inst2|cmd_xbar_mux|saved_grant\(0) & ((!\inst2|cpu|M_alu_result\(10)) # (!\inst2|cmd_xbar_mux|saved_grant\(1))))) # (!\inst2|cpu|ic_fill_line\(5) & (((!\inst2|cpu|M_alu_result\(10))) # 
-- (!\inst2|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_line\(5),
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|cpu|M_alu_result\(10),
	datad => \inst2|cmd_xbar_mux|saved_grant\(0),
	combout => \inst2|cmd_xbar_mux|src_data\(46));

-- Location: LCCOMB_X54_Y37_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|src_data\(46),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[4]~8_combout\);

-- Location: FF_X54_Y37_N3
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[4]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X53_Y35_N2
\inst2|cmd_xbar_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~8_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(4),
	combout => \inst2|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: M9K_X87_Y17_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y16_N24
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a164~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a132~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\);

-- Location: M9K_X75_Y8_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y16_N18
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228~portadataout\) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196~portadataout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a196~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~32_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a228~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\);

-- Location: M9K_X87_Y18_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y10_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y16_N4
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\ & 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a68~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\);

-- Location: M9K_X75_Y23_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y16_N14
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a100~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~34_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a36~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\);

-- Location: LCCOMB_X83_Y16_N8
\inst2|rsp_xbar_mux|src_data[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[4]~30_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~33_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~35_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	combout => \inst2|rsp_xbar_mux|src_data[4]~30_combout\);

-- Location: LCCOMB_X54_Y37_N10
\inst2|rsp_xbar_mux|src_data[4]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[4]~52_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|rsp_xbar_mux|src_data[4]~30_combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(4) & \inst2|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(4) & (\inst2|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|rsp_xbar_mux|src_data[4]~30_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[4]~52_combout\);

-- Location: FF_X54_Y37_N11
\inst2|cpu|i_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[4]~52_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(4));

-- Location: LCCOMB_X44_Y37_N18
\inst2|cpu|F_iw[26]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst2|cpu|F_iw[26]~11_combout\);

-- Location: FF_X44_Y37_N19
\inst2|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[26]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(26));

-- Location: LCCOMB_X40_Y37_N20
\inst2|cpu|D_dst_regnum[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_b_not_src~3_combout\,
	datab => \inst2|cpu|D_iw\(26),
	datac => \inst2|cpu|D_dst_regnum[0]~3_combout\,
	datad => \inst2|cpu|D_iw\(21),
	combout => \inst2|cpu|D_dst_regnum[4]~8_combout\);

-- Location: FF_X40_Y37_N21
\inst2|cpu|E_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_dst_regnum[4]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_dst_regnum\(4));

-- Location: FF_X44_Y37_N25
\inst2|cpu|M_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_dst_regnum\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_dst_regnum\(4));

-- Location: FF_X44_Y37_N21
\inst2|cpu|W_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_dst_regnum\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_dst_regnum\(4));

-- Location: LCCOMB_X44_Y37_N20
\inst2|cpu|D_src2_hazard_W~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|W_wr_dst_reg~q\,
	datac => \inst2|cpu|W_dst_regnum\(4),
	datad => \inst2|cpu|D_iw\(26),
	combout => \inst2|cpu|D_src2_hazard_W~2_combout\);

-- Location: FF_X40_Y37_N25
\inst2|cpu|W_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_dst_regnum\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_dst_regnum\(3));

-- Location: LCCOMB_X40_Y37_N24
\inst2|cpu|D_src2_hazard_W~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_dst_regnum\(2),
	datab => \inst2|cpu|D_iw\(25),
	datac => \inst2|cpu|W_dst_regnum\(3),
	datad => \inst2|cpu|D_iw\(24),
	combout => \inst2|cpu|D_src2_hazard_W~1_combout\);

-- Location: LCCOMB_X44_Y37_N22
\inst2|cpu|D_src2_hazard_W\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src2_hazard_W~0_combout\,
	datab => \inst2|cpu|D_src2_hazard_W~2_combout\,
	datac => \inst2|cpu|D_ctrl_b_not_src~3_combout\,
	datad => \inst2|cpu|D_src2_hazard_W~1_combout\,
	combout => \inst2|cpu|D_src2_hazard_W~combout\);

-- Location: LCCOMB_X37_Y37_N28
\inst2|cpu|E_src2_prelim[3]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(3),
	datab => \inst2|cpu|D_src2_hazard_W~combout\,
	datad => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst2|cpu|E_src2_prelim[3]~5_combout\);

-- Location: FF_X37_Y37_N29
\inst2|cpu|E_src2_prelim[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[3]~5_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[3]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(3));

-- Location: LCCOMB_X40_Y36_N0
\inst2|cpu|M_st_data[19]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(3),
	combout => \inst2|cpu|M_st_data[19]~27_combout\);

-- Location: LCCOMB_X40_Y36_N8
\inst2|cpu|M_st_data[19]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[3]~4_combout\,
	datab => \inst2|cpu|E_src2_prelim\(3),
	datac => \inst2|cpu|E_src2_hazard_M~q\,
	datad => \inst2|cpu|M_st_data[19]~27_combout\,
	combout => \inst2|cpu|M_st_data[19]~3_combout\);

-- Location: FF_X40_Y36_N9
\inst2|cpu|M_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[19]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(3));

-- Location: LCCOMB_X49_Y33_N30
\inst2|cmd_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~12_combout\ = (\inst2|cpu|M_st_data\(3) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_st_data\(3),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: M9K_X75_Y55_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y46_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y44_N28
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a67~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\);

-- Location: M9K_X87_Y49_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y52_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y44_N22
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~50_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a35~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a99~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\);

-- Location: M9K_X87_Y55_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y47_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y44_N16
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a131~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a163~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\);

-- Location: LCCOMB_X83_Y44_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a195~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a227~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~48_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\);

-- Location: LCCOMB_X83_Y44_N8
\inst2|rsp_xbar_mux|src_data[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[3]~33_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~51_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~49_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[3]~33_combout\);

-- Location: LCCOMB_X54_Y36_N20
\inst2|rsp_xbar_mux|src_data[3]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[3]~54_combout\ = (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & ((\inst2|rsp_xbar_demux|src0_valid~combout\) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & \inst2|rsp_xbar_mux|src_data[3]~33_combout\)))) # 
-- (!\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|rsp_xbar_mux|src_data[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|rsp_xbar_mux|src_data[3]~33_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[3]~54_combout\);

-- Location: FF_X54_Y36_N21
\inst2|cpu|i_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[3]~54_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(3));

-- Location: LCCOMB_X45_Y36_N18
\inst2|cpu|F_iw[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[3]~17_combout\);

-- Location: FF_X45_Y36_N19
\inst2|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[3]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(3));

-- Location: LCCOMB_X41_Y38_N30
\inst2|cpu|D_ctrl_implicit_dst_retaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(5),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X41_Y37_N6
\inst2|cpu|D_dst_regnum[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(18),
	datac => \inst2|cpu|D_iw\(23),
	datad => \inst2|cpu|D_ctrl_b_not_src~3_combout\,
	combout => \inst2|cpu|D_dst_regnum[1]~2_combout\);

-- Location: LCCOMB_X41_Y37_N26
\inst2|cpu|D_dst_regnum[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_dst_regnum[0]~3_combout\,
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst2|cpu|D_dst_regnum[1]~2_combout\,
	combout => \inst2|cpu|D_dst_regnum[1]~4_combout\);

-- Location: FF_X41_Y37_N27
\inst2|cpu|E_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_dst_regnum[1]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_dst_regnum\(1));

-- Location: FF_X41_Y37_N15
\inst2|cpu|M_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_dst_regnum\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_dst_regnum\(1));

-- Location: FF_X40_Y36_N21
\inst2|cpu|W_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[11]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(11));

-- Location: LCCOMB_X38_Y36_N26
\inst2|cpu|E_src1_prelim[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_src1_hazard_W~combout\,
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst2|cpu|W_wr_data\(11),
	combout => \inst2|cpu|E_src1_prelim[11]~12_combout\);

-- Location: FF_X38_Y36_N27
\inst2|cpu|E_src1_prelim[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[11]~12_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[11]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(11));

-- Location: LCCOMB_X40_Y36_N30
\inst2|cpu|E_src1[11]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|E_src1_prelim\(11),
	datad => \inst2|cpu|M_wr_data_unfiltered[11]~29_combout\,
	combout => \inst2|cpu|E_src1[11]~15_combout\);

-- Location: LCCOMB_X45_Y35_N26
\inst2|cpu|D_src2_imm[11]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|cpu|D_iw\(5),
	datac => \inst2|cpu|D_iw\(2),
	datad => \inst2|cpu|D_iw\(17),
	combout => \inst2|cpu|D_src2_imm[11]~14_combout\);

-- Location: FF_X45_Y35_N27
\inst2|cpu|E_src2_imm[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_imm[11]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_imm\(11));

-- Location: LCCOMB_X40_Y36_N16
\inst2|cpu|E_src2[11]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|cpu|E_src2_imm\(11),
	datad => \inst2|cpu|M_st_data[11]~13_combout\,
	combout => \inst2|cpu|E_src2[11]~10_combout\);

-- Location: LCCOMB_X46_Y36_N14
\inst2|cpu|E_alu_result[11]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_compare_op\(0),
	datab => \inst2|cpu|E_src1[11]~15_combout\,
	datac => \inst2|cpu|E_compare_op\(1),
	datad => \inst2|cpu|E_src2[11]~10_combout\,
	combout => \inst2|cpu|E_alu_result[11]~25_combout\);

-- Location: FF_X49_Y37_N1
\inst2|cpu|D_pc_plus_one[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(9));

-- Location: LCCOMB_X49_Y37_N20
\inst2|cpu|D_extra_pc[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_br_taken_waddr_partial\(9),
	datab => \inst2|cpu|D_iw\(21),
	datac => \inst2|cpu|D_pc_plus_one\(9),
	datad => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst2|cpu|D_extra_pc[9]~9_combout\);

-- Location: FF_X49_Y37_N21
\inst2|cpu|E_extra_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[9]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(9));

-- Location: LCCOMB_X45_Y36_N0
\inst2|cpu|E_alu_result[11]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_logic~q\,
	datab => \inst2|cpu|E_alu_result[11]~25_combout\,
	datac => \inst2|cpu|E_extra_pc\(9),
	datad => \inst2|cpu|E_ctrl_retaddr~q\,
	combout => \inst2|cpu|E_alu_result[11]~26_combout\);

-- Location: LCCOMB_X45_Y36_N4
\inst2|cpu|E_alu_result[11]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|E_alu_result[11]~26_combout\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[12]~24_combout\,
	combout => \inst2|cpu|E_alu_result[11]~27_combout\);

-- Location: FF_X45_Y36_N5
\inst2|cpu|M_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[11]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(11));

-- Location: LCCOMB_X50_Y35_N2
\inst2|addr_router_001|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal1~2_combout\ = (\inst2|cpu|M_alu_result\(12)) # (((!\inst2|addr_router_001|Equal1~0_combout\) # (!\inst2|addr_router_001|Equal1~1_combout\)) # (!\inst2|cpu|M_alu_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(12),
	datab => \inst2|cpu|M_alu_result\(11),
	datac => \inst2|addr_router_001|Equal1~1_combout\,
	datad => \inst2|addr_router_001|Equal1~0_combout\,
	combout => \inst2|addr_router_001|Equal1~2_combout\);

-- Location: LCCOMB_X51_Y36_N8
\inst2|cmd_xbar_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|src1_valid~0_combout\ = (\inst2|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\inst2|addr_router_001|Equal1~2_combout\ & !\inst2|addr_router_001|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst2|addr_router_001|Equal1~2_combout\,
	datad => \inst2|addr_router_001|Equal2~2_combout\,
	combout => \inst2|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X51_Y36_N16
\inst2|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\inst2|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\inst2|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\inst2|cmd_xbar_mux_001|arb|top_priority_reg\(0) & 
-- !\inst2|cmd_xbar_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datab => \inst2|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \inst2|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: FF_X51_Y36_N17
\inst2|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X41_Y32_N2
\inst2|cmd_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~3_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|cpu|M_st_data\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cpu|M_st_data\(31),
	combout => \inst2|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: M9K_X87_Y26_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y27_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

-- Location: M9K_X87_Y28_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

-- Location: LCCOMB_X79_Y33_N2
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a191~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a159~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\);

-- Location: LCCOMB_X79_Y33_N20
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~13_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a223~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a255~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~12_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~13_combout\);

-- Location: M9K_X75_Y26_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y29_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M9K_X75_Y30_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X79_Y33_N6
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a95~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\);

-- Location: LCCOMB_X79_Y33_N16
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~15_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a63~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a127~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~14_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~15_combout\);

-- Location: LCCOMB_X79_Y33_N26
\inst2|rsp_xbar_mux|src_data[31]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[31]~26_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~13_combout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~13_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~15_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[31]~26_combout\);

-- Location: LCCOMB_X51_Y33_N18
\inst2|rsp_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~18_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|rsp_xbar_mux|src_data[31]~26_combout\) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(31))))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|rsp_xbar_mux|src_data[31]~26_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \inst2|rsp_xbar_mux_001|src_payload~18_combout\);

-- Location: FF_X51_Y33_N19
\inst2|cpu|d_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_readdata_d1\(31));

-- Location: LCCOMB_X46_Y33_N24
\inst2|cpu|av_ld_data_aligned_or_div[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ld_align_sh16~combout\,
	datab => \inst2|cpu|d_readdata_d1\(31),
	datad => \inst2|cpu|d_readdata_d1\(15),
	combout => \inst2|cpu|av_ld_data_aligned_or_div[15]~15_combout\);

-- Location: FF_X46_Y33_N25
\inst2|cpu|av_ld_data_aligned_or_div[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_aligned_or_div[15]~15_combout\,
	asdata => \inst2|cpu|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_data_aligned_or_div\(15));

-- Location: FF_X49_Y37_N9
\inst2|cpu|D_pc_plus_one[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(13));

-- Location: LCCOMB_X47_Y37_N0
\inst2|cpu|D_extra_pc[13]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst2|cpu|D_iw\(21),
	datac => \inst2|cpu|Add1~8_combout\,
	datad => \inst2|cpu|D_pc_plus_one\(13),
	combout => \inst2|cpu|D_extra_pc[13]~5_combout\);

-- Location: FF_X47_Y37_N1
\inst2|cpu|E_extra_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[13]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(13));

-- Location: LCCOMB_X46_Y36_N24
\inst2|cpu|E_alu_result[15]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result[15]~13_combout\,
	datab => \inst2|cpu|E_ctrl_logic~q\,
	datac => \inst2|cpu|E_ctrl_retaddr~q\,
	datad => \inst2|cpu|E_extra_pc\(13),
	combout => \inst2|cpu|E_alu_result[15]~14_combout\);

-- Location: LCCOMB_X45_Y36_N28
\inst2|cpu|E_alu_result[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_alu_result~0_combout\,
	datab => \inst2|cpu|E_alu_result[15]~14_combout\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[16]~32_combout\,
	combout => \inst2|cpu|E_alu_result[15]~15_combout\);

-- Location: FF_X45_Y36_N29
\inst2|cpu|M_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_alu_result[15]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_alu_result\(15));

-- Location: LCCOMB_X46_Y33_N18
\inst2|cpu|M_wr_data_unfiltered[15]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot~q\,
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|av_ld_data_aligned_or_div\(15),
	datad => \inst2|cpu|M_alu_result\(15),
	combout => \inst2|cpu|M_wr_data_unfiltered[15]~20_combout\);

-- Location: LCCOMB_X45_Y32_N20
\inst2|cpu|M_wr_data_unfiltered[15]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(15),
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_wr_data_unfiltered[15]~20_combout\,
	combout => \inst2|cpu|M_wr_data_unfiltered[15]~21_combout\);

-- Location: LCCOMB_X36_Y36_N26
\inst2|cpu|E_src1_prelim[15]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(15),
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[15]~16_combout\);

-- Location: FF_X36_Y36_N27
\inst2|cpu|E_src1_prelim[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[15]~16_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[15]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(15));

-- Location: LCCOMB_X36_Y36_N10
\inst2|cpu|E_src1[15]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_wr_data_unfiltered[15]~21_combout\,
	datac => \inst2|cpu|E_src1_prelim\(15),
	datad => \inst2|cpu|E_src1_hazard_M~q\,
	combout => \inst2|cpu|E_src1[15]~11_combout\);

-- Location: LCCOMB_X47_Y36_N2
\inst2|cpu|M_pipe_flush_waddr_nxt[13]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(13),
	datab => \inst2|cpu|E_ctrl_break~q\,
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[13]~42_combout\);

-- Location: LCCOMB_X48_Y36_N24
\inst2|cpu|M_pipe_flush_waddr_nxt[13]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datab => \inst2|cpu|E_src1[15]~11_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[13]~42_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[13]~43_combout\);

-- Location: LCCOMB_X48_Y36_N20
\inst2|cpu|E_iw[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_iw\(19),
	combout => \inst2|cpu|E_iw[19]~feeder_combout\);

-- Location: FF_X48_Y36_N21
\inst2|cpu|E_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_iw[19]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(19));

-- Location: LCCOMB_X48_Y36_N30
\inst2|cpu|M_pipe_flush_waddr_nxt[13]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_pc\(13),
	datab => \inst2|cpu|M_pipe_flush_waddr_nxt[13]~43_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datad => \inst2|cpu|E_iw\(19),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[13]~44_combout\);

-- Location: FF_X48_Y36_N31
\inst2|cpu|M_pipe_flush_waddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[13]~44_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(13));

-- Location: LCCOMB_X49_Y37_N22
\inst2|cpu|F_pc_nxt[13]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc_plus_one[13]~26_combout\,
	datab => \inst2|cpu|F_kill~0_combout\,
	datac => \inst2|cpu|D_pc\(13),
	datad => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \inst2|cpu|F_pc_nxt[13]~8_combout\);

-- Location: LCCOMB_X49_Y37_N30
\inst2|cpu|F_pc_nxt[13]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add1~8_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr\(13),
	datac => \inst2|cpu|F_pc_nxt[13]~8_combout\,
	datad => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \inst2|cpu|F_pc_nxt[13]~9_combout\);

-- Location: FF_X49_Y37_N31
\inst2|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_nxt[13]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(13));

-- Location: FF_X49_Y37_N23
\inst2|cpu|D_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(13));

-- Location: FF_X48_Y36_N3
\inst2|cpu|ic_fill_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_tag\(3));

-- Location: LCCOMB_X50_Y36_N10
\inst2|cmd_xbar_mux_001|src_data[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(51) = (\inst2|cpu|M_alu_result\(15) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|cpu|ic_fill_tag\(3) & \inst2|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst2|cpu|M_alu_result\(15) & (\inst2|cpu|ic_fill_tag\(3) 
-- & (\inst2|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(15),
	datab => \inst2|cpu|ic_fill_tag\(3),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(51));

-- Location: FF_X50_Y36_N11
\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|src_data\(51),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X53_Y35_N12
\inst2|cmd_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~20_combout\ = (\inst2|cpu|M_st_data\(1) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(1),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: M9K_X75_Y17_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N26
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161~portadataout\) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129~portadataout\ & 
-- !\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a161~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a129~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\);

-- Location: M9K_X33_Y7_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N28
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a193~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~80_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a225~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\);

-- Location: M9K_X33_Y8_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y11_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N22
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~82_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a65~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~82_combout\);

-- Location: LCCOMB_X34_Y17_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~83_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~82_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97~portadataout\) # 
-- ((!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~82_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\ & 
-- \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a97~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~82_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~83_combout\);

-- Location: LCCOMB_X34_Y17_N10
\inst2|rsp_xbar_mux|src_data[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[1]~37_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~81_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~83_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[1]~37_combout\);

-- Location: LCCOMB_X51_Y33_N30
\inst2|rsp_xbar_mux|src_data[1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[1]~50_combout\ = (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & ((\inst2|rsp_xbar_demux|src0_valid~combout\) # ((\inst2|rsp_xbar_mux|src_data[1]~37_combout\ & \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & (((\inst2|rsp_xbar_mux|src_data[1]~37_combout\ & \inst2|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|rsp_xbar_mux|src_data[1]~37_combout\,
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data[1]~50_combout\);

-- Location: FF_X51_Y33_N31
\inst2|cpu|i_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[1]~50_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(1));

-- Location: LCCOMB_X45_Y36_N30
\inst2|cpu|F_iw[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[4]~15_combout\);

-- Location: FF_X45_Y36_N31
\inst2|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[4]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(4));

-- Location: LCCOMB_X41_Y38_N16
\inst2|cpu|Equal4~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|Equal4~0_combout\);

-- Location: LCCOMB_X46_Y38_N4
\inst2|cpu|Equal4~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|Equal4~0_combout\,
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|Equal4~1_combout\);

-- Location: LCCOMB_X43_Y38_N24
\inst2|cpu|D_ctrl_jmp_indirect~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(11),
	datab => \inst2|cpu|D_iw\(12),
	datac => \inst2|cpu|D_iw\(16),
	datad => \inst2|cpu|Equal4~1_combout\,
	combout => \inst2|cpu|D_ctrl_jmp_indirect~0_combout\);

-- Location: FF_X43_Y38_N25
\inst2|cpu|E_ctrl_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_jmp_indirect~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_jmp_indirect~q\);

-- Location: FF_X44_Y37_N3
\inst2|cpu|E_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_a_not_src~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X47_Y38_N22
\inst2|cpu|M_pipe_flush_waddr[15]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_hbreak_req~combout\,
	datac => \inst2|cpu|E_ctrl_jmp_indirect~q\,
	datad => \inst2|cpu|E_ctrl_jmp_direct~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\);

-- Location: FF_X49_Y36_N11
\inst2|cpu|E_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(7));

-- Location: LCCOMB_X47_Y36_N26
\inst2|cpu|M_pipe_flush_waddr_nxt[7]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(7),
	datab => \inst2|cpu|E_ctrl_break~q\,
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[7]~21_combout\);

-- Location: LCCOMB_X49_Y36_N0
\inst2|cpu|M_pipe_flush_waddr_nxt[7]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr_nxt[7]~21_combout\,
	datac => \inst2|cpu|E_src1[9]~17_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[7]~22_combout\);

-- Location: LCCOMB_X49_Y36_N24
\inst2|cpu|M_pipe_flush_waddr_nxt[7]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(13),
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datac => \inst2|cpu|E_pc\(7),
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[7]~22_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[7]~23_combout\);

-- Location: FF_X49_Y36_N25
\inst2|cpu|M_pipe_flush_waddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[7]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(7));

-- Location: LCCOMB_X49_Y36_N2
\inst2|cpu|F_ic_tag_rd_addr_nxt[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_kill~0_combout\,
	datab => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \inst2|cpu|D_pc\(7),
	datad => \inst2|cpu|M_pipe_flush_waddr\(7),
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\);

-- Location: LCCOMB_X49_Y36_N26
\inst2|cpu|F_ic_tag_rd_addr_nxt[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_br_taken_waddr_partial\(7),
	datab => \inst2|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\,
	datac => \inst2|cpu|F_kill~0_combout\,
	datad => \inst2|cpu|F_pc_plus_one[7]~14_combout\,
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\);

-- Location: FF_X49_Y36_N27
\inst2|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(7));

-- Location: FF_X50_Y38_N23
\inst2|cpu|D_br_taken_waddr_partial[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_br_taken_waddr_partial[8]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_br_taken_waddr_partial\(8));

-- Location: LCCOMB_X50_Y37_N12
\inst2|cpu|F_ic_tag_rd_addr_nxt[5]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \inst2|cpu|F_kill~0_combout\,
	datac => \inst2|cpu|D_pc\(8),
	datad => \inst2|cpu|F_pc_plus_one[8]~16_combout\,
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\);

-- Location: LCCOMB_X47_Y36_N28
\inst2|cpu|M_pipe_flush_waddr_nxt[8]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(8),
	datab => \inst2|cpu|E_ctrl_break~q\,
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[8]~24_combout\);

-- Location: LCCOMB_X50_Y37_N18
\inst2|cpu|M_pipe_flush_waddr_nxt[8]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datab => \inst2|cpu|E_iw\(14),
	datac => \inst2|cpu|M_pipe_flush_waddr_nxt[8]~24_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[8]~25_combout\);

-- Location: LCCOMB_X50_Y37_N28
\inst2|cpu|M_pipe_flush_waddr_nxt[8]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_pc\(8),
	datab => \inst2|cpu|E_src1[10]~16_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[8]~25_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[8]~26_combout\);

-- Location: FF_X50_Y37_N29
\inst2|cpu|M_pipe_flush_waddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[8]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(8));

-- Location: LCCOMB_X50_Y37_N26
\inst2|cpu|F_ic_tag_rd_addr_nxt[5]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \inst2|cpu|D_br_taken_waddr_partial\(8),
	datac => \inst2|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr\(8),
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\);

-- Location: FF_X50_Y37_N27
\inst2|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(8));

-- Location: FF_X50_Y37_N13
\inst2|cpu|D_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(8));

-- Location: LCCOMB_X51_Y37_N24
\inst2|cpu|ic_tag_wraddress[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_ic_fill_starting~1_combout\,
	datac => \inst2|cpu|ic_fill_line\(5),
	datad => \inst2|cpu|D_pc\(8),
	combout => \inst2|cpu|ic_tag_wraddress[5]~4_combout\);

-- Location: FF_X51_Y37_N25
\inst2|cpu|ic_fill_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress[5]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_line\(5));

-- Location: LCCOMB_X45_Y37_N0
\inst2|cpu|F_iw[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw[10]~0_combout\,
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst2|cpu|F_iw[2]~16_combout\);

-- Location: FF_X45_Y37_N1
\inst2|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[2]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(2));

-- Location: LCCOMB_X41_Y38_N0
\inst2|cpu|E_ctrl_br_cond_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(5),
	datab => \inst2|cpu|D_iw\(2),
	datac => \inst2|cpu|D_iw\(4),
	datad => \inst2|cpu|D_iw\(3),
	combout => \inst2|cpu|E_ctrl_br_cond_nxt~0_combout\);

-- Location: LCCOMB_X48_Y37_N20
\inst2|cpu|E_ctrl_br_cond_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_iw\(1),
	datad => \inst2|cpu|E_ctrl_br_cond_nxt~0_combout\,
	combout => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\);

-- Location: FF_X49_Y38_N27
\inst2|cpu|D_pc_plus_one[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc_plus_one\(6));

-- Location: LCCOMB_X49_Y38_N4
\inst2|cpu|D_extra_pc[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(21),
	datab => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst2|cpu|D_pc_plus_one\(6),
	datad => \inst2|cpu|D_br_taken_waddr_partial\(6),
	combout => \inst2|cpu|D_extra_pc[6]~12_combout\);

-- Location: FF_X49_Y38_N5
\inst2|cpu|E_extra_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_extra_pc[6]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_extra_pc\(6));

-- Location: LCCOMB_X47_Y36_N16
\inst2|cpu|M_pipe_flush_waddr_nxt[6]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_crst~q\,
	datab => \inst2|cpu|E_extra_pc\(6),
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_break~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[6]~18_combout\);

-- Location: FF_X48_Y35_N19
\inst2|cpu|E_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(12));

-- Location: LCCOMB_X50_Y37_N20
\inst2|cpu|M_pipe_flush_waddr_nxt[6]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr_nxt[6]~18_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datad => \inst2|cpu|E_iw\(12),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[6]~19_combout\);

-- Location: FF_X50_Y37_N7
\inst2|cpu|E_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(6));

-- Location: LCCOMB_X50_Y37_N2
\inst2|cpu|M_pipe_flush_waddr_nxt[6]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[8]~19_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr_nxt[6]~19_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datad => \inst2|cpu|E_pc\(6),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[6]~20_combout\);

-- Location: FF_X50_Y37_N3
\inst2|cpu|M_pipe_flush_waddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[6]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(6));

-- Location: LCCOMB_X50_Y37_N4
\inst2|cpu|F_ic_tag_rd_addr_nxt[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\,
	datab => \inst2|cpu|D_br_taken_waddr_partial\(6),
	datac => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr\(6),
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\);

-- Location: FF_X50_Y37_N5
\inst2|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(6));

-- Location: FF_X50_Y37_N31
\inst2|cpu|D_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(6));

-- Location: LCCOMB_X51_Y37_N28
\inst2|cpu|ic_tag_wraddress[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_ic_fill_starting~1_combout\,
	datac => \inst2|cpu|ic_fill_line\(3),
	datad => \inst2|cpu|D_pc\(6),
	combout => \inst2|cpu|ic_tag_wraddress[3]~2_combout\);

-- Location: FF_X51_Y37_N29
\inst2|cpu|ic_fill_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress[3]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_line\(3));

-- Location: LCCOMB_X44_Y37_N30
\inst2|cpu|F_iw[31]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw[10]~0_combout\,
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst2|cpu|F_iw[31]~24_combout\);

-- Location: FF_X44_Y37_N31
\inst2|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[31]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(31));

-- Location: LCCOMB_X48_Y35_N12
\inst2|cpu|F_iw[27]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[27]~26_combout\);

-- Location: FF_X48_Y35_N13
\inst2|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[27]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(27));

-- Location: LCCOMB_X41_Y37_N4
\inst2|cpu|D_src1_hazard_E~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_dst_regnum\(1),
	datab => \inst2|cpu|D_iw\(28),
	datac => \inst2|cpu|E_dst_regnum\(0),
	datad => \inst2|cpu|D_iw\(27),
	combout => \inst2|cpu|D_src1_hazard_E~0_combout\);

-- Location: LCCOMB_X40_Y37_N14
\inst2|cpu|D_src1_hazard_E~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(29),
	datab => \inst2|cpu|E_dst_regnum\(2),
	datac => \inst2|cpu|E_dst_regnum\(3),
	datad => \inst2|cpu|D_iw\(30),
	combout => \inst2|cpu|D_src1_hazard_E~1_combout\);

-- Location: LCCOMB_X41_Y37_N24
\inst2|cpu|D_src1_hazard_E~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(1),
	datab => \inst2|cpu|D_src1_hazard_E~0_combout\,
	datac => \inst2|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst2|cpu|D_src1_hazard_E~1_combout\,
	combout => \inst2|cpu|D_src1_hazard_E~2_combout\);

-- Location: LCCOMB_X41_Y37_N10
\inst2|cpu|D_src1_hazard_E\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_wr_dst_reg~0_combout\,
	datab => \inst2|cpu|D_iw\(31),
	datac => \inst2|cpu|E_dst_regnum\(4),
	datad => \inst2|cpu|D_src1_hazard_E~2_combout\,
	combout => \inst2|cpu|D_src1_hazard_E~combout\);

-- Location: FF_X41_Y37_N11
\inst2|cpu|E_src1_hazard_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src1_hazard_E~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_hazard_M~q\);

-- Location: LCCOMB_X37_Y36_N2
\inst2|cpu|E_src1_prelim[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_wr_data\(6),
	datab => \inst2|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst2|cpu|D_src1_hazard_W~combout\,
	combout => \inst2|cpu|E_src1_prelim[6]~7_combout\);

-- Location: FF_X37_Y36_N3
\inst2|cpu|E_src1_prelim[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src1_prelim[6]~7_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[6]~37_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src1_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src1_prelim\(6));

-- Location: LCCOMB_X37_Y36_N10
\inst2|cpu|E_src1[6]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_src1_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[6]~37_combout\,
	datad => \inst2|cpu|E_src1_prelim\(6),
	combout => \inst2|cpu|E_src1[6]~21_combout\);

-- Location: FF_X47_Y38_N29
\inst2|cpu|E_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(10));

-- Location: LCCOMB_X47_Y38_N28
\inst2|cpu|M_pipe_flush_waddr_nxt[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr_nxt[4]~12_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datac => \inst2|cpu|E_iw\(10),
	datad => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[4]~13_combout\);

-- Location: LCCOMB_X49_Y36_N28
\inst2|cpu|M_pipe_flush_waddr_nxt[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_pc\(4),
	datab => \inst2|cpu|E_src1[6]~21_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr_nxt[4]~13_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[4]~14_combout\);

-- Location: FF_X49_Y36_N29
\inst2|cpu|M_pipe_flush_waddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[4]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(4));

-- Location: LCCOMB_X49_Y36_N8
\inst2|cpu|F_ic_tag_rd_addr_nxt[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\,
	datab => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr\(4),
	datad => \inst2|cpu|D_br_taken_waddr_partial\(4),
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\);

-- Location: FF_X49_Y36_N9
\inst2|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(4));

-- Location: FF_X49_Y36_N31
\inst2|cpu|D_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(4));

-- Location: LCCOMB_X51_Y37_N2
\inst2|cpu|ic_tag_wraddress[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_ic_fill_starting~1_combout\,
	datac => \inst2|cpu|ic_fill_line\(1),
	datad => \inst2|cpu|D_pc\(4),
	combout => \inst2|cpu|ic_tag_wraddress[1]~0_combout\);

-- Location: FF_X51_Y37_N3
\inst2|cpu|ic_fill_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress[1]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_line\(1));

-- Location: FF_X50_Y38_N9
\inst2|cpu|D_br_taken_waddr_partial[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_br_taken_waddr_partial[1]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_br_taken_waddr_partial\(1));

-- Location: FF_X48_Y34_N5
\inst2|cpu|E_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(7));

-- Location: FF_X48_Y38_N25
\inst2|cpu|E_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(1));

-- Location: LCCOMB_X48_Y38_N2
\inst2|cpu|M_pipe_flush_waddr_nxt[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr_nxt[1]~4_combout\,
	datab => \inst2|cpu|E_iw\(7),
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datad => \inst2|cpu|E_pc\(1),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[1]~5_combout\);

-- Location: FF_X48_Y38_N3
\inst2|cpu|M_pipe_flush_waddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[1]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(1));

-- Location: LCCOMB_X48_Y38_N0
\inst2|cpu|F_ic_data_rd_addr_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \inst2|cpu|F_kill~0_combout\,
	datac => \inst2|cpu|D_pc\(1),
	datad => \inst2|cpu|M_pipe_flush_waddr\(1),
	combout => \inst2|cpu|F_ic_data_rd_addr_nxt[1]~2_combout\);

-- Location: LCCOMB_X48_Y38_N8
\inst2|cpu|F_ic_data_rd_addr_nxt[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_kill~0_combout\,
	datab => \inst2|cpu|F_pc_plus_one[1]~2_combout\,
	datac => \inst2|cpu|D_br_taken_waddr_partial\(1),
	datad => \inst2|cpu|F_ic_data_rd_addr_nxt[1]~2_combout\,
	combout => \inst2|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\);

-- Location: FF_X48_Y38_N9
\inst2|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(1));

-- Location: FF_X49_Y35_N5
\inst2|cpu|E_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(9));

-- Location: LCCOMB_X50_Y38_N28
\inst2|cpu|E_pc[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_pc\(3),
	combout => \inst2|cpu|E_pc[3]~feeder_combout\);

-- Location: FF_X50_Y38_N29
\inst2|cpu|E_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_pc[3]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(3));

-- Location: LCCOMB_X50_Y38_N2
\inst2|cpu|M_pipe_flush_waddr_nxt[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr_nxt[3]~10_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datac => \inst2|cpu|E_iw\(9),
	datad => \inst2|cpu|E_pc\(3),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[3]~11_combout\);

-- Location: FF_X50_Y38_N3
\inst2|cpu|M_pipe_flush_waddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[3]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(3));

-- Location: LCCOMB_X50_Y38_N30
\inst2|cpu|F_ic_tag_rd_addr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \inst2|cpu|F_kill~0_combout\,
	datac => \inst2|cpu|D_pc\(3),
	datad => \inst2|cpu|M_pipe_flush_waddr\(3),
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\);

-- Location: LCCOMB_X50_Y38_N4
\inst2|cpu|F_ic_tag_rd_addr_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_br_taken_waddr_partial\(3),
	datab => \inst2|cpu|F_pc_plus_one[3]~6_combout\,
	datac => \inst2|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\,
	datad => \inst2|cpu|F_kill~0_combout\,
	combout => \inst2|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\);

-- Location: FF_X50_Y38_N5
\inst2|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(3));

-- Location: FF_X50_Y38_N31
\inst2|cpu|D_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(3));

-- Location: LCCOMB_X51_Y37_N30
\inst2|cpu|ic_tag_wraddress_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_ic_fill_starting~1_combout\,
	datac => \inst2|cpu|ic_fill_line\(0),
	datad => \inst2|cpu|D_pc\(3),
	combout => \inst2|cpu|ic_tag_wraddress_nxt~1_combout\);

-- Location: FF_X51_Y37_N31
\inst2|cpu|ic_fill_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_line\(0));

-- Location: LCCOMB_X46_Y38_N8
\inst2|cpu|F_iw[16]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst2|cpu|F_iw[16]~20_combout\);

-- Location: FF_X46_Y38_N9
\inst2|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[16]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(16));

-- Location: FF_X48_Y35_N7
\inst2|cpu|E_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(16),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(16));

-- Location: LCCOMB_X48_Y35_N6
\inst2|cpu|E_hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(14),
	datab => \inst2|cpu|E_iw\(13),
	datac => \inst2|cpu|E_iw\(16),
	datad => \inst2|cpu|E_iw\(15),
	combout => \inst2|cpu|E_hbreak_req~0_combout\);

-- Location: LCCOMB_X49_Y35_N18
\inst2|cpu|E_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_pipe_flush~q\,
	datad => \inst2|cpu|E_valid_from_D~q\,
	combout => \inst2|cpu|E_valid~0_combout\);

-- Location: LCCOMB_X49_Y35_N22
\inst2|cpu|E_hbreak_req\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_op_eret~0_combout\,
	datab => \inst2|cpu|hbreak_req~0_combout\,
	datac => \inst2|cpu|E_hbreak_req~0_combout\,
	datad => \inst2|cpu|E_valid~0_combout\,
	combout => \inst2|cpu|E_hbreak_req~combout\);

-- Location: LCCOMB_X47_Y38_N20
\inst2|cpu|M_pipe_flush_waddr[15]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_hbreak_req~combout\,
	datac => \inst2|cpu|E_ctrl_jmp_indirect~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\);

-- Location: FF_X48_Y38_N13
\inst2|cpu|E_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(0));

-- Location: LCCOMB_X48_Y38_N6
\inst2|cpu|M_pipe_flush_waddr_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr_nxt[0]~1_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datac => \inst2|cpu|E_src1[2]~4_combout\,
	datad => \inst2|cpu|E_pc\(0),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[0]~2_combout\);

-- Location: FF_X48_Y38_N7
\inst2|cpu|M_pipe_flush_waddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[0]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(0));

-- Location: LCCOMB_X48_Y38_N22
\inst2|cpu|F_ic_data_rd_addr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_br_taken_waddr_partial\(0),
	datab => \inst2|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\,
	datac => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr\(0),
	combout => \inst2|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

-- Location: FF_X48_Y38_N23
\inst2|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(0));

-- Location: FF_X48_Y38_N17
\inst2|cpu|D_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(0));

-- Location: FF_X54_Y38_N23
\inst2|cpu|ic_fill_initial_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_initial_offset\(0));

-- Location: FF_X54_Y38_N11
\inst2|cpu|ic_fill_initial_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_initial_offset\(1));

-- Location: LCCOMB_X54_Y38_N10
\inst2|cpu|ic_fill_active_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \inst2|cpu|ic_fill_initial_offset\(1),
	datad => \inst2|cpu|ic_fill_initial_offset\(2),
	combout => \inst2|cpu|ic_fill_active_nxt~2_combout\);

-- Location: LCCOMB_X54_Y38_N22
\inst2|cpu|ic_fill_active_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datab => \inst2|cpu|i_readdatavalid_d1~q\,
	datac => \inst2|cpu|ic_fill_initial_offset\(0),
	datad => \inst2|cpu|ic_fill_active_nxt~2_combout\,
	combout => \inst2|cpu|ic_fill_active_nxt~3_combout\);

-- Location: LCCOMB_X53_Y38_N18
\inst2|cpu|ic_fill_active_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ic_fill_starting~0_combout\,
	datab => \inst2|cpu|M_pipe_flush~q\,
	datac => \inst2|cpu|ic_fill_active~q\,
	datad => \inst2|cpu|ic_fill_active_nxt~3_combout\,
	combout => \inst2|cpu|ic_fill_active_nxt~4_combout\);

-- Location: FF_X53_Y38_N19
\inst2|cpu|ic_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_active_nxt~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_active~q\);

-- Location: LCCOMB_X53_Y38_N10
\inst2|cpu|ic_fill_req_accepted\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|i_read~q\,
	datad => \inst2|limiter|cmd_sink_ready~0_combout\,
	combout => \inst2|cpu|ic_fill_req_accepted~combout\);

-- Location: LCCOMB_X53_Y38_N6
\inst2|cpu|ic_fill_ap_cnt_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|i_read~q\,
	datac => \inst2|cpu|ic_fill_ap_cnt\(0),
	datad => \inst2|limiter|cmd_sink_ready~0_combout\,
	combout => \inst2|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\);

-- Location: FF_X53_Y38_N7
\inst2|cpu|ic_fill_ap_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_ap_cnt\(0));

-- Location: LCCOMB_X53_Y38_N2
\inst2|cpu|ic_fill_ap_cnt_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_ap_cnt\(1),
	datab => \inst2|cpu|ic_fill_req_accepted~combout\,
	datac => \inst2|cpu|ic_fill_ap_cnt\(2),
	datad => \inst2|cpu|ic_fill_ap_cnt\(0),
	combout => \inst2|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\);

-- Location: FF_X53_Y38_N3
\inst2|cpu|ic_fill_ap_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_ap_cnt\(2));

-- Location: LCCOMB_X53_Y38_N0
\inst2|cpu|Add6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_ap_cnt\(1),
	datab => \inst2|cpu|ic_fill_ap_cnt\(2),
	datac => \inst2|cpu|ic_fill_ap_cnt\(3),
	datad => \inst2|cpu|ic_fill_ap_cnt\(0),
	combout => \inst2|cpu|Add6~0_combout\);

-- Location: LCCOMB_X53_Y38_N14
\inst2|cpu|ic_fill_ap_cnt_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|limiter|cmd_sink_ready~0_combout\,
	datab => \inst2|cpu|Add6~0_combout\,
	datac => \inst2|cpu|i_read~q\,
	combout => \inst2|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: FF_X53_Y38_N15
\inst2|cpu|ic_fill_ap_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_ap_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_ap_cnt\(3));

-- Location: LCCOMB_X53_Y38_N8
\inst2|cpu|i_read_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|ic_fill_active~q\,
	datac => \inst2|cpu|ic_fill_ap_cnt\(3),
	combout => \inst2|cpu|i_read_nxt~0_combout\);

-- Location: LCCOMB_X53_Y38_N16
\inst2|cpu|i_read_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ic_fill_starting~1_combout\,
	datab => \inst2|cpu|i_read_nxt~0_combout\,
	datac => \inst2|cpu|i_read~q\,
	datad => \inst2|limiter|cmd_sink_ready~0_combout\,
	combout => \inst2|cpu|i_read_nxt~1_combout\);

-- Location: FF_X53_Y38_N17
\inst2|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|i_read_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_read~q\);

-- Location: LCCOMB_X51_Y36_N20
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\inst2|cpu|d_read~q\ & (!\inst2|cpu_data_master_translator|read_accepted~q\ & \inst2|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_read~q\,
	datab => \inst2|cpu_data_master_translator|read_accepted~q\,
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X51_Y36_N22
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\inst2|cmd_xbar_mux_001|WideOr1~combout\ & ((\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\) # 
-- ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|cpu|i_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst2|cpu|i_read~q\,
	datac => \inst2|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	combout => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X51_Y34_N24
\inst2|onchip_mem_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem_s1_translator|read_latency_shift_reg~1_combout\ = (!\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|cpu|clr_break_line~q\ & 
-- \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|cpu|clr_break_line~q\,
	datad => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	combout => \inst2|onchip_mem_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X51_Y34_N25
\inst2|onchip_mem_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|onchip_mem_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X51_Y34_N18
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X51_Y34_N28
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((!\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (\inst2|cpu|clr_break_line~q\ & \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst2|cpu|clr_break_line~q\,
	datac => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datad => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	combout => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X51_Y34_N29
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X37_Y34_N11
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\);

-- Location: LCCOMB_X37_Y34_N10
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\)) # (!\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]~q\,
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X51_Y34_N27
\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\);

-- Location: LCCOMB_X51_Y34_N26
\inst2|rsp_xbar_demux_001|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_demux_001|src1_valid~combout\ = (\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X44_Y33_N8
\inst2|cpu|av_ld_data_transfer~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|cpu|d_read~q\,
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|rsp_xbar_mux_001|WideOr1~0_combout\,
	combout => \inst2|cpu|av_ld_data_transfer~0_combout\);

-- Location: FF_X44_Y33_N9
\inst2|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|av_ld_data_transfer~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_aligning_data~q\);

-- Location: FF_X44_Y33_N29
\inst2|cpu|av_ld_or_div_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|av_ld_aligning_data~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|av_ld_or_div_done~q\);

-- Location: LCCOMB_X38_Y34_N10
\inst2|cpu|M_wr_data_unfiltered[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|av_ld_data_aligned_or_div\(0),
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_alu_result\(0),
	datad => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_wr_data_unfiltered[0]~10_combout\);

-- Location: LCCOMB_X39_Y35_N6
\inst2|cpu|M_st_data[16]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(0),
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_st_data[16]~30_combout\);

-- Location: LCCOMB_X39_Y35_N8
\inst2|cpu|M_st_data[16]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_prelim\(0),
	datab => \inst2|cpu|M_wr_data_unfiltered[0]~10_combout\,
	datac => \inst2|cpu|E_src2_hazard_M~q\,
	datad => \inst2|cpu|M_st_data[16]~30_combout\,
	combout => \inst2|cpu|M_st_data[16]~4_combout\);

-- Location: FF_X39_Y35_N9
\inst2|cpu|M_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[16]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(0));

-- Location: LCCOMB_X52_Y33_N0
\inst2|cpu_jtag_debug_module_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|wait_latency_counter~1_combout\ = (\inst2|cpu|clr_break_line~q\ & (!\inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ & (!\inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(0) & 
-- \inst2|cpu_jtag_debug_module_translator|av_begintransfer~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|clr_break_line~q\,
	datab => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(0),
	datad => \inst2|cpu_jtag_debug_module_translator|av_begintransfer~2_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter~1_combout\);

-- Location: FF_X52_Y33_N1
\inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X52_Y33_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \inst2|cpu|hbreak_enabled~q\,
	datad => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0_combout\);

-- Location: LCCOMB_X52_Y33_N14
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst2|cmd_xbar_mux|WideOr1~combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~1_combout\);

-- Location: LCCOMB_X53_Y33_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|src_data\(38),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~1_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X53_Y33_N2
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\,
	datab => \inst2|cpu|M_st_data\(0),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X53_Y33_N3
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X60_Y34_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: FF_X60_Y34_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X60_Y34_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X60_Y34_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X60_Y34_N9
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X51_Y30_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X53_Y30_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\);

-- Location: FF_X53_Y30_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X54_Y30_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X54_Y30_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: FF_X54_Y30_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X53_Y30_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X53_Y30_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: FF_X53_Y30_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X56_Y30_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: FF_X56_Y30_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X56_Y30_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: FF_X56_Y30_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: FF_X56_Y34_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1));

-- Location: FF_X56_Y34_N11
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X56_Y34_N10
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X56_Y31_N12
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X58_Y31_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X58_Y31_N28
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X58_Y31_N29
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X49_Y35_N12
\inst2|cpu|latched_oci_tb_hbreak_req_next~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|hbreak_req~0_combout\,
	datab => \inst2|cpu|hbreak_enabled~q\,
	datac => \inst2|cpu|latched_oci_tb_hbreak_req~q\,
	datad => \inst2|cpu|E_valid~0_combout\,
	combout => \inst2|cpu|latched_oci_tb_hbreak_req_next~2_combout\);

-- Location: FF_X49_Y35_N13
\inst2|cpu|latched_oci_tb_hbreak_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|latched_oci_tb_hbreak_req_next~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|latched_oci_tb_hbreak_req~q\);

-- Location: LCCOMB_X49_Y35_N8
\inst2|cpu|hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|wait_for_one_post_bret_inst~q\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\,
	datac => \inst2|cpu|hbreak_enabled~q\,
	datad => \inst2|cpu|latched_oci_tb_hbreak_req~q\,
	combout => \inst2|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X49_Y35_N0
\inst2|cpu|E_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_op_eret~0_combout\,
	datab => \inst2|cpu|hbreak_req~0_combout\,
	datac => \inst2|cpu|E_hbreak_req~0_combout\,
	datad => \inst2|cpu|E_valid~0_combout\,
	combout => \inst2|cpu|E_valid~1_combout\);

-- Location: FF_X49_Y35_N1
\inst2|cpu|M_valid_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_valid~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_valid_from_E~q\);

-- Location: FF_X48_Y35_N5
\inst2|cpu|E_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(11));

-- Location: LCCOMB_X48_Y35_N20
\inst2|cpu|E_ctrl_invalidate_i~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(12),
	datab => \inst2|cpu|E_iw\(11),
	datac => \inst2|cpu|E_iw\(13),
	datad => \inst2|cpu|E_iw\(16),
	combout => \inst2|cpu|E_ctrl_invalidate_i~1_combout\);

-- Location: LCCOMB_X46_Y34_N24
\inst2|cpu|E_iw[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_iw\(0),
	combout => \inst2|cpu|E_iw[0]~feeder_combout\);

-- Location: FF_X46_Y34_N25
\inst2|cpu|E_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_iw[0]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(0));

-- Location: FF_X46_Y34_N27
\inst2|cpu|E_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(1));

-- Location: LCCOMB_X46_Y34_N26
\inst2|cpu|Equal130~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal130~0_combout\,
	datab => \inst2|cpu|E_iw\(0),
	datac => \inst2|cpu|E_iw\(1),
	combout => \inst2|cpu|Equal130~1_combout\);

-- Location: LCCOMB_X48_Y35_N18
\inst2|cpu|E_ctrl_invalidate_i~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_iw\(14),
	datac => \inst2|cpu|E_iw\(12),
	datad => \inst2|cpu|E_iw\(15),
	combout => \inst2|cpu|E_ctrl_invalidate_i~0_combout\);

-- Location: LCCOMB_X48_Y35_N30
\inst2|cpu|E_ctrl_invalidate_i~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|E_ctrl_invalidate_i~1_combout\,
	datac => \inst2|cpu|Equal130~1_combout\,
	datad => \inst2|cpu|E_ctrl_invalidate_i~0_combout\,
	combout => \inst2|cpu|E_ctrl_invalidate_i~2_combout\);

-- Location: FF_X48_Y35_N31
\inst2|cpu|M_ctrl_invalidate_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_ctrl_invalidate_i~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ctrl_invalidate_i~q\);

-- Location: LCCOMB_X52_Y36_N26
\inst2|cpu|ic_tag_clr_valid_bits_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|clr_break_line~q\,
	datab => \inst2|cpu|M_valid_from_E~q\,
	datac => \inst2|cpu|M_ctrl_invalidate_i~q\,
	datad => \inst2|cpu|D_ic_fill_starting~1_combout\,
	combout => \inst2|cpu|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: LCCOMB_X56_Y38_N28
\inst2|cpu|ic_fill_valid_bits_nxt[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[0]~11_combout\);

-- Location: LCCOMB_X56_Y38_N20
\inst2|cpu|ic_fill_valid_bits_nxt[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst2|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|cpu|ic_fill_valid_bits\(0),
	datad => \inst2|cpu|ic_fill_valid_bits_nxt[0]~11_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[0]~12_combout\);

-- Location: LCCOMB_X54_Y38_N8
\inst2|cpu|ic_tag_clr_valid_bits_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_valid_from_E~q\,
	datac => \inst2|cpu|M_ctrl_invalidate_i~q\,
	combout => \inst2|cpu|ic_tag_clr_valid_bits_nxt~2_combout\);

-- Location: LCCOMB_X54_Y38_N4
\inst2|cpu|ic_fill_valid_bits_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|clr_break_line~q\,
	datab => \inst2|cpu|D_ic_fill_starting~1_combout\,
	datac => \inst2|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	datad => \inst2|cpu|ic_fill_dp_offset_en~0_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_en~combout\);

-- Location: FF_X56_Y38_N21
\inst2|cpu|ic_fill_valid_bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_valid_bits_nxt[0]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_valid_bits\(0));

-- Location: FF_X48_Y34_N23
\inst2|cpu|M_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_ctrl_crst~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ctrl_crst~q\);

-- Location: LCCOMB_X48_Y34_N22
\inst2|cpu|ic_tag_wraddress[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_valid_from_E~q\,
	datac => \inst2|cpu|M_ctrl_crst~q\,
	datad => \inst2|cpu|clr_break_line~q\,
	combout => \inst2|cpu|ic_tag_wraddress[2]~5_combout\);

-- Location: LCCOMB_X51_Y37_N20
\inst2|cpu|ic_tag_wraddress_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \inst2|cpu|M_alu_result\(5),
	datac => \inst2|cpu|ic_tag_wraddress_nxt~1_combout\,
	datad => \inst2|cpu|ic_tag_wraddress[2]~5_combout\,
	combout => \inst2|cpu|ic_tag_wraddress_nxt[0]~2_combout\);

-- Location: LCCOMB_X51_Y37_N16
\inst2|cpu|ic_tag_wraddress_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|clr_break_line~q\,
	datad => \inst2|cpu|ic_tag_wraddress_nxt[0]~2_combout\,
	combout => \inst2|cpu|ic_tag_wraddress_nxt[0]~3_combout\);

-- Location: FF_X51_Y37_N17
\inst2|cpu|ic_tag_wraddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress_nxt[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_tag_wraddress\(0));

-- Location: LCCOMB_X51_Y37_N8
\inst2|cpu|ic_tag_wraddress[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|ic_tag_wraddress[1]~0_combout\,
	combout => \inst2|cpu|ic_tag_wraddress[1]~feeder_combout\);

-- Location: FF_X51_Y37_N9
\inst2|cpu|ic_tag_wraddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress[1]~feeder_combout\,
	asdata => \inst2|cpu|M_alu_result\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|cpu|ic_tag_wraddress[2]~5_combout\,
	sload => \inst2|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_tag_wraddress\(1));

-- Location: LCCOMB_X51_Y37_N10
\inst2|cpu|ic_tag_wraddress[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|ic_tag_wraddress[2]~1_combout\,
	combout => \inst2|cpu|ic_tag_wraddress[2]~feeder_combout\);

-- Location: FF_X51_Y37_N11
\inst2|cpu|ic_tag_wraddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress[2]~feeder_combout\,
	asdata => \inst2|cpu|M_alu_result\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|cpu|ic_tag_wraddress[2]~5_combout\,
	sload => \inst2|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_tag_wraddress\(2));

-- Location: LCCOMB_X51_Y37_N12
\inst2|cpu|ic_tag_wraddress[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|ic_tag_wraddress[3]~2_combout\,
	combout => \inst2|cpu|ic_tag_wraddress[3]~feeder_combout\);

-- Location: FF_X51_Y37_N13
\inst2|cpu|ic_tag_wraddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress[3]~feeder_combout\,
	asdata => \inst2|cpu|M_alu_result\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|cpu|ic_tag_wraddress[2]~5_combout\,
	sload => \inst2|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_tag_wraddress\(3));

-- Location: LCCOMB_X51_Y37_N14
\inst2|cpu|ic_tag_wraddress[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_tag_wraddress[4]~3_combout\,
	combout => \inst2|cpu|ic_tag_wraddress[4]~feeder_combout\);

-- Location: FF_X51_Y37_N15
\inst2|cpu|ic_tag_wraddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress[4]~feeder_combout\,
	asdata => \inst2|cpu|M_alu_result\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|cpu|ic_tag_wraddress[2]~5_combout\,
	sload => \inst2|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_tag_wraddress\(4));

-- Location: LCCOMB_X51_Y37_N0
\inst2|cpu|ic_tag_wraddress[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|ic_tag_wraddress[5]~4_combout\,
	combout => \inst2|cpu|ic_tag_wraddress[5]~feeder_combout\);

-- Location: FF_X51_Y37_N1
\inst2|cpu|ic_tag_wraddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress[5]~feeder_combout\,
	asdata => \inst2|cpu|M_alu_result\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|cpu|ic_tag_wraddress[2]~5_combout\,
	sload => \inst2|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_tag_wraddress\(5));

-- Location: LCCOMB_X51_Y37_N22
\inst2|cpu|ic_tag_wraddress_nxt[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(11),
	datab => \inst2|cpu|ic_tag_wraddress_nxt~0_combout\,
	datac => \inst2|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	datad => \inst2|cpu|ic_tag_wraddress[2]~5_combout\,
	combout => \inst2|cpu|ic_tag_wraddress_nxt[6]~4_combout\);

-- Location: LCCOMB_X51_Y37_N18
\inst2|cpu|ic_tag_wraddress_nxt[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|clr_break_line~q\,
	datac => \inst2|cpu|ic_tag_wraddress_nxt[6]~4_combout\,
	combout => \inst2|cpu|ic_tag_wraddress_nxt[6]~5_combout\);

-- Location: FF_X51_Y37_N19
\inst2|cpu|ic_tag_wraddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress_nxt[6]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_tag_wraddress\(6));

-- Location: LCCOMB_X56_Y38_N26
\inst2|cpu|ic_fill_valid_bits_nxt[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_valid_bits_nxt[1]~9_combout\,
	datab => \inst2|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|cpu|ic_fill_valid_bits\(1),
	datad => \inst2|cpu|D_ic_fill_starting_d1~q\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[1]~10_combout\);

-- Location: FF_X56_Y38_N27
\inst2|cpu|ic_fill_valid_bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_valid_bits_nxt[1]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_valid_bits\(1));

-- Location: LCCOMB_X56_Y38_N24
\inst2|cpu|ic_fill_valid_bits_nxt[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[2]~7_combout\);

-- Location: LCCOMB_X56_Y38_N8
\inst2|cpu|ic_fill_valid_bits_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst2|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|cpu|ic_fill_valid_bits\(2),
	datad => \inst2|cpu|ic_fill_valid_bits_nxt[2]~7_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[2]~8_combout\);

-- Location: FF_X56_Y38_N9
\inst2|cpu|ic_fill_valid_bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_valid_bits_nxt[2]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_valid_bits\(2));

-- Location: LCCOMB_X56_Y38_N22
\inst2|cpu|ic_fill_valid_bits_nxt[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_valid_bits_nxt[3]~13_combout\,
	datab => \inst2|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|cpu|ic_fill_valid_bits\(3),
	datad => \inst2|cpu|D_ic_fill_starting_d1~q\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[3]~14_combout\);

-- Location: FF_X56_Y38_N23
\inst2|cpu|ic_fill_valid_bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_valid_bits_nxt[3]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_valid_bits\(3));

-- Location: LCCOMB_X56_Y38_N4
\inst2|cpu|ic_fill_valid_bits_nxt[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_valid_bits_nxt[4]~3_combout\,
	datab => \inst2|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|cpu|ic_fill_valid_bits\(4),
	datad => \inst2|cpu|D_ic_fill_starting_d1~q\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[4]~4_combout\);

-- Location: FF_X56_Y38_N5
\inst2|cpu|ic_fill_valid_bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_valid_bits_nxt[4]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_valid_bits\(4));

-- Location: LCCOMB_X56_Y38_N0
\inst2|cpu|ic_fill_valid_bits_nxt[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[5]~0_combout\);

-- Location: LCCOMB_X56_Y38_N16
\inst2|cpu|ic_fill_valid_bits_nxt[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst2|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|cpu|ic_fill_valid_bits\(5),
	datad => \inst2|cpu|ic_fill_valid_bits_nxt[5]~0_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[5]~1_combout\);

-- Location: FF_X56_Y38_N17
\inst2|cpu|ic_fill_valid_bits[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_valid_bits_nxt[5]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_valid_bits\(5));

-- Location: LCCOMB_X56_Y38_N2
\inst2|cpu|Equal159~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst2|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datad => \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|cpu|Equal159~0_combout\);

-- Location: LCCOMB_X56_Y38_N18
\inst2|cpu|ic_fill_valid_bits_nxt[6]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst2|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|cpu|ic_fill_valid_bits\(6),
	datad => \inst2|cpu|Equal159~0_combout\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[6]~2_combout\);

-- Location: FF_X56_Y38_N19
\inst2|cpu|ic_fill_valid_bits[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_valid_bits_nxt[6]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_valid_bits\(6));

-- Location: LCCOMB_X56_Y38_N14
\inst2|cpu|ic_fill_valid_bits_nxt[7]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_valid_bits_nxt[7]~5_combout\,
	datab => \inst2|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|cpu|ic_fill_valid_bits\(7),
	datad => \inst2|cpu|D_ic_fill_starting_d1~q\,
	combout => \inst2|cpu|ic_fill_valid_bits_nxt[7]~6_combout\);

-- Location: FF_X56_Y38_N15
\inst2|cpu|ic_fill_valid_bits[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_valid_bits_nxt[7]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_valid_bits\(7));

-- Location: FF_X50_Y37_N1
\inst2|cpu|E_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(12));

-- Location: LCCOMB_X47_Y36_N0
\inst2|cpu|M_pipe_flush_waddr_nxt[12]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(12),
	datab => \inst2|cpu|E_ctrl_break~q\,
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[12]~39_combout\);

-- Location: FF_X50_Y37_N17
\inst2|cpu|E_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(18),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(18));

-- Location: LCCOMB_X50_Y37_N16
\inst2|cpu|M_pipe_flush_waddr_nxt[12]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr_nxt[12]~39_combout\,
	datac => \inst2|cpu|E_iw\(18),
	datad => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[12]~40_combout\);

-- Location: LCCOMB_X50_Y37_N24
\inst2|cpu|M_pipe_flush_waddr_nxt[12]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[14]~12_combout\,
	datab => \inst2|cpu|E_pc\(12),
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[12]~40_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[12]~41_combout\);

-- Location: FF_X50_Y37_N25
\inst2|cpu|M_pipe_flush_waddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[12]~41_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(12));

-- Location: LCCOMB_X50_Y37_N8
\inst2|cpu|F_pc_nxt[12]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \inst2|cpu|F_kill~0_combout\,
	datac => \inst2|cpu|D_pc\(12),
	datad => \inst2|cpu|M_pipe_flush_waddr\(12),
	combout => \inst2|cpu|F_pc_nxt[12]~6_combout\);

-- Location: LCCOMB_X50_Y37_N22
\inst2|cpu|F_pc_nxt[12]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add1~6_combout\,
	datab => \inst2|cpu|F_kill~0_combout\,
	datac => \inst2|cpu|F_pc_plus_one[12]~24_combout\,
	datad => \inst2|cpu|F_pc_nxt[12]~6_combout\,
	combout => \inst2|cpu|F_pc_nxt[12]~7_combout\);

-- Location: FF_X50_Y37_N23
\inst2|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_nxt[12]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(12));

-- Location: FF_X50_Y37_N9
\inst2|cpu|D_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(12));

-- Location: FF_X50_Y37_N15
\inst2|cpu|ic_fill_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_tag\(2));

-- Location: LCCOMB_X46_Y37_N24
\inst2|cpu|F_pc_nxt[14]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr\(14),
	datab => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \inst2|cpu|D_pc\(14),
	datad => \inst2|cpu|F_kill~0_combout\,
	combout => \inst2|cpu|F_pc_nxt[14]~10_combout\);

-- Location: LCCOMB_X46_Y37_N22
\inst2|cpu|F_pc_nxt[14]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc_plus_one[14]~28_combout\,
	datab => \inst2|cpu|F_pc_nxt[14]~10_combout\,
	datac => \inst2|cpu|F_kill~0_combout\,
	datad => \inst2|cpu|Add1~10_combout\,
	combout => \inst2|cpu|F_pc_nxt[14]~11_combout\);

-- Location: FF_X46_Y37_N23
\inst2|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_nxt[14]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(14));

-- Location: FF_X46_Y37_N25
\inst2|cpu|D_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(14),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(14));

-- Location: LCCOMB_X48_Y37_N30
\inst2|cpu|ic_fill_tag[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_pc\(14),
	combout => \inst2|cpu|ic_fill_tag[4]~feeder_combout\);

-- Location: FF_X48_Y37_N31
\inst2|cpu|ic_fill_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_tag[4]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_tag\(4));

-- Location: FF_X47_Y38_N5
\inst2|cpu|E_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(22),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(22));

-- Location: LCCOMB_X47_Y38_N6
\inst2|cpu|M_pipe_flush_waddr_nxt[16]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_break~q\,
	datab => \inst2|cpu|E_ctrl_exception~q\,
	datac => \inst2|cpu|E_extra_pc\(16),
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[16]~52_combout\);

-- Location: LCCOMB_X47_Y38_N4
\inst2|cpu|M_pipe_flush_waddr_nxt[16]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_jmp_indirect~q\,
	datab => \inst2|cpu|E_ctrl_jmp_direct~q\,
	datac => \inst2|cpu|E_iw\(22),
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[16]~52_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[16]~53_combout\);

-- Location: LCCOMB_X47_Y38_N18
\inst2|cpu|M_pipe_flush_waddr_nxt[16]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[18]~8_combout\,
	datac => \inst2|cpu|E_ctrl_jmp_indirect~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[16]~51_combout\);

-- Location: LCCOMB_X47_Y38_N10
\inst2|cpu|M_pipe_flush_waddr_nxt[16]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_pc\(16),
	datab => \inst2|cpu|E_hbreak_req~combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr_nxt[16]~53_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[16]~51_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[16]~54_combout\);

-- Location: FF_X47_Y38_N11
\inst2|cpu|M_pipe_flush_waddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[16]~54_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(16));

-- Location: LCCOMB_X47_Y38_N0
\inst2|cpu|F_pc_nxt[16]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_kill~0_combout\,
	datab => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \inst2|cpu|D_pc\(16),
	datad => \inst2|cpu|M_pipe_flush_waddr\(16),
	combout => \inst2|cpu|F_pc_nxt[16]~14_combout\);

-- Location: LCCOMB_X45_Y37_N12
\inst2|cpu|F_pc_nxt[16]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc_plus_one[16]~32_combout\,
	datab => \inst2|cpu|Add1~14_combout\,
	datac => \inst2|cpu|F_kill~0_combout\,
	datad => \inst2|cpu|F_pc_nxt[16]~14_combout\,
	combout => \inst2|cpu|F_pc_nxt[16]~15_combout\);

-- Location: FF_X45_Y37_N13
\inst2|cpu|F_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_nxt[16]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(16));

-- Location: FF_X47_Y38_N1
\inst2|cpu|D_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(16),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(16));

-- Location: FF_X48_Y37_N17
\inst2|cpu|ic_fill_tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(16),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_tag\(6));

-- Location: LCCOMB_X49_Y37_N16
\inst2|cpu|F_pc_plus_one[17]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|F_pc\(17),
	cin => \inst2|cpu|F_pc_plus_one[16]~33\,
	combout => \inst2|cpu|F_pc_plus_one[17]~34_combout\);

-- Location: LCCOMB_X48_Y37_N14
\inst2|cpu|F_pc_nxt[17]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \inst2|cpu|F_kill~0_combout\,
	datac => \inst2|cpu|D_pc\(17),
	datad => \inst2|cpu|F_pc_plus_one[17]~34_combout\,
	combout => \inst2|cpu|F_pc_nxt[17]~0_combout\);

-- Location: LCCOMB_X47_Y36_N24
\inst2|cpu|M_pipe_flush_waddr_nxt[17]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(17),
	datab => \inst2|cpu|E_ctrl_break~q\,
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[17]~30_combout\);

-- Location: FF_X49_Y36_N5
\inst2|cpu|E_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(23),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(23));

-- Location: LCCOMB_X49_Y36_N4
\inst2|cpu|M_pipe_flush_waddr_nxt[17]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr_nxt[17]~30_combout\,
	datac => \inst2|cpu|E_iw\(23),
	datad => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[17]~31_combout\);

-- Location: LCCOMB_X48_Y37_N18
\inst2|cpu|E_pc[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_pc\(17),
	combout => \inst2|cpu|E_pc[17]~feeder_combout\);

-- Location: FF_X48_Y37_N19
\inst2|cpu|E_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_pc[17]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(17));

-- Location: LCCOMB_X49_Y36_N12
\inst2|cpu|M_pipe_flush_waddr_nxt[17]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datab => \inst2|cpu|E_src1[19]~7_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr_nxt[17]~31_combout\,
	datad => \inst2|cpu|E_pc\(17),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[17]~32_combout\);

-- Location: FF_X49_Y36_N13
\inst2|cpu|M_pipe_flush_waddr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[17]~32_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(17));

-- Location: LCCOMB_X49_Y36_N14
\inst2|cpu|F_pc_nxt[17]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Add1~16_combout\,
	datab => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \inst2|cpu|F_pc_nxt[17]~0_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr\(17),
	combout => \inst2|cpu|F_pc_nxt[17]~1_combout\);

-- Location: FF_X49_Y36_N15
\inst2|cpu|F_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_nxt[17]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(17));

-- Location: FF_X48_Y37_N15
\inst2|cpu|D_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(17),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(17));

-- Location: FF_X48_Y37_N23
\inst2|cpu|ic_fill_tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(17),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_tag\(7));

-- Location: LCCOMB_X49_Y37_N28
\inst2|cpu|F_inst_ram_hit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(13),
	datab => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12),
	datac => \inst2|cpu|F_pc\(14),
	datad => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst2|cpu|F_inst_ram_hit~2_combout\);

-- Location: LCCOMB_X48_Y34_N14
\inst2|cpu|F_inst_ram_hit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9),
	datab => \inst2|cpu|F_pc\(11),
	datac => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst2|cpu|F_pc\(12),
	combout => \inst2|cpu|F_inst_ram_hit~1_combout\);

-- Location: LCCOMB_X48_Y37_N10
\inst2|cpu|F_inst_ram_hit~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(16),
	datab => \inst2|cpu|F_pc\(15),
	datac => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst2|cpu|F_inst_ram_hit~3_combout\);

-- Location: LCCOMB_X48_Y34_N24
\inst2|cpu|F_inst_ram_hit~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_inst_ram_hit~0_combout\,
	datab => \inst2|cpu|F_inst_ram_hit~2_combout\,
	datac => \inst2|cpu|F_inst_ram_hit~1_combout\,
	datad => \inst2|cpu|F_inst_ram_hit~3_combout\,
	combout => \inst2|cpu|F_inst_ram_hit~4_combout\);

-- Location: LCCOMB_X48_Y38_N30
\inst2|cpu|F_ic_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(0),
	datab => \inst2|cpu|F_pc\(1),
	datac => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst2|cpu|F_ic_valid~0_combout\);

-- Location: LCCOMB_X48_Y38_N28
\inst2|cpu|F_ic_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(0),
	datab => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7),
	datac => \inst2|cpu|F_ic_valid~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst2|cpu|F_ic_valid~1_combout\);

-- Location: LCCOMB_X48_Y38_N4
\inst2|cpu|F_ic_valid~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_valid~3_combout\,
	datab => \inst2|cpu|F_pc\(2),
	datad => \inst2|cpu|F_ic_valid~1_combout\,
	combout => \inst2|cpu|F_ic_valid~4_combout\);

-- Location: LCCOMB_X48_Y38_N14
\inst2|cpu|F_inst_ram_hit~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst2|cpu|F_inst_ram_hit~4_combout\,
	datac => \inst2|cpu|F_ic_valid~4_combout\,
	datad => \inst2|cpu|F_pc\(17),
	combout => \inst2|cpu|F_inst_ram_hit~5_combout\);

-- Location: FF_X48_Y38_N15
\inst2|cpu|D_iw_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_inst_ram_hit~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw_valid~q\);

-- Location: LCCOMB_X45_Y38_N16
\inst2|cpu|D_ctrl_br~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_iw\(1),
	datad => \inst2|cpu|D_iw\(2),
	combout => \inst2|cpu|D_ctrl_br~0_combout\);

-- Location: LCCOMB_X45_Y38_N0
\inst2|cpu|F_kill\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_valid~combout\,
	datab => \inst2|cpu|D_ctrl_br~0_combout\,
	datac => \inst2|cpu|F_kill~0_combout\,
	datad => \inst2|cpu|D_br_pred_taken~0_combout\,
	combout => \inst2|cpu|F_kill~combout\);

-- Location: FF_X45_Y38_N1
\inst2|cpu|D_kill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_kill~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_kill~q\);

-- Location: LCCOMB_X45_Y38_N22
\inst2|cpu|F_kill~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_pipe_flush~q\,
	datac => \inst2|cpu|D_iw_valid~q\,
	datad => \inst2|cpu|D_kill~q\,
	combout => \inst2|cpu|F_kill~0_combout\);

-- Location: LCCOMB_X44_Y36_N2
\inst2|cpu|F_ic_data_rd_addr_nxt[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc_plus_one[2]~4_combout\,
	datab => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \inst2|cpu|D_pc\(2),
	datad => \inst2|cpu|F_kill~0_combout\,
	combout => \inst2|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\);

-- Location: LCCOMB_X44_Y36_N6
\inst2|cpu|M_pipe_flush_waddr_nxt[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_exception~q\,
	datab => \inst2|cpu|E_ctrl_break~q\,
	datac => \inst2|cpu|E_ctrl_crst~q\,
	datad => \inst2|cpu|E_extra_pc\(2),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[2]~6_combout\);

-- Location: LCCOMB_X44_Y36_N8
\inst2|cpu|M_pipe_flush_waddr_nxt[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(8),
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[2]~6_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[2]~7_combout\);

-- Location: LCCOMB_X44_Y36_N12
\inst2|cpu|E_pc[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_pc\(2),
	combout => \inst2|cpu|E_pc[2]~feeder_combout\);

-- Location: FF_X44_Y36_N13
\inst2|cpu|E_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_pc[2]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_pc\(2));

-- Location: LCCOMB_X44_Y36_N0
\inst2|cpu|M_pipe_flush_waddr_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datab => \inst2|cpu|E_src1[4]~2_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr_nxt[2]~7_combout\,
	datad => \inst2|cpu|E_pc\(2),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[2]~8_combout\);

-- Location: FF_X44_Y36_N1
\inst2|cpu|M_pipe_flush_waddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[2]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(2));

-- Location: LCCOMB_X44_Y36_N4
\inst2|cpu|F_ic_data_rd_addr_nxt[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_br_taken_waddr_partial\(2),
	datab => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \inst2|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr\(2),
	combout => \inst2|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\);

-- Location: FF_X44_Y36_N5
\inst2|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(2));

-- Location: FF_X44_Y36_N3
\inst2|cpu|D_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(2));

-- Location: LCCOMB_X54_Y38_N0
\inst2|cpu|ic_fill_initial_offset[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_pc\(2),
	combout => \inst2|cpu|ic_fill_initial_offset[2]~feeder_combout\);

-- Location: FF_X54_Y38_N1
\inst2|cpu|ic_fill_initial_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_initial_offset[2]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_initial_offset\(2));

-- Location: LCCOMB_X54_Y38_N26
\inst2|cpu|ic_fill_dp_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_dp_offset_nxt[2]~1_combout\,
	datab => \inst2|cpu|ic_fill_initial_offset\(2),
	datad => \inst2|cpu|D_ic_fill_starting_d1~q\,
	combout => \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\);

-- Location: FF_X54_Y38_N27
\inst2|cpu|ic_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_dp_offset\(2));

-- Location: LCCOMB_X46_Y38_N24
\inst2|cpu|F_iw[5]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[5]~14_combout\);

-- Location: FF_X46_Y38_N25
\inst2|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[5]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(5));

-- Location: LCCOMB_X45_Y38_N28
\inst2|cpu|D_br_pred_taken~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~8_combout\,
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_iw\(21),
	datad => \inst2|cpu|D_iw\(5),
	combout => \inst2|cpu|D_br_pred_taken~0_combout\);

-- Location: LCCOMB_X45_Y38_N8
\inst2|cpu|D_br_pred_taken~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(2),
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_iw\(1),
	datad => \inst2|cpu|D_br_pred_taken~0_combout\,
	combout => \inst2|cpu|D_br_pred_taken~1_combout\);

-- Location: LCCOMB_X45_Y38_N12
\inst2|cpu|F_issue\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_valid~combout\,
	datab => \inst2|cpu|D_br_pred_taken~1_combout\,
	datac => \inst2|cpu|F_kill~0_combout\,
	datad => \inst2|cpu|F_inst_ram_hit~5_combout\,
	combout => \inst2|cpu|F_issue~combout\);

-- Location: FF_X45_Y38_N13
\inst2|cpu|D_issue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_issue~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_issue~q\);

-- Location: LCCOMB_X45_Y38_N10
\inst2|cpu|D_valid\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_pipe_flush~q\,
	datad => \inst2|cpu|D_issue~q\,
	combout => \inst2|cpu|D_valid~combout\);

-- Location: FF_X45_Y38_N11
\inst2|cpu|E_valid_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_valid~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_valid_from_D~q\);

-- Location: FF_X48_Y37_N1
\inst2|cpu|E_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(21),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(21));

-- Location: FF_X48_Y37_N21
\inst2|cpu|E_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_ctrl_br_cond_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_br_cond~q\);

-- Location: LCCOMB_X48_Y37_N0
\inst2|cpu|M_pipe_flush_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_br_result~0_combout\,
	datab => \inst2|cpu|E_hbreak_req~combout\,
	datac => \inst2|cpu|E_iw\(21),
	datad => \inst2|cpu|E_ctrl_br_cond~q\,
	combout => \inst2|cpu|M_pipe_flush_nxt~2_combout\);

-- Location: LCCOMB_X45_Y38_N20
\inst2|cpu|M_pipe_flush_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_ctrl_flush_pipe_always~q\,
	datab => \inst2|cpu|E_valid_from_D~q\,
	datac => \inst2|cpu|M_pipe_flush~q\,
	datad => \inst2|cpu|M_pipe_flush_nxt~2_combout\,
	combout => \inst2|cpu|M_pipe_flush_nxt~3_combout\);

-- Location: FF_X45_Y38_N21
\inst2|cpu|M_pipe_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_nxt~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush~q\);

-- Location: LCCOMB_X46_Y37_N30
\inst2|cpu|F_ic_fill_same_tag_line~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(6),
	datab => \inst2|cpu|ic_fill_line\(3),
	datac => \inst2|cpu|F_pc\(5),
	datad => \inst2|cpu|ic_fill_line\(2),
	combout => \inst2|cpu|F_ic_fill_same_tag_line~6_combout\);

-- Location: LCCOMB_X51_Y35_N12
\inst2|cpu|F_ic_fill_same_tag_line~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_line\(5),
	datab => \inst2|cpu|F_pc\(8),
	datac => \inst2|cpu|F_pc\(7),
	datad => \inst2|cpu|ic_fill_line\(4),
	combout => \inst2|cpu|F_ic_fill_same_tag_line~7_combout\);

-- Location: LCCOMB_X51_Y35_N22
\inst2|cpu|F_ic_fill_same_tag_line~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(9),
	datac => \inst2|cpu|ic_fill_line\(6),
	datad => \inst2|cpu|F_ic_fill_same_tag_line~7_combout\,
	combout => \inst2|cpu|F_ic_fill_same_tag_line~8_combout\);

-- Location: LCCOMB_X48_Y36_N0
\inst2|cpu|F_ic_fill_same_tag_line~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(11),
	datab => \inst2|cpu|F_pc\(10),
	datac => \inst2|cpu|ic_fill_tag\(1),
	datad => \inst2|cpu|ic_fill_tag\(0),
	combout => \inst2|cpu|F_ic_fill_same_tag_line~0_combout\);

-- Location: LCCOMB_X50_Y37_N14
\inst2|cpu|F_ic_fill_same_tag_line~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc\(12),
	datab => \inst2|cpu|F_pc\(13),
	datac => \inst2|cpu|ic_fill_tag\(2),
	datad => \inst2|cpu|ic_fill_tag\(3),
	combout => \inst2|cpu|F_ic_fill_same_tag_line~1_combout\);

-- Location: LCCOMB_X48_Y37_N16
\inst2|cpu|F_ic_fill_same_tag_line~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_tag\(7),
	datab => \inst2|cpu|F_pc\(17),
	datac => \inst2|cpu|ic_fill_tag\(6),
	datad => \inst2|cpu|F_pc\(16),
	combout => \inst2|cpu|F_ic_fill_same_tag_line~3_combout\);

-- Location: LCCOMB_X48_Y37_N24
\inst2|cpu|F_ic_fill_same_tag_line~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_fill_same_tag_line~2_combout\,
	datab => \inst2|cpu|F_ic_fill_same_tag_line~0_combout\,
	datac => \inst2|cpu|F_ic_fill_same_tag_line~1_combout\,
	datad => \inst2|cpu|F_ic_fill_same_tag_line~3_combout\,
	combout => \inst2|cpu|F_ic_fill_same_tag_line~4_combout\);

-- Location: LCCOMB_X44_Y37_N12
\inst2|cpu|F_ic_fill_same_tag_line\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_ic_fill_same_tag_line~5_combout\,
	datab => \inst2|cpu|F_ic_fill_same_tag_line~6_combout\,
	datac => \inst2|cpu|F_ic_fill_same_tag_line~8_combout\,
	datad => \inst2|cpu|F_ic_fill_same_tag_line~4_combout\,
	combout => \inst2|cpu|F_ic_fill_same_tag_line~combout\);

-- Location: FF_X44_Y37_N13
\inst2|cpu|D_ic_fill_same_tag_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_ic_fill_same_tag_line~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_ic_fill_same_tag_line~q\);

-- Location: LCCOMB_X45_Y38_N2
\inst2|cpu|D_ic_fill_starting~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_prevent_refill~q\,
	datab => \inst2|cpu|D_kill~q\,
	datac => \inst2|cpu|D_iw_valid~q\,
	datad => \inst2|cpu|D_ic_fill_same_tag_line~q\,
	combout => \inst2|cpu|D_ic_fill_starting~0_combout\);

-- Location: LCCOMB_X53_Y38_N28
\inst2|cpu|D_ic_fill_starting~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_pipe_flush~q\,
	datac => \inst2|cpu|D_ic_fill_starting~0_combout\,
	datad => \inst2|cpu|ic_fill_active~q\,
	combout => \inst2|cpu|D_ic_fill_starting~1_combout\);

-- Location: LCCOMB_X51_Y37_N4
\inst2|cpu|ic_tag_wraddress_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_pc\(9),
	datab => \inst2|cpu|D_ic_fill_starting~1_combout\,
	datac => \inst2|cpu|ic_fill_line\(6),
	combout => \inst2|cpu|ic_tag_wraddress_nxt~0_combout\);

-- Location: FF_X51_Y37_N5
\inst2|cpu|ic_fill_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|ic_tag_wraddress_nxt~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_line\(6));

-- Location: LCCOMB_X52_Y36_N16
\inst2|addr_router|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router|Equal1~2_combout\ = (\inst2|addr_router|Equal1~1_combout\ & (\inst2|addr_router|Equal1~0_combout\ & \inst2|cpu|ic_fill_line\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router|Equal1~1_combout\,
	datab => \inst2|addr_router|Equal1~0_combout\,
	datac => \inst2|cpu|ic_fill_line\(6),
	combout => \inst2|addr_router|Equal1~2_combout\);

-- Location: LCCOMB_X52_Y36_N0
\inst2|limiter|last_dest_id[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|limiter|last_dest_id[0]~0_combout\ = !\inst2|addr_router|Equal1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|addr_router|Equal1~2_combout\,
	combout => \inst2|limiter|last_dest_id[0]~0_combout\);

-- Location: LCCOMB_X52_Y36_N10
\inst2|limiter|internal_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|limiter|internal_valid~0_combout\ = (\inst2|cpu|i_read~q\ & ((\inst2|limiter|last_dest_id\(0) $ (\inst2|addr_router|Equal1~2_combout\)) # (!\inst2|limiter|has_pending_responses~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|i_read~q\,
	datab => \inst2|limiter|last_dest_id\(0),
	datac => \inst2|addr_router|Equal1~2_combout\,
	datad => \inst2|limiter|has_pending_responses~q\,
	combout => \inst2|limiter|internal_valid~0_combout\);

-- Location: FF_X52_Y36_N1
\inst2|limiter|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|limiter|last_dest_id[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|limiter|internal_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|limiter|last_dest_id\(0));

-- Location: LCCOMB_X52_Y36_N18
\inst2|cmd_xbar_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux|src1_valid~0_combout\ = (\inst2|cpu|i_read~q\ & (!\inst2|addr_router|Equal1~2_combout\ & ((\inst2|limiter|last_dest_id\(0)) # (!\inst2|limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|i_read~q\,
	datab => \inst2|limiter|last_dest_id\(0),
	datac => \inst2|addr_router|Equal1~2_combout\,
	datad => \inst2|limiter|has_pending_responses~q\,
	combout => \inst2|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X51_Y36_N30
\inst2|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\inst2|cmd_xbar_demux|src1_valid~0_combout\ & (((\inst2|cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\inst2|cmd_xbar_demux_001|src1_valid~0_combout\)) # 
-- (!\inst2|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datab => \inst2|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \inst2|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: FF_X51_Y36_N31
\inst2|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X50_Y36_N16
\inst2|cmd_xbar_mux_001|src_data[52]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(52) = (\inst2|cpu|ic_fill_tag\(4) & ((\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|cpu|M_alu_result\(16) & \inst2|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst2|cpu|ic_fill_tag\(4) & (\inst2|cpu|M_alu_result\(16) 
-- & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_tag\(4),
	datab => \inst2|cpu|M_alu_result\(16),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(52));

-- Location: FF_X50_Y36_N17
\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|src_data\(52),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X49_Y33_N8
\inst2|cmd_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~16_combout\ = (\inst2|cpu|M_st_data\(2) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(2),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: M9K_X15_Y38_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2173w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y25_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N16
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~64_combout\ & (((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226~portadataout\)) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~64_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~64_combout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a194~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a226~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\);

-- Location: M9K_X15_Y27_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2143w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y28_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y26_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N26
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a66~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\);

-- Location: M9K_X55_Y25_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y33_N20
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a98~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~66_combout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a34~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\);

-- Location: LCCOMB_X49_Y33_N14
\inst2|rsp_xbar_mux|src_data[2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[2]~35_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~65_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~67_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[2]~35_combout\);

-- Location: LCCOMB_X49_Y33_N4
\inst2|rsp_xbar_mux|src_data[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[2]~53_combout\ = (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & ((\inst2|rsp_xbar_demux|src0_valid~combout\) # ((\inst2|rsp_xbar_mux|src_data[2]~35_combout\ & \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & (((\inst2|rsp_xbar_mux|src_data[2]~35_combout\ & \inst2|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|rsp_xbar_mux|src_data[2]~35_combout\,
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data[2]~53_combout\);

-- Location: FF_X49_Y33_N5
\inst2|cpu|i_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[2]~53_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(2));

-- Location: LCCOMB_X48_Y35_N22
\inst2|cpu|F_iw[13]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst2|cpu|F_iw[13]~22_combout\);

-- Location: FF_X48_Y35_N23
\inst2|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[13]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(13));

-- Location: LCCOMB_X43_Y38_N26
\inst2|cpu|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|Equal4~1_combout\,
	datab => \inst2|cpu|D_iw\(12),
	datac => \inst2|cpu|D_iw\(14),
	datad => \inst2|cpu|D_iw\(13),
	combout => \inst2|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X43_Y38_N27
\inst2|cpu|E_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_shift_rot_right~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X37_Y35_N10
\inst2|cpu|M_ctrl_shift_rot_right~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|E_ctrl_shift_rot_right~q\,
	combout => \inst2|cpu|M_ctrl_shift_rot_right~feeder_combout\);

-- Location: FF_X37_Y35_N11
\inst2|cpu|M_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_ctrl_shift_rot_right~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X39_Y37_N12
\inst2|cpu|M_shift_rot_result[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(9),
	datab => \inst2|cpu|M_shift_rot_result\(7),
	datad => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst2|cpu|M_shift_rot_result[8]~9_combout\);

-- Location: FF_X39_Y37_N13
\inst2|cpu|M_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[8]~9_combout\,
	asdata => \inst2|cpu|E_src1[8]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(8));

-- Location: LCCOMB_X39_Y37_N8
\inst2|cpu|M_shift_rot_result[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(6),
	datad => \inst2|cpu|M_shift_rot_result\(8),
	combout => \inst2|cpu|M_shift_rot_result[7]~0_combout\);

-- Location: FF_X39_Y37_N9
\inst2|cpu|M_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[7]~0_combout\,
	asdata => \inst2|cpu|E_src1[7]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(7));

-- Location: LCCOMB_X39_Y37_N22
\inst2|cpu|M_shift_rot_result[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst2|cpu|M_shift_rot_result\(7),
	datad => \inst2|cpu|M_shift_rot_result\(5),
	combout => \inst2|cpu|M_shift_rot_result[6]~8_combout\);

-- Location: FF_X39_Y37_N23
\inst2|cpu|M_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_shift_rot_result[6]~8_combout\,
	asdata => \inst2|cpu|E_src1[6]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_shift_rot_result\(6));

-- Location: LCCOMB_X41_Y34_N12
\inst2|cpu|M_st_data[22]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	datad => \inst2|cpu|M_shift_rot_result\(6),
	combout => \inst2|cpu|M_st_data[22]~39_combout\);

-- Location: LCCOMB_X41_Y33_N18
\inst2|cpu|M_st_data[22]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_wr_data_unfiltered[6]~36_combout\,
	datab => \inst2|cpu|M_st_data[22]~39_combout\,
	datac => \inst2|cpu|E_src2_prelim\(6),
	datad => \inst2|cpu|E_src2_hazard_M~q\,
	combout => \inst2|cpu|M_st_data[22]~21_combout\);

-- Location: FF_X41_Y33_N19
\inst2|cpu|M_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[22]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(6));

-- Location: LCCOMB_X50_Y33_N30
\inst2|cmd_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~30_combout\ = (\inst2|cpu|M_st_data\(6) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|M_st_data\(6),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: M9K_X55_Y50_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2183w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y51_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2153w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y48_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2163w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y40_N16
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166~portadataout\))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a134~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a166~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\);

-- Location: LCCOMB_X50_Y40_N18
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\ & 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230~portadataout\))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\ & (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198~portadataout\)))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a198~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a230~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~120_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\);

-- Location: M9K_X15_Y44_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2123w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y51_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2106w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X55_Y52_N0
\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst2|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_k8c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_mem|the_altsyncram|auto_generated|decode3|w_anode2133w\(3),
	portare => VCC,
	clk0 => \INPUT_CLOCK~inputclkctrl_outclk\,
	portadatain => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y40_N28
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70~portadataout\)))) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1) & (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a70~portadataout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\);

-- Location: LCCOMB_X50_Y40_N6
\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\ & 
-- (\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102~portadataout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\ & ((\inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38~portadataout\))))) # 
-- (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a102~portadataout\,
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|ram_block1a38~portadataout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~122_combout\,
	combout => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\);

-- Location: LCCOMB_X50_Y40_N24
\inst2|rsp_xbar_mux|src_data[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[6]~43_combout\ = (\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) & (\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\)) # (!\inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2) 
-- & ((\inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~121_combout\,
	datac => \inst2|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(2),
	datad => \inst2|onchip_mem|the_altsyncram|auto_generated|mux2|_~123_combout\,
	combout => \inst2|rsp_xbar_mux|src_data[6]~43_combout\);

-- Location: LCCOMB_X50_Y40_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[6]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst2|cmd_xbar_mux|src_data\(46),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[6]~26_combout\);

-- Location: FF_X50_Y40_N21
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[6]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X50_Y40_N8
\inst2|rsp_xbar_mux|src_data[6]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[6]~71_combout\ = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(6)) # ((\inst2|rsp_xbar_mux|src_data[6]~43_combout\ & \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (\inst2|rsp_xbar_mux|src_data[6]~43_combout\ & (\inst2|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|rsp_xbar_mux|src_data[6]~43_combout\,
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \inst2|rsp_xbar_mux|src_data[6]~71_combout\);

-- Location: FF_X50_Y40_N9
\inst2|cpu|i_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[6]~71_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(6));

-- Location: LCCOMB_X49_Y35_N10
\inst2|cpu|F_iw[17]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|latched_oci_tb_hbreak_req~q\,
	datab => \inst2|cpu|hbreak_enabled~q\,
	datac => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst2|cpu|F_iw[17]~38_combout\);

-- Location: FF_X49_Y35_N11
\inst2|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[17]~38_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(17));

-- Location: LCCOMB_X41_Y37_N8
\inst2|cpu|D_dst_regnum[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_b_not_src~3_combout\,
	datab => \inst2|cpu|D_iw\(17),
	datac => \inst2|cpu|D_iw\(22),
	datad => \inst2|cpu|D_dst_regnum[0]~3_combout\,
	combout => \inst2|cpu|D_dst_regnum[0]~5_combout\);

-- Location: FF_X41_Y37_N9
\inst2|cpu|E_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_dst_regnum[0]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_dst_regnum\(0));

-- Location: LCCOMB_X41_Y37_N20
\inst2|cpu|D_src2_hazard_E~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_dst_regnum\(1),
	datab => \inst2|cpu|E_dst_regnum\(0),
	datac => \inst2|cpu|D_iw\(23),
	datad => \inst2|cpu|D_iw\(22),
	combout => \inst2|cpu|D_src2_hazard_E~0_combout\);

-- Location: LCCOMB_X40_Y37_N26
\inst2|cpu|D_src2_hazard_E~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_dst_regnum\(3),
	datab => \inst2|cpu|E_dst_regnum\(2),
	datac => \inst2|cpu|D_iw\(25),
	datad => \inst2|cpu|D_iw\(24),
	combout => \inst2|cpu|D_src2_hazard_E~1_combout\);

-- Location: LCCOMB_X40_Y37_N6
\inst2|cpu|D_src2_hazard_E~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_src2_hazard_E~1_combout\,
	datac => \inst2|cpu|E_dst_regnum\(4),
	datad => \inst2|cpu|D_iw\(26),
	combout => \inst2|cpu|D_src2_hazard_E~2_combout\);

-- Location: LCCOMB_X41_Y37_N28
\inst2|cpu|D_src2_hazard_E\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_ctrl_b_not_src~3_combout\,
	datab => \inst2|cpu|D_src2_hazard_E~0_combout\,
	datac => \inst2|cpu|D_src2_hazard_E~2_combout\,
	datad => \inst2|cpu|E_wr_dst_reg~0_combout\,
	combout => \inst2|cpu|D_src2_hazard_E~combout\);

-- Location: FF_X41_Y37_N29
\inst2|cpu|E_src2_hazard_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_src2_hazard_E~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_hazard_M~q\);

-- Location: LCCOMB_X38_Y37_N18
\inst2|cpu|M_st_data[17]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_st_data[17]~29_combout\,
	datab => \inst2|cpu|E_src2_hazard_M~q\,
	datac => \inst2|cpu|M_wr_data_unfiltered[1]~8_combout\,
	datad => \inst2|cpu|E_src2_prelim\(1),
	combout => \inst2|cpu|M_st_data[17]~7_combout\);

-- Location: FF_X38_Y37_N19
\inst2|cpu|M_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[17]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(1));

-- Location: LCCOMB_X53_Y33_N4
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\,
	datab => \inst2|cpu|M_st_data\(1),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X53_Y33_N5
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X53_Y33_N14
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[0]~0_combout\ = (\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & ((\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\))) # 
-- (!\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & (\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[0]~0_combout\);

-- Location: FF_X53_Y33_N15
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre[0]~0_combout\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X49_Y40_N0
\inst2|rsp_xbar_mux|src_data[0]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[0]~49_combout\ = (\inst2|rsp_xbar_mux|src_data[0]~39_combout\ & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(0) & \inst2|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst2|rsp_xbar_mux|src_data[0]~39_combout\ & (\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(0) & ((\inst2|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux|src_data[0]~39_combout\,
	datab => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data[0]~49_combout\);

-- Location: FF_X49_Y40_N1
\inst2|cpu|i_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[0]~49_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(0));

-- Location: LCCOMB_X46_Y38_N14
\inst2|cpu|F_iw[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst2|cpu|F_iw[1]~13_combout\);

-- Location: FF_X46_Y38_N15
\inst2|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[1]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(1));

-- Location: LCCOMB_X45_Y38_N24
\inst2|cpu|D_ctrl_st~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_iw\(1),
	datad => \inst2|cpu|D_iw\(2),
	combout => \inst2|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X45_Y38_N25
\inst2|cpu|E_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_st~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_st~q\);

-- Location: LCCOMB_X49_Y34_N22
\inst2|cpu|d_read_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_read~q\,
	datab => \inst2|rsp_xbar_mux_001|WideOr1~0_combout\,
	datac => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst2|cpu|d_read_nxt~0_combout\);

-- Location: LCCOMB_X49_Y34_N30
\inst2|cpu|d_write_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_read~q\,
	datab => \inst2|cmd_xbar_demux_001|WideOr0~4_combout\,
	datac => \inst2|cpu|d_read_nxt~0_combout\,
	datad => \inst2|cpu|d_write~q\,
	combout => \inst2|cpu|d_write_nxt~0_combout\);

-- Location: LCCOMB_X49_Y34_N16
\inst2|cpu|d_write_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_stall~0_combout\,
	datab => \inst2|cpu|E_ctrl_st~q\,
	datac => \inst2|cpu|d_write_nxt~0_combout\,
	datad => \inst2|cpu|E_valid~1_combout\,
	combout => \inst2|cpu|d_write_nxt~1_combout\);

-- Location: FF_X49_Y34_N17
\inst2|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|d_write_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_write~q\);

-- Location: LCCOMB_X52_Y35_N0
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst2|cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|cpu|d_write~q\,
	combout => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X52_Y33_N28
\inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\ = (!\inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(1) & (\inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(0) $ 
-- (((\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \inst2|cmd_xbar_mux|WideOr1~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst2|cmd_xbar_mux|WideOr1~combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X52_Y34_N30
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\ = ((\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|cpu|clr_break_line~q\)) # 
-- (!\inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst2|cpu|clr_break_line~q\,
	datad => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\);

-- Location: LCCOMB_X52_Y33_N6
\inst2|cmd_xbar_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|packet_in_progress~0_combout\ = !\inst2|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux|update_grant~1_combout\,
	combout => \inst2|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X52_Y33_N7
\inst2|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X52_Y33_N8
\inst2|cmd_xbar_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|update_grant~1_combout\ = (\inst2|cmd_xbar_mux|WideOr1~combout\ & (\inst2|cmd_xbar_mux|update_grant~0_combout\ & (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\))) # 
-- (!\inst2|cmd_xbar_mux|WideOr1~combout\ & (((!\inst2|cmd_xbar_mux|packet_in_progress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|WideOr1~combout\,
	datab => \inst2|cmd_xbar_mux|update_grant~0_combout\,
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datad => \inst2|cmd_xbar_mux|packet_in_progress~q\,
	combout => \inst2|cmd_xbar_mux|update_grant~1_combout\);

-- Location: FF_X51_Y35_N1
\inst2|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|arb|grant[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X52_Y38_N16
\inst2|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ = (\inst2|cpu|d_write~q\) # ((!\inst2|cpu_data_master_translator|read_accepted~q\ & \inst2|cpu|d_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_write~q\,
	datab => \inst2|cpu_data_master_translator|read_accepted~q\,
	datac => \inst2|cpu|d_read~q\,
	combout => \inst2|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\);

-- Location: LCCOMB_X50_Y35_N12
\inst2|addr_router_001|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal1~3_combout\ = (\inst2|cpu|M_alu_result\(12)) # (!\inst2|cpu|M_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(12),
	datad => \inst2|cpu|M_alu_result\(11),
	combout => \inst2|addr_router_001|Equal1~3_combout\);

-- Location: LCCOMB_X50_Y35_N14
\inst2|cmd_xbar_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|src0_valid~0_combout\ = (\inst2|addr_router_001|Equal1~1_combout\ & (\inst2|addr_router_001|Equal1~0_combout\ & (\inst2|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & 
-- !\inst2|addr_router_001|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal1~1_combout\,
	datab => \inst2|addr_router_001|Equal1~0_combout\,
	datac => \inst2|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datad => \inst2|addr_router_001|Equal1~3_combout\,
	combout => \inst2|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X51_Y35_N28
\inst2|cmd_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|WideOr1~combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|cmd_xbar_demux_001|src0_valid~0_combout\) # ((\inst2|cmd_xbar_mux|saved_grant\(0) & \inst2|cmd_xbar_demux|src0_valid~1_combout\)))) # 
-- (!\inst2|cmd_xbar_mux|saved_grant\(1) & (\inst2|cmd_xbar_mux|saved_grant\(0) & (\inst2|cmd_xbar_demux|src0_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|cmd_xbar_demux|src0_valid~1_combout\,
	datad => \inst2|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst2|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X52_Y35_N28
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\inst2|cmd_xbar_mux|WideOr1~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\) # 
-- ((\inst2|cpu_data_master_translator|uav_read~0_combout\ & \inst2|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_data_master_translator|uav_read~0_combout\,
	datab => \inst2|cmd_xbar_mux|WideOr1~combout\,
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X52_Y34_N10
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X52_Y34_N20
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\) # 
-- ((!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X52_Y34_N21
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X52_Y34_N14
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X54_Y34_N25
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\);

-- Location: LCCOMB_X48_Y40_N26
\inst2|rsp_xbar_demux|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_demux|src0_valid~combout\ = (\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & !\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	combout => \inst2|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X52_Y34_N6
\inst2|cpu|the_SoC_cpu_nios2_oci|readdata[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst2|cmd_xbar_mux|src_data\(46),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[7]~0_combout\);

-- Location: FF_X52_Y34_N7
\inst2|cpu_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|readdata[7]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X52_Y34_N22
\inst2|rsp_xbar_mux|src_data[7]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data[7]~70_combout\ = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|rsp_xbar_mux|src_data[7]~24_combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(7))))) # 
-- (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|rsp_xbar_mux|src_data[7]~24_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	combout => \inst2|rsp_xbar_mux|src_data[7]~70_combout\);

-- Location: FF_X52_Y34_N23
\inst2|cpu|i_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data[7]~70_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdata_d1\(7));

-- Location: LCCOMB_X45_Y37_N28
\inst2|cpu|F_iw[21]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw[10]~0_combout\,
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst2|cpu|F_iw[21]~23_combout\);

-- Location: FF_X45_Y37_N29
\inst2|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[21]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(21));

-- Location: LCCOMB_X47_Y36_N14
\inst2|cpu|M_pipe_flush_waddr_nxt[15]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(15),
	datab => \inst2|cpu|E_ctrl_break~q\,
	datac => \inst2|cpu|E_ctrl_exception~q\,
	datad => \inst2|cpu|E_ctrl_crst~q\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[15]~48_combout\);

-- Location: LCCOMB_X48_Y37_N2
\inst2|cpu|M_pipe_flush_waddr_nxt[15]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src1[17]~9_combout\,
	datab => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~0_combout\,
	datad => \inst2|cpu|M_pipe_flush_waddr_nxt[15]~48_combout\,
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[15]~49_combout\);

-- Location: LCCOMB_X48_Y37_N4
\inst2|cpu|M_pipe_flush_waddr_nxt[15]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_pc\(15),
	datab => \inst2|cpu|M_pipe_flush_waddr_nxt[15]~49_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr[15]~1_combout\,
	datad => \inst2|cpu|E_iw\(21),
	combout => \inst2|cpu|M_pipe_flush_waddr_nxt[15]~50_combout\);

-- Location: FF_X48_Y37_N5
\inst2|cpu|M_pipe_flush_waddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_pipe_flush_waddr_nxt[15]~50_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_pipe_flush_waddr\(15));

-- Location: LCCOMB_X48_Y37_N26
\inst2|cpu|F_pc_nxt[15]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_pc_nxt[15]~12_combout\,
	datab => \inst2|cpu|Add1~12_combout\,
	datac => \inst2|cpu|M_pipe_flush_waddr\(15),
	datad => \inst2|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \inst2|cpu|F_pc_nxt[15]~13_combout\);

-- Location: FF_X48_Y37_N27
\inst2|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_pc_nxt[15]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|F_pc\(15));

-- Location: FF_X48_Y37_N9
\inst2|cpu|D_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|F_pc\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_pc\(15));

-- Location: FF_X48_Y37_N13
\inst2|cpu|ic_fill_tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_pc\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|ic_fill_tag\(5));

-- Location: LCCOMB_X48_Y37_N22
\inst2|addr_router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|addr_router|Equal1~0_combout\ = (!\inst2|cpu|ic_fill_tag\(4) & (!\inst2|cpu|ic_fill_tag\(5) & (\inst2|cpu|ic_fill_tag\(7) & !\inst2|cpu|ic_fill_tag\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|ic_fill_tag\(4),
	datab => \inst2|cpu|ic_fill_tag\(5),
	datac => \inst2|cpu|ic_fill_tag\(7),
	datad => \inst2|cpu|ic_fill_tag\(6),
	combout => \inst2|addr_router|Equal1~0_combout\);

-- Location: FF_X52_Y36_N17
\inst2|limiter|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|addr_router|Equal1~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|limiter|internal_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|limiter|last_channel\(0));

-- Location: LCCOMB_X52_Y36_N12
\inst2|cmd_xbar_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux|src0_valid~0_combout\ = (\inst2|cpu|i_read~q\ & ((\inst2|limiter|last_channel\(0)) # (!\inst2|limiter|has_pending_responses~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|i_read~q\,
	datab => \inst2|limiter|last_channel\(0),
	datad => \inst2|limiter|has_pending_responses~q\,
	combout => \inst2|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X52_Y36_N30
\inst2|cmd_xbar_demux|src0_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux|src0_valid~1_combout\ = (\inst2|addr_router|Equal1~1_combout\ & (\inst2|addr_router|Equal1~0_combout\ & (\inst2|cpu|ic_fill_line\(6) & \inst2|cmd_xbar_demux|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router|Equal1~1_combout\,
	datab => \inst2|addr_router|Equal1~0_combout\,
	datac => \inst2|cpu|ic_fill_line\(6),
	datad => \inst2|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \inst2|cmd_xbar_demux|src0_valid~1_combout\);

-- Location: LCCOMB_X51_Y35_N2
\inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\inst2|cmd_xbar_mux|update_grant~1_combout\ & ((\inst2|cmd_xbar_demux|src0_valid~1_combout\) # (\inst2|cmd_xbar_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|update_grant~1_combout\,
	datac => \inst2|cmd_xbar_demux|src0_valid~1_combout\,
	datad => \inst2|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X51_Y35_N25
\inst2|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X51_Y35_N26
\inst2|cmd_xbar_mux|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|arb|grant[1]~1_combout\ = (\inst2|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\inst2|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\inst2|cmd_xbar_mux|arb|top_priority_reg\(0) & !\inst2|cmd_xbar_demux|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|src0_valid~0_combout\,
	datab => \inst2|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \inst2|cmd_xbar_demux|src0_valid~1_combout\,
	datad => \inst2|cmd_xbar_mux|arb|top_priority_reg\(1),
	combout => \inst2|cmd_xbar_mux|arb|grant[1]~1_combout\);

-- Location: FF_X51_Y35_N27
\inst2|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|arb|grant[1]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X50_Y35_N18
\inst2|cmd_xbar_demux_001|sink_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|sink_ready~2_combout\ = (!\inst2|addr_router_001|Equal1~3_combout\ & (\inst2|cmd_xbar_mux|saved_grant\(1) & (\inst2|addr_router_001|Equal1~1_combout\ & \inst2|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal1~3_combout\,
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|addr_router_001|Equal1~1_combout\,
	datad => \inst2|addr_router_001|Equal1~0_combout\,
	combout => \inst2|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X49_Y34_N28
\inst2|cmd_xbar_demux_001|WideOr0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~3_combout\ = (!\inst2|sysid_control_slave_translator|read_latency_shift_reg~3_combout\ & ((\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\) # 
-- (!\inst2|cmd_xbar_demux_001|sink_ready~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datab => \inst2|cmd_xbar_demux_001|sink_ready~2_combout\,
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg~3_combout\,
	combout => \inst2|cmd_xbar_demux_001|WideOr0~3_combout\);

-- Location: LCCOMB_X49_Y34_N4
\inst2|cpu|d_write_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_read~q\,
	datab => \inst2|cmd_xbar_demux_001|WideOr0~3_combout\,
	datac => \inst2|cpu|d_read_nxt~0_combout\,
	datad => \inst2|cmd_xbar_demux_001|WideOr0~2_combout\,
	combout => \inst2|cpu|d_write_nxt~2_combout\);

-- Location: FF_X49_Y34_N27
\inst2|cpu|M_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_ctrl_ld~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ctrl_ld~q\);

-- Location: LCCOMB_X49_Y34_N26
\inst2|cpu|W_stall~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_stall~q\,
	datab => \inst2|cpu|av_ld_or_div_done~q\,
	datac => \inst2|cpu|M_ctrl_ld~q\,
	datad => \inst2|cpu|M_valid_from_E~q\,
	combout => \inst2|cpu|W_stall~0_combout\);

-- Location: LCCOMB_X49_Y34_N2
\inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\,
	datab => \inst2|cpu|d_write_nxt~2_combout\,
	datac => \inst2|cpu|W_stall~0_combout\,
	datad => \inst2|cpu|d_write~q\,
	combout => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\);

-- Location: LCCOMB_X49_Y35_N24
\inst2|cpu|F_iw[14]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|latched_oci_tb_hbreak_req~q\,
	datab => \inst2|cpu|hbreak_enabled~q\,
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[14]~36_combout\);

-- Location: FF_X49_Y35_N25
\inst2|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[14]~36_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(14));

-- Location: FF_X47_Y34_N17
\inst2|cpu|E_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(14),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(14));

-- Location: FF_X48_Y35_N29
\inst2|cpu|M_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_iw\(14),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(14));

-- Location: FF_X48_Y35_N3
\inst2|cpu|M_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_iw\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(13));

-- Location: LCCOMB_X48_Y35_N28
\inst2|cpu|hbreak_enabled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_iw\(16),
	datab => \inst2|cpu|M_iw\(15),
	datac => \inst2|cpu|M_iw\(14),
	datad => \inst2|cpu|M_iw\(13),
	combout => \inst2|cpu|hbreak_enabled~0_combout\);

-- Location: FF_X49_Y34_N11
\inst2|cpu|M_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_ctrl_break~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ctrl_break~q\);

-- Location: FF_X46_Y34_N17
\inst2|cpu|M_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_iw\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(1));

-- Location: LCCOMB_X46_Y34_N0
\inst2|cpu|E_iw[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|D_iw\(2),
	combout => \inst2|cpu|E_iw[2]~feeder_combout\);

-- Location: FF_X46_Y34_N1
\inst2|cpu|E_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_iw[2]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(2));

-- Location: LCCOMB_X46_Y34_N18
\inst2|cpu|M_iw[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|E_iw\(2),
	combout => \inst2|cpu|M_iw[2]~feeder_combout\);

-- Location: FF_X46_Y34_N19
\inst2|cpu|M_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_iw[2]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_iw\(2));

-- Location: LCCOMB_X46_Y34_N16
\inst2|cpu|hbreak_enabled~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_iw\(0),
	datab => \inst2|cpu|M_iw\(3),
	datac => \inst2|cpu|M_iw\(1),
	datad => \inst2|cpu|M_iw\(2),
	combout => \inst2|cpu|hbreak_enabled~2_combout\);

-- Location: LCCOMB_X49_Y34_N10
\inst2|cpu|hbreak_enabled~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|hbreak_enabled~1_combout\,
	datab => \inst2|cpu|hbreak_enabled~0_combout\,
	datac => \inst2|cpu|M_ctrl_break~q\,
	datad => \inst2|cpu|hbreak_enabled~2_combout\,
	combout => \inst2|cpu|hbreak_enabled~3_combout\);

-- Location: LCCOMB_X49_Y34_N8
\inst2|cpu|hbreak_enabled~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_valid~0_combout\,
	datab => \inst2|cpu|hbreak_enabled~3_combout\,
	datac => \inst2|cpu|hbreak_enabled~q\,
	datad => \inst2|cpu|M_ctrl_break~q\,
	combout => \inst2|cpu|hbreak_enabled~4_combout\);

-- Location: FF_X49_Y34_N9
\inst2|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|hbreak_enabled~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|hbreak_enabled~q\);

-- Location: LCCOMB_X58_Y34_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|hbreak_enabled~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X58_Y34_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X58_Y34_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X58_Y34_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0));

-- Location: FF_X58_Y34_N9
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X54_Y30_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(1),
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: FF_X54_Y30_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X51_Y30_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X51_Y30_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X52_Y30_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X54_Y30_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: FF_X52_Y30_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X52_Y30_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X52_Y30_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X52_Y30_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X52_Y30_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X52_Y30_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X52_Y30_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X52_Y31_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X52_Y31_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X51_Y30_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X51_Y30_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X50_Y30_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: FF_X50_Y30_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: FF_X50_Y30_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X50_Y30_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X50_Y30_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X50_Y29_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X51_Y30_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X51_Y30_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X50_Y29_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X51_Y29_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\);

-- Location: LCCOMB_X51_Y29_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\);

-- Location: LCCOMB_X51_Y29_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\);

-- Location: LCCOMB_X52_Y29_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\);

-- Location: FF_X51_Y29_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X51_Y29_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\);

-- Location: FF_X51_Y29_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X51_Y29_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\);

-- Location: FF_X51_Y29_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X51_Y29_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\);

-- Location: FF_X51_Y29_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: FF_X51_Y29_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X50_Y29_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: LCCOMB_X50_Y29_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X50_Y29_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X50_Y29_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X50_Y29_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\);

-- Location: LCCOMB_X50_Y29_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X50_Y30_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X50_Y30_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X50_Y29_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X50_Y29_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: FF_X50_Y29_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X50_Y29_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X50_Y29_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X50_Y29_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: FF_X50_Y29_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X51_Y29_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X51_Y29_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X50_Y29_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X51_Y30_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X52_Y29_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X50_Y29_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X50_Y29_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X50_Y29_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X50_Y29_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X51_Y30_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X51_Y30_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X51_Y30_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X52_Y29_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X52_Y29_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X52_Y29_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X52_Y31_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X52_Y31_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X52_Y29_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X52_Y29_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X58_Y34_N20
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X58_Y33_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X58_Y33_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X57_Y33_N16
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(21),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X57_Y33_N24
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23),
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\);

-- Location: FF_X57_Y33_N25
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X56_Y31_N18
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22),
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X56_Y31_N19
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22));

-- Location: FF_X56_Y31_N1
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: CLKCTRL_G6
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\);

-- Location: FF_X58_Y31_N7
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X58_Y31_N2
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X58_Y31_N3
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X58_Y31_N8
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X58_Y31_N9
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G5
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X50_Y39_N11
\inst2|cpu|clr_break_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|clr_break_line~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|clr_break_line~q\);

-- Location: LCCOMB_X52_Y34_N2
\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg~1_combout\ = (\inst2|cpu|clr_break_line~q\ & (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & 
-- \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|clr_break_line~q\,
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg~1_combout\);

-- Location: LCCOMB_X52_Y34_N18
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg~1_combout\) # (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg~1_combout\,
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X52_Y34_N19
\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X52_Y34_N16
\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (\inst2|cpu|clr_break_line~q\ & (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|clr_break_line~q\,
	datab => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datad => \inst2|cpu_jtag_debug_module_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X52_Y34_N17
\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X51_Y34_N0
\inst2|rsp_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|WideOr1~combout\ = (\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & (\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\))) # (!\inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\ & ((\inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & !\inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datab => \inst2|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst2|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]~q\,
	datad => \inst2|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux|WideOr1~combout\);

-- Location: FF_X51_Y34_N1
\inst2|cpu|i_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|WideOr1~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|i_readdatavalid_d1~q\);

-- Location: LCCOMB_X46_Y38_N28
\inst2|cpu|F_iw[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst2|cpu|F_iw[0]~12_combout\);

-- Location: FF_X46_Y38_N29
\inst2|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[0]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(0));

-- Location: LCCOMB_X45_Y38_N14
\inst2|cpu|D_ctrl_ld~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(2),
	datab => \inst2|cpu|D_iw\(0),
	datac => \inst2|cpu|D_iw\(1),
	datad => \inst2|cpu|D_iw\(4),
	combout => \inst2|cpu|D_ctrl_ld~8_combout\);

-- Location: FF_X45_Y38_N15
\inst2|cpu|E_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_ld~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_ld~q\);

-- Location: LCCOMB_X49_Y34_N12
\inst2|cpu|d_read_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|d_read_nxt~0_combout\,
	datab => \inst2|cpu|E_ctrl_ld~q\,
	datac => \inst2|cpu|W_stall~2_combout\,
	datad => \inst2|cpu|E_valid~1_combout\,
	combout => \inst2|cpu|d_read_nxt~combout\);

-- Location: FF_X49_Y34_N13
\inst2|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|d_read_nxt~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|d_read~q\);

-- Location: LCCOMB_X49_Y34_N24
\inst2|cpu|W_stall~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|sink_ready~3_combout\,
	datab => \inst2|cpu|d_read~q\,
	datac => \inst2|sysid_control_slave_translator|read_latency_shift_reg~3_combout\,
	datad => \inst2|cmd_xbar_demux_001|WideOr0~2_combout\,
	combout => \inst2|cpu|W_stall~1_combout\);

-- Location: LCCOMB_X49_Y34_N18
\inst2|cpu|W_stall~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_stall~0_combout\,
	datab => \inst2|cpu|W_stall~1_combout\,
	datac => \inst2|cpu|d_read_nxt~0_combout\,
	datad => \inst2|cpu|d_write~q\,
	combout => \inst2|cpu|W_stall~2_combout\);

-- Location: LCCOMB_X46_Y35_N28
\inst2|cpu|F_iw[8]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst2|cpu|D_iw[10]~0_combout\,
	combout => \inst2|cpu|F_iw[8]~31_combout\);

-- Location: FF_X46_Y35_N29
\inst2|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[8]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(8));

-- Location: LCCOMB_X46_Y35_N0
\inst2|cpu|D_control_reg_rddata_muxed[16]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_control_reg_rddata_muxed[16]~0_combout\,
	datab => \inst2|cpu|D_iw\(8),
	datac => \inst2|cpu|M_ipending_reg_irq16~q\,
	datad => \inst2|cpu|M_ienable_reg_irq16~q\,
	combout => \inst2|cpu|D_control_reg_rddata_muxed[16]~1_combout\);

-- Location: FF_X46_Y35_N1
\inst2|cpu|E_control_reg_rddata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_control_reg_rddata_muxed[16]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_control_reg_rddata\(16));

-- Location: LCCOMB_X46_Y35_N18
\inst2|cpu|E_wrctl_data_ienable_reg_irq16~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_extra_pc\(14),
	datab => \inst2|cpu|E_control_reg_rddata\(16),
	datac => \inst2|cpu|E_ctrl_retaddr~q\,
	datad => \inst2|cpu|E_ctrl_rdctl_inst~q\,
	combout => \inst2|cpu|E_wrctl_data_ienable_reg_irq16~2_combout\);

-- Location: LCCOMB_X46_Y35_N10
\inst2|cpu|E_wrctl_data_ienable_reg_irq16~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_wrctl_data_ienable_reg_irq16~1_combout\,
	datab => \inst2|cpu|E_wrctl_data_ienable_reg_irq16~2_combout\,
	datac => \inst2|cpu|E_alu_result~0_combout\,
	datad => \inst2|cpu|Add8|auto_generated|result_int[17]~34_combout\,
	combout => \inst2|cpu|E_wrctl_data_ienable_reg_irq16~3_combout\);

-- Location: LCCOMB_X46_Y35_N2
\inst2|cpu|M_ienable_reg_irq16~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|E_wrctl_data_ienable_reg_irq16~3_combout\,
	combout => \inst2|cpu|M_ienable_reg_irq16~feeder_combout\);

-- Location: FF_X48_Y34_N21
\inst2|cpu|E_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|D_iw\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_iw\(6));

-- Location: LCCOMB_X48_Y34_N16
\inst2|cpu|Equal107~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(15),
	datab => \inst2|cpu|D_iw\(16),
	datac => \inst2|cpu|D_iw\(14),
	datad => \inst2|cpu|Equal107~3_combout\,
	combout => \inst2|cpu|Equal107~5_combout\);

-- Location: FF_X48_Y34_N17
\inst2|cpu|E_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|Equal107~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X48_Y34_N20
\inst2|cpu|M_ienable_reg_irq16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_iw\(8),
	datab => \inst2|cpu|E_iw\(7),
	datac => \inst2|cpu|E_iw\(6),
	datad => \inst2|cpu|E_ctrl_wrctl_inst~q\,
	combout => \inst2|cpu|M_ienable_reg_irq16~0_combout\);

-- Location: LCCOMB_X49_Y34_N0
\inst2|cpu|M_ienable_reg_irq16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|W_stall~0_combout\,
	datab => \inst2|cpu|M_ienable_reg_irq16~0_combout\,
	datac => \inst2|cpu|d_write_nxt~0_combout\,
	datad => \inst2|cpu|E_valid~1_combout\,
	combout => \inst2|cpu|M_ienable_reg_irq16~1_combout\);

-- Location: FF_X46_Y35_N3
\inst2|cpu|M_ienable_reg_irq16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_ienable_reg_irq16~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|M_ienable_reg_irq16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ienable_reg_irq16~q\);

-- Location: FF_X46_Y40_N21
\inst2|timer|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|Equal0~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X46_Y40_N8
\inst2|timer|timeout_occurred~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|timer|timeout_occurred~0_combout\ = (!\inst2|timer|status_wr_strobe~2_combout\ & ((\inst2|timer|timeout_occurred~q\) # ((!\inst2|timer|delayed_unxcounter_is_zeroxx0~q\ & \inst2|timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|status_wr_strobe~2_combout\,
	datab => \inst2|timer|delayed_unxcounter_is_zeroxx0~q\,
	datac => \inst2|timer|timeout_occurred~q\,
	datad => \inst2|timer|Equal0~10_combout\,
	combout => \inst2|timer|timeout_occurred~0_combout\);

-- Location: FF_X46_Y40_N9
\inst2|timer|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|timer|timeout_occurred~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|timer|timeout_occurred~q\);

-- Location: LCCOMB_X46_Y39_N20
\inst2|cpu|M_ipending_reg_irq16_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|timer|control_register\(0),
	datab => \inst2|cpu|M_ienable_reg_irq16~q\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16),
	datad => \inst2|timer|timeout_occurred~q\,
	combout => \inst2|cpu|M_ipending_reg_irq16_nxt~0_combout\);

-- Location: FF_X46_Y39_N21
\inst2|cpu|M_ipending_reg_irq16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_ipending_reg_irq16_nxt~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ipending_reg_irq16~q\);

-- Location: FF_X52_Y40_N19
\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X53_Y40_N0
\inst2|jtag_uart|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|Add0~0_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & VCC)) # (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (GND)))
-- \inst2|jtag_uart|Add0~1\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- !\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	combout => \inst2|jtag_uart|Add0~0_combout\,
	cout => \inst2|jtag_uart|Add0~1\);

-- Location: LCCOMB_X53_Y40_N2
\inst2|jtag_uart|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|Add0~2_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\inst2|jtag_uart|Add0~1\) # (GND))) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\inst2|jtag_uart|Add0~1\))
-- \inst2|jtag_uart|Add0~3\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\inst2|jtag_uart|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart|Add0~1\,
	combout => \inst2|jtag_uart|Add0~2_combout\,
	cout => \inst2|jtag_uart|Add0~3\);

-- Location: LCCOMB_X53_Y40_N28
\inst2|jtag_uart|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|LessThan1~0_combout\ = (\inst2|jtag_uart|Add0~4_combout\ & ((\inst2|jtag_uart|Add0~2_combout\) # ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # 
-- (\inst2|jtag_uart|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|Add0~4_combout\,
	datab => \inst2|jtag_uart|Add0~2_combout\,
	datac => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst2|jtag_uart|Add0~0_combout\,
	combout => \inst2|jtag_uart|LessThan1~0_combout\);

-- Location: LCCOMB_X53_Y40_N6
\inst2|jtag_uart|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|Add0~6_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\inst2|jtag_uart|Add0~5\) # (GND))) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\inst2|jtag_uart|Add0~5\))
-- \inst2|jtag_uart|Add0~7\ = CARRY((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\inst2|jtag_uart|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart|Add0~5\,
	combout => \inst2|jtag_uart|Add0~6_combout\,
	cout => \inst2|jtag_uart|Add0~7\);

-- Location: LCCOMB_X53_Y40_N8
\inst2|jtag_uart|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|Add0~8_combout\ = (\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\inst2|jtag_uart|Add0~7\ & VCC)) # 
-- (!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst2|jtag_uart|Add0~7\ $ (GND)))
-- \inst2|jtag_uart|Add0~9\ = CARRY((!\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\inst2|jtag_uart|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst2|jtag_uart|Add0~7\,
	combout => \inst2|jtag_uart|Add0~8_combout\,
	cout => \inst2|jtag_uart|Add0~9\);

-- Location: LCCOMB_X53_Y40_N30
\inst2|jtag_uart|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|LessThan1~1_combout\ = (\inst2|jtag_uart|Add0~8_combout\) # (\inst2|jtag_uart|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart|Add0~8_combout\,
	datad => \inst2|jtag_uart|Add0~6_combout\,
	combout => \inst2|jtag_uart|LessThan1~1_combout\);

-- Location: LCCOMB_X53_Y40_N26
\inst2|jtag_uart|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|LessThan1~2_combout\ = (\inst2|jtag_uart|Add0~12_combout\ & (!\inst2|jtag_uart|LessThan1~0_combout\ & (!\inst2|jtag_uart|LessThan1~1_combout\ & !\inst2|jtag_uart|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|Add0~12_combout\,
	datab => \inst2|jtag_uart|LessThan1~0_combout\,
	datac => \inst2|jtag_uart|LessThan1~1_combout\,
	datad => \inst2|jtag_uart|Add0~10_combout\,
	combout => \inst2|jtag_uart|LessThan1~2_combout\);

-- Location: FF_X53_Y40_N27
\inst2|jtag_uart|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|LessThan1~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|fifo_AF~q\);

-- Location: FF_X51_Y40_N31
\inst2|jtag_uart|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|ien_AF~q\);

-- Location: LCCOMB_X51_Y40_N0
\inst2|jtag_uart|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|pause_irq~0_combout\ = (\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & ((\inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) # ((!\inst2|jtag_uart|read_0~q\ & 
-- \inst2|jtag_uart|pause_irq~q\)))) # (!\inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & (!\inst2|jtag_uart|read_0~q\ & (\inst2|jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	datab => \inst2|jtag_uart|read_0~q\,
	datac => \inst2|jtag_uart|pause_irq~q\,
	datad => \inst2|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst2|jtag_uart|pause_irq~0_combout\);

-- Location: FF_X51_Y40_N1
\inst2|jtag_uart|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|jtag_uart|pause_irq~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart|pause_irq~q\);

-- Location: LCCOMB_X51_Y40_N8
\inst2|jtag_uart|av_readdata[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart|av_readdata[8]~0_combout\ = (\inst2|jtag_uart|ien_AF~q\ & ((\inst2|jtag_uart|fifo_AF~q\) # (\inst2|jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart|fifo_AF~q\,
	datac => \inst2|jtag_uart|ien_AF~q\,
	datad => \inst2|jtag_uart|pause_irq~q\,
	combout => \inst2|jtag_uart|av_readdata[8]~0_combout\);

-- Location: LCCOMB_X53_Y33_N22
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cmd_xbar_mux|src_payload~3_combout\,
	combout => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\);

-- Location: FF_X53_Y33_N23
\inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: FF_X46_Y35_N23
\inst2|cpu|M_ienable_reg_irq1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_wrctl_data_ienable_reg_irq1~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|M_ienable_reg_irq16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ienable_reg_irq1~q\);

-- Location: LCCOMB_X46_Y39_N14
\inst2|cpu|M_ipending_reg_irq1_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart|av_readdata\(9),
	datab => \inst2|jtag_uart|av_readdata[8]~0_combout\,
	datac => \inst2|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1),
	datad => \inst2|cpu|M_ienable_reg_irq1~q\,
	combout => \inst2|cpu|M_ipending_reg_irq1_nxt~0_combout\);

-- Location: FF_X46_Y39_N15
\inst2|cpu|M_ipending_reg_irq1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_ipending_reg_irq1_nxt~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ipending_reg_irq1~q\);

-- Location: LCCOMB_X46_Y39_N0
\inst2|cpu|D_iw[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|F_iw~6_combout\,
	datab => \inst2|cpu|M_ipending_reg_irq16~q\,
	datac => \inst2|cpu|M_ipending_reg_irq1~q\,
	datad => \inst2|cpu|M_status_reg_pie~q\,
	combout => \inst2|cpu|D_iw[10]~0_combout\);

-- Location: LCCOMB_X50_Y38_N0
\inst2|cpu|F_iw[12]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cpu|D_iw[10]~0_combout\,
	datad => \inst2|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst2|cpu|F_iw[12]~19_combout\);

-- Location: FF_X50_Y38_N1
\inst2|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|F_iw[12]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|D_iw\(12));

-- Location: LCCOMB_X43_Y38_N6
\inst2|cpu|D_ctrl_shift_logical~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|D_iw\(13),
	datac => \inst2|cpu|D_iw\(12),
	datad => \inst2|cpu|Equal4~1_combout\,
	combout => \inst2|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: FF_X43_Y38_N7
\inst2|cpu|E_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|D_ctrl_shift_logical~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_ctrl_shift_rot~q\);

-- Location: FF_X44_Y33_N5
\inst2|cpu|M_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|E_ctrl_shift_rot~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_ctrl_shift_rot~q\);

-- Location: LCCOMB_X44_Y33_N28
\inst2|cpu|M_wr_data_unfiltered[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_alu_result\(7),
	datab => \inst2|cpu|M_ctrl_shift_rot~q\,
	datac => \inst2|cpu|av_ld_or_div_done~q\,
	datad => \inst2|cpu|av_ld_data_aligned_or_div\(7),
	combout => \inst2|cpu|M_wr_data_unfiltered[7]~0_combout\);

-- Location: LCCOMB_X44_Y33_N4
\inst2|cpu|M_st_data[23]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|M_shift_rot_result\(7),
	datac => \inst2|cpu|M_ctrl_shift_rot~q\,
	combout => \inst2|cpu|M_st_data[23]~24_combout\);

-- Location: FF_X45_Y32_N19
\inst2|cpu|W_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_wr_data_unfiltered[7]~35_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|W_wr_data\(7));

-- Location: LCCOMB_X37_Y37_N0
\inst2|cpu|E_src2_prelim[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \inst2|cpu|W_wr_data\(7),
	datad => \inst2|cpu|D_src2_hazard_W~combout\,
	combout => \inst2|cpu|E_src2_prelim[7]~0_combout\);

-- Location: FF_X37_Y37_N1
\inst2|cpu|E_src2_prelim[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|E_src2_prelim[7]~0_combout\,
	asdata => \inst2|cpu|M_wr_data_unfiltered[7]~35_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|cpu|D_src2_hazard_M~combout\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|E_src2_prelim\(7));

-- Location: LCCOMB_X45_Y32_N8
\inst2|cpu|M_st_data[23]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cpu|E_src2_hazard_M~q\,
	datab => \inst2|cpu|M_wr_data_unfiltered[7]~0_combout\,
	datac => \inst2|cpu|M_st_data[23]~24_combout\,
	datad => \inst2|cpu|E_src2_prelim\(7),
	combout => \inst2|cpu|M_st_data[23]~0_combout\);

-- Location: FF_X45_Y32_N9
\inst2|cpu|M_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|cpu|M_st_data[23]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cpu|M_st_data\(7));

-- Location: LCCOMB_X53_Y35_N8
\inst2|led_out|data_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|data_out[7]~feeder_combout\ = \inst2|cpu|M_st_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(7),
	combout => \inst2|led_out|data_out[7]~feeder_combout\);

-- Location: FF_X53_Y35_N9
\inst2|led_out|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|data_out[7]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out|data_out\(7));

-- Location: LCCOMB_X50_Y40_N0
\inst2|led_out|data_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|data_out[6]~feeder_combout\ = \inst2|cpu|M_st_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(6),
	combout => \inst2|led_out|data_out[6]~feeder_combout\);

-- Location: FF_X50_Y40_N1
\inst2|led_out|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|data_out[6]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out|data_out\(6));

-- Location: LCCOMB_X53_Y35_N28
\inst2|led_out|data_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|data_out[4]~feeder_combout\ = \inst2|cpu|M_st_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(4),
	combout => \inst2|led_out|data_out[4]~feeder_combout\);

-- Location: FF_X53_Y35_N29
\inst2|led_out|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|data_out[4]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out|data_out\(4));

-- Location: FF_X53_Y35_N7
\inst2|led_out|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst2|cpu|M_st_data\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out|data_out\(3));

-- Location: LCCOMB_X49_Y33_N0
\inst2|led_out|data_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|data_out[2]~feeder_combout\ = \inst2|cpu|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(2),
	combout => \inst2|led_out|data_out[2]~feeder_combout\);

-- Location: FF_X49_Y33_N1
\inst2|led_out|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|data_out[2]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out|data_out\(2));

-- Location: LCCOMB_X53_Y35_N26
\inst2|led_out|data_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|led_out|data_out[0]~feeder_combout\ = \inst2|cpu|M_st_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cpu|M_st_data\(0),
	combout => \inst2|led_out|data_out[0]~feeder_combout\);

-- Location: FF_X53_Y35_N27
\inst2|led_out|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst2|led_out|data_out[0]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|led_out|data_out\(0));

-- Location: IOIBUF_X0_Y32_N1
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: LCCOMB_X45_Y7_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X56_Y30_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X52_Y31_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


