#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x122f05480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x122f181f0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x122f37b90_0 .net "active", 0 0, v0x122f360f0_0;  1 drivers
v0x122f37c20_0 .var "clk", 0 0;
v0x122f37cb0_0 .var "clk_enable", 0 0;
v0x122f37d40_0 .net "data_address", 31 0, L_0x122f3d4b0;  1 drivers
v0x122f37dd0_0 .net "data_read", 0 0, v0x122f36bb0_0;  1 drivers
v0x122f37ea0_0 .var "data_readdata", 31 0;
v0x122f37f30_0 .net "data_write", 0 0, v0x122f36ce0_0;  1 drivers
v0x122f37fe0_0 .net "data_writedata", 31 0, v0x122f36d80_0;  1 drivers
v0x122f38090_0 .net "instr_address", 31 0, L_0x122f3e700;  1 drivers
v0x122f381c0_0 .var "instr_readdata", 31 0;
v0x122f38250_0 .net "register_v0", 31 0, v0x122f37b00_0;  1 drivers
v0x122f382e0_0 .var "reset", 0 0;
S_0x122f148c0 .scope module, "dut" "mips_cpu_harvard" 3 63, 4 1 0, S_0x122f181f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x122f3c980 .functor BUFZ 1, L_0x122f3a590, C4<0>, C4<0>, C4<0>;
L_0x122f3d070 .functor BUFZ 32, L_0x122f3cbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x122f3d4b0 .functor BUFZ 32, v0x122f307d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x122f3dd30 .functor OR 1, L_0x122f3d990, L_0x122f3dc50, C4<0>, C4<0>;
L_0x122f3e520 .functor OR 1, L_0x122f3e2b0, L_0x122f3e0d0, C4<0>, C4<0>;
L_0x122f3e610 .functor AND 1, L_0x122f3df90, L_0x122f3e520, C4<1>, C4<1>;
L_0x122f3e700 .functor BUFZ 32, v0x122f33b80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x118040208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f34ec0_0 .net/2u *"_ivl_20", 15 0, L_0x118040208;  1 drivers
v0x122f34f50_0 .net *"_ivl_23", 15 0, L_0x122f3d120;  1 drivers
L_0x118040298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x122f34fe0_0 .net/2u *"_ivl_30", 31 0, L_0x118040298;  1 drivers
v0x122f35070_0 .net *"_ivl_34", 31 0, L_0x122f3d840;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f35100_0 .net *"_ivl_37", 25 0, L_0x1180402e0;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x122f351d0_0 .net/2u *"_ivl_38", 31 0, L_0x118040328;  1 drivers
v0x122f35270_0 .net *"_ivl_40", 0 0, L_0x122f3d990;  1 drivers
v0x122f35310_0 .net *"_ivl_42", 31 0, L_0x122f3da70;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f353c0_0 .net *"_ivl_45", 25 0, L_0x118040370;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x122f354d0_0 .net/2u *"_ivl_46", 31 0, L_0x1180403b8;  1 drivers
v0x122f35580_0 .net *"_ivl_48", 0 0, L_0x122f3dc50;  1 drivers
v0x122f35620_0 .net *"_ivl_52", 31 0, L_0x122f3de20;  1 drivers
L_0x118040400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f356d0_0 .net *"_ivl_55", 25 0, L_0x118040400;  1 drivers
L_0x118040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f35780_0 .net/2u *"_ivl_56", 31 0, L_0x118040448;  1 drivers
v0x122f35830_0 .net *"_ivl_58", 0 0, L_0x122f3df90;  1 drivers
v0x122f358d0_0 .net *"_ivl_60", 31 0, L_0x122f3e030;  1 drivers
L_0x118040490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f35980_0 .net *"_ivl_63", 25 0, L_0x118040490;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x122f35b10_0 .net/2u *"_ivl_64", 31 0, L_0x1180404d8;  1 drivers
v0x122f35ba0_0 .net *"_ivl_66", 0 0, L_0x122f3e2b0;  1 drivers
v0x122f35c40_0 .net *"_ivl_68", 31 0, L_0x122f3e350;  1 drivers
v0x122f35cf0_0 .net *"_ivl_7", 4 0, L_0x122f3c5c0;  1 drivers
L_0x118040520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f35da0_0 .net *"_ivl_71", 25 0, L_0x118040520;  1 drivers
L_0x118040568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x122f35e50_0 .net/2u *"_ivl_72", 31 0, L_0x118040568;  1 drivers
v0x122f35f00_0 .net *"_ivl_74", 0 0, L_0x122f3e0d0;  1 drivers
v0x122f35fa0_0 .net *"_ivl_77", 0 0, L_0x122f3e520;  1 drivers
v0x122f36040_0 .net *"_ivl_9", 4 0, L_0x122f3c660;  1 drivers
v0x122f360f0_0 .var "active", 0 0;
v0x122f36190_0 .net "alu_control_out", 3 0, v0x122f30c20_0;  1 drivers
v0x122f36270_0 .net "alu_fcode", 5 0, L_0x122f3cf90;  1 drivers
v0x122f36300_0 .net "alu_op", 1 0, L_0x122f3bc30;  1 drivers
v0x122f36390_0 .net "alu_op1", 31 0, L_0x122f3d070;  1 drivers
v0x122f36420_0 .net "alu_op2", 31 0, L_0x122f3d3b0;  1 drivers
v0x122f364b0_0 .net "alu_out", 31 0, v0x122f307d0_0;  1 drivers
v0x122f35a30_0 .net "alu_src", 0 0, L_0x122f39ec0;  1 drivers
v0x122f36740_0 .net "alu_z_flag", 0 0, L_0x122f3d5e0;  1 drivers
v0x122f367d0_0 .net "branch", 0 0, L_0x122f3b630;  1 drivers
v0x122f36880_0 .net "clk", 0 0, v0x122f37c20_0;  1 drivers
v0x122f36950_0 .net "clk_enable", 0 0, v0x122f37cb0_0;  1 drivers
v0x122f369e0_0 .net "curr_addr", 31 0, v0x122f33b80_0;  1 drivers
v0x122f36a90_0 .net "curr_addr_p4", 31 0, L_0x122f3d700;  1 drivers
v0x122f36b20_0 .net "data_address", 31 0, L_0x122f3d4b0;  alias, 1 drivers
v0x122f36bb0_0 .var "data_read", 0 0;
v0x122f36c40_0 .net "data_readdata", 31 0, v0x122f37ea0_0;  1 drivers
v0x122f36ce0_0 .var "data_write", 0 0;
v0x122f36d80_0 .var "data_writedata", 31 0;
v0x122f36e30_0 .net "instr_address", 31 0, L_0x122f3e700;  alias, 1 drivers
v0x122f36ee0_0 .net "instr_opcode", 5 0, L_0x122f39230;  1 drivers
v0x122f36fa0_0 .net "instr_readdata", 31 0, v0x122f381c0_0;  1 drivers
v0x122f37040_0 .net "j_type", 0 0, L_0x122f3dd30;  1 drivers
v0x122f370e0_0 .net "jr_type", 0 0, L_0x122f3e610;  1 drivers
v0x122f37180_0 .net "mem_read", 0 0, L_0x122f3ab00;  1 drivers
v0x122f37230_0 .net "mem_to_reg", 0 0, L_0x122f3a160;  1 drivers
v0x122f372e0_0 .net "mem_write", 0 0, L_0x122f3b0a0;  1 drivers
v0x122f37390_0 .var "next_instr_addr", 31 0;
v0x122f37420_0 .net "offset", 31 0, L_0x122f3d310;  1 drivers
v0x122f374c0_0 .net "reg_a_read_data", 31 0, L_0x122f3cbf0;  1 drivers
v0x122f37580_0 .net "reg_a_read_index", 4 0, L_0x122f3c4a0;  1 drivers
v0x122f37630_0 .net "reg_b_read_data", 31 0, L_0x122f3cea0;  1 drivers
v0x122f376e0_0 .net "reg_b_read_index", 4 0, L_0x122f3bfa0;  1 drivers
v0x122f37790_0 .net "reg_dst", 0 0, L_0x122f39a30;  1 drivers
v0x122f37840_0 .net "reg_write", 0 0, L_0x122f3a590;  1 drivers
v0x122f378f0_0 .net "reg_write_data", 31 0, L_0x122f3c820;  1 drivers
v0x122f379a0_0 .net "reg_write_enable", 0 0, L_0x122f3c980;  1 drivers
v0x122f37a50_0 .net "reg_write_index", 4 0, L_0x122f3c700;  1 drivers
v0x122f37b00_0 .var "register_v0", 31 0;
v0x122f36540_0 .net "reset", 0 0, v0x122f382e0_0;  1 drivers
E_0x122f1c0d0/0 .event edge, v0x122f33120_0, v0x122f308c0_0, v0x122f36a90_0, v0x122f37420_0;
E_0x122f1c0d0/1 .event edge, v0x122f37040_0, v0x122f36fa0_0, v0x122f370e0_0, v0x122f34690_0;
E_0x122f1c0d0 .event/or E_0x122f1c0d0/0, E_0x122f1c0d0/1;
L_0x122f39230 .part v0x122f381c0_0, 26, 6;
L_0x122f3c4a0 .part v0x122f381c0_0, 21, 5;
L_0x122f3bfa0 .part v0x122f381c0_0, 16, 5;
L_0x122f3c5c0 .part v0x122f381c0_0, 11, 5;
L_0x122f3c660 .part v0x122f381c0_0, 16, 5;
L_0x122f3c700 .functor MUXZ 5, L_0x122f3c660, L_0x122f3c5c0, L_0x122f39a30, C4<>;
L_0x122f3c820 .functor MUXZ 32, v0x122f307d0_0, v0x122f37ea0_0, L_0x122f3a160, C4<>;
L_0x122f3cf90 .part v0x122f381c0_0, 0, 6;
L_0x122f3d120 .part v0x122f381c0_0, 0, 16;
L_0x122f3d310 .concat [ 16 16 0 0], L_0x122f3d120, L_0x118040208;
L_0x122f3d3b0 .functor MUXZ 32, L_0x122f3cea0, L_0x122f3d310, L_0x122f39ec0, C4<>;
L_0x122f3d700 .arith/sum 32, v0x122f33b80_0, L_0x118040298;
L_0x122f3d840 .concat [ 6 26 0 0], L_0x122f39230, L_0x1180402e0;
L_0x122f3d990 .cmp/eq 32, L_0x122f3d840, L_0x118040328;
L_0x122f3da70 .concat [ 6 26 0 0], L_0x122f39230, L_0x118040370;
L_0x122f3dc50 .cmp/eq 32, L_0x122f3da70, L_0x1180403b8;
L_0x122f3de20 .concat [ 6 26 0 0], L_0x122f39230, L_0x118040400;
L_0x122f3df90 .cmp/eq 32, L_0x122f3de20, L_0x118040448;
L_0x122f3e030 .concat [ 6 26 0 0], L_0x122f3cf90, L_0x118040490;
L_0x122f3e2b0 .cmp/eq 32, L_0x122f3e030, L_0x1180404d8;
L_0x122f3e350 .concat [ 6 26 0 0], L_0x122f3cf90, L_0x118040520;
L_0x122f3e0d0 .cmp/eq 32, L_0x122f3e350, L_0x118040568;
S_0x122f13890 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x122f148c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x118040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f05820_0 .net/2u *"_ivl_0", 31 0, L_0x118040250;  1 drivers
v0x122f305b0_0 .net "control", 3 0, v0x122f30c20_0;  alias, 1 drivers
v0x122f30660_0 .net "op1", 31 0, L_0x122f3d070;  alias, 1 drivers
v0x122f30720_0 .net "op2", 31 0, L_0x122f3d3b0;  alias, 1 drivers
v0x122f307d0_0 .var "result", 31 0;
v0x122f308c0_0 .net "z_flag", 0 0, L_0x122f3d5e0;  alias, 1 drivers
E_0x122f10630 .event edge, v0x122f30720_0, v0x122f30660_0, v0x122f305b0_0;
L_0x122f3d5e0 .cmp/eq 32, v0x122f307d0_0, L_0x118040250;
S_0x122f309e0 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x122f148c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x122f30c20_0 .var "alu_control_out", 3 0;
v0x122f30ce0_0 .net "alu_fcode", 5 0, L_0x122f3cf90;  alias, 1 drivers
v0x122f30d80_0 .net "alu_opcode", 1 0, L_0x122f3bc30;  alias, 1 drivers
E_0x122f30bf0 .event edge, v0x122f30d80_0, v0x122f30ce0_0;
S_0x122f30e90 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x122f148c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x122f39a30 .functor AND 1, L_0x122f39480, L_0x122f39950, C4<1>, C4<1>;
L_0x122f39c40 .functor AND 1, L_0x122f39b60, L_0x122f395a0, C4<1>, C4<1>;
L_0x122f39cf0 .functor AND 1, L_0x122f39c40, L_0x122f39700, C4<1>, C4<1>;
L_0x122f39ec0 .functor AND 1, L_0x122f39cf0, L_0x122f39de0, C4<1>, C4<1>;
L_0x122f3a160 .functor AND 1, L_0x122f39ff0, L_0x122f395a0, C4<1>, C4<1>;
L_0x122f3a250 .functor AND 1, L_0x122f39480, L_0x122f395a0, C4<1>, C4<1>;
L_0x122f3a360 .functor AND 1, L_0x122f3a250, L_0x122f3a2c0, C4<1>, C4<1>;
L_0x122f3a590 .functor AND 1, L_0x122f3a360, L_0x122f3a490, C4<1>, C4<1>;
L_0x122f3a720 .functor AND 1, L_0x122f3a680, L_0x122f395a0, C4<1>, C4<1>;
L_0x122f3a970 .functor AND 1, L_0x122f3a720, L_0x122f3a7e0, C4<1>, C4<1>;
L_0x122f3ab00 .functor AND 1, L_0x122f3a970, L_0x122f3a9e0, C4<1>, C4<1>;
L_0x122f3a900 .functor AND 1, L_0x122f3ac50, L_0x122f3ad70, C4<1>, C4<1>;
L_0x122f3ae50 .functor AND 1, L_0x122f3a900, L_0x122f39700, C4<1>, C4<1>;
L_0x122f3b0a0 .functor AND 1, L_0x122f3ae50, L_0x122f3af70, C4<1>, C4<1>;
L_0x122f3a1d0 .functor AND 1, L_0x122f3b110, L_0x122f3b2b0, C4<1>, C4<1>;
L_0x122f3af00 .functor AND 1, L_0x122f3a1d0, L_0x122f3b4f0, C4<1>, C4<1>;
L_0x122f3b630 .functor AND 1, L_0x122f3af00, L_0x122f39840, C4<1>, C4<1>;
L_0x122f3b870 .functor AND 1, L_0x122f39480, L_0x122f3b720, C4<1>, C4<1>;
L_0x122f3b980 .functor AND 1, L_0x122f3b870, L_0x122f3b8e0, C4<1>, C4<1>;
L_0x122f3b010 .functor AND 1, L_0x122f3b980, L_0x122f3bad0, C4<1>, C4<1>;
L_0x122f3bb70 .functor AND 1, L_0x122f3bd10, L_0x122f3be80, C4<1>, C4<1>;
L_0x122f3a880 .functor AND 1, L_0x122f3bb70, L_0x122f3ba30, C4<1>, C4<1>;
L_0x122f3c230 .functor AND 1, L_0x122f3a880, L_0x122f39840, C4<1>, C4<1>;
v0x122f31190_0 .net *"_ivl_0", 31 0, L_0x122f39350;  1 drivers
v0x122f31240_0 .net *"_ivl_102", 0 0, L_0x122f3bd10;  1 drivers
v0x122f312e0_0 .net *"_ivl_104", 0 0, L_0x122f3be80;  1 drivers
v0x122f31390_0 .net *"_ivl_106", 0 0, L_0x122f3bb70;  1 drivers
v0x122f31430_0 .net *"_ivl_108", 0 0, L_0x122f3ba30;  1 drivers
v0x122f31510_0 .net *"_ivl_110", 0 0, L_0x122f3a880;  1 drivers
v0x122f315b0_0 .net *"_ivl_112", 0 0, L_0x122f3c230;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x122f31650_0 .net/2u *"_ivl_12", 5 0, L_0x1180400e8;  1 drivers
L_0x118040130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x122f31700_0 .net/2u *"_ivl_16", 5 0, L_0x118040130;  1 drivers
v0x122f31810_0 .net *"_ivl_21", 0 0, L_0x122f39950;  1 drivers
v0x122f318b0_0 .net *"_ivl_25", 0 0, L_0x122f39b60;  1 drivers
v0x122f31950_0 .net *"_ivl_27", 0 0, L_0x122f39c40;  1 drivers
v0x122f319f0_0 .net *"_ivl_29", 0 0, L_0x122f39cf0;  1 drivers
L_0x118040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f31a90_0 .net *"_ivl_3", 25 0, L_0x118040010;  1 drivers
v0x122f31b40_0 .net *"_ivl_31", 0 0, L_0x122f39de0;  1 drivers
v0x122f31be0_0 .net *"_ivl_35", 0 0, L_0x122f39ff0;  1 drivers
v0x122f31c80_0 .net *"_ivl_39", 0 0, L_0x122f3a250;  1 drivers
L_0x118040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122f31e10_0 .net/2u *"_ivl_4", 31 0, L_0x118040058;  1 drivers
v0x122f31ea0_0 .net *"_ivl_41", 0 0, L_0x122f3a2c0;  1 drivers
v0x122f31f30_0 .net *"_ivl_43", 0 0, L_0x122f3a360;  1 drivers
v0x122f31fd0_0 .net *"_ivl_45", 0 0, L_0x122f3a490;  1 drivers
v0x122f32070_0 .net *"_ivl_49", 0 0, L_0x122f3a680;  1 drivers
v0x122f32110_0 .net *"_ivl_51", 0 0, L_0x122f3a720;  1 drivers
v0x122f321b0_0 .net *"_ivl_53", 0 0, L_0x122f3a7e0;  1 drivers
v0x122f32250_0 .net *"_ivl_55", 0 0, L_0x122f3a970;  1 drivers
v0x122f322f0_0 .net *"_ivl_57", 0 0, L_0x122f3a9e0;  1 drivers
v0x122f32390_0 .net *"_ivl_61", 0 0, L_0x122f3ac50;  1 drivers
v0x122f32430_0 .net *"_ivl_63", 0 0, L_0x122f3ad70;  1 drivers
v0x122f324d0_0 .net *"_ivl_65", 0 0, L_0x122f3a900;  1 drivers
v0x122f32570_0 .net *"_ivl_67", 0 0, L_0x122f3ae50;  1 drivers
v0x122f32610_0 .net *"_ivl_69", 0 0, L_0x122f3af70;  1 drivers
v0x122f326b0_0 .net *"_ivl_73", 0 0, L_0x122f3b110;  1 drivers
v0x122f32750_0 .net *"_ivl_75", 0 0, L_0x122f3b2b0;  1 drivers
v0x122f31d20_0 .net *"_ivl_77", 0 0, L_0x122f3a1d0;  1 drivers
v0x122f329e0_0 .net *"_ivl_79", 0 0, L_0x122f3b4f0;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x122f32a70_0 .net/2u *"_ivl_8", 5 0, L_0x1180400a0;  1 drivers
v0x122f32b00_0 .net *"_ivl_81", 0 0, L_0x122f3af00;  1 drivers
v0x122f32b90_0 .net *"_ivl_87", 0 0, L_0x122f3b720;  1 drivers
v0x122f32c20_0 .net *"_ivl_89", 0 0, L_0x122f3b870;  1 drivers
v0x122f32cc0_0 .net *"_ivl_91", 0 0, L_0x122f3b8e0;  1 drivers
v0x122f32d60_0 .net *"_ivl_93", 0 0, L_0x122f3b980;  1 drivers
v0x122f32e00_0 .net *"_ivl_95", 0 0, L_0x122f3bad0;  1 drivers
v0x122f32ea0_0 .net *"_ivl_97", 0 0, L_0x122f3b010;  1 drivers
v0x122f32f40_0 .net "alu_op", 1 0, L_0x122f3bc30;  alias, 1 drivers
v0x122f33000_0 .net "alu_src", 0 0, L_0x122f39ec0;  alias, 1 drivers
v0x122f33090_0 .net "beq", 0 0, L_0x122f39840;  1 drivers
v0x122f33120_0 .net "branch", 0 0, L_0x122f3b630;  alias, 1 drivers
v0x122f331b0_0 .net "instr_opcode", 5 0, L_0x122f39230;  alias, 1 drivers
v0x122f33240_0 .var "jump", 0 0;
v0x122f332d0_0 .net "lw", 0 0, L_0x122f395a0;  1 drivers
v0x122f33360_0 .net "mem_read", 0 0, L_0x122f3ab00;  alias, 1 drivers
v0x122f333f0_0 .net "mem_to_reg", 0 0, L_0x122f3a160;  alias, 1 drivers
v0x122f33480_0 .net "mem_write", 0 0, L_0x122f3b0a0;  alias, 1 drivers
v0x122f33520_0 .net "r_format", 0 0, L_0x122f39480;  1 drivers
v0x122f335c0_0 .net "reg_dst", 0 0, L_0x122f39a30;  alias, 1 drivers
v0x122f33660_0 .net "reg_write", 0 0, L_0x122f3a590;  alias, 1 drivers
v0x122f33700_0 .net "sw", 0 0, L_0x122f39700;  1 drivers
L_0x122f39350 .concat [ 6 26 0 0], L_0x122f39230, L_0x118040010;
L_0x122f39480 .cmp/eq 32, L_0x122f39350, L_0x118040058;
L_0x122f395a0 .cmp/eq 6, L_0x122f39230, L_0x1180400a0;
L_0x122f39700 .cmp/eq 6, L_0x122f39230, L_0x1180400e8;
L_0x122f39840 .cmp/eq 6, L_0x122f39230, L_0x118040130;
L_0x122f39950 .reduce/nor L_0x122f395a0;
L_0x122f39b60 .reduce/nor L_0x122f39480;
L_0x122f39de0 .reduce/nor L_0x122f39840;
L_0x122f39ff0 .reduce/nor L_0x122f39480;
L_0x122f3a2c0 .reduce/nor L_0x122f39700;
L_0x122f3a490 .reduce/nor L_0x122f39840;
L_0x122f3a680 .reduce/nor L_0x122f39480;
L_0x122f3a7e0 .reduce/nor L_0x122f39700;
L_0x122f3a9e0 .reduce/nor L_0x122f39840;
L_0x122f3ac50 .reduce/nor L_0x122f39480;
L_0x122f3ad70 .reduce/nor L_0x122f395a0;
L_0x122f3af70 .reduce/nor L_0x122f39840;
L_0x122f3b110 .reduce/nor L_0x122f39480;
L_0x122f3b2b0 .reduce/nor L_0x122f395a0;
L_0x122f3b4f0 .reduce/nor L_0x122f39700;
L_0x122f3b720 .reduce/nor L_0x122f395a0;
L_0x122f3b8e0 .reduce/nor L_0x122f39700;
L_0x122f3bad0 .reduce/nor L_0x122f39840;
L_0x122f3bc30 .concat8 [ 1 1 0 0], L_0x122f3c230, L_0x122f3b010;
L_0x122f3bd10 .reduce/nor L_0x122f39480;
L_0x122f3be80 .reduce/nor L_0x122f395a0;
L_0x122f3ba30 .reduce/nor L_0x122f39700;
S_0x122f33890 .scope module, "cpu_pc" "pc" 4 140, 8 1 0, S_0x122f148c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x122f33ad0_0 .net "clk", 0 0, v0x122f37c20_0;  alias, 1 drivers
v0x122f33b80_0 .var "curr_addr", 31 0;
v0x122f33c30_0 .net "next_addr", 31 0, v0x122f37390_0;  1 drivers
v0x122f33cf0_0 .net "reset", 0 0, v0x122f382e0_0;  alias, 1 drivers
E_0x122f33a80 .event posedge, v0x122f33ad0_0;
S_0x122f33df0 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x122f148c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x122f3cbf0 .functor BUFZ 32, L_0x122f3ca30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x122f3cea0 .functor BUFZ 32, L_0x122f3cce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122f34130_0 .net *"_ivl_0", 31 0, L_0x122f3ca30;  1 drivers
v0x122f341d0_0 .net *"_ivl_10", 6 0, L_0x122f3cd80;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122f34270_0 .net *"_ivl_13", 1 0, L_0x1180401c0;  1 drivers
v0x122f34320_0 .net *"_ivl_2", 6 0, L_0x122f3cad0;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122f343d0_0 .net *"_ivl_5", 1 0, L_0x118040178;  1 drivers
v0x122f344c0_0 .net *"_ivl_8", 31 0, L_0x122f3cce0;  1 drivers
v0x122f34570_0 .net "r_clk", 0 0, v0x122f37c20_0;  alias, 1 drivers
v0x122f34600_0 .net "r_clk_enable", 0 0, v0x122f37cb0_0;  alias, 1 drivers
v0x122f34690_0 .net "read_data1", 31 0, L_0x122f3cbf0;  alias, 1 drivers
v0x122f347c0_0 .net "read_data2", 31 0, L_0x122f3cea0;  alias, 1 drivers
v0x122f34870_0 .net "read_reg1", 4 0, L_0x122f3c4a0;  alias, 1 drivers
v0x122f34920_0 .net "read_reg2", 4 0, L_0x122f3bfa0;  alias, 1 drivers
v0x122f349d0 .array "registers", 31 0, 31 0;
v0x122f34a70_0 .net "reset", 0 0, v0x122f382e0_0;  alias, 1 drivers
v0x122f34b20_0 .net "write_control", 0 0, L_0x122f3c980;  alias, 1 drivers
v0x122f34bb0_0 .net "write_data", 31 0, L_0x122f3c820;  alias, 1 drivers
v0x122f34c40_0 .net "write_reg", 4 0, L_0x122f3c700;  alias, 1 drivers
L_0x122f3ca30 .array/port v0x122f349d0, L_0x122f3cad0;
L_0x122f3cad0 .concat [ 5 2 0 0], L_0x122f3c4a0, L_0x118040178;
L_0x122f3cce0 .array/port v0x122f349d0, L_0x122f3cd80;
L_0x122f3cd80 .concat [ 5 2 0 0], L_0x122f3bfa0, L_0x1180401c0;
S_0x122f16ee0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x122f3e890 .functor BUFZ 32, L_0x122f3e7f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122f383a0_0 .net *"_ivl_0", 31 0, L_0x122f3e7f0;  1 drivers
o0x118009f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x122f38440_0 .net "clk", 0 0, o0x118009f30;  0 drivers
o0x118009f60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x122f384e0_0 .net "data_address", 31 0, o0x118009f60;  0 drivers
o0x118009f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x122f385a0_0 .net "data_read", 0 0, o0x118009f90;  0 drivers
v0x122f38640_0 .net "data_readdata", 31 0, L_0x122f3e890;  1 drivers
o0x118009ff0 .functor BUFZ 1, C4<z>; HiZ drive
v0x122f38730_0 .net "data_write", 0 0, o0x118009ff0;  0 drivers
o0x11800a020 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x122f387d0_0 .net "data_writedata", 31 0, o0x11800a020;  0 drivers
v0x122f38880_0 .var/i "i", 31 0;
v0x122f38930 .array "ram", 0 65535, 31 0;
E_0x122f38370 .event posedge, v0x122f38440_0;
L_0x122f3e7f0 .array/port v0x122f38930, o0x118009f60;
S_0x122f15bd0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x122f04dc0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x122f3ebe0 .functor BUFZ 32, L_0x122f3e940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122f38d10_0 .net *"_ivl_0", 31 0, L_0x122f3e940;  1 drivers
v0x122f38dd0_0 .net *"_ivl_3", 29 0, L_0x122f3e9e0;  1 drivers
v0x122f38e70_0 .net *"_ivl_4", 31 0, L_0x122f3ea80;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122f38f10_0 .net *"_ivl_7", 1 0, L_0x1180405b0;  1 drivers
o0x11800a290 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x122f38fc0_0 .net "instr_address", 31 0, o0x11800a290;  0 drivers
v0x122f390b0_0 .net "instr_readdata", 31 0, L_0x122f3ebe0;  1 drivers
v0x122f39160 .array "memory1", 0 1073741823, 31 0;
L_0x122f3e940 .array/port v0x122f39160, L_0x122f3ea80;
L_0x122f3e9e0 .part o0x11800a290, 0, 30;
L_0x122f3ea80 .concat [ 30 2 0 0], L_0x122f3e9e0, L_0x1180405b0;
S_0x122f38ac0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x122f15bd0;
 .timescale 0 0;
v0x122f38c80_0 .var/i "i", 31 0;
    .scope S_0x122f33df0;
T_0 ;
    %wait E_0x122f33a80;
    %load/vec4 v0x122f34a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x122f34600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x122f34b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x122f34bb0_0;
    %load/vec4 v0x122f34c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f349d0, 0, 4;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x122f309e0;
T_1 ;
    %wait E_0x122f30bf0;
    %load/vec4 v0x122f30d80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x122f30c20_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x122f30d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x122f30c20_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x122f30d80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x122f30ce0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x122f30c20_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x122f30c20_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x122f30c20_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x122f30c20_0, 0, 4;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x122f30c20_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x122f13890;
T_2 ;
    %wait E_0x122f10630;
    %load/vec4 v0x122f305b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122f307d0_0, 0;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x122f30660_0;
    %load/vec4 v0x122f30720_0;
    %and;
    %assign/vec4 v0x122f307d0_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x122f30660_0;
    %load/vec4 v0x122f30720_0;
    %or;
    %assign/vec4 v0x122f307d0_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x122f30660_0;
    %load/vec4 v0x122f30720_0;
    %add;
    %assign/vec4 v0x122f307d0_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x122f30660_0;
    %load/vec4 v0x122f30720_0;
    %sub;
    %assign/vec4 v0x122f307d0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x122f30660_0;
    %load/vec4 v0x122f30720_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x122f307d0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x122f30660_0;
    %load/vec4 v0x122f30720_0;
    %or;
    %inv;
    %assign/vec4 v0x122f307d0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x122f33890;
T_3 ;
    %wait E_0x122f33a80;
    %load/vec4 v0x122f33cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x122f33b80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x122f33c30_0;
    %assign/vec4 v0x122f33b80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x122f148c0;
T_4 ;
    %wait E_0x122f1c0d0;
    %load/vec4 v0x122f367d0_0;
    %load/vec4 v0x122f36740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x122f36a90_0;
    %load/vec4 v0x122f37420_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x122f37390_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x122f37040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x122f36a90_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x122f36fa0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x122f37390_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x122f370e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x122f374c0_0;
    %store/vec4 v0x122f37390_0, 0, 32;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x122f181f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f37c20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x122f37c20_0;
    %inv;
    %store/vec4 v0x122f37c20_0, 0, 1;
    %delay 1, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x122f181f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f382e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122f382e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122f382e0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x122f38090_0;
    %cmpi/e 3217031168, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000010, "wrong instr addr" {0 0 0};
T_6.1 ;
    %load/vec4 v0x122f38090_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 55 "$fatal", 32'sb00000000000000000000000000000101, "yeet" {0 0 0};
T_6.3 ;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0x122f381c0_0, 0, 32;
    %vpi_call/w 3 59 "$display", "succ" {0 0 0};
    %vpi_call/w 3 60 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x122f16ee0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122f38880_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x122f38880_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x122f38880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f38930, 0, 4;
    %load/vec4 v0x122f38880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x122f38880_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x122f16ee0;
T_8 ;
    %wait E_0x122f38370;
    %load/vec4 v0x122f38730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x122f387d0_0;
    %ix/getv 3, v0x122f384e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122f38930, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x122f15bd0;
T_9 ;
    %fork t_1, S_0x122f38ac0;
    %jmp t_0;
    .scope S_0x122f38ac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122f38c80_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x122f38c80_0;
    %cmpi/s 1073741823, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x122f38c80_0;
    %store/vec4a v0x122f39160, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x122f38c80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x122f38c80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f39160, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f39160, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122f39160, 4, 0;
    %end;
    .scope S_0x122f15bd0;
t_0 %join;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
