{
    "MlibObjs": {},
    "Misc": {
        "archive_dir": "archive.2",
        "cwd": "/home/pkchirum/Desktop/praveen_Experiments/Static",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/pkchirum/Desktop/praveen_Experiments/Static/csrc",
        "daidir_abs": "/home/pkchirum/Desktop/praveen_Experiments/Static/simv.daidir",
        "default_output_dir": "csrc"
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "staticTest": [
            "staticTest",
            "PRCdp",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "CodeGen(%)": 19.44490748458076,
        "ru_self_cgstart": {
            "ru_stime_sec": 0.034993999999999997,
            "ru_utime_sec": 0.028995,
            "ru_nvcsw": 167,
            "ru_minflt": 11350,
            "ru_maxrss_kb": 44328,
            "ru_nivcsw": 32,
            "ru_majflt": 0
        },
        "peak_mem_kb": 151136,
        "ru_self_end": {
            "ru_stime_sec": 0.038994000000000001,
            "ru_utime_sec": 0.035993999999999998,
            "ru_nvcsw": 232,
            "ru_minflt": 12315,
            "ru_maxrss_kb": 47064,
            "ru_nivcsw": 48,
            "ru_majflt": 0
        },
        "ru_childs_cgstart": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_majflt": 0
        },
        "Frontend(%)": 80.555092515419247,
        "nMops": 0,
        "nQuads": 0,
        "totalObjSize": 37421,
        "ru_childs_end": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_majflt": 0
        }
    },
    "CompileProcesses": [
        "cgproc.4122.json"
    ],
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "bytes": 18262,
                "checksum": 4294967295,
                "mode": 4,
                "mod": "std",
                "archive": "archive.2/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 4597,
                "checksum": 4294967295,
                "mode": 4,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o"
            }
        },
        "staticTest": {
            "PRCdp_d": {
                "bytes": 7915,
                "checksum": 4294967295,
                "mode": 4,
                "mod": "staticTest",
                "out": "PRCdp_d.o",
                "archive": "archive.2/_prev_archive_1.a"
            }
        }
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 32824,
        "archive": "archive.2/_4122_archive_1.a"
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "staticTest"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileStatus": "Successful"
}