ARM GAS  /tmp/ccIhdTkN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.gpio_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	gpio_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	gpio_deinit:
  25              	.LVL0:
  26              	.LFB116:
  27              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \file    gd32f30x_gpio.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief   GPIO driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
ARM GAS  /tmp/ccIhdTkN.s 			page 2


  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #include "gd32f30x_gpio.h"
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define AFIO_EXTI_SOURCE_MASK              ((uint8_t)0x03U)         /*!< AFIO exti source selection
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define AFIO_EXTI_SOURCE_FIELDS            ((uint8_t)0x04U)         /*!< select AFIO exti source re
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define LSB_16BIT_MASK                     ((uint16_t)0xFFFFU)      /*!< LSB 16-bit mask */
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define PCF_POSITION_MASK                  ((uint32_t)0x000F0000U)  /*!< AFIO_PCF register position
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define PCF_SWJCFG_MASK                    ((uint32_t)0xF8FFFFFFU)  /*!< AFIO_PCF register SWJCFG m
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define PCF_LOCATION1_MASK                 ((uint32_t)0x00200000U)  /*!< AFIO_PCF register location
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define PCF_LOCATION2_MASK                 ((uint32_t)0x00100000U)  /*!< AFIO_PCF register location
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define AFIO_PCF1_FIELDS                   ((uint32_t)0x80000000U)  /*!< select AFIO_PCF1 register 
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #define GPIO_OUTPUT_PORT_OFFSET            ((uint32_t)4U)           /*!< GPIO event output port off
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      reset GPIO port
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_deinit(uint32_t gpio_periph)
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
  28              		.loc 1 57 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 57 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     switch(gpio_periph){
  38              		.loc 1 58 5 is_stmt 1 view .LVU2
  39 0002 2D4B     		ldr	r3, .L14
  40 0004 9842     		cmp	r0, r3
  41 0006 44D0     		beq	.L2
  42 0008 1DD8     		bhi	.L3
  43 000a A3F50063 		sub	r3, r3, #2048
  44 000e 9842     		cmp	r0, r3
  45 0010 36D0     		beq	.L4
  46 0012 03F58063 		add	r3, r3, #1024
  47 0016 9842     		cmp	r0, r3
  48 0018 08D1     		bne	.L12
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOA:
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOA */
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOARST);
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOARST);
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOB:
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOB */
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOBRST);
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOBRST);
ARM GAS  /tmp/ccIhdTkN.s 			page 3


  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOC:
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOC */
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOCRST);
  49              		.loc 1 71 9 view .LVU3
  50 001a 4FF44170 		mov	r0, #772
  51              	.LVL1:
  52              		.loc 1 71 9 is_stmt 0 view .LVU4
  53 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  54              	.LVL2:
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOCRST);
  55              		.loc 1 72 9 is_stmt 1 view .LVU5
  56 0022 4FF44170 		mov	r0, #772
  57 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  58              	.LVL3:
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  59              		.loc 1 73 9 view .LVU6
  60 002a 0BE0     		b	.L1
  61              	.LVL4:
  62              	.L12:
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOA:
  63              		.loc 1 58 5 is_stmt 0 view .LVU7
  64 002c A3F50063 		sub	r3, r3, #2048
  65 0030 9842     		cmp	r0, r3
  66 0032 07D1     		bne	.L1
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOARST);
  67              		.loc 1 61 9 is_stmt 1 view .LVU8
  68 0034 40F20230 		movw	r0, #770
  69              	.LVL5:
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOARST);
  70              		.loc 1 61 9 is_stmt 0 view .LVU9
  71 0038 FFF7FEFF 		bl	rcu_periph_reset_enable
  72              	.LVL6:
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  73              		.loc 1 62 9 is_stmt 1 view .LVU10
  74 003c 40F20230 		movw	r0, #770
  75 0040 FFF7FEFF 		bl	rcu_periph_reset_disable
  76              	.LVL7:
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOB:
  77              		.loc 1 63 9 view .LVU11
  78              	.L1:
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOD:
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOD */
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIODRST);
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIODRST);
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOE:
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOE */
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOERST);
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOERST);
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOF:
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOF */
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOFRST);
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOFRST);
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOG:
ARM GAS  /tmp/ccIhdTkN.s 			page 4


  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* reset GPIOG */
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_enable(RCU_GPIOGRST);
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOGRST);
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     default:
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
  79              		.loc 1 97 1 is_stmt 0 view .LVU12
  80 0044 08BD     		pop	{r3, pc}
  81              	.LVL8:
  82              	.L3:
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOA:
  83              		.loc 1 58 5 view .LVU13
  84 0046 1D4B     		ldr	r3, .L14+4
  85 0048 9842     		cmp	r0, r3
  86 004a 2BD0     		beq	.L8
  87 004c 03F58063 		add	r3, r3, #1024
  88 0050 9842     		cmp	r0, r3
  89 0052 08D1     		bne	.L13
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOGRST);
  90              		.loc 1 91 9 is_stmt 1 view .LVU14
  91 0054 4FF44270 		mov	r0, #776
  92              	.LVL9:
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOGRST);
  93              		.loc 1 91 9 is_stmt 0 view .LVU15
  94 0058 FFF7FEFF 		bl	rcu_periph_reset_enable
  95              	.LVL10:
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
  96              		.loc 1 92 9 is_stmt 1 view .LVU16
  97 005c 4FF44270 		mov	r0, #776
  98 0060 FFF7FEFF 		bl	rcu_periph_reset_disable
  99              	.LVL11:
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     default:
 100              		.loc 1 93 9 view .LVU17
 101              		.loc 1 97 1 is_stmt 0 view .LVU18
 102 0064 EEE7     		b	.L1
 103              	.LVL12:
 104              	.L13:
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOA:
 105              		.loc 1 58 5 view .LVU19
 106 0066 A3F50063 		sub	r3, r3, #2048
 107 006a 9842     		cmp	r0, r3
 108 006c EAD1     		bne	.L1
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOERST);
 109              		.loc 1 81 9 is_stmt 1 view .LVU20
 110 006e 40F20630 		movw	r0, #774
 111              	.LVL13:
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOERST);
 112              		.loc 1 81 9 is_stmt 0 view .LVU21
 113 0072 FFF7FEFF 		bl	rcu_periph_reset_enable
 114              	.LVL14:
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
 115              		.loc 1 82 9 is_stmt 1 view .LVU22
 116 0076 40F20630 		movw	r0, #774
 117 007a FFF7FEFF 		bl	rcu_periph_reset_disable
 118              	.LVL15:
ARM GAS  /tmp/ccIhdTkN.s 			page 5


  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOF:
 119              		.loc 1 83 9 view .LVU23
 120 007e E1E7     		b	.L1
 121              	.LVL16:
 122              	.L4:
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOBRST);
 123              		.loc 1 66 9 view .LVU24
 124 0080 40F20330 		movw	r0, #771
 125              	.LVL17:
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOBRST);
 126              		.loc 1 66 9 is_stmt 0 view .LVU25
 127 0084 FFF7FEFF 		bl	rcu_periph_reset_enable
 128              	.LVL18:
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
 129              		.loc 1 67 9 is_stmt 1 view .LVU26
 130 0088 40F20330 		movw	r0, #771
 131 008c FFF7FEFF 		bl	rcu_periph_reset_disable
 132              	.LVL19:
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOC:
 133              		.loc 1 68 9 view .LVU27
 134 0090 D8E7     		b	.L1
 135              	.LVL20:
 136              	.L2:
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIODRST);
 137              		.loc 1 76 9 view .LVU28
 138 0092 40F20530 		movw	r0, #773
 139              	.LVL21:
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIODRST);
 140              		.loc 1 76 9 is_stmt 0 view .LVU29
 141 0096 FFF7FEFF 		bl	rcu_periph_reset_enable
 142              	.LVL22:
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
 143              		.loc 1 77 9 is_stmt 1 view .LVU30
 144 009a 40F20530 		movw	r0, #773
 145 009e FFF7FEFF 		bl	rcu_periph_reset_disable
 146              	.LVL23:
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOE:
 147              		.loc 1 78 9 view .LVU31
 148 00a2 CFE7     		b	.L1
 149              	.LVL24:
 150              	.L8:
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOFRST);
 151              		.loc 1 86 9 view .LVU32
 152 00a4 40F20730 		movw	r0, #775
 153              	.LVL25:
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         rcu_periph_reset_disable(RCU_GPIOFRST);
 154              		.loc 1 86 9 is_stmt 0 view .LVU33
 155 00a8 FFF7FEFF 		bl	rcu_periph_reset_enable
 156              	.LVL26:
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         break;
 157              		.loc 1 87 9 is_stmt 1 view .LVU34
 158 00ac 40F20730 		movw	r0, #775
 159 00b0 FFF7FEFF 		bl	rcu_periph_reset_disable
 160              	.LVL27:
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     case GPIOG:
 161              		.loc 1 88 9 view .LVU35
 162 00b4 C6E7     		b	.L1
ARM GAS  /tmp/ccIhdTkN.s 			page 6


 163              	.L15:
 164 00b6 00BF     		.align	2
 165              	.L14:
 166 00b8 00140140 		.word	1073812480
 167 00bc 001C0140 		.word	1073814528
 168              		.cfi_endproc
 169              	.LFE116:
 171              		.section	.text.gpio_afio_deinit,"ax",%progbits
 172              		.align	1
 173              		.global	gpio_afio_deinit
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 178              	gpio_afio_deinit:
 179              	.LFB117:
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      reset alternate function I/O(AFIO)
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  none
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_afio_deinit(void)
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 180              		.loc 1 106 1 view -0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184 0000 08B5     		push	{r3, lr}
 185              	.LCFI1:
 186              		.cfi_def_cfa_offset 8
 187              		.cfi_offset 3, -8
 188              		.cfi_offset 14, -4
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     rcu_periph_reset_enable(RCU_AFRST);
 189              		.loc 1 107 5 view .LVU37
 190 0002 4FF44070 		mov	r0, #768
 191 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
 192              	.LVL28:
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     rcu_periph_reset_disable(RCU_AFRST);
 193              		.loc 1 108 5 view .LVU38
 194 000a 4FF44070 		mov	r0, #768
 195 000e FFF7FEFF 		bl	rcu_periph_reset_disable
 196              	.LVL29:
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 197              		.loc 1 109 1 is_stmt 0 view .LVU39
 198 0012 08BD     		pop	{r3, pc}
 199              		.cfi_endproc
 200              	.LFE117:
 202              		.section	.text.gpio_init,"ax",%progbits
 203              		.align	1
 204              		.global	gpio_init
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 209              	gpio_init:
 210              	.LVL30:
 211              	.LFB118:
ARM GAS  /tmp/ccIhdTkN.s 			page 7


 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      GPIO parameter initialization
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  mode: gpio pin mode
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which is shown as below:
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_AIN: analog input mode
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_IN_FLOATING: floating input mode
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_IPD: pull-down input mode
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_IPU: pull-up input mode
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_OUT_OD: GPIO output with open-drain
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_OUT_PP: GPIO output with push-pull
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_AF_OD: AFIO output with open-drain
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_MODE_AF_PP: AFIO output with push-pull
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  speed: gpio output max speed value
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which is shown as below:
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_OSPEED_10MHZ: output max speed 10MHz
 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_OSPEED_2MHZ: output max speed 2MHz
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_OSPEED_50MHZ: output max speed 50MHz
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_OSPEED_MAX: output max speed more than 50MHz
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_init(uint32_t gpio_periph, uint32_t mode, uint32_t speed, uint32_t pin)
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 212              		.loc 1 137 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		.loc 1 137 1 is_stmt 0 view .LVU41
 217 0000 70B5     		push	{r4, r5, r6, lr}
 218              	.LCFI2:
 219              		.cfi_def_cfa_offset 16
 220              		.cfi_offset 4, -16
 221              		.cfi_offset 5, -12
 222              		.cfi_offset 6, -8
 223              		.cfi_offset 14, -4
 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint16_t i;
 224              		.loc 1 138 5 is_stmt 1 view .LVU42
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t temp_mode = 0U;
 225              		.loc 1 139 5 view .LVU43
 226              	.LVL31:
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t reg = 0U;
 227              		.loc 1 140 5 view .LVU44
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* GPIO mode configuration */
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     temp_mode = (uint32_t)(mode & ((uint32_t)0x0FU));
 228              		.loc 1 143 5 view .LVU45
 229              		.loc 1 143 15 is_stmt 0 view .LVU46
 230 0002 01F00F0E 		and	lr, r1, #15
 231              	.LVL32:
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* GPIO speed configuration */
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(((uint32_t)0x00U) != ((uint32_t)mode & ((uint32_t)0x10U))){
ARM GAS  /tmp/ccIhdTkN.s 			page 8


 232              		.loc 1 146 5 is_stmt 1 view .LVU47
 233              		.loc 1 146 7 is_stmt 0 view .LVU48
 234 0006 11F0100F 		tst	r1, #16
 235 000a 03D0     		beq	.L19
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* output mode max speed */
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if(GPIO_OSPEED_MAX == (uint32_t)speed){
 236              		.loc 1 148 9 is_stmt 1 view .LVU49
 237              		.loc 1 148 11 is_stmt 0 view .LVU50
 238 000c 042A     		cmp	r2, #4
 239 000e 03D0     		beq	.L32
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             temp_mode |= (uint32_t)0x03U;
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the corresponding SPD bit */
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             GPIOx_SPD(gpio_periph) |= (uint32_t)pin ;
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         }else{
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* output mode max speed:10MHz,2MHz,50MHz */
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             temp_mode |= (uint32_t)speed;
 240              		.loc 1 154 13 is_stmt 1 view .LVU51
 241              		.loc 1 154 23 is_stmt 0 view .LVU52
 242 0010 4EEA020E 		orr	lr, lr, r2
 243              	.LVL33:
 244              	.L19:
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         }
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* configure the eight low port pins with GPIO_CTL0 */
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     for(i = 0U;i < 8U;i++){
 245              		.loc 1 159 5 is_stmt 1 view .LVU53
 246              		.loc 1 159 11 is_stmt 0 view .LVU54
 247 0014 0022     		movs	r2, #0
 248              		.loc 1 159 5 view .LVU55
 249 0016 09E0     		b	.L21
 250              	.LVL34:
 251              	.L32:
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             temp_mode |= (uint32_t)0x03U;
 252              		.loc 1 149 13 is_stmt 1 view .LVU56
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             temp_mode |= (uint32_t)0x03U;
 253              		.loc 1 149 23 is_stmt 0 view .LVU57
 254 0018 4EF0030E 		orr	lr, lr, #3
 255              	.LVL35:
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         }else{
 256              		.loc 1 151 13 is_stmt 1 view .LVU58
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         }else{
 257              		.loc 1 151 36 is_stmt 0 view .LVU59
 258 001c C26B     		ldr	r2, [r0, #60]
 259              	.LVL36:
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         }else{
 260              		.loc 1 151 36 view .LVU60
 261 001e 1A43     		orrs	r2, r2, r3
 262 0020 C263     		str	r2, [r0, #60]
 263 0022 F7E7     		b	.L19
 264              	.LVL37:
 265              	.L34:
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg = GPIO_CTL0(gpio_periph);
 162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* clear the specified pin mode bits */
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg &= ~GPIO_MODE_MASK(i);
ARM GAS  /tmp/ccIhdTkN.s 			page 9


 165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the specified pin mode bits */
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg |= GPIO_MODE_SET(i, temp_mode);
 167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set IPD or IPU */
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             if(GPIO_MODE_IPD == mode){
 170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* reset the corresponding OCTL bit */
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 GPIO_BC(gpio_periph) = (uint32_t)((1U << i) & pin);
 266              		.loc 1 171 17 is_stmt 1 view .LVU61
 267              		.loc 1 171 38 is_stmt 0 view .LVU62
 268 0024 4461     		str	r4, [r0, #20]
 269              	.L24:
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             }else{
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* set the corresponding OCTL bit */
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 if(GPIO_MODE_IPU == mode){
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                     GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 }
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             }
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set GPIO_CTL0 register */
 179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             GPIO_CTL0(gpio_periph) = reg;
 270              		.loc 1 179 13 is_stmt 1 view .LVU63
 271              		.loc 1 179 36 is_stmt 0 view .LVU64
 272 0026 0560     		str	r5, [r0]
 273              	.LVL38:
 274              	.L22:
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 275              		.loc 1 159 23 is_stmt 1 discriminator 2 view .LVU65
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 276              		.loc 1 159 24 is_stmt 0 discriminator 2 view .LVU66
 277 0028 0132     		adds	r2, r2, #1
 278              	.LVL39:
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 279              		.loc 1 159 24 discriminator 2 view .LVU67
 280 002a 92B2     		uxth	r2, r2
 281              	.LVL40:
 282              	.L21:
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 283              		.loc 1 159 16 is_stmt 1 discriminator 1 view .LVU68
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 284              		.loc 1 159 5 is_stmt 0 discriminator 1 view .LVU69
 285 002c 072A     		cmp	r2, #7
 286 002e 14D8     		bhi	.L33
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 287              		.loc 1 160 9 is_stmt 1 view .LVU70
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 288              		.loc 1 160 16 is_stmt 0 view .LVU71
 289 0030 0124     		movs	r4, #1
 290 0032 9440     		lsls	r4, r4, r2
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 291              		.loc 1 160 11 view .LVU72
 292 0034 1C40     		ands	r4, r4, r3
 293 0036 F7D0     		beq	.L22
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 294              		.loc 1 161 13 is_stmt 1 view .LVU73
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 295              		.loc 1 161 17 is_stmt 0 view .LVU74
 296 0038 0668     		ldr	r6, [r0]
 297              	.LVL41:
ARM GAS  /tmp/ccIhdTkN.s 			page 10


 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the specified pin mode bits */
 298              		.loc 1 164 13 is_stmt 1 view .LVU75
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the specified pin mode bits */
 299              		.loc 1 164 21 is_stmt 0 view .LVU76
 300 003a 9500     		lsls	r5, r2, #2
 301 003c 4FF00F0C 		mov	ip, #15
 302 0040 0CFA05FC 		lsl	ip, ip, r5
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the specified pin mode bits */
 303              		.loc 1 164 17 view .LVU77
 304 0044 26EA0C06 		bic	r6, r6, ip
 305              	.LVL42:
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 306              		.loc 1 166 13 is_stmt 1 view .LVU78
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 307              		.loc 1 166 20 is_stmt 0 view .LVU79
 308 0048 0EFA05F5 		lsl	r5, lr, r5
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 309              		.loc 1 166 17 view .LVU80
 310 004c 3543     		orrs	r5, r5, r6
 311              	.LVL43:
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* reset the corresponding OCTL bit */
 312              		.loc 1 169 13 is_stmt 1 view .LVU81
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* reset the corresponding OCTL bit */
 313              		.loc 1 169 15 is_stmt 0 view .LVU82
 314 004e 2829     		cmp	r1, #40
 315 0050 E8D0     		beq	.L34
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                     GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
 316              		.loc 1 174 17 is_stmt 1 view .LVU83
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                     GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
 317              		.loc 1 174 19 is_stmt 0 view .LVU84
 318 0052 4829     		cmp	r1, #72
 319 0054 E7D1     		bne	.L24
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 }
 320              		.loc 1 175 21 is_stmt 1 view .LVU85
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 }
 321              		.loc 1 175 43 is_stmt 0 view .LVU86
 322 0056 0461     		str	r4, [r0, #16]
 323 0058 E5E7     		b	.L24
 324              	.LVL44:
 325              	.L33:
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         }
 181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* configure the eight high port pins with GPIO_CTL1 */
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     for(i = 8U;i < 16U;i++){
 326              		.loc 1 183 11 view .LVU87
 327 005a 0822     		movs	r2, #8
 328              	.LVL45:
 329              		.loc 1 183 11 view .LVU88
 330 005c 03E0     		b	.L26
 331              	.LVL46:
 332              	.L36:
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg = GPIO_CTL1(gpio_periph);
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* clear the specified pin mode bits */
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg &= ~GPIO_MODE_MASK(i - 8U);
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the specified pin mode bits */
ARM GAS  /tmp/ccIhdTkN.s 			page 11


 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             reg |= GPIO_MODE_SET(i - 8U, temp_mode);
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set IPD or IPU */
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             if(GPIO_MODE_IPD == mode){
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* reset the corresponding OCTL bit */
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 GPIO_BC(gpio_periph) = (uint32_t)((1U << i) & pin);
 333              		.loc 1 195 17 is_stmt 1 view .LVU89
 334              		.loc 1 195 38 is_stmt 0 view .LVU90
 335 005e 4461     		str	r4, [r0, #20]
 336              	.L29:
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             }else{
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* set the corresponding OCTL bit */
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 if(GPIO_MODE_IPU == mode){
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                     GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 }
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             }
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set GPIO_CTL1 register */
 203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             GPIO_CTL1(gpio_periph) = reg;
 337              		.loc 1 203 13 is_stmt 1 view .LVU91
 338              		.loc 1 203 36 is_stmt 0 view .LVU92
 339 0060 4560     		str	r5, [r0, #4]
 340              	.LVL47:
 341              	.L27:
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 342              		.loc 1 183 24 is_stmt 1 discriminator 2 view .LVU93
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 343              		.loc 1 183 25 is_stmt 0 discriminator 2 view .LVU94
 344 0062 0132     		adds	r2, r2, #1
 345              	.LVL48:
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 346              		.loc 1 183 25 discriminator 2 view .LVU95
 347 0064 92B2     		uxth	r2, r2
 348              	.LVL49:
 349              	.L26:
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 350              		.loc 1 183 16 is_stmt 1 discriminator 1 view .LVU96
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 351              		.loc 1 183 5 is_stmt 0 discriminator 1 view .LVU97
 352 0066 0F2A     		cmp	r2, #15
 353 0068 1AD8     		bhi	.L35
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 354              		.loc 1 184 9 is_stmt 1 view .LVU98
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 355              		.loc 1 184 16 is_stmt 0 view .LVU99
 356 006a 4FF0010C 		mov	ip, #1
 357 006e 0CFA02FC 		lsl	ip, ip, r2
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         if((1U << i) & pin){
 358              		.loc 1 184 11 view .LVU100
 359 0072 1CEA0304 		ands	r4, ip, r3
 360 0076 F4D0     		beq	.L27
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 361              		.loc 1 185 13 is_stmt 1 view .LVU101
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 362              		.loc 1 185 17 is_stmt 0 view .LVU102
 363 0078 4568     		ldr	r5, [r0, #4]
 364              	.LVL50:
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the specified pin mode bits */
ARM GAS  /tmp/ccIhdTkN.s 			page 12


 365              		.loc 1 188 13 is_stmt 1 view .LVU103
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the specified pin mode bits */
 366              		.loc 1 188 21 is_stmt 0 view .LVU104
 367 007a A2F1080C 		sub	ip, r2, #8
 368 007e 4FEA8C0C 		lsl	ip, ip, #2
 369 0082 0F26     		movs	r6, #15
 370 0084 06FA0CF6 		lsl	r6, r6, ip
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             /* set the specified pin mode bits */
 371              		.loc 1 188 17 view .LVU105
 372 0088 25EA0605 		bic	r5, r5, r6
 373              	.LVL51:
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 374              		.loc 1 190 13 is_stmt 1 view .LVU106
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 375              		.loc 1 190 20 is_stmt 0 view .LVU107
 376 008c 0EFA0CFC 		lsl	ip, lr, ip
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****             
 377              		.loc 1 190 17 view .LVU108
 378 0090 4CEA0505 		orr	r5, ip, r5
 379              	.LVL52:
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* reset the corresponding OCTL bit */
 380              		.loc 1 193 13 is_stmt 1 view .LVU109
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 /* reset the corresponding OCTL bit */
 381              		.loc 1 193 15 is_stmt 0 view .LVU110
 382 0094 2829     		cmp	r1, #40
 383 0096 E2D0     		beq	.L36
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                     GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
 384              		.loc 1 198 17 is_stmt 1 view .LVU111
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                     GPIO_BOP(gpio_periph) = (uint32_t)((1U << i) & pin);
 385              		.loc 1 198 19 is_stmt 0 view .LVU112
 386 0098 4829     		cmp	r1, #72
 387 009a E1D1     		bne	.L29
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 }
 388              		.loc 1 199 21 is_stmt 1 view .LVU113
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 }
 389              		.loc 1 199 43 is_stmt 0 view .LVU114
 390 009c 0461     		str	r4, [r0, #16]
 391 009e DFE7     		b	.L29
 392              	.LVL53:
 393              	.L35:
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         }
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 394              		.loc 1 206 1 view .LVU115
 395 00a0 70BD     		pop	{r4, r5, r6, pc}
 396              		.cfi_endproc
 397              	.LFE118:
 399              		.section	.text.gpio_bit_set,"ax",%progbits
 400              		.align	1
 401              		.global	gpio_bit_set
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 406              	gpio_bit_set:
 407              	.LVL54:
 408              	.LFB119:
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
ARM GAS  /tmp/ccIhdTkN.s 			page 13


 208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      set GPIO pin
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_bit_set(uint32_t gpio_periph,uint32_t pin)
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 409              		.loc 1 218 1 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413              		@ link register save eliminated.
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_BOP(gpio_periph) = (uint32_t)pin;
 414              		.loc 1 219 5 view .LVU117
 415              		.loc 1 219 27 is_stmt 0 view .LVU118
 416 0000 0161     		str	r1, [r0, #16]
 220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 417              		.loc 1 220 1 view .LVU119
 418 0002 7047     		bx	lr
 419              		.cfi_endproc
 420              	.LFE119:
 422              		.section	.text.gpio_bit_reset,"ax",%progbits
 423              		.align	1
 424              		.global	gpio_bit_reset
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 429              	gpio_bit_reset:
 430              	.LVL55:
 431              	.LFB120:
 221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      reset GPIO pin
 224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_bit_reset(uint32_t gpio_periph,uint32_t pin)
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 432              		.loc 1 232 1 is_stmt 1 view -0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 0
 435              		@ frame_needed = 0, uses_anonymous_args = 0
 436              		@ link register save eliminated.
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_BC(gpio_periph) = (uint32_t)pin;
 437              		.loc 1 233 5 view .LVU121
 438              		.loc 1 233 26 is_stmt 0 view .LVU122
 439 0000 4161     		str	r1, [r0, #20]
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 440              		.loc 1 234 1 view .LVU123
ARM GAS  /tmp/ccIhdTkN.s 			page 14


 441 0002 7047     		bx	lr
 442              		.cfi_endproc
 443              	.LFE120:
 445              		.section	.text.gpio_bit_write,"ax",%progbits
 446              		.align	1
 447              		.global	gpio_bit_write
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 452              	gpio_bit_write:
 453              	.LVL56:
 454              	.LFB121:
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      write data to the specified GPIO pin
 238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
 239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  bit_value: SET or RESET
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        RESET: clear the port pin
 244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        SET: set the port pin
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_bit_write(uint32_t gpio_periph,uint32_t pin,bit_status bit_value)
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 455              		.loc 1 249 1 is_stmt 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 0
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459              		@ link register save eliminated.
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(RESET != bit_value){
 460              		.loc 1 250 5 view .LVU125
 461              		.loc 1 250 7 is_stmt 0 view .LVU126
 462 0000 0AB1     		cbz	r2, .L40
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         GPIO_BOP(gpio_periph) = (uint32_t)pin;
 463              		.loc 1 251 9 is_stmt 1 view .LVU127
 464              		.loc 1 251 31 is_stmt 0 view .LVU128
 465 0002 0161     		str	r1, [r0, #16]
 466 0004 7047     		bx	lr
 467              	.L40:
 252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         GPIO_BC(gpio_periph) = (uint32_t)pin;
 468              		.loc 1 253 9 is_stmt 1 view .LVU129
 469              		.loc 1 253 30 is_stmt 0 view .LVU130
 470 0006 4161     		str	r1, [r0, #20]
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 471              		.loc 1 255 1 view .LVU131
 472 0008 7047     		bx	lr
 473              		.cfi_endproc
 474              	.LFE121:
 476              		.section	.text.gpio_port_write,"ax",%progbits
 477              		.align	1
 478              		.global	gpio_port_write
 479              		.syntax unified
ARM GAS  /tmp/ccIhdTkN.s 			page 15


 480              		.thumb
 481              		.thumb_func
 483              	gpio_port_write:
 484              	.LVL57:
 485              	.LFB122:
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      write data to the specified GPIO port
 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  data: specify the value to be written to the port output data register
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_port_write(uint32_t gpio_periph,uint16_t data)
 265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 486              		.loc 1 265 1 is_stmt 1 view -0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490              		@ link register save eliminated.
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_OCTL(gpio_periph) = (uint32_t)data;
 491              		.loc 1 266 5 view .LVU133
 492              		.loc 1 266 28 is_stmt 0 view .LVU134
 493 0000 C160     		str	r1, [r0, #12]
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 494              		.loc 1 267 1 view .LVU135
 495 0002 7047     		bx	lr
 496              		.cfi_endproc
 497              	.LFE122:
 499              		.section	.text.gpio_input_bit_get,"ax",%progbits
 500              		.align	1
 501              		.global	gpio_input_bit_get
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 506              	gpio_input_bit_get:
 507              	.LVL58:
 508              	.LFB123:
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      get GPIO pin input status
 271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     input status of gpio pin: SET or RESET
 277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** FlagStatus gpio_input_bit_get(uint32_t gpio_periph,uint32_t pin)
 279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 509              		.loc 1 279 1 is_stmt 1 view -0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if((uint32_t)RESET != (GPIO_ISTAT(gpio_periph)&(pin))){
 514              		.loc 1 280 5 view .LVU137
ARM GAS  /tmp/ccIhdTkN.s 			page 16


 515              		.loc 1 280 28 is_stmt 0 view .LVU138
 516 0000 8368     		ldr	r3, [r0, #8]
 517              		.loc 1 280 7 view .LVU139
 518 0002 0B42     		tst	r3, r1
 519 0004 01D0     		beq	.L45
 281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return SET; 
 520              		.loc 1 281 16 view .LVU140
 521 0006 0120     		movs	r0, #1
 522              	.LVL59:
 523              		.loc 1 281 16 view .LVU141
 524 0008 7047     		bx	lr
 525              	.LVL60:
 526              	.L45:
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return RESET;
 527              		.loc 1 283 16 view .LVU142
 528 000a 0020     		movs	r0, #0
 529              	.LVL61:
 284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 530              		.loc 1 285 1 view .LVU143
 531 000c 7047     		bx	lr
 532              		.cfi_endproc
 533              	.LFE123:
 535              		.section	.text.gpio_input_port_get,"ax",%progbits
 536              		.align	1
 537              		.global	gpio_input_port_get
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 542              	gpio_input_port_get:
 543              	.LVL62:
 544              	.LFB124:
 286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      get GPIO port input status
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     input status of gpio all pins
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** uint16_t gpio_input_port_get(uint32_t gpio_periph)
 294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 545              		.loc 1 294 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     return (uint16_t)(GPIO_ISTAT(gpio_periph));
 550              		.loc 1 295 5 view .LVU145
 551              		.loc 1 295 23 is_stmt 0 view .LVU146
 552 0000 8068     		ldr	r0, [r0, #8]
 553              	.LVL63:
 296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 554              		.loc 1 296 1 view .LVU147
 555 0002 80B2     		uxth	r0, r0
 556 0004 7047     		bx	lr
 557              		.cfi_endproc
ARM GAS  /tmp/ccIhdTkN.s 			page 17


 558              	.LFE124:
 560              		.section	.text.gpio_output_bit_get,"ax",%progbits
 561              		.align	1
 562              		.global	gpio_output_bit_get
 563              		.syntax unified
 564              		.thumb
 565              		.thumb_func
 567              	gpio_output_bit_get:
 568              	.LVL64:
 569              	.LFB125:
 297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      get GPIO pin output status
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     output status of gpio pin: SET or RESET
 306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** FlagStatus gpio_output_bit_get(uint32_t gpio_periph,uint32_t pin)
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 570              		.loc 1 308 1 is_stmt 1 view -0
 571              		.cfi_startproc
 572              		@ args = 0, pretend = 0, frame = 0
 573              		@ frame_needed = 0, uses_anonymous_args = 0
 574              		@ link register save eliminated.
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if((uint32_t)RESET !=(GPIO_OCTL(gpio_periph)&(pin))){
 575              		.loc 1 309 5 view .LVU149
 576              		.loc 1 309 27 is_stmt 0 view .LVU150
 577 0000 C368     		ldr	r3, [r0, #12]
 578              		.loc 1 309 7 view .LVU151
 579 0002 0B42     		tst	r3, r1
 580 0004 01D0     		beq	.L49
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return SET;
 581              		.loc 1 310 16 view .LVU152
 582 0006 0120     		movs	r0, #1
 583              	.LVL65:
 584              		.loc 1 310 16 view .LVU153
 585 0008 7047     		bx	lr
 586              	.LVL66:
 587              	.L49:
 311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return RESET;
 588              		.loc 1 312 16 view .LVU154
 589 000a 0020     		movs	r0, #0
 590              	.LVL67:
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 591              		.loc 1 314 1 view .LVU155
 592 000c 7047     		bx	lr
 593              		.cfi_endproc
 594              	.LFE125:
 596              		.section	.text.gpio_output_port_get,"ax",%progbits
 597              		.align	1
 598              		.global	gpio_output_port_get
 599              		.syntax unified
ARM GAS  /tmp/ccIhdTkN.s 			page 18


 600              		.thumb
 601              		.thumb_func
 603              	gpio_output_port_get:
 604              	.LVL68:
 605              	.LFB126:
 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      get GPIO port output status
 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G) 
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     output status of gpio all pins
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** uint16_t gpio_output_port_get(uint32_t gpio_periph)
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 606              		.loc 1 323 1 is_stmt 1 view -0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 0
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 610              		@ link register save eliminated.
 324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     return ((uint16_t)GPIO_OCTL(gpio_periph));
 611              		.loc 1 324 5 view .LVU157
 612              		.loc 1 324 23 is_stmt 0 view .LVU158
 613 0000 C068     		ldr	r0, [r0, #12]
 614              	.LVL69:
 325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 615              		.loc 1 325 1 view .LVU159
 616 0002 80B2     		uxth	r0, r0
 617 0004 7047     		bx	lr
 618              		.cfi_endproc
 619              	.LFE126:
 621              		.section	.text.gpio_pin_remap_config,"ax",%progbits
 622              		.align	1
 623              		.global	gpio_pin_remap_config
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 628              	gpio_pin_remap_config:
 629              	.LVL70:
 630              	.LFB127:
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      configure GPIO pin remap
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_remap: select the pin to remap
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_SPI0_REMAP: SPI0 remapping
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_I2C0_REMAP: I2C0 remapping
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_USART0_REMAP: USART0 remapping
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_USART1_REMAP: USART1 remapping
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_USART2_PARTIAL_REMAP: USART2 partial remapping
 336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_USART2_FULL_REMAP: USART2 full remapping
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER0_PARTIAL_REMAP: TIMER0 partial remapping 
 338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER0_FULL_REMAP: TIMER0 full remapping
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER1_PARTIAL_REMAP0: TIMER1 partial remapping
 340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER1_PARTIAL_REMAP1: TIMER1 partial remapping
 341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER1_FULL_REMAP: TIMER1 full remapping
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER2_PARTIAL_REMAP: TIMER2 partial remapping
 343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER2_FULL_REMAP: TIMER2 full remapping
ARM GAS  /tmp/ccIhdTkN.s 			page 19


 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER3_REMAP: TIMER3 remapping
 345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CAN_PARTIAL_REMAP: CAN partial remapping(only for GD32F30X_HD devices and GD
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CAN_FULL_REMAP: CAN full remapping(only for GD32F30X_HD devices and GD32F30X
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CAN0_PARTIAL_REMAP: CAN0 partial remapping(only for GD32F30X_CL devices)
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CAN0_FULL_REMAP: CAN0 full remapping(only for GD32F30X_CL devices)
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PD01_REMAP: PD01 remapping
 350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER4CH3_IREMAP: TIMER4 channel3 internal remapping
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ADC0_ETRGINS_REMAP: ADC0 external trigger inserted conversion remapping(only
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ADC0_ETRGREG_REMAP: ADC0 external trigger regular conversion remapping(only 
 353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ADC1_ETRGINS_REMAP: ADC1 external trigger inserted conversion remapping(only
 354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ADC1_ETRGREG_REMAP: ADC1 external trigger regular conversion remapping(only 
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ENET_REMAP: ENET remapping(only for GD32F30X_CL devices) 
 356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CAN1_REMAP: CAN1 remapping(only for GD32F30X_CL devices)
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_SWJ_NONJTRST_REMAP: full SWJ(JTAG-DP + SW-DP),but without NJTRST
 358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_SWJ_SWDPENABLE_REMAP: JTAG-DP disabled and SW-DP enabled
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_SWJ_DISABLE_REMAP: JTAG-DP disabled and SW-DP disabled
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_SPI2_REMAP: SPI2 remapping 
 361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER1ITR0_REMAP: TIMER1 internal trigger 0 remapping(only for GD32F30X_CL d
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PTP_PPS_REMAP: ethernet PTP PPS remapping(only for GD32F30X_CL devices) 
 363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER8_REMAP: TIMER8 remapping
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER9_REMAP: TIMER9 remapping
 365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER10_REMAP: TIMER10 remapping
 366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER12_REMAP: TIMER12 remapping
 367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_TIMER13_REMAP: TIMER13 remapping
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EXMC_NADV_REMAP: EXMC_NADV connect/disconnect
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CTC_REMAP0: CTC remapping(PD15)
 370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_CTC_REMAP1: CTC remapping(PF0)
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  newvalue: ENABLE or DISABLE
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_pin_remap_config(uint32_t remap, ControlStatus newvalue)
 376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 631              		.loc 1 376 1 is_stmt 1 view -0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635              		.loc 1 376 1 is_stmt 0 view .LVU161
 636 0000 10B5     		push	{r4, lr}
 637              	.LCFI3:
 638              		.cfi_def_cfa_offset 8
 639              		.cfi_offset 4, -8
 640              		.cfi_offset 14, -4
 377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t remap1 = 0U, remap2 = 0U, temp_reg = 0U, temp_mask = 0U;
 641              		.loc 1 377 5 is_stmt 1 view .LVU162
 642              	.LVL71:
 378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(((uint32_t)0x80000000U) == (remap & 0x80000000U)){
 643              		.loc 1 379 5 view .LVU163
 644              		.loc 1 379 7 is_stmt 0 view .LVU164
 645 0002 0028     		cmp	r0, #0
 646              		.loc 1 379 7 view .LVU165
 647 0004 16DB     		blt	.L61
 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* get AFIO_PCF1 regiter value */
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg = AFIO_PCF1;
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* get AFIO_PCF0 regiter value */
ARM GAS  /tmp/ccIhdTkN.s 			page 20


 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg = AFIO_PCF0;
 648              		.loc 1 384 9 is_stmt 1 view .LVU166
 649              		.loc 1 384 18 is_stmt 0 view .LVU167
 650 0006 1C4B     		ldr	r3, .L64
 651 0008 5B68     		ldr	r3, [r3, #4]
 652              	.LVL72:
 653              	.L53:
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     temp_mask = (remap & PCF_POSITION_MASK) >> 0x10U;
 654              		.loc 1 387 5 is_stmt 1 view .LVU168
 655              		.loc 1 387 15 is_stmt 0 view .LVU169
 656 000a C0F30342 		ubfx	r2, r0, #16, #4
 657              	.LVL73:
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     remap1 = remap & LSB_16BIT_MASK;
 658              		.loc 1 388 5 is_stmt 1 view .LVU170
 659              		.loc 1 388 12 is_stmt 0 view .LVU171
 660 000e 1FFA80FE 		uxth	lr, r0
 661              	.LVL74:
 389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* judge pin remap type */
 391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if((PCF_LOCATION1_MASK | PCF_LOCATION2_MASK) == (remap & (PCF_LOCATION1_MASK | PCF_LOCATION2_MA
 662              		.loc 1 391 5 is_stmt 1 view .LVU172
 663              		.loc 1 391 60 is_stmt 0 view .LVU173
 664 0012 00F4401C 		and	ip, r0, #3145728
 665              		.loc 1 391 7 view .LVU174
 666 0016 BCF5401F 		cmp	ip, #3145728
 667 001a 0ED0     		beq	.L62
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg &= PCF_SWJCFG_MASK;
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_PCF0 &= PCF_SWJCFG_MASK;
 394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(PCF_LOCATION2_MASK == (remap & PCF_LOCATION2_MASK)){
 668              		.loc 1 394 11 is_stmt 1 view .LVU175
 669              		.loc 1 394 13 is_stmt 0 view .LVU176
 670 001c 10F4801F 		tst	r0, #1048576
 671 0020 1DD0     		beq	.L56
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         remap2 = ((uint32_t)0x03U) << temp_mask;
 672              		.loc 1 395 9 is_stmt 1 view .LVU177
 673              		.loc 1 395 16 is_stmt 0 view .LVU178
 674 0022 4FF0030C 		mov	ip, #3
 675 0026 0CFA02F2 		lsl	r2, ip, r2
 676              	.LVL75:
 396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg &= ~remap2;
 677              		.loc 1 396 9 is_stmt 1 view .LVU179
 678              		.loc 1 396 18 is_stmt 0 view .LVU180
 679 002a 23EA0203 		bic	r3, r3, r2
 680              	.LVL76:
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg |= ~PCF_SWJCFG_MASK;
 681              		.loc 1 397 9 is_stmt 1 view .LVU181
 682              		.loc 1 397 18 is_stmt 0 view .LVU182
 683 002e 43F0E063 		orr	r3, r3, #117440512
 684              	.LVL77:
 685              		.loc 1 397 18 view .LVU183
 686 0032 09E0     		b	.L55
 687              	.LVL78:
 688              	.L61:
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 689              		.loc 1 381 9 is_stmt 1 view .LVU184
ARM GAS  /tmp/ccIhdTkN.s 			page 21


 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 690              		.loc 1 381 18 is_stmt 0 view .LVU185
 691 0034 104B     		ldr	r3, .L64
 692 0036 DB69     		ldr	r3, [r3, #28]
 693              	.LVL79:
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 694              		.loc 1 381 18 view .LVU186
 695 0038 E7E7     		b	.L53
 696              	.LVL80:
 697              	.L62:
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_PCF0 &= PCF_SWJCFG_MASK;
 698              		.loc 1 392 9 is_stmt 1 view .LVU187
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_PCF0 &= PCF_SWJCFG_MASK;
 699              		.loc 1 392 18 is_stmt 0 view .LVU188
 700 003a 23F0E063 		bic	r3, r3, #117440512
 701              	.LVL81:
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(PCF_LOCATION2_MASK == (remap & PCF_LOCATION2_MASK)){
 702              		.loc 1 393 9 is_stmt 1 view .LVU189
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(PCF_LOCATION2_MASK == (remap & PCF_LOCATION2_MASK)){
 703              		.loc 1 393 19 is_stmt 0 view .LVU190
 704 003e 0E4C     		ldr	r4, .L64
 705 0040 6268     		ldr	r2, [r4, #4]
 706              	.LVL82:
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(PCF_LOCATION2_MASK == (remap & PCF_LOCATION2_MASK)){
 707              		.loc 1 393 19 view .LVU191
 708 0042 22F0E062 		bic	r2, r2, #117440512
 709 0046 6260     		str	r2, [r4, #4]
 710              	.LVL83:
 711              	.L55:
 398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg &= ~(remap1 << ((remap >> 0x15U)*0x10U));
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg |= ~PCF_SWJCFG_MASK;
 401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* set pin remap value */
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(DISABLE != newvalue){
 712              		.loc 1 404 5 is_stmt 1 view .LVU192
 713              		.loc 1 404 7 is_stmt 0 view .LVU193
 714 0048 21B1     		cbz	r1, .L57
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg |= (remap1 << ((remap >> 0x15U)*0x10U));
 715              		.loc 1 405 9 is_stmt 1 view .LVU194
 716              		.loc 1 405 40 is_stmt 0 view .LVU195
 717 004a 420D     		lsrs	r2, r0, #21
 718              		.loc 1 405 49 view .LVU196
 719 004c 1201     		lsls	r2, r2, #4
 720              		.loc 1 405 29 view .LVU197
 721 004e 0EFA02F2 		lsl	r2, lr, r2
 722              		.loc 1 405 18 view .LVU198
 723 0052 1343     		orrs	r3, r3, r2
 724              	.LVL84:
 725              	.L57:
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(AFIO_PCF1_FIELDS == (remap & AFIO_PCF1_FIELDS)){
 726              		.loc 1 408 5 is_stmt 1 view .LVU199
 727              		.loc 1 408 7 is_stmt 0 view .LVU200
 728 0054 0028     		cmp	r0, #0
ARM GAS  /tmp/ccIhdTkN.s 			page 22


 729 0056 0BDB     		blt	.L63
 409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* set AFIO_PCF1 regiter value */
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_PCF1 = temp_reg;
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* set AFIO_PCF0 regiter value */
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_PCF0 = temp_reg;
 730              		.loc 1 413 9 is_stmt 1 view .LVU201
 731              		.loc 1 413 19 is_stmt 0 view .LVU202
 732 0058 074A     		ldr	r2, .L64
 733 005a 5360     		str	r3, [r2, #4]
 734              	.L51:
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 735              		.loc 1 415 1 view .LVU203
 736 005c 10BD     		pop	{r4, pc}
 737              	.LVL85:
 738              	.L56:
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg |= ~PCF_SWJCFG_MASK;
 739              		.loc 1 399 9 is_stmt 1 view .LVU204
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg |= ~PCF_SWJCFG_MASK;
 740              		.loc 1 399 41 is_stmt 0 view .LVU205
 741 005e 420D     		lsrs	r2, r0, #21
 742              	.LVL86:
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg |= ~PCF_SWJCFG_MASK;
 743              		.loc 1 399 50 view .LVU206
 744 0060 1201     		lsls	r2, r2, #4
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg |= ~PCF_SWJCFG_MASK;
 745              		.loc 1 399 30 view .LVU207
 746 0062 0EFA02F2 		lsl	r2, lr, r2
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         temp_reg |= ~PCF_SWJCFG_MASK;
 747              		.loc 1 399 18 view .LVU208
 748 0066 23EA0203 		bic	r3, r3, r2
 749              	.LVL87:
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 750              		.loc 1 400 9 is_stmt 1 view .LVU209
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 751              		.loc 1 400 18 is_stmt 0 view .LVU210
 752 006a 43F0E063 		orr	r3, r3, #117440512
 753              	.LVL88:
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 754              		.loc 1 400 18 view .LVU211
 755 006e EBE7     		b	.L55
 756              	.LVL89:
 757              	.L63:
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 758              		.loc 1 410 9 is_stmt 1 view .LVU212
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 759              		.loc 1 410 19 is_stmt 0 view .LVU213
 760 0070 014A     		ldr	r2, .L64
 761 0072 D361     		str	r3, [r2, #28]
 762 0074 F2E7     		b	.L51
 763              	.L65:
 764 0076 00BF     		.align	2
 765              	.L64:
 766 0078 00000140 		.word	1073807360
 767              		.cfi_endproc
 768              	.LFE127:
ARM GAS  /tmp/ccIhdTkN.s 			page 23


 770              		.section	.text.gpio_exti_source_select,"ax",%progbits
 771              		.align	1
 772              		.global	gpio_exti_source_select
 773              		.syntax unified
 774              		.thumb
 775              		.thumb_func
 777              	gpio_exti_source_select:
 778              	.LVL90:
 779              	.LFB128:
 416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #ifdef GD32F30X_CL
 418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      select ethernet MII or RMII PHY
 420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  enet_sel: ethernet MII or RMII PHY selection
 421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ENET_PHY_MII: configure ethernet MAC for connection with an MII PHY
 422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_ENET_PHY_RMII: configure ethernet MAC for connection with an RMII PHY
 423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_ethernet_phy_select(uint32_t enet_sel)
 427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* clear AFIO_PCF0_ENET_PHY_SEL bit */
 429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_PCF0 &= (uint32_t)(~AFIO_PCF0_ENET_PHY_SEL);
 430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* select MII or RMII PHY */
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_PCF0 |= (uint32_t)enet_sel;
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** #endif /* GD32F30X_CL */
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      select GPIO pin exti sources
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  output_port: gpio event output port
 439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOA: output port source A
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOB: output port source B
 442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOC: output port source C
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOD: output port source D
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOE: output port source E 
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOF: output port source F
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PORT_SOURCE_GPIOG: output port source G
 447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  output_pin: GPIO output pin source
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_SOURCE_x(x=0..15)
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_exti_source_select(uint8_t output_port, uint8_t output_pin)
 454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 780              		.loc 1 454 1 is_stmt 1 view -0
 781              		.cfi_startproc
 782              		@ args = 0, pretend = 0, frame = 0
 783              		@ frame_needed = 0, uses_anonymous_args = 0
 784              		@ link register save eliminated.
 785              		.loc 1 454 1 is_stmt 0 view .LVU215
 786 0000 10B4     		push	{r4}
 787              	.LCFI4:
 788              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccIhdTkN.s 			page 24


 789              		.cfi_offset 4, -4
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t source = 0U;
 790              		.loc 1 455 5 is_stmt 1 view .LVU216
 791              	.LVL91:
 456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     source = ((uint32_t)0x0FU) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_EXTI_SOURCE_MASK));
 792              		.loc 1 456 5 view .LVU217
 793              		.loc 1 456 74 is_stmt 0 view .LVU218
 794 0002 01F00303 		and	r3, r1, #3
 795              		.loc 1 456 60 view .LVU219
 796 0006 9B00     		lsls	r3, r3, #2
 797              		.loc 1 456 12 view .LVU220
 798 0008 0F22     		movs	r2, #15
 799 000a 9A40     		lsls	r2, r2, r3
 800              	.LVL92:
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* select EXTI sources */
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(GPIO_PIN_SOURCE_4 > output_pin){
 801              		.loc 1 459 5 is_stmt 1 view .LVU221
 802              		.loc 1 459 7 is_stmt 0 view .LVU222
 803 000c 0329     		cmp	r1, #3
 804 000e 0BD8     		bhi	.L67
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* select EXTI0/EXTI1/EXTI2/EXTI3 */
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS0 &= ~source;
 805              		.loc 1 461 9 is_stmt 1 view .LVU223
 806              		.loc 1 461 22 is_stmt 0 view .LVU224
 807 0010 1849     		ldr	r1, .L72
 808              	.LVL93:
 809              		.loc 1 461 22 view .LVU225
 810 0012 8C68     		ldr	r4, [r1, #8]
 811 0014 24EA0202 		bic	r2, r4, r2
 812              	.LVL94:
 813              		.loc 1 461 22 view .LVU226
 814 0018 8A60     		str	r2, [r1, #8]
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS0 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 815              		.loc 1 462 9 is_stmt 1 view .LVU227
 816              		.loc 1 462 22 is_stmt 0 view .LVU228
 817 001a 8A68     		ldr	r2, [r1, #8]
 818              		.loc 1 462 50 view .LVU229
 819 001c 00FA03F3 		lsl	r3, r0, r3
 820              	.LVL95:
 821              		.loc 1 462 22 view .LVU230
 822 0020 1343     		orrs	r3, r3, r2
 823 0022 8B60     		str	r3, [r1, #8]
 824              	.L66:
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_8 > output_pin){
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* select EXTI4/EXTI5/EXTI6/EXTI7 */
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS1 &= ~source;
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* select EXTI8/EXTI9/EXTI10/EXTI11 */
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS2 &= ~source;
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* select EXTI12/EXTI13/EXTI14/EXTI15 */
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS3 &= ~source;
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
ARM GAS  /tmp/ccIhdTkN.s 			page 25


 476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 825              		.loc 1 476 1 view .LVU231
 826 0024 10BC     		pop	{r4}
 827              	.LCFI5:
 828              		.cfi_remember_state
 829              		.cfi_restore 4
 830              		.cfi_def_cfa_offset 0
 831 0026 7047     		bx	lr
 832              	.LVL96:
 833              	.L67:
 834              	.LCFI6:
 835              		.cfi_restore_state
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_8 > output_pin){
 836              		.loc 1 463 11 is_stmt 1 view .LVU232
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_8 > output_pin){
 837              		.loc 1 463 13 is_stmt 0 view .LVU233
 838 0028 0729     		cmp	r1, #7
 839 002a 0AD8     		bhi	.L69
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 840              		.loc 1 465 9 is_stmt 1 view .LVU234
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 841              		.loc 1 465 22 is_stmt 0 view .LVU235
 842 002c 1149     		ldr	r1, .L72
 843              	.LVL97:
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 844              		.loc 1 465 22 view .LVU236
 845 002e CC68     		ldr	r4, [r1, #12]
 846 0030 24EA0202 		bic	r2, r4, r2
 847              	.LVL98:
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS1 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 848              		.loc 1 465 22 view .LVU237
 849 0034 CA60     		str	r2, [r1, #12]
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 850              		.loc 1 466 9 is_stmt 1 view .LVU238
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 851              		.loc 1 466 22 is_stmt 0 view .LVU239
 852 0036 CA68     		ldr	r2, [r1, #12]
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 853              		.loc 1 466 50 view .LVU240
 854 0038 00FA03F3 		lsl	r3, r0, r3
 855              	.LVL99:
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else if(GPIO_PIN_SOURCE_12 > output_pin){
 856              		.loc 1 466 22 view .LVU241
 857 003c 1343     		orrs	r3, r3, r2
 858 003e CB60     		str	r3, [r1, #12]
 859 0040 F0E7     		b	.L66
 860              	.LVL100:
 861              	.L69:
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* select EXTI8/EXTI9/EXTI10/EXTI11 */
 862              		.loc 1 467 11 is_stmt 1 view .LVU242
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         /* select EXTI8/EXTI9/EXTI10/EXTI11 */
 863              		.loc 1 467 13 is_stmt 0 view .LVU243
 864 0042 0B29     		cmp	r1, #11
 865 0044 0AD8     		bhi	.L70
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 866              		.loc 1 469 9 is_stmt 1 view .LVU244
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
ARM GAS  /tmp/ccIhdTkN.s 			page 26


 867              		.loc 1 469 22 is_stmt 0 view .LVU245
 868 0046 0B49     		ldr	r1, .L72
 869              	.LVL101:
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 870              		.loc 1 469 22 view .LVU246
 871 0048 0C69     		ldr	r4, [r1, #16]
 872 004a 24EA0202 		bic	r2, r4, r2
 873              	.LVL102:
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS2 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 874              		.loc 1 469 22 view .LVU247
 875 004e 0A61     		str	r2, [r1, #16]
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 876              		.loc 1 470 9 is_stmt 1 view .LVU248
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 877              		.loc 1 470 22 is_stmt 0 view .LVU249
 878 0050 0A69     		ldr	r2, [r1, #16]
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 879              		.loc 1 470 50 view .LVU250
 880 0052 00FA03F3 		lsl	r3, r0, r3
 881              	.LVL103:
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 882              		.loc 1 470 22 view .LVU251
 883 0056 1343     		orrs	r3, r3, r2
 884 0058 0B61     		str	r3, [r1, #16]
 885 005a E3E7     		b	.L66
 886              	.LVL104:
 887              	.L70:
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 888              		.loc 1 473 9 is_stmt 1 view .LVU252
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 889              		.loc 1 473 22 is_stmt 0 view .LVU253
 890 005c 0549     		ldr	r1, .L72
 891              	.LVL105:
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 892              		.loc 1 473 22 view .LVU254
 893 005e 4C69     		ldr	r4, [r1, #20]
 894 0060 24EA0202 		bic	r2, r4, r2
 895              	.LVL106:
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         AFIO_EXTISS3 |= (((uint32_t)output_port) << (AFIO_EXTI_SOURCE_FIELDS * (output_pin & AFIO_E
 896              		.loc 1 473 22 view .LVU255
 897 0064 4A61     		str	r2, [r1, #20]
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 898              		.loc 1 474 9 is_stmt 1 view .LVU256
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 899              		.loc 1 474 22 is_stmt 0 view .LVU257
 900 0066 4A69     		ldr	r2, [r1, #20]
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 901              		.loc 1 474 50 view .LVU258
 902 0068 00FA03F3 		lsl	r3, r0, r3
 903              	.LVL107:
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 904              		.loc 1 474 22 view .LVU259
 905 006c 1343     		orrs	r3, r3, r2
 906 006e 4B61     		str	r3, [r1, #20]
 907              		.loc 1 476 1 view .LVU260
 908 0070 D8E7     		b	.L66
 909              	.L73:
ARM GAS  /tmp/ccIhdTkN.s 			page 27


 910 0072 00BF     		.align	2
 911              	.L72:
 912 0074 00000140 		.word	1073807360
 913              		.cfi_endproc
 914              	.LFE128:
 916              		.section	.text.gpio_event_output_config,"ax",%progbits
 917              		.align	1
 918              		.global	gpio_event_output_config
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
 923              	gpio_event_output_config:
 924              	.LVL108:
 925              	.LFB129:
 477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      configure GPIO pin event output
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  output_port: gpio event output port
 481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOA: event output port A
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOB: event output port B
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOC: event output port C
 485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOD: event output port D
 486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PORT_GPIOE: event output port E
 487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  output_pin: GPIO event output pin
 488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
 489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_EVENT_PIN_x(x=0..15)
 490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_event_output_config(uint8_t output_port, uint8_t output_pin)
 494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 926              		.loc 1 494 1 is_stmt 1 view -0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 0
 929              		@ frame_needed = 0, uses_anonymous_args = 0
 930              		@ link register save eliminated.
 495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t reg = 0U;
 931              		.loc 1 495 5 view .LVU262
 496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg = AFIO_EC;
 932              		.loc 1 496 5 view .LVU263
 933              		.loc 1 496 9 is_stmt 0 view .LVU264
 934 0000 044A     		ldr	r2, .L75
 935 0002 1368     		ldr	r3, [r2]
 936              	.LVL109:
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* clear AFIO_EC_PORT and AFIO_EC_PIN bits */
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg &= (uint32_t)(~(AFIO_EC_PORT|AFIO_EC_PIN));
 937              		.loc 1 499 5 is_stmt 1 view .LVU265
 938              		.loc 1 499 9 is_stmt 0 view .LVU266
 939 0004 23F07F03 		bic	r3, r3, #127
 940              	.LVL110:
 500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg |= (uint32_t)((uint32_t)output_port << GPIO_OUTPUT_PORT_OFFSET);
 941              		.loc 1 501 5 is_stmt 1 view .LVU267
 942              		.loc 1 501 9 is_stmt 0 view .LVU268
 943 0008 43EA0013 		orr	r3, r3, r0, lsl #4
ARM GAS  /tmp/ccIhdTkN.s 			page 28


 944              	.LVL111:
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg |= (uint32_t)output_pin;
 945              		.loc 1 502 5 is_stmt 1 view .LVU269
 946              		.loc 1 502 9 is_stmt 0 view .LVU270
 947 000c 0B43     		orrs	r3, r3, r1
 948              	.LVL112:
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     
 504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_EC = reg;
 949              		.loc 1 504 5 is_stmt 1 view .LVU271
 950              		.loc 1 504 13 is_stmt 0 view .LVU272
 951 000e 1360     		str	r3, [r2]
 505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 952              		.loc 1 505 1 view .LVU273
 953 0010 7047     		bx	lr
 954              	.L76:
 955 0012 00BF     		.align	2
 956              	.L75:
 957 0014 00000140 		.word	1073807360
 958              		.cfi_endproc
 959              	.LFE129:
 961              		.section	.text.gpio_event_output_enable,"ax",%progbits
 962              		.align	1
 963              		.global	gpio_event_output_enable
 964              		.syntax unified
 965              		.thumb
 966              		.thumb_func
 968              	gpio_event_output_enable:
 969              	.LFB130:
 506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      enable GPIO pin event output
 509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  none
 510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_event_output_enable(void)
 514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 970              		.loc 1 514 1 is_stmt 1 view -0
 971              		.cfi_startproc
 972              		@ args = 0, pretend = 0, frame = 0
 973              		@ frame_needed = 0, uses_anonymous_args = 0
 974              		@ link register save eliminated.
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_EC |= AFIO_EC_EOE;
 975              		.loc 1 515 5 view .LVU275
 976              		.loc 1 515 13 is_stmt 0 view .LVU276
 977 0000 024A     		ldr	r2, .L78
 978 0002 1368     		ldr	r3, [r2]
 979 0004 43F08003 		orr	r3, r3, #128
 980 0008 1360     		str	r3, [r2]
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 981              		.loc 1 516 1 view .LVU277
 982 000a 7047     		bx	lr
 983              	.L79:
 984              		.align	2
 985              	.L78:
 986 000c 00000140 		.word	1073807360
 987              		.cfi_endproc
ARM GAS  /tmp/ccIhdTkN.s 			page 29


 988              	.LFE130:
 990              		.section	.text.gpio_event_output_disable,"ax",%progbits
 991              		.align	1
 992              		.global	gpio_event_output_disable
 993              		.syntax unified
 994              		.thumb
 995              		.thumb_func
 997              	gpio_event_output_disable:
 998              	.LFB131:
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      disable GPIO pin event output
 520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  none
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_event_output_disable(void)
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 999              		.loc 1 525 1 is_stmt 1 view -0
 1000              		.cfi_startproc
 1001              		@ args = 0, pretend = 0, frame = 0
 1002              		@ frame_needed = 0, uses_anonymous_args = 0
 1003              		@ link register save eliminated.
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_EC &= (uint32_t)(~AFIO_EC_EOE);
 1004              		.loc 1 526 5 view .LVU279
 1005              		.loc 1 526 13 is_stmt 0 view .LVU280
 1006 0000 024A     		ldr	r2, .L81
 1007 0002 1368     		ldr	r3, [r2]
 1008 0004 23F08003 		bic	r3, r3, #128
 1009 0008 1360     		str	r3, [r2]
 527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1010              		.loc 1 527 1 view .LVU281
 1011 000a 7047     		bx	lr
 1012              	.L82:
 1013              		.align	2
 1014              	.L81:
 1015 000c 00000140 		.word	1073807360
 1016              		.cfi_endproc
 1017              	.LFE131:
 1019              		.section	.text.gpio_pin_lock,"ax",%progbits
 1020              		.align	1
 1021              		.global	gpio_pin_lock
 1022              		.syntax unified
 1023              		.thumb
 1024              		.thumb_func
 1026              	gpio_pin_lock:
 1027              	.LVL113:
 1028              	.LFB132:
 528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      lock GPIO pin
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  gpio_periph: GPIOx(x = A,B,C,D,E,F,G)
 532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  pin: GPIO pin
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 one or more parameters can be selected which are shown as below:
 534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
ARM GAS  /tmp/ccIhdTkN.s 			page 30


 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_pin_lock(uint32_t gpio_periph,uint32_t pin)
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 1029              		.loc 1 539 1 is_stmt 1 view -0
 1030              		.cfi_startproc
 1031              		@ args = 0, pretend = 0, frame = 0
 1032              		@ frame_needed = 0, uses_anonymous_args = 0
 1033              		@ link register save eliminated.
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t lock = 0x00010000U;
 1034              		.loc 1 540 5 view .LVU283
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     lock |= pin;
 1035              		.loc 1 541 5 view .LVU284
 1036              		.loc 1 541 10 is_stmt 0 view .LVU285
 1037 0000 41F48033 		orr	r3, r1, #65536
 1038              	.LVL114:
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* lock key writing sequence: write 1 -> write 0 -> write 1 -> read 0 -> read 1 */
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_LOCK(gpio_periph) = (uint32_t)lock;
 1039              		.loc 1 544 5 is_stmt 1 view .LVU286
 1040              		.loc 1 544 28 is_stmt 0 view .LVU287
 1041 0004 8361     		str	r3, [r0, #24]
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_LOCK(gpio_periph) = (uint32_t)pin;
 1042              		.loc 1 545 5 is_stmt 1 view .LVU288
 1043              		.loc 1 545 28 is_stmt 0 view .LVU289
 1044 0006 8161     		str	r1, [r0, #24]
 546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     GPIO_LOCK(gpio_periph) = (uint32_t)lock;
 1045              		.loc 1 546 5 is_stmt 1 view .LVU290
 1046              		.loc 1 546 28 is_stmt 0 view .LVU291
 1047 0008 8361     		str	r3, [r0, #24]
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     lock = GPIO_LOCK(gpio_periph);
 1048              		.loc 1 547 5 is_stmt 1 view .LVU292
 1049              		.loc 1 547 10 is_stmt 0 view .LVU293
 1050 000a 8369     		ldr	r3, [r0, #24]
 1051              	.LVL115:
 548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     lock = GPIO_LOCK(gpio_periph);
 1052              		.loc 1 548 5 is_stmt 1 view .LVU294
 1053              		.loc 1 548 10 is_stmt 0 view .LVU295
 1054 000c 8369     		ldr	r3, [r0, #24]
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1055              		.loc 1 549 1 view .LVU296
 1056 000e 7047     		bx	lr
 1057              		.cfi_endproc
 1058              	.LFE132:
 1060              		.section	.text.gpio_compensation_config,"ax",%progbits
 1061              		.align	1
 1062              		.global	gpio_compensation_config
 1063              		.syntax unified
 1064              		.thumb
 1065              		.thumb_func
 1067              	gpio_compensation_config:
 1068              	.LVL116:
 1069              	.LFB133:
 550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      configure the I/O compensation cell
 553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  compensation: specifies the I/O compensation cell mode
 554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****                 only one parameter can be selected which are shown as below:
ARM GAS  /tmp/ccIhdTkN.s 			page 31


 555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_COMPENSATION_ENABLE: I/O compensation cell is enabled
 556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****       \arg        GPIO_COMPENSATION_DISABLE: I/O compensation cell is disabled
 557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     none
 559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** */
 560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** void gpio_compensation_config(uint32_t compensation)
 561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 1070              		.loc 1 561 1 is_stmt 1 view -0
 1071              		.cfi_startproc
 1072              		@ args = 0, pretend = 0, frame = 0
 1073              		@ frame_needed = 0, uses_anonymous_args = 0
 1074              		@ link register save eliminated.
 562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     uint32_t reg;
 1075              		.loc 1 562 5 view .LVU298
 563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg = AFIO_CPSCTL;
 1076              		.loc 1 563 5 view .LVU299
 1077              		.loc 1 563 9 is_stmt 0 view .LVU300
 1078 0000 034A     		ldr	r2, .L85
 1079 0002 136A     		ldr	r3, [r2, #32]
 1080              	.LVL117:
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     /* reset the AFIO_CPSCTL_CPS_EN bit and set according to gpio_compensation */
 566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     reg &= ~AFIO_CPSCTL_CPS_EN;
 1081              		.loc 1 566 5 is_stmt 1 view .LVU301
 1082              		.loc 1 566 9 is_stmt 0 view .LVU302
 1083 0004 23F00103 		bic	r3, r3, #1
 1084              	.LVL118:
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     AFIO_CPSCTL = (reg | compensation);
 1085              		.loc 1 567 5 is_stmt 1 view .LVU303
 1086              		.loc 1 567 24 is_stmt 0 view .LVU304
 1087 0008 0343     		orrs	r3, r3, r0
 1088              	.LVL119:
 1089              		.loc 1 567 17 view .LVU305
 1090 000a 1362     		str	r3, [r2, #32]
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1091              		.loc 1 568 1 view .LVU306
 1092 000c 7047     		bx	lr
 1093              	.L86:
 1094 000e 00BF     		.align	2
 1095              	.L85:
 1096 0010 00000140 		.word	1073807360
 1097              		.cfi_endproc
 1098              	.LFE133:
 1100              		.section	.text.gpio_compensation_flag_get,"ax",%progbits
 1101              		.align	1
 1102              		.global	gpio_compensation_flag_get
 1103              		.syntax unified
 1104              		.thumb
 1105              		.thumb_func
 1107              	gpio_compensation_flag_get:
 1108              	.LFB134:
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** 
 570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** /*!
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \brief      check the I/O compensation cell is ready or not
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[in]  none
 573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \param[out] none
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     \retval     FlagStatus: SET or RESET
ARM GAS  /tmp/ccIhdTkN.s 			page 32


 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****   */
 576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** FlagStatus gpio_compensation_flag_get(void)
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** {
 1109              		.loc 1 577 1 is_stmt 1 view -0
 1110              		.cfi_startproc
 1111              		@ args = 0, pretend = 0, frame = 0
 1112              		@ frame_needed = 0, uses_anonymous_args = 0
 1113              		@ link register save eliminated.
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     if(((uint32_t)RESET) != (AFIO_CPSCTL & AFIO_CPSCTL_CPS_RDY)){
 1114              		.loc 1 578 5 view .LVU308
 1115              		.loc 1 578 30 is_stmt 0 view .LVU309
 1116 0000 044B     		ldr	r3, .L90
 1117 0002 1B6A     		ldr	r3, [r3, #32]
 1118              		.loc 1 578 7 view .LVU310
 1119 0004 13F4807F 		tst	r3, #256
 1120 0008 01D0     		beq	.L89
 579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return SET;
 1121              		.loc 1 579 16 view .LVU311
 1122 000a 0120     		movs	r0, #1
 1123 000c 7047     		bx	lr
 1124              	.L89:
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }else{
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****         return RESET;
 1125              		.loc 1 581 16 view .LVU312
 1126 000e 0020     		movs	r0, #0
 582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c ****     }
 583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_gpio.c **** }
 1127              		.loc 1 583 1 view .LVU313
 1128 0010 7047     		bx	lr
 1129              	.L91:
 1130 0012 00BF     		.align	2
 1131              	.L90:
 1132 0014 00000140 		.word	1073807360
 1133              		.cfi_endproc
 1134              	.LFE134:
 1136              		.text
 1137              	.Letext0:
 1138              		.file 2 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/m
 1139              		.file 3 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/s
 1140              		.file 4 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 1141              		.file 5 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 1142              		.file 6 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_gpio.h"
ARM GAS  /tmp/ccIhdTkN.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f30x_gpio.c
     /tmp/ccIhdTkN.s:18     .text.gpio_deinit:0000000000000000 $t
     /tmp/ccIhdTkN.s:24     .text.gpio_deinit:0000000000000000 gpio_deinit
     /tmp/ccIhdTkN.s:166    .text.gpio_deinit:00000000000000b8 $d
     /tmp/ccIhdTkN.s:172    .text.gpio_afio_deinit:0000000000000000 $t
     /tmp/ccIhdTkN.s:178    .text.gpio_afio_deinit:0000000000000000 gpio_afio_deinit
     /tmp/ccIhdTkN.s:203    .text.gpio_init:0000000000000000 $t
     /tmp/ccIhdTkN.s:209    .text.gpio_init:0000000000000000 gpio_init
     /tmp/ccIhdTkN.s:400    .text.gpio_bit_set:0000000000000000 $t
     /tmp/ccIhdTkN.s:406    .text.gpio_bit_set:0000000000000000 gpio_bit_set
     /tmp/ccIhdTkN.s:423    .text.gpio_bit_reset:0000000000000000 $t
     /tmp/ccIhdTkN.s:429    .text.gpio_bit_reset:0000000000000000 gpio_bit_reset
     /tmp/ccIhdTkN.s:446    .text.gpio_bit_write:0000000000000000 $t
     /tmp/ccIhdTkN.s:452    .text.gpio_bit_write:0000000000000000 gpio_bit_write
     /tmp/ccIhdTkN.s:477    .text.gpio_port_write:0000000000000000 $t
     /tmp/ccIhdTkN.s:483    .text.gpio_port_write:0000000000000000 gpio_port_write
     /tmp/ccIhdTkN.s:500    .text.gpio_input_bit_get:0000000000000000 $t
     /tmp/ccIhdTkN.s:506    .text.gpio_input_bit_get:0000000000000000 gpio_input_bit_get
     /tmp/ccIhdTkN.s:536    .text.gpio_input_port_get:0000000000000000 $t
     /tmp/ccIhdTkN.s:542    .text.gpio_input_port_get:0000000000000000 gpio_input_port_get
     /tmp/ccIhdTkN.s:561    .text.gpio_output_bit_get:0000000000000000 $t
     /tmp/ccIhdTkN.s:567    .text.gpio_output_bit_get:0000000000000000 gpio_output_bit_get
     /tmp/ccIhdTkN.s:597    .text.gpio_output_port_get:0000000000000000 $t
     /tmp/ccIhdTkN.s:603    .text.gpio_output_port_get:0000000000000000 gpio_output_port_get
     /tmp/ccIhdTkN.s:622    .text.gpio_pin_remap_config:0000000000000000 $t
     /tmp/ccIhdTkN.s:628    .text.gpio_pin_remap_config:0000000000000000 gpio_pin_remap_config
     /tmp/ccIhdTkN.s:766    .text.gpio_pin_remap_config:0000000000000078 $d
     /tmp/ccIhdTkN.s:771    .text.gpio_exti_source_select:0000000000000000 $t
     /tmp/ccIhdTkN.s:777    .text.gpio_exti_source_select:0000000000000000 gpio_exti_source_select
     /tmp/ccIhdTkN.s:912    .text.gpio_exti_source_select:0000000000000074 $d
     /tmp/ccIhdTkN.s:917    .text.gpio_event_output_config:0000000000000000 $t
     /tmp/ccIhdTkN.s:923    .text.gpio_event_output_config:0000000000000000 gpio_event_output_config
     /tmp/ccIhdTkN.s:957    .text.gpio_event_output_config:0000000000000014 $d
     /tmp/ccIhdTkN.s:962    .text.gpio_event_output_enable:0000000000000000 $t
     /tmp/ccIhdTkN.s:968    .text.gpio_event_output_enable:0000000000000000 gpio_event_output_enable
     /tmp/ccIhdTkN.s:986    .text.gpio_event_output_enable:000000000000000c $d
     /tmp/ccIhdTkN.s:991    .text.gpio_event_output_disable:0000000000000000 $t
     /tmp/ccIhdTkN.s:997    .text.gpio_event_output_disable:0000000000000000 gpio_event_output_disable
     /tmp/ccIhdTkN.s:1015   .text.gpio_event_output_disable:000000000000000c $d
     /tmp/ccIhdTkN.s:1020   .text.gpio_pin_lock:0000000000000000 $t
     /tmp/ccIhdTkN.s:1026   .text.gpio_pin_lock:0000000000000000 gpio_pin_lock
     /tmp/ccIhdTkN.s:1061   .text.gpio_compensation_config:0000000000000000 $t
     /tmp/ccIhdTkN.s:1067   .text.gpio_compensation_config:0000000000000000 gpio_compensation_config
     /tmp/ccIhdTkN.s:1096   .text.gpio_compensation_config:0000000000000010 $d
     /tmp/ccIhdTkN.s:1101   .text.gpio_compensation_flag_get:0000000000000000 $t
     /tmp/ccIhdTkN.s:1107   .text.gpio_compensation_flag_get:0000000000000000 gpio_compensation_flag_get
     /tmp/ccIhdTkN.s:1132   .text.gpio_compensation_flag_get:0000000000000014 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
