Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May  9 13:54:16 2024
| Host         : PTO0703 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_control_sets_placed.rpt
| Design       : lab8
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            4 |
| Yes          | No                    | No                     |              33 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                   |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | screenInterface/screenInteface/pixelCnt[9]_i_1_n_0 | screenInterface/screenInteface/hSync_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | screenInterface/screenInteface/pixelCnt[9]_i_1_n_0 | screenInterface/screenInteface/vSync_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                    | rstSynchronizer/Q[0]                         |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | y0                                                 | rstSynchronizer/aux_reg[1]_0[0]              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | ps2KeyboardInterface/aux_reg[1]                    | ps2KeyboardInterface/aux_reg[1]_0            |                7 |              7 |         1.00 |
|  clk_IBUF_BUFG | ps2KeyboardInterface/E[0]                          | rstSynchronizer/SR[0]                        |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | ps2KeyboardInterface/dataRdy_i_1_n_0               | rstSynchronizer/Q[0]                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | screenInterface/screenInteface/lineCnt0            |                                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | ps2KeyboardInterface/ps2ClkEdgeDetector/E[0]       | rstSynchronizer/SS[0]                        |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | screenInterface/screenInteface/pixelCnt[9]_i_1_n_0 |                                              |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG | clear_reg_n_0                                      |                                              |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG |                                                    |                                              |                6 |             13 |         2.17 |
+----------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


