[03/22 15:27:52      0s] 
[03/22 15:27:52      0s] Cadence Innovus(TM) Implementation System.
[03/22 15:27:52      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/22 15:27:52      0s] 
[03/22 15:27:52      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/22 15:27:52      0s] Options:	
[03/22 15:27:52      0s] Date:		Wed Mar 22 15:27:52 2023
[03/22 15:27:52      0s] Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
[03/22 15:27:52      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/22 15:27:52      0s] 
[03/22 15:27:52      0s] License:
[03/22 15:27:52      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/22 15:27:52      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/22 15:28:09     14s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/22 15:28:09     14s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/22 15:28:09     14s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/22 15:28:09     14s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/22 15:28:09     14s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/22 15:28:09     14s] @(#)CDS: CPE v19.17-s044
[03/22 15:28:09     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/22 15:28:09     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/22 15:28:09     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/22 15:28:09     14s] @(#)CDS: RCDB 11.14.18
[03/22 15:28:09     14s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/22 15:28:09     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU.

[03/22 15:28:09     14s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/22 15:28:10     15s] 
[03/22 15:28:10     15s] **INFO:  MMMC transition support version v31-84 
[03/22 15:28:10     15s] 
[03/22 15:28:10     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/22 15:28:10     15s] <CMD> suppressMessage ENCEXT-2799
[03/22 15:28:10     15s] <CMD> win
[03/22 15:28:24     18s] <CMD> setMultiCpuUsage -localCpu 8
[03/22 15:28:24     18s] <CMD> set init_pwr_net VDD
[03/22 15:28:24     18s] <CMD> set init_gnd_net VSS
[03/22 15:28:24     18s] <CMD> set init_verilog ../dualcore.out.v
[03/22 15:28:24     18s] <CMD> set init_design_netlisttype Verilog
[03/22 15:28:24     18s] <CMD> set init_design_settop 1
[03/22 15:28:24     18s] <CMD> set init_top_cell dualcore
[03/22 15:28:24     18s] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/22 15:28:24     18s] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/22 15:28:24     18s] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/22 15:28:24     18s] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/22 15:28:24     18s] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/22 15:28:24     18s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/22 15:28:24     18s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/22 15:28:24     18s] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/22 15:28:24     18s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/22 15:28:24     18s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/22 15:28:24     18s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/22 15:28:24     18s] 
[03/22 15:28:24     18s] Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/22 15:28:24     18s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/22 15:28:24     18s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 15:28:24     18s] The LEF parser will ignore this statement.
[03/22 15:28:24     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/22 15:28:25     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 15:28:25     18s] The LEF parser will ignore this statement.
[03/22 15:28:25     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/22 15:28:25     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 15:28:25     18s] The LEF parser will ignore this statement.
[03/22 15:28:25     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/22 15:28:25     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/22 15:28:25     18s] The LEF parser will ignore this statement.
[03/22 15:28:25     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/22 15:28:25     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 15:28:25     18s] The LEF parser will ignore this statement.
[03/22 15:28:25     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/22 15:28:25     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 15:28:25     18s] The LEF parser will ignore this statement.
[03/22 15:28:25     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/22 15:28:25     18s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/22 15:28:25     18s] The LEF parser will ignore this statement.
[03/22 15:28:25     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/22 15:28:25     18s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 15:28:25     18s] The LEF parser will ignore this statement.
[03/22 15:28:25     18s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/22 15:28:25     18s] Set DBUPerIGU to M2 pitch 400.
[03/22 15:28:25     18s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 15:28:25     18s] Type 'man IMPLF-200' for more detail.
[03/22 15:28:25     18s] 
[03/22 15:28:25     18s] viaInitial starts at Wed Mar 22 15:28:25 2023
viaInitial ends at Wed Mar 22 15:28:25 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/22 15:28:25     18s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/22 15:28:25     20s] Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
[03/22 15:28:25     20s] Read 811 cells in library tcbn65gpluswc.
[03/22 15:28:25     20s] Library reading multithread flow ended.
[03/22 15:28:25     20s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/22 15:28:25     22s] Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
[03/22 15:28:25     22s] Read 811 cells in library tcbn65gplusbc.
[03/22 15:28:25     22s] Library reading multithread flow ended.
[03/22 15:28:26     23s] Ending "PreSetAnalysisView" (total cpu=0:00:04.4, real=0:00:01.0, peak res=703.8M, current mem=521.2M)
[03/22 15:28:26     23s] *** End library_loading (cpu=0.07min, real=0.02min, mem=71.0M, fe_cpu=0.38min, fe_real=0.57min, fe_mem=776.4M) ***
[03/22 15:28:26     23s] #% Begin Load netlist data ... (date=03/22 15:28:26, mem=521.3M)
[03/22 15:28:26     23s] *** Begin netlist parsing (mem=776.4M) ***
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/22 15:28:26     23s] Type 'man IMPVL-159' for more detail.
[03/22 15:28:26     23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/22 15:28:26     23s] To increase the message display limit, refer to the product command reference manual.
[03/22 15:28:26     23s] Created 811 new cells from 2 timing libraries.
[03/22 15:28:26     23s] Reading netlist ...
[03/22 15:28:26     23s] Backslashed names will retain backslash and a trailing blank character.
[03/22 15:28:26     23s] Reading verilog netlist '../dualcore.out.v'
[03/22 15:28:26     23s] 
[03/22 15:28:26     23s] *** Memory Usage v#1 (Current mem = 783.352M, initial mem = 283.785M) ***
[03/22 15:28:26     23s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=783.4M) ***
[03/22 15:28:26     23s] #% End Load netlist data ... (date=03/22 15:28:26, total cpu=0:00:00.3, real=0:00:00.0, peak res=549.9M, current mem=549.9M)
[03/22 15:28:26     23s] Set top cell to dualcore.
[03/22 15:28:26     23s] Hooked 1622 DB cells to tlib cells.
[03/22 15:28:26     23s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=580.9M, current mem=580.9M)
[03/22 15:28:26     23s] Starting recursive module instantiation check.
[03/22 15:28:26     23s] No recursion found.
[03/22 15:28:26     23s] Building hierarchical netlist for Cell dualcore ...
[03/22 15:28:26     23s] *** Netlist is unique.
[03/22 15:28:26     23s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/22 15:28:26     23s] ** info: there are 1851 modules.
[03/22 15:28:26     23s] ** info: there are 38153 stdCell insts.
[03/22 15:28:26     23s] 
[03/22 15:28:26     23s] *** Memory Usage v#1 (Current mem = 828.266M, initial mem = 283.785M) ***
[03/22 15:28:27     23s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 15:28:27     23s] Type 'man IMPFP-3961' for more detail.
[03/22 15:28:27     23s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 15:28:27     23s] Type 'man IMPFP-3961' for more detail.
[03/22 15:28:27     23s] Set Default Net Delay as 1000 ps.
[03/22 15:28:27     23s] Set Default Net Load as 0.5 pF. 
[03/22 15:28:27     23s] Set Default Input Pin Transition as 0.1 ps.
[03/22 15:28:27     24s] Extraction setup Started 
[03/22 15:28:27     24s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/22 15:28:27     24s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/22 15:28:27     24s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 15:28:27     24s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 15:28:27     24s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/22 15:28:27     24s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/22 15:28:27     24s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/22 15:28:27     24s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 15:28:27     24s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 15:28:27     24s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/22 15:28:27     24s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/22 15:28:27     24s] Importing multi-corner RC tables ... 
[03/22 15:28:27     24s] Summary of Active RC-Corners : 
[03/22 15:28:27     24s]  
[03/22 15:28:27     24s]  Analysis View: WC_VIEW
[03/22 15:28:27     24s]     RC-Corner Name        : Cmax
[03/22 15:28:27     24s]     RC-Corner Index       : 0
[03/22 15:28:27     24s]     RC-Corner Temperature : 125 Celsius
[03/22 15:28:27     24s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/22 15:28:27     24s]     RC-Corner PreRoute Res Factor         : 1
[03/22 15:28:27     24s]     RC-Corner PreRoute Cap Factor         : 1
[03/22 15:28:27     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/22 15:28:27     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/22 15:28:27     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/22 15:28:27     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/22 15:28:27     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/22 15:28:27     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/22 15:28:27     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/22 15:28:27     24s]  
[03/22 15:28:27     24s]  Analysis View: BC_VIEW
[03/22 15:28:27     24s]     RC-Corner Name        : Cmin
[03/22 15:28:27     24s]     RC-Corner Index       : 1
[03/22 15:28:27     24s]     RC-Corner Temperature : -40 Celsius
[03/22 15:28:27     24s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/22 15:28:27     24s]     RC-Corner PreRoute Res Factor         : 1
[03/22 15:28:27     24s]     RC-Corner PreRoute Cap Factor         : 1
[03/22 15:28:27     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/22 15:28:27     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/22 15:28:27     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/22 15:28:27     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/22 15:28:27     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/22 15:28:27     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/22 15:28:27     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/22 15:28:27     24s] LayerId::1 widthSet size::4
[03/22 15:28:27     24s] LayerId::2 widthSet size::4
[03/22 15:28:27     24s] LayerId::3 widthSet size::4
[03/22 15:28:27     24s] LayerId::4 widthSet size::4
[03/22 15:28:27     24s] LayerId::5 widthSet size::4
[03/22 15:28:27     24s] LayerId::6 widthSet size::4
[03/22 15:28:27     24s] LayerId::7 widthSet size::4
[03/22 15:28:27     24s] LayerId::8 widthSet size::4
[03/22 15:28:27     24s] Updating RC grid for preRoute extraction ...
[03/22 15:28:27     24s] Initializing multi-corner capacitance tables ... 
[03/22 15:28:27     24s] Initializing multi-corner resistance tables ...
[03/22 15:28:27     24s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[03/22 15:28:27     24s] *Info: initialize multi-corner CTS.
[03/22 15:28:27     24s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=781.1M, current mem=594.3M)
[03/22 15:28:28     24s] Reading timing constraints file '../dualcore.sdc' ...
[03/22 15:28:28     24s] Current (total cpu=0:00:24.9, real=0:00:36.0, peak res=791.2M, current mem=791.2M)
[03/22 15:28:28     24s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk2' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../dualcore.sdc, Line 15).
[03/22 15:28:28     24s] 
[03/22 15:28:28     24s] INFO (CTE): Reading of timing constraints file ../dualcore.sdc completed, with 1 WARNING
[03/22 15:28:28     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=835.3M, current mem=835.3M)
[03/22 15:28:28     25s] Current (total cpu=0:00:25.0, real=0:00:36.0, peak res=835.3M, current mem=835.3M)
[03/22 15:28:28     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/22 15:28:28     25s] Creating Cell Server ...(0, 1, 1, 1)
[03/22 15:28:28     25s] Summary for sequential cells identification: 
[03/22 15:28:28     25s]   Identified SBFF number: 199
[03/22 15:28:28     25s]   Identified MBFF number: 0
[03/22 15:28:28     25s]   Identified SB Latch number: 0
[03/22 15:28:28     25s]   Identified MB Latch number: 0
[03/22 15:28:28     25s]   Not identified SBFF number: 0
[03/22 15:28:28     25s]   Not identified MBFF number: 0
[03/22 15:28:28     25s]   Not identified SB Latch number: 0
[03/22 15:28:28     25s]   Not identified MB Latch number: 0
[03/22 15:28:28     25s]   Number of sequential cells which are not FFs: 104
[03/22 15:28:28     25s] Total number of combinational cells: 497
[03/22 15:28:28     25s] Total number of sequential cells: 303
[03/22 15:28:28     25s] Total number of tristate cells: 11
[03/22 15:28:28     25s] Total number of level shifter cells: 0
[03/22 15:28:28     25s] Total number of power gating cells: 0
[03/22 15:28:28     25s] Total number of isolation cells: 0
[03/22 15:28:28     25s] Total number of power switch cells: 0
[03/22 15:28:28     25s] Total number of pulse generator cells: 0
[03/22 15:28:28     25s] Total number of always on buffers: 0
[03/22 15:28:28     25s] Total number of retention cells: 0
[03/22 15:28:28     25s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/22 15:28:28     25s] Total number of usable buffers: 18
[03/22 15:28:28     25s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/22 15:28:28     25s] Total number of unusable buffers: 9
[03/22 15:28:28     25s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/22 15:28:28     25s] Total number of usable inverters: 18
[03/22 15:28:28     25s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/22 15:28:28     25s] Total number of unusable inverters: 9
[03/22 15:28:28     25s] List of identified usable delay cells:
[03/22 15:28:28     25s] Total number of identified usable delay cells: 0
[03/22 15:28:28     25s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/22 15:28:28     25s] Total number of identified unusable delay cells: 9
[03/22 15:28:28     25s] Creating Cell Server, finished. 
[03/22 15:28:28     25s] 
[03/22 15:28:28     25s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/22 15:28:28     25s] Deleting Cell Server ...
[03/22 15:28:28     25s] 
[03/22 15:28:28     25s] *** Summary of all messages that are not suppressed in this session:
[03/22 15:28:28     25s] Severity  ID               Count  Summary                                  
[03/22 15:28:28     25s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/22 15:28:28     25s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/22 15:28:28     25s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/22 15:28:28     25s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/22 15:28:28     25s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/22 15:28:28     25s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/22 15:28:28     25s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/22 15:28:28     25s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/22 15:28:28     25s] *** Message Summary: 1634 warning(s), 0 error(s)
[03/22 15:28:28     25s] 
[03/22 15:28:28     25s] <CMD> set_interactive_constraint_modes {CON}
[03/22 15:28:28     25s] <CMD> setDesignMode -process 65
[03/22 15:28:28     25s] ##  Process: 65            (User Set)               
[03/22 15:28:28     25s] ##     Node: (not set)                           
[03/22 15:28:28     25s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/22 15:28:28     25s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/22 15:28:28     25s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/22 15:28:28     25s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/22 15:28:28     25s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/22 15:28:28     25s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/22 15:28:28     25s] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/22 15:28:28     25s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 15:28:28     25s] Type 'man IMPFP-3961' for more detail.
[03/22 15:28:28     25s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 15:28:28     25s] Type 'man IMPFP-3961' for more detail.
[03/22 15:28:28     25s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/22 15:28:28     25s] <CMD> timeDesign -preplace -prefix preplace
[03/22 15:28:28     25s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/22 15:28:28     25s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/22 15:28:28     25s] Multithreaded Timing Analysis is initialized with 8 threads
[03/22 15:28:28     25s] 
[03/22 15:28:28     25s] Set Using Default Delay Limit as 101.
[03/22 15:28:28     25s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/22 15:28:28     25s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/22 15:28:28     25s] Set Default Net Delay as 0 ps.
[03/22 15:28:28     25s] Set Default Net Load as 0 pF. 
[03/22 15:28:28     25s] Effort level <high> specified for reg2reg path_group
[03/22 15:28:29     27s] Effort level <high> specified for reg2cgate path_group
[03/22 15:28:29     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1360.1M
[03/22 15:28:29     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1360.1M
[03/22 15:28:29     27s] Use non-trimmed site array because memory saving is not enough.
[03/22 15:28:29     27s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1396.8M
[03/22 15:28:29     27s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:1396.8M
[03/22 15:28:29     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.102, MEM:1396.8M
[03/22 15:28:29     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.115, MEM:1396.8M
[03/22 15:28:29     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1396.8M
[03/22 15:28:29     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1393.1M
[03/22 15:28:29     27s] Starting delay calculation for Setup views
[03/22 15:28:30     28s] AAE DB initialization (MEM=1416.03 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/22 15:28:30     28s] #################################################################################
[03/22 15:28:30     28s] # Design Stage: PreRoute
[03/22 15:28:30     28s] # Design Name: dualcore
[03/22 15:28:30     28s] # Design Mode: 65nm
[03/22 15:28:30     28s] # Analysis Mode: MMMC Non-OCV 
[03/22 15:28:30     28s] # Parasitics Mode: No SPEF/RCDB
[03/22 15:28:30     28s] # Signoff Settings: SI Off 
[03/22 15:28:30     28s] #################################################################################
[03/22 15:28:30     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1421.9M, InitMEM = 1416.0M)
[03/22 15:28:30     29s] Calculate delays in BcWc mode...
[03/22 15:28:30     29s] Start delay calculation (fullDC) (8 T). (MEM=1437.88)
[03/22 15:28:31     29s] Start AAE Lib Loading. (MEM=1449.4)
[03/22 15:28:31     30s] End AAE Lib Loading. (MEM=1478.02 CPU=0:00:00.0 Real=0:00:00.0)
[03/22 15:28:31     30s] End AAE Lib Interpolated Model. (MEM=1478.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:28:31     30s] First Iteration Infinite Tw... 
[03/22 15:28:32     35s] Total number of fetched objects 40097
[03/22 15:28:32     35s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 15:28:32     35s] End delay calculation. (MEM=1876.42 CPU=0:00:04.4 REAL=0:00:01.0)
[03/22 15:28:32     35s] End delay calculation (fullDC). (MEM=1793.34 CPU=0:00:06.2 REAL=0:00:02.0)
[03/22 15:28:32     35s] *** CDM Built up (cpu=0:00:07.3  real=0:00:02.0  mem= 1793.3M) ***
[03/22 15:28:33     37s] *** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:04.0 totSessionCpu=0:00:37.2 mem=1761.3M)
[03/22 15:28:33     38s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.313  | -1.313  |  0.341  | -0.364  |
|           TNS (ns):| -1248.3 |-393.248 |  0.000  |-890.555 |
|    Violating Paths:|  8331   |  3814   |    0    |  4693   |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

Density: 49.996%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/22 15:28:33     38s] Resetting back High Fanout Nets as non-ideal
[03/22 15:28:33     38s] Set Default Net Delay as 1000 ps.
[03/22 15:28:33     38s] Set Default Net Load as 0.5 pF. 
[03/22 15:28:34     38s] Reported timing to dir ./timingReports
[03/22 15:28:34     38s] Total CPU time: 13.18 sec
[03/22 15:28:34     38s] Total Real time: 6.0 sec
[03/22 15:28:34     38s] Total Memory Usage: 1436.816406 Mbytes
[03/22 15:28:34     38s] 
[03/22 15:28:34     38s] =============================================================================================
[03/22 15:28:34     38s]  Final TAT Report for timeDesign
[03/22 15:28:34     38s] =============================================================================================
[03/22 15:28:34     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:28:34     38s] ---------------------------------------------------------------------------------------------
[03/22 15:28:34     38s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:28:34     38s] [ TimingUpdate           ]      1   0:00:00.2  (   4.6 % )     0:00:03.3 /  0:00:09.4    2.8
[03/22 15:28:34     38s] [ FullDelayCalc          ]      1   0:00:03.1  (  56.9 % )     0:00:03.1 /  0:00:08.1    2.6
[03/22 15:28:34     38s] [ OptSummaryReport       ]      1   0:00:00.5  (   8.5 % )     0:00:04.4 /  0:00:10.8    2.5
[03/22 15:28:34     38s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.7    3.3
[03/22 15:28:34     38s] [ GenerateReports        ]      1   0:00:00.4  (   6.6 % )     0:00:00.4 /  0:00:00.3    1.0
[03/22 15:28:34     38s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.7    3.3
[03/22 15:28:34     38s] [ MISC                   ]          0:00:01.1  (  19.7 % )     0:00:01.1 /  0:00:02.4    2.2
[03/22 15:28:34     38s] ---------------------------------------------------------------------------------------------
[03/22 15:28:34     38s]  timeDesign TOTAL                   0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:13.2    2.4
[03/22 15:28:34     38s] ---------------------------------------------------------------------------------------------
[03/22 15:28:34     38s] 
[03/22 15:28:34     38s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/22 15:28:34     38s] 38153 new pwr-pin connections were made to global net 'VDD'.
[03/22 15:28:34     38s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/22 15:28:34     38s] 38153 new gnd-pin connections were made to global net 'VSS'.
[03/22 15:28:34     38s] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/22 15:28:34     38s] #% Begin addRing (date=03/22 15:28:34, mem=1055.6M)
[03/22 15:28:34     38s] 
[03/22 15:28:34     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Ring generation is complete.
[03/22 15:28:34     38s] vias are now being generated.
[03/22 15:28:34     38s] addRing created 8 wires.
[03/22 15:28:34     38s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/22 15:28:34     38s] +--------+----------------+----------------+
[03/22 15:28:34     38s] |  Layer |     Created    |     Deleted    |
[03/22 15:28:34     38s] +--------+----------------+----------------+
[03/22 15:28:34     38s] |   M1   |        4       |       NA       |
[03/22 15:28:34     38s] |  VIA1  |        8       |        0       |
[03/22 15:28:34     38s] |   M2   |        4       |       NA       |
[03/22 15:28:34     38s] +--------+----------------+----------------+
[03/22 15:28:34     38s] #% End addRing (date=03/22 15:28:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1057.4M, current mem=1057.4M)
[03/22 15:28:34     38s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/22 15:28:34     38s] addStripe will allow jog to connect padcore ring and block ring.
[03/22 15:28:34     38s] 
[03/22 15:28:34     38s] Stripes will stop at the boundary of the specified area.
[03/22 15:28:34     38s] When breaking rings, the power planner will consider the existence of blocks.
[03/22 15:28:34     38s] Stripes will not extend to closest target.
[03/22 15:28:34     38s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/22 15:28:34     38s] Stripes will not be created over regions without power planning wires.
[03/22 15:28:34     38s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/22 15:28:34     38s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/22 15:28:34     38s] Offset for stripe breaking is set to 0.
[03/22 15:28:34     38s] <CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/22 15:28:34     38s] #% Begin addStripe (date=03/22 15:28:34, mem=1057.5M)
[03/22 15:28:34     38s] 
[03/22 15:28:34     38s] Initialize fgc environment(mem: 1436.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Starting stripe generation ...
[03/22 15:28:34     38s] Non-Default Mode Option Settings :
[03/22 15:28:34     38s]   NONE
[03/22 15:28:34     38s] **WARN: (IMPPP-4063):	Multi-CPU is set to 1 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 1, addStripe gets worse runtime caused by data exchange and other time consuming operations
[03/22 15:28:34     38s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1436.8M)
[03/22 15:28:34     38s] Stripe generation is complete.
[03/22 15:28:34     38s] vias are now being generated.
[03/22 15:28:34     38s] addStripe created 40 wires.
[03/22 15:28:34     38s] ViaGen created 240 vias, deleted 0 via to avoid violation.
[03/22 15:28:34     38s] +--------+----------------+----------------+
[03/22 15:28:34     38s] |  Layer |     Created    |     Deleted    |
[03/22 15:28:34     38s] +--------+----------------+----------------+
[03/22 15:28:34     38s] |  VIA1  |       80       |        0       |
[03/22 15:28:34     38s] |  VIA2  |       80       |        0       |
[03/22 15:28:34     38s] |  VIA3  |       80       |        0       |
[03/22 15:28:34     38s] |   M4   |       40       |       NA       |
[03/22 15:28:34     38s] +--------+----------------+----------------+
[03/22 15:28:34     38s] #% End addStripe (date=03/22 15:28:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1058.3M, current mem=1058.3M)
[03/22 15:28:34     38s] <CMD> sroute
[03/22 15:28:34     38s] #% Begin sroute (date=03/22 15:28:34, mem=1058.3M)
[03/22 15:28:34     38s] *** Begin SPECIAL ROUTE on Wed Mar 22 15:28:34 2023 ***
[03/22 15:28:34     38s] SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
[03/22 15:28:34     38s] SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)
[03/22 15:28:34     38s] 
[03/22 15:28:34     38s] Begin option processing ...
[03/22 15:28:34     38s] srouteConnectPowerBump set to false
[03/22 15:28:34     38s] routeSpecial set to true
[03/22 15:28:34     38s] srouteConnectConverterPin set to false
[03/22 15:28:34     38s] srouteFollowCorePinEnd set to 3
[03/22 15:28:34     38s] srouteJogControl set to "preferWithChanges differentLayer"
[03/22 15:28:34     38s] sroutePadPinAllPorts set to true
[03/22 15:28:34     38s] sroutePreserveExistingRoutes set to true
[03/22 15:28:34     38s] srouteRoutePowerBarPortOnBothDir set to true
[03/22 15:28:34     38s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2581.00 megs.
[03/22 15:28:34     38s] 
[03/22 15:28:34     38s] Reading DB technology information...
[03/22 15:28:34     38s] Finished reading DB technology information.
[03/22 15:28:34     38s] Reading floorplan and netlist information...
[03/22 15:28:34     38s] Finished reading floorplan and netlist information.
[03/22 15:28:34     38s] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/22 15:28:34     38s] Read in 846 macros, 191 used
[03/22 15:28:34     38s] Read in 191 components
[03/22 15:28:34     38s]   191 core components: 191 unplaced, 0 placed, 0 fixed
[03/22 15:28:34     38s] Read in 304 logical pins
[03/22 15:28:34     38s] Read in 304 nets
[03/22 15:28:34     38s] Read in 2 special nets, 2 routed
[03/22 15:28:34     38s] Read in 382 terminals
[03/22 15:28:34     38s] Begin power routing ...
[03/22 15:28:34     38s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/22 15:28:34     38s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/22 15:28:34     38s] Type 'man IMPSR-1256' for more detail.
[03/22 15:28:34     38s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/22 15:28:34     38s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/22 15:28:34     38s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/22 15:28:34     38s] Type 'man IMPSR-1256' for more detail.
[03/22 15:28:34     38s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/22 15:28:35     39s] CPU time for FollowPin 0 seconds
[03/22 15:28:35     40s] CPU time for FollowPin 0 seconds
[03/22 15:28:35     40s]   Number of IO ports routed: 0
[03/22 15:28:35     40s]   Number of Block ports routed: 0
[03/22 15:28:35     40s]   Number of Stripe ports routed: 0
[03/22 15:28:35     40s]   Number of Core ports routed: 628
[03/22 15:28:35     40s]   Number of Pad ports routed: 0
[03/22 15:28:35     40s]   Number of Power Bump ports routed: 0
[03/22 15:28:35     40s]   Number of Followpin connections: 314
[03/22 15:28:35     40s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2593.00 megs.
[03/22 15:28:35     40s] 
[03/22 15:28:35     40s] 
[03/22 15:28:35     40s] 
[03/22 15:28:35     40s]  Begin updating DB with routing results ...
[03/22 15:28:35     40s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/22 15:28:35     40s] Pin and blockage extraction finished
[03/22 15:28:35     40s] 
[03/22 15:28:35     40s] sroute created 942 wires.
[03/22 15:28:35     40s] ViaGen created 19468 vias, deleted 0 via to avoid violation.
[03/22 15:28:35     40s] +--------+----------------+----------------+
[03/22 15:28:35     40s] |  Layer |     Created    |     Deleted    |
[03/22 15:28:35     40s] +--------+----------------+----------------+
[03/22 15:28:35     40s] |   M1   |       942      |       NA       |
[03/22 15:28:35     40s] |  VIA1  |      6908      |        0       |
[03/22 15:28:35     40s] |  VIA2  |      6280      |        0       |
[03/22 15:28:35     40s] |  VIA3  |      6280      |        0       |
[03/22 15:28:35     40s] +--------+----------------+----------------+
[03/22 15:28:35     40s] #% End sroute (date=03/22 15:28:35, total cpu=0:00:01.6, real=0:00:01.0, peak res=1072.5M, current mem=1072.5M)
[03/22 15:28:35     40s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/22 15:28:35     40s] <CMD> setPinAssignMode -pinEditInBatch true
[03/22 15:28:35     40s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk* rst* inst_core* mem_in_*}
[03/22 15:28:36     41s] Successfully spread [102] pins.
[03/22 15:28:36     41s] editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1480.1M).
[03/22 15:28:36     41s] <CMD> setPinAssignMode -pinEditInBatch false
[03/22 15:28:36     41s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/22 15:28:36     41s] <CMD> setPinAssignMode -pinEditInBatch true
[03/22 15:28:36     41s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {norm_gate s_valid* norm_valid psum_norm* out_core* }
[03/22 15:28:36     41s] Successfully spread [202] pins.
[03/22 15:28:36     41s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1481.1M).
[03/22 15:28:36     41s] <CMD> setPinAssignMode -pinEditInBatch false
[03/22 15:28:36     41s] <CMD> legalizePin
[03/22 15:28:36     41s] #% Begin legalizePin (date=03/22 15:28:36, mem=1112.2M)
[03/22 15:28:36     41s] 
[03/22 15:28:36     41s] Start pin legalization for the partition [dualcore]:
[03/22 15:28:36     41s] Moving Pin [out_core1[87]] to LEGAL location ( 232.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[86]] to LEGAL location ( 233.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[85]] to LEGAL location ( 234.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[84]] to LEGAL location ( 234.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[83]] to LEGAL location ( 235.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[82]] to LEGAL location ( 236.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[81]] to LEGAL location ( 237.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[80]] to LEGAL location ( 238.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[79]] to LEGAL location ( 238.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[78]] to LEGAL location ( 239.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[77]] to LEGAL location ( 240.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[76]] to LEGAL location ( 241.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[75]] to LEGAL location ( 242.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[74]] to LEGAL location ( 242.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[73]] to LEGAL location ( 243.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[72]] to LEGAL location ( 244.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[71]] to LEGAL location ( 245.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[70]] to LEGAL location ( 246.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[69]] to LEGAL location ( 246.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[68]] to LEGAL location ( 247.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[67]] to LEGAL location ( 248.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[66]] to LEGAL location ( 249.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[65]] to LEGAL location ( 250.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[64]] to LEGAL location ( 250.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[63]] to LEGAL location ( 251.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[62]] to LEGAL location ( 252.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[61]] to LEGAL location ( 253.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[60]] to LEGAL location ( 254.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[59]] to LEGAL location ( 254.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[58]] to LEGAL location ( 255.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[57]] to LEGAL location ( 256.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[56]] to LEGAL location ( 257.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[55]] to LEGAL location ( 258.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[54]] to LEGAL location ( 258.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[53]] to LEGAL location ( 259.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[52]] to LEGAL location ( 260.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[51]] to LEGAL location ( 261.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[50]] to LEGAL location ( 262.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[49]] to LEGAL location ( 262.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[48]] to LEGAL location ( 263.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[47]] to LEGAL location ( 264.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[46]] to LEGAL location ( 265.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[45]] to LEGAL location ( 266.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[44]] to LEGAL location ( 266.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[43]] to LEGAL location ( 267.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[42]] to LEGAL location ( 268.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[41]] to LEGAL location ( 269.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[40]] to LEGAL location ( 270.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[39]] to LEGAL location ( 270.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[38]] to LEGAL location ( 271.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[37]] to LEGAL location ( 272.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[36]] to LEGAL location ( 273.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[35]] to LEGAL location ( 274.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[34]] to LEGAL location ( 274.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[33]] to LEGAL location ( 275.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[32]] to LEGAL location ( 276.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[31]] to LEGAL location ( 277.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[30]] to LEGAL location ( 278.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[29]] to LEGAL location ( 278.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[28]] to LEGAL location ( 279.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[27]] to LEGAL location ( 280.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[26]] to LEGAL location ( 281.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[25]] to LEGAL location ( 282.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[24]] to LEGAL location ( 282.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[23]] to LEGAL location ( 283.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[22]] to LEGAL location ( 284.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[21]] to LEGAL location ( 285.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[20]] to LEGAL location ( 286.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[19]] to LEGAL location ( 286.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[18]] to LEGAL location ( 287.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[17]] to LEGAL location ( 288.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[16]] to LEGAL location ( 289.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[15]] to LEGAL location ( 290.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[14]] to LEGAL location ( 290.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[13]] to LEGAL location ( 291.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[12]] to LEGAL location ( 292.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[11]] to LEGAL location ( 293.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[10]] to LEGAL location ( 294.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[9]] to LEGAL location ( 294.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[8]] to LEGAL location ( 295.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[7]] to LEGAL location ( 296.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[6]] to LEGAL location ( 297.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[5]] to LEGAL location ( 298.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[4]] to LEGAL location ( 298.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[3]] to LEGAL location ( 299.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[2]] to LEGAL location ( 300.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[1]] to LEGAL location ( 301.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core1[0]] to LEGAL location ( 302.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[87]] to LEGAL location ( 302.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[86]] to LEGAL location ( 303.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[85]] to LEGAL location ( 304.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[84]] to LEGAL location ( 305.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[83]] to LEGAL location ( 306.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[82]] to LEGAL location ( 306.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[81]] to LEGAL location ( 307.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[80]] to LEGAL location ( 308.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[79]] to LEGAL location ( 309.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[78]] to LEGAL location ( 310.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[77]] to LEGAL location ( 310.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[76]] to LEGAL location ( 311.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[75]] to LEGAL location ( 312.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[74]] to LEGAL location ( 313.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[73]] to LEGAL location ( 314.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[72]] to LEGAL location ( 314.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[71]] to LEGAL location ( 315.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[70]] to LEGAL location ( 316.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[69]] to LEGAL location ( 317.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[68]] to LEGAL location ( 318.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[67]] to LEGAL location ( 318.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[66]] to LEGAL location ( 319.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[65]] to LEGAL location ( 320.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[64]] to LEGAL location ( 321.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[63]] to LEGAL location ( 322.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[62]] to LEGAL location ( 322.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[61]] to LEGAL location ( 323.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[60]] to LEGAL location ( 324.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[59]] to LEGAL location ( 325.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[58]] to LEGAL location ( 326.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[57]] to LEGAL location ( 326.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[56]] to LEGAL location ( 327.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[55]] to LEGAL location ( 328.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[54]] to LEGAL location ( 329.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[53]] to LEGAL location ( 330.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[52]] to LEGAL location ( 330.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[51]] to LEGAL location ( 331.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[50]] to LEGAL location ( 332.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[49]] to LEGAL location ( 333.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[48]] to LEGAL location ( 334.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[47]] to LEGAL location ( 334.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[46]] to LEGAL location ( 335.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[45]] to LEGAL location ( 336.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[44]] to LEGAL location ( 337.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[43]] to LEGAL location ( 338.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[42]] to LEGAL location ( 338.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[41]] to LEGAL location ( 339.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[40]] to LEGAL location ( 340.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[39]] to LEGAL location ( 341.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[38]] to LEGAL location ( 342.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[37]] to LEGAL location ( 342.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[36]] to LEGAL location ( 343.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[35]] to LEGAL location ( 344.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[34]] to LEGAL location ( 345.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[33]] to LEGAL location ( 346.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[32]] to LEGAL location ( 346.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[31]] to LEGAL location ( 347.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[30]] to LEGAL location ( 348.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[29]] to LEGAL location ( 349.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[28]] to LEGAL location ( 350.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[27]] to LEGAL location ( 350.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[26]] to LEGAL location ( 351.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[25]] to LEGAL location ( 352.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[24]] to LEGAL location ( 353.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[23]] to LEGAL location ( 354.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[22]] to LEGAL location ( 354.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[21]] to LEGAL location ( 355.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[20]] to LEGAL location ( 356.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[19]] to LEGAL location ( 357.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[18]] to LEGAL location ( 358.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[17]] to LEGAL location ( 358.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[16]] to LEGAL location ( 359.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[15]] to LEGAL location ( 360.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[14]] to LEGAL location ( 361.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[13]] to LEGAL location ( 362.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[12]] to LEGAL location ( 362.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[11]] to LEGAL location ( 363.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[10]] to LEGAL location ( 364.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[9]] to LEGAL location ( 365.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[8]] to LEGAL location ( 366.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[7]] to LEGAL location ( 366.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[6]] to LEGAL location ( 367.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[5]] to LEGAL location ( 368.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[4]] to LEGAL location ( 369.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[3]] to LEGAL location ( 370.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[2]] to LEGAL location ( 370.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[1]] to LEGAL location ( 371.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [out_core2[0]] to LEGAL location ( 372.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [norm_gate] to LEGAL location ( 211.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [s_valid1] to LEGAL location ( 212.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [s_valid2] to LEGAL location ( 213.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_1[10]] to LEGAL location ( 214.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_1[9]] to LEGAL location ( 215.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_1[8]] to LEGAL location ( 216.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_1[7]] to LEGAL location ( 217.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_1[6]] to LEGAL location ( 218.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_1[5]] to LEGAL location ( 218.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_1[4]] to LEGAL location ( 219.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_1[3]] to LEGAL location ( 220.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_1[2]] to LEGAL location ( 221.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_1[1]] to LEGAL location ( 222.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_1[0]] to LEGAL location ( 222.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_2[10]] to LEGAL location ( 223.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_2[9]] to LEGAL location ( 224.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_2[8]] to LEGAL location ( 225.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_2[7]] to LEGAL location ( 226.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_2[6]] to LEGAL location ( 226.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_2[5]] to LEGAL location ( 227.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_2[4]] to LEGAL location ( 228.500    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_2[3]] to LEGAL location ( 229.300    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_2[2]] to LEGAL location ( 230.100    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_2[1]] to LEGAL location ( 230.900    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [psum_norm_2[0]] to LEGAL location ( 231.700    0.000 2 )
[03/22 15:28:36     41s] Moving Pin [norm_valid] to LEGAL location ( 214.100    0.000 2 )
[03/22 15:28:36     41s] Summary report for top level: [dualcore] 
[03/22 15:28:36     41s] 	Total Pads                         : 0
[03/22 15:28:36     41s] 	Total Pins                         : 304
[03/22 15:28:36     41s] 	Legally Assigned Pins              : 304
[03/22 15:28:36     41s] 	Illegally Assigned Pins            : 0
[03/22 15:28:36     41s] 	Unplaced Pins                      : 0
[03/22 15:28:36     41s] 	Constant/Spl Net Pins              : 0
[03/22 15:28:36     41s] 	Internal Pins                      : 0
[03/22 15:28:36     41s] 	Legally Assigned Feedthrough Pins  : 0
[03/22 15:28:36     41s] 	Illegally Assigned Feedthrough Pins: 0
[03/22 15:28:36     41s] End of Summary report
[03/22 15:28:36     41s] 202 pin(s) of the Partition dualcore were legalized.
[03/22 15:28:36     41s] End pin legalization for the partition [dualcore].
[03/22 15:28:36     41s] 
[03/22 15:28:36     41s] #% End legalizePin (date=03/22 15:28:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1113.3M, current mem=1113.3M)
[03/22 15:28:36     41s] <CMD> checkPinAssignment
[03/22 15:28:37     41s] #% Begin checkPinAssignment (date=03/22 15:28:36, mem=1113.3M)
[03/22 15:28:37     41s] Checking pins of top cell dualcore ... completed
[03/22 15:28:37     41s] 
[03/22 15:28:37     41s] ===========================================================================================================================
[03/22 15:28:37     41s]                                                 checkPinAssignment Summary
[03/22 15:28:37     41s] ===========================================================================================================================
[03/22 15:28:37     41s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/22 15:28:37     41s] ===========================================================================================================================
[03/22 15:28:37     41s] dualcore    |     0 |    304 |    304 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/22 15:28:37     41s] ===========================================================================================================================
[03/22 15:28:37     41s] TOTAL       |     0 |    304 |    304 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/22 15:28:37     41s] ===========================================================================================================================
[03/22 15:28:37     41s] #% End checkPinAssignment (date=03/22 15:28:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1113.5M, current mem=1113.5M)
[03/22 15:28:37     41s] <CMD> saveDesign floorplan.enc
[03/22 15:28:37     41s] #% Begin save design ... (date=03/22 15:28:37, mem=1113.7M)
[03/22 15:28:37     41s] % Begin Save ccopt configuration ... (date=03/22 15:28:37, mem=1116.7M)
[03/22 15:28:37     41s] % End Save ccopt configuration ... (date=03/22 15:28:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.6M, current mem=1117.6M)
[03/22 15:28:37     41s] % Begin Save netlist data ... (date=03/22 15:28:37, mem=1117.6M)
[03/22 15:28:37     41s] Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
[03/22 15:28:37     41s] % End Save netlist data ... (date=03/22 15:28:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1121.2M, current mem=1121.2M)
[03/22 15:28:37     41s] Saving symbol-table file in separate thread ...
[03/22 15:28:37     41s] Saving congestion map file in separate thread ...
[03/22 15:28:37     41s] Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
[03/22 15:28:37     41s] % Begin Save AAE data ... (date=03/22 15:28:37, mem=1122.2M)
[03/22 15:28:37     41s] Saving AAE Data ...
[03/22 15:28:37     41s] % End Save AAE data ... (date=03/22 15:28:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1122.3M, current mem=1122.3M)
[03/22 15:28:37     42s] % Begin Save clock tree data ... (date=03/22 15:28:37, mem=1133.4M)
[03/22 15:28:37     42s] % End Save clock tree data ... (date=03/22 15:28:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.4M, current mem=1133.4M)
[03/22 15:28:37     42s] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/22 15:28:37     42s] Saving mode setting ...
[03/22 15:28:37     42s] Saving global file ...
[03/22 15:28:37     42s] Saving Drc markers ...
[03/22 15:28:37     42s] ... No Drc file written since there is no markers found.
[03/22 15:28:37     42s] Saving floorplan file in separate thread ...
[03/22 15:28:37     42s] Saving PG file in separate thread ...
[03/22 15:28:37     42s] Saving placement file in separate thread ...
[03/22 15:28:37     42s] Saving route file in separate thread ...
[03/22 15:28:37     42s] Saving property file in separate thread ...
[03/22 15:28:37     42s] Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
[03/22 15:28:37     42s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/22 15:28:37     42s] Saving property file floorplan.enc.dat.tmp/dualcore.prop
[03/22 15:28:37     42s] Save Adaptive View Pruing View Names to Binary file
[03/22 15:28:37     42s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:28:37     42s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1571.3M) ***
[03/22 15:28:37     42s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1571.2M) ***
[03/22 15:28:37     42s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1571.2M) ***
[03/22 15:28:37     42s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:28:37     42s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:28:38     42s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1555.2M) ***
[03/22 15:28:38     42s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[03/22 15:28:38     42s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:28:38     42s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:28:38     42s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:28:38     42s] % Begin Save power constraints data ... (date=03/22 15:28:38, mem=1135.9M)
[03/22 15:28:38     42s] % End Save power constraints data ... (date=03/22 15:28:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1136.0M, current mem=1136.0M)
[03/22 15:28:40     44s] Generated self-contained design floorplan.enc.dat.tmp
[03/22 15:28:40     44s] #% End save design ... (date=03/22 15:28:40, total cpu=0:00:02.4, real=0:00:03.0, peak res=1137.6M, current mem=1137.6M)
[03/22 15:28:40     44s] *** Message Summary: 0 warning(s), 0 error(s)
[03/22 15:28:40     44s] 
[03/22 15:28:40     44s] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/22 15:28:40     44s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[03/22 15:28:40     44s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/22 15:28:40     44s] <CMD> place_opt_design
[03/22 15:28:40     44s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/22 15:28:40     44s] *** Starting GigaPlace ***
[03/22 15:28:40     44s] **INFO: user set placement options
[03/22 15:28:40     44s] setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
[03/22 15:28:40     44s] **INFO: user set opt options
[03/22 15:28:40     44s] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/22 15:28:40     44s] #optDebug: fT-E <X 2 3 1 0>
[03/22 15:28:40     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:1546.5M
[03/22 15:28:40     44s] z: 2, totalTracks: 1
[03/22 15:28:40     44s] z: 4, totalTracks: 1
[03/22 15:28:40     44s] z: 6, totalTracks: 1
[03/22 15:28:40     44s] z: 8, totalTracks: 1
[03/22 15:28:40     44s] #spOpts: N=65 
[03/22 15:28:40     44s] All LLGs are deleted
[03/22 15:28:40     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1546.5M
[03/22 15:28:40     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1546.5M
[03/22 15:28:40     44s] # Building dualcore llgBox search-tree.
[03/22 15:28:40     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1546.5M
[03/22 15:28:40     44s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1546.5M
[03/22 15:28:40     44s] Core basic site is core
[03/22 15:28:40     44s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:28:40     44s] SiteArray: use 3,846,144 bytes
[03/22 15:28:40     44s] SiteArray: current memory after site array memory allocation 1550.2M
[03/22 15:28:40     44s] SiteArray: FP blocked sites are writable
[03/22 15:28:40     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:28:40     44s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1550.2M
[03/22 15:28:40     44s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:28:40     44s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.110, REAL:0.020, MEM:1551.2M
[03/22 15:28:40     44s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.230, REAL:0.121, MEM:1551.2M
[03/22 15:28:40     44s] OPERPROF:     Starting CMU at level 3, MEM:1551.2M
[03/22 15:28:40     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1551.2M
[03/22 15:28:40     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.139, MEM:1551.2M
[03/22 15:28:40     44s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1551.2MB).
[03/22 15:28:40     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.215, MEM:1551.2M
[03/22 15:28:40     44s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1551.2M
[03/22 15:28:40     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1551.2M
[03/22 15:28:40     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1547.5M
[03/22 15:28:40     44s] All LLGs are deleted
[03/22 15:28:40     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1547.5M
[03/22 15:28:40     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1547.5M
[03/22 15:28:40     44s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.027, MEM:1547.5M
[03/22 15:28:40     44s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 15:28:41     44s] -place_design_floorplan_mode false         # bool, default=false
[03/22 15:28:41     44s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 10270, percentage of missing scan cell = 0.00% (0 / 10270)
[03/22 15:28:41     44s] no activity file in design. spp won't run.
[03/22 15:28:41     44s] ### Time Record (colorize_geometry) is installed.
[03/22 15:28:41     44s] #Start colorize_geometry on Wed Mar 22 15:28:41 2023
[03/22 15:28:41     44s] #
[03/22 15:28:41     44s] ### Time Record (Pre Callback) is installed.
[03/22 15:28:41     44s] ### Time Record (Pre Callback) is uninstalled.
[03/22 15:28:41     44s] ### Time Record (DB Import) is installed.
[03/22 15:28:41     44s] ### Time Record (DB Import) is uninstalled.
[03/22 15:28:41     44s] ### Time Record (Post Callback) is installed.
[03/22 15:28:41     44s] ### Time Record (Post Callback) is uninstalled.
[03/22 15:28:41     44s] #Cpu time = 00:00:00
[03/22 15:28:41     44s] #Elapsed time = 00:00:00
[03/22 15:28:41     44s] #Increased memory = -5.64 (MB)
[03/22 15:28:41     44s] #Total memory = 1148.27 (MB)
[03/22 15:28:41     44s] #Peak memory = 1224.43 (MB)
[03/22 15:28:41     44s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Wed Mar 22 15:28:41 2023
[03/22 15:28:41     44s] #
[03/22 15:28:41     44s] ### Time Record (colorize_geometry) is uninstalled.
[03/22 15:28:41     44s] ### 
[03/22 15:28:41     44s] ###   Scalability Statistics
[03/22 15:28:41     44s] ### 
[03/22 15:28:41     44s] ### ------------------------+----------------+----------------+----------------+
[03/22 15:28:41     44s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/22 15:28:41     44s] ### ------------------------+----------------+----------------+----------------+
[03/22 15:28:41     44s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/22 15:28:41     44s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/22 15:28:41     44s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/22 15:28:41     44s] ###   Entire Command        |        00:00:00|        00:00:00|             0.9|
[03/22 15:28:41     44s] ### ------------------------+----------------+----------------+----------------+
[03/22 15:28:41     44s] ### 
[03/22 15:28:41     44s] ### Creating LA Mngr. totSessionCpu=0:00:45.0 mem=1548.5M
[03/22 15:28:41     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.0 mem=1548.5M
[03/22 15:28:41     44s] *** Start deleteBufferTree ***
[03/22 15:28:42     46s] *info: Marking 0 level shifter instances dont touch
[03/22 15:28:42     46s] *info: Marking 0 always on instances dont touch
[03/22 15:28:42     46s] Info: Detect buffers to remove automatically.
[03/22 15:28:42     46s] Analyzing netlist ...
[03/22 15:28:43     46s] Updating netlist
[03/22 15:28:43     46s] 
[03/22 15:28:43     47s] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 651 instances (buffers/inverters) removed
[03/22 15:28:43     47s] *       :      3 instances of type 'INVD8' removed
[03/22 15:28:43     47s] *       :      2 instances of type 'INVD6' removed
[03/22 15:28:43     47s] *       :      1 instance  of type 'INVD4' removed
[03/22 15:28:43     47s] *       :      2 instances of type 'INVD3' removed
[03/22 15:28:43     47s] *       :      9 instances of type 'INVD2' removed
[03/22 15:28:43     47s] *       :    108 instances of type 'INVD1' removed
[03/22 15:28:43     47s] *       :    291 instances of type 'INVD0' removed
[03/22 15:28:43     47s] *       :      1 instance  of type 'CKND8' removed
[03/22 15:28:43     47s] *       :      1 instance  of type 'CKND6' removed
[03/22 15:28:43     47s] *       :     10 instances of type 'CKND4' removed
[03/22 15:28:43     47s] *       :      6 instances of type 'CKND3' removed
[03/22 15:28:43     47s] *       :     50 instances of type 'CKND2' removed
[03/22 15:28:43     47s] *       :      1 instance  of type 'CKND16' removed
[03/22 15:28:43     47s] *       :      3 instances of type 'CKND12' removed
[03/22 15:28:43     47s] *       :      3 instances of type 'CKBD4' removed
[03/22 15:28:43     47s] *       :      4 instances of type 'CKBD2' removed
[03/22 15:28:43     47s] *       :      9 instances of type 'CKBD1' removed
[03/22 15:28:43     47s] *       :      6 instances of type 'BUFFD8' removed
[03/22 15:28:43     47s] *       :      3 instances of type 'BUFFD6' removed
[03/22 15:28:43     47s] *       :     14 instances of type 'BUFFD3' removed
[03/22 15:28:43     47s] *       :     16 instances of type 'BUFFD2' removed
[03/22 15:28:43     47s] *       :      2 instances of type 'BUFFD16' removed
[03/22 15:28:43     47s] *       :     94 instances of type 'BUFFD1' removed
[03/22 15:28:43     47s] *       :     12 instances of type 'BUFFD0' removed
[03/22 15:28:43     47s] *** Finish deleteBufferTree (0:00:02.2) ***
[03/22 15:28:43     47s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/22 15:28:43     47s] **INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
[03/22 15:28:43     47s] 
[03/22 15:28:43     47s] Power Net Detected:
[03/22 15:28:43     47s]         Voltage	    Name
[03/22 15:28:43     47s]              0V	    VSS
[03/22 15:28:43     47s]            0.9V	    VDD
[03/22 15:28:43     47s] #################################################################################
[03/22 15:28:43     47s] # Design Stage: PreRoute
[03/22 15:28:43     47s] # Design Name: dualcore
[03/22 15:28:43     47s] # Design Mode: 65nm
[03/22 15:28:43     47s] # Analysis Mode: MMMC Non-OCV 
[03/22 15:28:43     47s] # Parasitics Mode: No SPEF/RCDB
[03/22 15:28:43     47s] # Signoff Settings: SI Off 
[03/22 15:28:43     47s] #################################################################################
[03/22 15:28:44     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 1636.5M, InitMEM = 1635.7M)
[03/22 15:28:44     49s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 1640.5M) ***
[03/22 15:28:44     50s]              0V	    VSS
[03/22 15:28:44     50s]            0.9V	    VDD
[03/22 15:28:44     50s] clk2(1000MHz) clk1(1000MHz) Processing average sequential pin duty cycle 
[03/22 15:28:47     53s] Creating Cell Server ...(0, 0, 0, 0)
[03/22 15:28:47     53s] Summary for sequential cells identification: 
[03/22 15:28:47     53s]   Identified SBFF number: 199
[03/22 15:28:47     53s]   Identified MBFF number: 0
[03/22 15:28:47     53s]   Identified SB Latch number: 0
[03/22 15:28:47     53s]   Identified MB Latch number: 0
[03/22 15:28:47     53s]   Not identified SBFF number: 0
[03/22 15:28:47     53s]   Not identified MBFF number: 0
[03/22 15:28:47     53s]   Not identified SB Latch number: 0
[03/22 15:28:47     53s]   Not identified MB Latch number: 0
[03/22 15:28:47     53s]   Number of sequential cells which are not FFs: 104
[03/22 15:28:47     53s]  Visiting view : WC_VIEW
[03/22 15:28:47     53s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/22 15:28:47     53s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/22 15:28:47     53s]  Visiting view : BC_VIEW
[03/22 15:28:47     53s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/22 15:28:47     53s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/22 15:28:47     53s]  Setting StdDelay to 14.50
[03/22 15:28:47     53s] Creating Cell Server, finished. 
[03/22 15:28:47     53s] 
[03/22 15:28:47     53s] Processing average sequential pin duty cycle 
[03/22 15:28:47     53s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1632.5M
[03/22 15:28:47     53s] Deleted 0 physical inst  (cell - / prefix -).
[03/22 15:28:47     53s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.002, MEM:1632.5M
[03/22 15:28:47     53s] INFO: #ExclusiveGroups=0
[03/22 15:28:47     53s] INFO: There are no Exclusive Groups.
[03/22 15:28:47     53s] No user-set net weight.
[03/22 15:28:47     53s] Net fanout histogram:
[03/22 15:28:47     53s] 2		: 28769 (72.9%) nets
[03/22 15:28:47     53s] 3		: 5946 (15.1%) nets
[03/22 15:28:47     53s] 4     -	14	: 4062 (10.3%) nets
[03/22 15:28:47     53s] 15    -	39	: 569 (1.4%) nets
[03/22 15:28:47     53s] 40    -	79	: 58 (0.1%) nets
[03/22 15:28:47     53s] 80    -	159	: 81 (0.2%) nets
[03/22 15:28:47     53s] 160   -	319	: 1 (0.0%) nets
[03/22 15:28:47     53s] 320   -	639	: 1 (0.0%) nets
[03/22 15:28:47     53s] 640   -	1279	: 0 (0.0%) nets
[03/22 15:28:47     53s] 1280  -	2559	: 0 (0.0%) nets
[03/22 15:28:47     53s] 2560  -	5119	: 2 (0.0%) nets
[03/22 15:28:47     53s] 5120+		: 0 (0.0%) nets
[03/22 15:28:47     53s] no activity file in design. spp won't run.
[03/22 15:28:47     53s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/22 15:28:47     53s] Scan chains were not defined.
[03/22 15:28:47     53s] z: 2, totalTracks: 1
[03/22 15:28:47     53s] z: 4, totalTracks: 1
[03/22 15:28:47     53s] z: 6, totalTracks: 1
[03/22 15:28:47     53s] z: 8, totalTracks: 1
[03/22 15:28:47     53s] #spOpts: N=65 minPadR=1.1 
[03/22 15:28:47     53s] #std cell=37622 (0 fixed + 37622 movable) #buf cell=0 #inv cell=4241 #block=0 (0 floating + 0 preplaced)
[03/22 15:28:47     53s] #ioInst=0 #net=39489 #term=135133 #term/net=3.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
[03/22 15:28:47     53s] stdCell: 37622 single + 0 double + 0 multi
[03/22 15:28:47     53s] Total standard cell length = 87.9228 (mm), area = 0.1583 (mm^2)
[03/22 15:28:47     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1632.5M
[03/22 15:28:47     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1632.5M
[03/22 15:28:47     53s] Core basic site is core
[03/22 15:28:48     53s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:28:48     53s] SiteArray: use 3,846,144 bytes
[03/22 15:28:48     53s] SiteArray: current memory after site array memory allocation 1636.1M
[03/22 15:28:48     53s] SiteArray: FP blocked sites are writable
[03/22 15:28:48     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:28:48     53s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1668.1M
[03/22 15:28:48     54s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:28:48     54s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.140, REAL:0.021, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.280, REAL:0.149, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.400, REAL:0.264, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF: Starting pre-place ADS at level 1, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.008, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.002, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.012, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.014, MEM:1668.1M
[03/22 15:28:48     54s] ADSU 0.498 -> 0.500. GS 14.400
[03/22 15:28:48     54s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.090, REAL:0.094, MEM:1668.1M
[03/22 15:28:48     54s] Average module density = 0.500.
[03/22 15:28:48     54s] Density for the design = 0.500.
[03/22 15:28:48     54s]        = stdcell_area 439614 sites (158261 um^2) / alloc_area 878726 sites (316341 um^2).
[03/22 15:28:48     54s] Pin Density = 0.1529.
[03/22 15:28:48     54s]             = total # of pins 135133 / total area 883599.
[03/22 15:28:48     54s] OPERPROF: Starting spMPad at level 1, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:   Starting spContextMPad at level 2, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.003, MEM:1668.1M
[03/22 15:28:48     54s] Initial padding reaches pin density 0.437 for top
[03/22 15:28:48     54s] InitPadU 0.500 -> 0.633 for top
[03/22 15:28:48     54s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[03/22 15:28:48     54s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1668.1M
[03/22 15:28:48     54s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.012, MEM:1668.1M
[03/22 15:28:48     54s] === lastAutoLevel = 10 
[03/22 15:28:48     54s] Init WL Bound For Global Placement... 
[03/22 15:28:48     54s] OPERPROF: Starting spInitNetWt at level 1, MEM:1668.1M
[03/22 15:28:48     54s] no activity file in design. spp won't run.
[03/22 15:28:48     54s] [spp] 0
[03/22 15:28:48     54s] [adp] 0:1:1:3
[03/22 15:28:48     54s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.050, REAL:0.052, MEM:1668.1M
[03/22 15:28:48     54s] Clock gating cells determined by native netlist tracing.
[03/22 15:28:48     54s] no activity file in design. spp won't run.
[03/22 15:28:48     54s] no activity file in design. spp won't run.
[03/22 15:28:48     54s] OPERPROF: Starting npMain at level 1, MEM:1668.1M
[03/22 15:28:49     54s] OPERPROF:   Starting npPlace at level 2, MEM:1716.2M
[03/22 15:28:50     55s] Iteration  1: Total net bbox = 2.007e+05 (7.60e+04 1.25e+05)
[03/22 15:28:50     55s]               Est.  stn bbox = 2.379e+05 (1.06e+05 1.32e+05)
[03/22 15:28:50     55s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1750.2M
[03/22 15:28:50     55s] Iteration  2: Total net bbox = 2.007e+05 (7.60e+04 1.25e+05)
[03/22 15:28:50     55s]               Est.  stn bbox = 2.379e+05 (1.06e+05 1.32e+05)
[03/22 15:28:50     55s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1750.2M
[03/22 15:28:50     55s] OPERPROF:     Starting InitSKP at level 3, MEM:1882.8M
[03/22 15:28:59     69s] *** Finished SKP initialization (cpu=0:00:14.0, real=0:00:09.0)***
[03/22 15:28:59     69s] OPERPROF:     Finished InitSKP at level 3, CPU:14.020, REAL:8.941, MEM:2467.1M
[03/22 15:29:00     71s] exp_mt_sequential is set from setPlaceMode option to 1
[03/22 15:29:00     71s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[03/22 15:29:00     71s] place_exp_mt_interval set to default 32
[03/22 15:29:00     71s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/22 15:29:04     87s] Iteration  3: Total net bbox = 2.135e+05 (8.45e+04 1.29e+05)
[03/22 15:29:04     87s]               Est.  stn bbox = 2.715e+05 (1.17e+05 1.54e+05)
[03/22 15:29:04     87s]               cpu = 0:00:32.0 real = 0:00:14.0 mem = 2561.5M
[03/22 15:29:29    175s] Iteration  4: Total net bbox = 3.203e+05 (1.15e+05 2.05e+05)
[03/22 15:29:29    175s]               Est.  stn bbox = 4.149e+05 (1.47e+05 2.68e+05)
[03/22 15:29:29    175s]               cpu = 0:01:28 real = 0:00:25.0 mem = 2651.2M
[03/22 15:29:29    175s] Iteration  5: Total net bbox = 3.203e+05 (1.15e+05 2.05e+05)
[03/22 15:29:29    175s]               Est.  stn bbox = 4.149e+05 (1.47e+05 2.68e+05)
[03/22 15:29:29    175s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2651.2M
[03/22 15:29:29    175s] OPERPROF:   Finished npPlace at level 2, CPU:120.680, REAL:39.345, MEM:2539.2M
[03/22 15:29:29    175s] OPERPROF: Finished npMain at level 1, CPU:121.150, REAL:40.780, MEM:2539.2M
[03/22 15:29:29    175s] OPERPROF: Starting npMain at level 1, MEM:2539.2M
[03/22 15:29:29    176s] OPERPROF:   Starting npPlace at level 2, MEM:2635.2M
[03/22 15:29:43    227s] Iteration  6: Total net bbox = 3.836e+05 (1.80e+05 2.03e+05)
[03/22 15:29:43    227s]               Est.  stn bbox = 5.317e+05 (2.50e+05 2.82e+05)
[03/22 15:29:43    227s]               cpu = 0:00:50.5 real = 0:00:14.0 mem = 2663.2M
[03/22 15:29:43    227s] OPERPROF:   Finished npPlace at level 2, CPU:50.680, REAL:13.885, MEM:2567.2M
[03/22 15:29:43    227s] OPERPROF: Finished npMain at level 1, CPU:51.380, REAL:14.379, MEM:2439.2M
[03/22 15:29:43    227s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2439.2M
[03/22 15:29:43    227s] Starting Early Global Route rough congestion estimation: mem = 2439.2M
[03/22 15:29:43    227s] (I)       Started Loading and Dumping File ( Curr Mem: 2439.20 MB )
[03/22 15:29:43    227s] (I)       Reading DB...
[03/22 15:29:43    227s] (I)       Read data from FE... (mem=2439.2M)
[03/22 15:29:43    227s] (I)       Read nodes and places... (mem=2439.2M)
[03/22 15:29:43    227s] (I)       Done Read nodes and places (cpu=0.060s, mem=2439.2M)
[03/22 15:29:43    227s] (I)       Read nets... (mem=2439.2M)
[03/22 15:29:43    227s] (I)       Done Read nets (cpu=0.110s, mem=2439.2M)
[03/22 15:29:43    227s] (I)       Done Read data from FE (cpu=0.170s, mem=2439.2M)
[03/22 15:29:43    227s] (I)       before initializing RouteDB syMemory usage = 2439.2 MB
[03/22 15:29:43    227s] (I)       Print mode             : 2
[03/22 15:29:43    227s] (I)       Stop if highly congested: false
[03/22 15:29:43    227s] (I)       Honor MSV route constraint: false
[03/22 15:29:43    227s] (I)       Maximum routing layer  : 127
[03/22 15:29:43    227s] (I)       Minimum routing layer  : 2
[03/22 15:29:43    227s] (I)       Supply scale factor H  : 1.00
[03/22 15:29:43    227s] (I)       Supply scale factor V  : 1.00
[03/22 15:29:43    227s] (I)       Tracks used by clock wire: 0
[03/22 15:29:43    227s] (I)       Reverse direction      : 
[03/22 15:29:43    227s] (I)       Honor partition pin guides: true
[03/22 15:29:43    227s] (I)       Route selected nets only: false
[03/22 15:29:43    227s] (I)       Route secondary PG pins: false
[03/22 15:29:43    227s] (I)       Second PG max fanout   : 2147483647
[03/22 15:29:43    227s] (I)       Assign partition pins  : false
[03/22 15:29:43    227s] (I)       Support large GCell    : true
[03/22 15:29:43    227s] (I)       Number threads         : 8
[03/22 15:29:43    227s] (I)       Number of rows per GCell: 20
[03/22 15:29:43    227s] (I)       Max num rows per GCell : 32
[03/22 15:29:43    227s] (I)       Apply function for special wires: true
[03/22 15:29:43    227s] (I)       Layer by layer blockage reading: true
[03/22 15:29:43    227s] (I)       Offset calculation fix : true
[03/22 15:29:43    227s] (I)       Route stripe layer range: 
[03/22 15:29:43    227s] (I)       Honor partition fences : 
[03/22 15:29:43    227s] (I)       Honor partition pin    : 
[03/22 15:29:43    227s] (I)       Honor partition fences with feedthrough: 
[03/22 15:29:43    227s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:29:43    227s] (I)       Use row-based GCell size
[03/22 15:29:43    227s] (I)       Use row-based GCell align
[03/22 15:29:43    227s] (I)       GCell unit size   : 3600
[03/22 15:29:43    227s] (I)       GCell multiplier  : 20
[03/22 15:29:43    227s] (I)       GCell row height  : 3600
[03/22 15:29:43    227s] (I)       Actual row height : 3600
[03/22 15:29:43    227s] (I)       GCell align ref   : 20000 20000
[03/22 15:29:43    227s] [NR-eGR] Track table information for default rule: 
[03/22 15:29:43    227s] [NR-eGR] M1 has no routable track
[03/22 15:29:43    227s] [NR-eGR] M2 has single uniform track structure
[03/22 15:29:43    227s] [NR-eGR] M3 has single uniform track structure
[03/22 15:29:43    227s] [NR-eGR] M4 has single uniform track structure
[03/22 15:29:43    227s] [NR-eGR] M5 has single uniform track structure
[03/22 15:29:43    227s] [NR-eGR] M6 has single uniform track structure
[03/22 15:29:43    227s] [NR-eGR] M7 has single uniform track structure
[03/22 15:29:43    227s] [NR-eGR] M8 has single uniform track structure
[03/22 15:29:43    227s] (I)       ===========================================================================
[03/22 15:29:43    227s] (I)       == Report All Rule Vias ==
[03/22 15:29:43    227s] (I)       ===========================================================================
[03/22 15:29:43    227s] (I)        Via Rule : (Default)
[03/22 15:29:43    227s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:29:43    227s] (I)       ---------------------------------------------------------------------------
[03/22 15:29:43    227s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:29:43    227s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:29:43    227s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:29:43    227s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:29:43    227s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:29:43    227s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:29:43    227s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:29:43    227s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:29:43    227s] (I)       ===========================================================================
[03/22 15:29:43    227s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2439.20 MB )
[03/22 15:29:43    227s] [NR-eGR] Read 32480 PG shapes
[03/22 15:29:43    227s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:43    227s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:29:43    227s] [NR-eGR] #Instance Blockages : 0
[03/22 15:29:43    227s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:29:43    227s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:29:43    227s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:29:43    227s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:29:43    227s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:29:43    227s] (I)       readDataFromPlaceDB
[03/22 15:29:43    227s] (I)       Read net information..
[03/22 15:29:44    227s] [NR-eGR] Read numTotalNets=39489  numIgnoredNets=0
[03/22 15:29:44    227s] (I)       Read testcase time = 0.020 seconds
[03/22 15:29:44    227s] 
[03/22 15:29:44    227s] (I)       early_global_route_priority property id does not exist.
[03/22 15:29:44    227s] (I)       Start initializing grid graph
[03/22 15:29:44    227s] (I)       End initializing grid graph
[03/22 15:29:44    227s] (I)       Model blockages into capacity
[03/22 15:29:44    227s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:29:44    227s] (I)       Started Modeling ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Started Modeling Layer 1 ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Started Modeling Layer 2 ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:29:44    227s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Started Modeling Layer 3 ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:29:44    227s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Started Modeling Layer 4 ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:29:44    227s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Started Modeling Layer 5 ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:29:44    227s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Started Modeling Layer 6 ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:29:44    227s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Started Modeling Layer 7 ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:29:44    227s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Started Modeling Layer 8 ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:29:44    227s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       -- layer congestion ratio --
[03/22 15:29:44    227s] (I)       Layer 1 : 0.100000
[03/22 15:29:44    227s] (I)       Layer 2 : 0.700000
[03/22 15:29:44    227s] (I)       Layer 3 : 0.700000
[03/22 15:29:44    227s] (I)       Layer 4 : 0.700000
[03/22 15:29:44    227s] (I)       Layer 5 : 0.700000
[03/22 15:29:44    227s] (I)       Layer 6 : 0.700000
[03/22 15:29:44    227s] (I)       Layer 7 : 0.700000
[03/22 15:29:44    227s] (I)       Layer 8 : 0.700000
[03/22 15:29:44    227s] (I)       ----------------------------
[03/22 15:29:44    227s] (I)       Number of ignored nets = 0
[03/22 15:29:44    227s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:29:44    227s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:29:44    227s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:29:44    227s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:29:44    227s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:29:44    227s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:29:44    227s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:29:44    227s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:29:44    227s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:29:44    227s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:29:44    227s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2439.2 MB
[03/22 15:29:44    227s] (I)       Ndr track 0 does not exist
[03/22 15:29:44    227s] (I)       Layer1  viaCost=300.00
[03/22 15:29:44    227s] (I)       Layer2  viaCost=100.00
[03/22 15:29:44    227s] (I)       Layer3  viaCost=100.00
[03/22 15:29:44    227s] (I)       Layer4  viaCost=100.00
[03/22 15:29:44    227s] (I)       Layer5  viaCost=100.00
[03/22 15:29:44    227s] (I)       Layer6  viaCost=200.00
[03/22 15:29:44    227s] (I)       Layer7  viaCost=100.00
[03/22 15:29:44    227s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:29:44    227s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:29:44    227s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:29:44    227s] (I)       Site width          :   400  (dbu)
[03/22 15:29:44    227s] (I)       Row height          :  3600  (dbu)
[03/22 15:29:44    227s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:29:44    227s] (I)       GCell width         : 72000  (dbu)
[03/22 15:29:44    227s] (I)       GCell height        : 72000  (dbu)
[03/22 15:29:44    227s] (I)       Grid                :    17    17     8
[03/22 15:29:44    227s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:29:44    227s] (I)       Vertical capacity   :     0 72000     0 72000     0 72000     0 72000
[03/22 15:29:44    227s] (I)       Horizontal capacity :     0     0 72000     0 72000     0 72000     0
[03/22 15:29:44    227s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:29:44    227s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:29:44    227s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:29:44    227s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:29:44    227s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:29:44    227s] (I)       Num tracks per GCell: 200.00 180.00 180.00 180.00 180.00 180.00 45.00 45.00
[03/22 15:29:44    227s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:29:44    227s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:29:44    227s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:29:44    227s] (I)       --------------------------------------------------------
[03/22 15:29:44    227s] 
[03/22 15:29:44    227s] [NR-eGR] ============ Routing rule table ============
[03/22 15:29:44    227s] [NR-eGR] Rule id: 0  Nets: 39489 
[03/22 15:29:44    227s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:29:44    227s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:29:44    227s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:29:44    227s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:29:44    227s] [NR-eGR] ========================================
[03/22 15:29:44    227s] [NR-eGR] 
[03/22 15:29:44    227s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:29:44    227s] (I)       blocked tracks on layer2 : = 9045 / 49691 (18.20%)
[03/22 15:29:44    227s] (I)       blocked tracks on layer3 : = 16352 / 49572 (32.99%)
[03/22 15:29:44    227s] (I)       blocked tracks on layer4 : = 9826 / 49691 (19.77%)
[03/22 15:29:44    227s] (I)       blocked tracks on layer5 : = 0 / 49572 (0.00%)
[03/22 15:29:44    227s] (I)       blocked tracks on layer6 : = 0 / 49691 (0.00%)
[03/22 15:29:44    227s] (I)       blocked tracks on layer7 : = 0 / 12393 (0.00%)
[03/22 15:29:44    227s] (I)       blocked tracks on layer8 : = 0 / 12410 (0.00%)
[03/22 15:29:44    227s] (I)       After initializing earlyGlobalRoute syMemory usage = 2439.2 MB
[03/22 15:29:44    227s] (I)       Finished Loading and Dumping File ( CPU: 0.26 sec, Real: 0.43 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       ============= Initialization =============
[03/22 15:29:44    227s] (I)       numLocalWires=170729  numGlobalNetBranches=38391  numLocalNetBranches=47401
[03/22 15:29:44    227s] (I)       totalPins=135133  totalGlobalPin=16102 (11.92%)
[03/22 15:29:44    227s] (I)       Started Build MST ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Generate topology with 8 threads
[03/22 15:29:44    227s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       total 2D Cap : 257456 = (108986 H, 148470 V)
[03/22 15:29:44    227s] (I)       ============  Phase 1a Route ============
[03/22 15:29:44    227s] (I)       Started Phase 1a ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/22 15:29:44    227s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2439.20 MB )
[03/22 15:29:44    227s] (I)       Usage: 12571 = (6341 H, 6230 V) = (5.82% H, 4.20% V) = (2.283e+05um H, 2.243e+05um V)
[03/22 15:29:44    227s] (I)       
[03/22 15:29:44    227s] (I)       ============  Phase 1b Route ============
[03/22 15:29:44    227s] (I)       Usage: 12571 = (6341 H, 6230 V) = (5.82% H, 4.20% V) = (2.283e+05um H, 2.243e+05um V)
[03/22 15:29:44    227s] (I)       
[03/22 15:29:44    227s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/22 15:29:44    227s] 
[03/22 15:29:44    227s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:29:44    227s] Finished Early Global Route rough congestion estimation: mem = 2439.2M
[03/22 15:29:44    227s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.330, REAL:0.491, MEM:2439.2M
[03/22 15:29:44    227s] earlyGlobalRoute rough estimation gcell size 20 row height
[03/22 15:29:44    227s] OPERPROF: Starting CDPad at level 1, MEM:2439.2M
[03/22 15:29:44    227s] CDPadU 0.633 -> 0.631. R=0.500, N=37622, GS=36.000
[03/22 15:29:44    227s] OPERPROF: Finished CDPad at level 1, CPU:0.170, REAL:0.155, MEM:2439.2M
[03/22 15:29:44    227s] OPERPROF: Starting npMain at level 1, MEM:2439.2M
[03/22 15:29:44    228s] OPERPROF:   Starting npPlace at level 2, MEM:2535.2M
[03/22 15:29:45    228s] OPERPROF:   Finished npPlace at level 2, CPU:0.500, REAL:0.422, MEM:2440.3M
[03/22 15:29:45    228s] OPERPROF: Finished npMain at level 1, CPU:1.220, REAL:0.950, MEM:2312.3M
[03/22 15:29:45    228s] Global placement CDP skipped at cutLevel 7.
[03/22 15:29:45    228s] Iteration  7: Total net bbox = 4.024e+05 (1.97e+05 2.05e+05)
[03/22 15:29:45    228s]               Est.  stn bbox = 5.503e+05 (2.66e+05 2.84e+05)
[03/22 15:29:45    228s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 2312.3M
[03/22 15:29:45    228s] Iteration  8: Total net bbox = 4.024e+05 (1.97e+05 2.05e+05)
[03/22 15:29:45    228s]               Est.  stn bbox = 5.503e+05 (2.66e+05 2.84e+05)
[03/22 15:29:45    228s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2312.3M
[03/22 15:29:45    229s] OPERPROF: Starting npMain at level 1, MEM:2312.3M
[03/22 15:29:45    229s] OPERPROF:   Starting npPlace at level 2, MEM:2408.3M
[03/22 15:29:59    280s] OPERPROF:   Finished npPlace at level 2, CPU:50.860, REAL:13.562, MEM:2561.4M
[03/22 15:29:59    280s] OPERPROF: Finished npMain at level 1, CPU:51.570, REAL:14.094, MEM:2433.3M
[03/22 15:29:59    280s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2433.3M
[03/22 15:29:59    280s] Starting Early Global Route rough congestion estimation: mem = 2433.3M
[03/22 15:29:59    280s] (I)       Started Loading and Dumping File ( Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Reading DB...
[03/22 15:29:59    280s] (I)       Read data from FE... (mem=2433.3M)
[03/22 15:29:59    280s] (I)       Read nodes and places... (mem=2433.3M)
[03/22 15:29:59    280s] (I)       Done Read nodes and places (cpu=0.070s, mem=2433.3M)
[03/22 15:29:59    280s] (I)       Read nets... (mem=2433.3M)
[03/22 15:29:59    280s] (I)       Done Read nets (cpu=0.120s, mem=2433.3M)
[03/22 15:29:59    280s] (I)       Done Read data from FE (cpu=0.190s, mem=2433.3M)
[03/22 15:29:59    280s] (I)       before initializing RouteDB syMemory usage = 2433.3 MB
[03/22 15:29:59    280s] (I)       Print mode             : 2
[03/22 15:29:59    280s] (I)       Stop if highly congested: false
[03/22 15:29:59    280s] (I)       Honor MSV route constraint: false
[03/22 15:29:59    280s] (I)       Maximum routing layer  : 127
[03/22 15:29:59    280s] (I)       Minimum routing layer  : 2
[03/22 15:29:59    280s] (I)       Supply scale factor H  : 1.00
[03/22 15:29:59    280s] (I)       Supply scale factor V  : 1.00
[03/22 15:29:59    280s] (I)       Tracks used by clock wire: 0
[03/22 15:29:59    280s] (I)       Reverse direction      : 
[03/22 15:29:59    280s] (I)       Honor partition pin guides: true
[03/22 15:29:59    280s] (I)       Route selected nets only: false
[03/22 15:29:59    280s] (I)       Route secondary PG pins: false
[03/22 15:29:59    280s] (I)       Second PG max fanout   : 2147483647
[03/22 15:29:59    280s] (I)       Assign partition pins  : false
[03/22 15:29:59    280s] (I)       Support large GCell    : true
[03/22 15:29:59    280s] (I)       Number threads         : 8
[03/22 15:29:59    280s] (I)       Number of rows per GCell: 10
[03/22 15:29:59    280s] (I)       Max num rows per GCell : 32
[03/22 15:29:59    280s] (I)       Apply function for special wires: true
[03/22 15:29:59    280s] (I)       Layer by layer blockage reading: true
[03/22 15:29:59    280s] (I)       Offset calculation fix : true
[03/22 15:29:59    280s] (I)       Route stripe layer range: 
[03/22 15:29:59    280s] (I)       Honor partition fences : 
[03/22 15:29:59    280s] (I)       Honor partition pin    : 
[03/22 15:29:59    280s] (I)       Honor partition fences with feedthrough: 
[03/22 15:29:59    280s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:29:59    280s] (I)       Use row-based GCell size
[03/22 15:29:59    280s] (I)       Use row-based GCell align
[03/22 15:29:59    280s] (I)       GCell unit size   : 3600
[03/22 15:29:59    280s] (I)       GCell multiplier  : 10
[03/22 15:29:59    280s] (I)       GCell row height  : 3600
[03/22 15:29:59    280s] (I)       Actual row height : 3600
[03/22 15:29:59    280s] (I)       GCell align ref   : 20000 20000
[03/22 15:29:59    280s] [NR-eGR] Track table information for default rule: 
[03/22 15:29:59    280s] [NR-eGR] M1 has no routable track
[03/22 15:29:59    280s] [NR-eGR] M2 has single uniform track structure
[03/22 15:29:59    280s] [NR-eGR] M3 has single uniform track structure
[03/22 15:29:59    280s] [NR-eGR] M4 has single uniform track structure
[03/22 15:29:59    280s] [NR-eGR] M5 has single uniform track structure
[03/22 15:29:59    280s] [NR-eGR] M6 has single uniform track structure
[03/22 15:29:59    280s] [NR-eGR] M7 has single uniform track structure
[03/22 15:29:59    280s] [NR-eGR] M8 has single uniform track structure
[03/22 15:29:59    280s] (I)       ===========================================================================
[03/22 15:29:59    280s] (I)       == Report All Rule Vias ==
[03/22 15:29:59    280s] (I)       ===========================================================================
[03/22 15:29:59    280s] (I)        Via Rule : (Default)
[03/22 15:29:59    280s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:29:59    280s] (I)       ---------------------------------------------------------------------------
[03/22 15:29:59    280s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:29:59    280s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:29:59    280s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:29:59    280s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:29:59    280s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:29:59    280s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:29:59    280s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:29:59    280s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:29:59    280s] (I)       ===========================================================================
[03/22 15:29:59    280s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] [NR-eGR] Read 32480 PG shapes
[03/22 15:29:59    280s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:29:59    280s] [NR-eGR] #Instance Blockages : 0
[03/22 15:29:59    280s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:29:59    280s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:29:59    280s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:29:59    280s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:29:59    280s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:29:59    280s] (I)       readDataFromPlaceDB
[03/22 15:29:59    280s] (I)       Read net information..
[03/22 15:29:59    280s] [NR-eGR] Read numTotalNets=39489  numIgnoredNets=0
[03/22 15:29:59    280s] (I)       Read testcase time = 0.020 seconds
[03/22 15:29:59    280s] 
[03/22 15:29:59    280s] (I)       early_global_route_priority property id does not exist.
[03/22 15:29:59    280s] (I)       Start initializing grid graph
[03/22 15:29:59    280s] (I)       End initializing grid graph
[03/22 15:29:59    280s] (I)       Model blockages into capacity
[03/22 15:29:59    280s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:29:59    280s] (I)       Started Modeling ( Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Started Modeling Layer 1 ( Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Started Modeling Layer 2 ( Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:29:59    280s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Started Modeling Layer 3 ( Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:29:59    280s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Started Modeling Layer 4 ( Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:29:59    280s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Started Modeling Layer 5 ( Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:29:59    280s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Started Modeling Layer 6 ( Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:29:59    280s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Started Modeling Layer 7 ( Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:29:59    280s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Started Modeling Layer 8 ( Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:29:59    280s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2433.32 MB )
[03/22 15:29:59    280s] (I)       -- layer congestion ratio --
[03/22 15:29:59    280s] (I)       Layer 1 : 0.100000
[03/22 15:29:59    280s] (I)       Layer 2 : 0.700000
[03/22 15:29:59    280s] (I)       Layer 3 : 0.700000
[03/22 15:29:59    280s] (I)       Layer 4 : 0.700000
[03/22 15:29:59    280s] (I)       Layer 5 : 0.700000
[03/22 15:29:59    280s] (I)       Layer 6 : 0.700000
[03/22 15:29:59    280s] (I)       Layer 7 : 0.700000
[03/22 15:29:59    280s] (I)       Layer 8 : 0.700000
[03/22 15:29:59    280s] (I)       ----------------------------
[03/22 15:29:59    280s] (I)       Number of ignored nets = 0
[03/22 15:29:59    280s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:29:59    280s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:29:59    280s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:29:59    280s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:29:59    280s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:29:59    280s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:29:59    280s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:29:59    280s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:29:59    280s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:29:59    280s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:29:59    280s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2433.3 MB
[03/22 15:29:59    280s] (I)       Ndr track 0 does not exist
[03/22 15:29:59    280s] (I)       Layer1  viaCost=300.00
[03/22 15:29:59    280s] (I)       Layer2  viaCost=100.00
[03/22 15:29:59    280s] (I)       Layer3  viaCost=100.00
[03/22 15:29:59    280s] (I)       Layer4  viaCost=100.00
[03/22 15:29:59    280s] (I)       Layer5  viaCost=100.00
[03/22 15:29:59    280s] (I)       Layer6  viaCost=200.00
[03/22 15:29:59    280s] (I)       Layer7  viaCost=100.00
[03/22 15:29:59    280s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:29:59    280s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:29:59    280s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:29:59    280s] (I)       Site width          :   400  (dbu)
[03/22 15:29:59    280s] (I)       Row height          :  3600  (dbu)
[03/22 15:29:59    280s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:29:59    280s] (I)       GCell width         : 36000  (dbu)
[03/22 15:29:59    280s] (I)       GCell height        : 36000  (dbu)
[03/22 15:29:59    280s] (I)       Grid                :    33    33     8
[03/22 15:29:59    280s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:29:59    280s] (I)       Vertical capacity   :     0 36000     0 36000     0 36000     0 36000
[03/22 15:29:59    280s] (I)       Horizontal capacity :     0     0 36000     0 36000     0 36000     0
[03/22 15:29:59    280s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:29:59    280s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:29:59    280s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:29:59    280s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:29:59    280s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:29:59    280s] (I)       Num tracks per GCell: 100.00 90.00 90.00 90.00 90.00 90.00 22.50 22.50
[03/22 15:29:59    280s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:29:59    280s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:30:00    280s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:30:00    280s] (I)       --------------------------------------------------------
[03/22 15:30:00    280s] 
[03/22 15:30:00    280s] [NR-eGR] ============ Routing rule table ============
[03/22 15:30:00    280s] [NR-eGR] Rule id: 0  Nets: 39489 
[03/22 15:30:00    280s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:30:00    280s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:30:00    280s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:30:00    280s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:30:00    280s] [NR-eGR] ========================================
[03/22 15:30:00    280s] [NR-eGR] 
[03/22 15:30:00    280s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:30:00    280s] (I)       blocked tracks on layer2 : = 17205 / 96459 (17.84%)
[03/22 15:30:00    280s] (I)       blocked tracks on layer3 : = 22484 / 96228 (23.37%)
[03/22 15:30:00    280s] (I)       blocked tracks on layer4 : = 19074 / 96459 (19.77%)
[03/22 15:30:00    280s] (I)       blocked tracks on layer5 : = 0 / 96228 (0.00%)
[03/22 15:30:00    280s] (I)       blocked tracks on layer6 : = 0 / 96459 (0.00%)
[03/22 15:30:00    280s] (I)       blocked tracks on layer7 : = 0 / 24057 (0.00%)
[03/22 15:30:00    280s] (I)       blocked tracks on layer8 : = 0 / 24090 (0.00%)
[03/22 15:30:00    280s] (I)       After initializing earlyGlobalRoute syMemory usage = 2433.3 MB
[03/22 15:30:00    280s] (I)       Finished Loading and Dumping File ( CPU: 0.30 sec, Real: 0.47 sec, Curr Mem: 2433.32 MB )
[03/22 15:30:00    280s] (I)       ============= Initialization =============
[03/22 15:30:00    280s] (I)       numLocalWires=148427  numGlobalNetBranches=37120  numLocalNetBranches=37265
[03/22 15:30:00    280s] (I)       totalPins=135133  totalGlobalPin=32362 (23.95%)
[03/22 15:30:00    280s] (I)       Started Build MST ( Curr Mem: 2433.32 MB )
[03/22 15:30:00    280s] (I)       Generate topology with 8 threads
[03/22 15:30:00    280s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2433.33 MB )
[03/22 15:30:00    280s] (I)       total 2D Cap : 498978 = (211543 H, 287435 V)
[03/22 15:30:00    280s] (I)       ============  Phase 1a Route ============
[03/22 15:30:00    280s] (I)       Started Phase 1a ( Curr Mem: 2433.33 MB )
[03/22 15:30:00    280s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2433.33 MB )
[03/22 15:30:00    280s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2433.33 MB )
[03/22 15:30:00    280s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/22 15:30:00    280s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2433.33 MB )
[03/22 15:30:00    280s] (I)       Usage: 30124 = (15066 H, 15058 V) = (7.12% H, 5.24% V) = (2.712e+05um H, 2.710e+05um V)
[03/22 15:30:00    280s] (I)       
[03/22 15:30:00    280s] (I)       ============  Phase 1b Route ============
[03/22 15:30:00    280s] (I)       Usage: 30124 = (15066 H, 15058 V) = (7.12% H, 5.24% V) = (2.712e+05um H, 2.710e+05um V)
[03/22 15:30:00    280s] (I)       
[03/22 15:30:00    280s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/22 15:30:00    280s] 
[03/22 15:30:00    280s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:30:00    280s] Finished Early Global Route rough congestion estimation: mem = 2433.3M
[03/22 15:30:00    280s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.390, REAL:0.551, MEM:2433.3M
[03/22 15:30:00    280s] earlyGlobalRoute rough estimation gcell size 10 row height
[03/22 15:30:00    280s] OPERPROF: Starting CDPad at level 1, MEM:2433.3M
[03/22 15:30:00    281s] CDPadU 0.631 -> 0.630. R=0.500, N=37622, GS=18.000
[03/22 15:30:00    281s] OPERPROF: Finished CDPad at level 1, CPU:0.190, REAL:0.185, MEM:2433.3M
[03/22 15:30:00    281s] OPERPROF: Starting npMain at level 1, MEM:2433.3M
[03/22 15:30:00    281s] OPERPROF:   Starting npPlace at level 2, MEM:2529.3M
[03/22 15:30:01    282s] OPERPROF:   Finished npPlace at level 2, CPU:0.500, REAL:0.447, MEM:2425.3M
[03/22 15:30:01    282s] OPERPROF: Finished npMain at level 1, CPU:1.210, REAL:0.971, MEM:2297.3M
[03/22 15:30:01    282s] Global placement CDP skipped at cutLevel 9.
[03/22 15:30:01    282s] Iteration  9: Total net bbox = 4.399e+05 (2.18e+05 2.22e+05)
[03/22 15:30:01    282s]               Est.  stn bbox = 6.041e+05 (2.97e+05 3.07e+05)
[03/22 15:30:01    282s]               cpu = 0:00:53.5 real = 0:00:16.0 mem = 2297.3M
[03/22 15:30:01    282s] Iteration 10: Total net bbox = 4.399e+05 (2.18e+05 2.22e+05)
[03/22 15:30:01    282s]               Est.  stn bbox = 6.041e+05 (2.97e+05 3.07e+05)
[03/22 15:30:01    282s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2297.3M
[03/22 15:30:01    282s] OPERPROF: Starting npMain at level 1, MEM:2297.3M
[03/22 15:30:01    283s] OPERPROF:   Starting npPlace at level 2, MEM:2393.3M
[03/22 15:30:17    339s] OPERPROF:   Finished npPlace at level 2, CPU:56.550, REAL:15.209, MEM:2562.5M
[03/22 15:30:17    339s] OPERPROF: Finished npMain at level 1, CPU:57.260, REAL:15.722, MEM:2434.4M
[03/22 15:30:17    339s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2434.4M
[03/22 15:30:17    339s] Starting Early Global Route rough congestion estimation: mem = 2434.4M
[03/22 15:30:17    339s] (I)       Started Loading and Dumping File ( Curr Mem: 2434.45 MB )
[03/22 15:30:17    339s] (I)       Reading DB...
[03/22 15:30:17    339s] (I)       Read data from FE... (mem=2434.4M)
[03/22 15:30:17    339s] (I)       Read nodes and places... (mem=2434.4M)
[03/22 15:30:17    339s] (I)       Done Read nodes and places (cpu=0.050s, mem=2434.4M)
[03/22 15:30:17    339s] (I)       Read nets... (mem=2434.4M)
[03/22 15:30:17    340s] (I)       Done Read nets (cpu=0.130s, mem=2434.4M)
[03/22 15:30:17    340s] (I)       Done Read data from FE (cpu=0.180s, mem=2434.4M)
[03/22 15:30:17    340s] (I)       before initializing RouteDB syMemory usage = 2434.4 MB
[03/22 15:30:17    340s] (I)       Print mode             : 2
[03/22 15:30:17    340s] (I)       Stop if highly congested: false
[03/22 15:30:17    340s] (I)       Honor MSV route constraint: false
[03/22 15:30:17    340s] (I)       Maximum routing layer  : 127
[03/22 15:30:17    340s] (I)       Minimum routing layer  : 2
[03/22 15:30:17    340s] (I)       Supply scale factor H  : 1.00
[03/22 15:30:17    340s] (I)       Supply scale factor V  : 1.00
[03/22 15:30:17    340s] (I)       Tracks used by clock wire: 0
[03/22 15:30:17    340s] (I)       Reverse direction      : 
[03/22 15:30:17    340s] (I)       Honor partition pin guides: true
[03/22 15:30:17    340s] (I)       Route selected nets only: false
[03/22 15:30:17    340s] (I)       Route secondary PG pins: false
[03/22 15:30:17    340s] (I)       Second PG max fanout   : 2147483647
[03/22 15:30:17    340s] (I)       Assign partition pins  : false
[03/22 15:30:17    340s] (I)       Support large GCell    : true
[03/22 15:30:17    340s] (I)       Number threads         : 8
[03/22 15:30:17    340s] (I)       Number of rows per GCell: 5
[03/22 15:30:17    340s] (I)       Max num rows per GCell : 32
[03/22 15:30:17    340s] (I)       Apply function for special wires: true
[03/22 15:30:17    340s] (I)       Layer by layer blockage reading: true
[03/22 15:30:17    340s] (I)       Offset calculation fix : true
[03/22 15:30:17    340s] (I)       Route stripe layer range: 
[03/22 15:30:17    340s] (I)       Honor partition fences : 
[03/22 15:30:17    340s] (I)       Honor partition pin    : 
[03/22 15:30:17    340s] (I)       Honor partition fences with feedthrough: 
[03/22 15:30:17    340s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:30:17    340s] (I)       Use row-based GCell size
[03/22 15:30:17    340s] (I)       Use row-based GCell align
[03/22 15:30:17    340s] (I)       GCell unit size   : 3600
[03/22 15:30:17    340s] (I)       GCell multiplier  : 5
[03/22 15:30:17    340s] (I)       GCell row height  : 3600
[03/22 15:30:17    340s] (I)       Actual row height : 3600
[03/22 15:30:17    340s] (I)       GCell align ref   : 20000 20000
[03/22 15:30:17    340s] [NR-eGR] Track table information for default rule: 
[03/22 15:30:17    340s] [NR-eGR] M1 has no routable track
[03/22 15:30:17    340s] [NR-eGR] M2 has single uniform track structure
[03/22 15:30:17    340s] [NR-eGR] M3 has single uniform track structure
[03/22 15:30:17    340s] [NR-eGR] M4 has single uniform track structure
[03/22 15:30:17    340s] [NR-eGR] M5 has single uniform track structure
[03/22 15:30:17    340s] [NR-eGR] M6 has single uniform track structure
[03/22 15:30:17    340s] [NR-eGR] M7 has single uniform track structure
[03/22 15:30:17    340s] [NR-eGR] M8 has single uniform track structure
[03/22 15:30:17    340s] (I)       ===========================================================================
[03/22 15:30:17    340s] (I)       == Report All Rule Vias ==
[03/22 15:30:17    340s] (I)       ===========================================================================
[03/22 15:30:17    340s] (I)        Via Rule : (Default)
[03/22 15:30:17    340s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:30:17    340s] (I)       ---------------------------------------------------------------------------
[03/22 15:30:17    340s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:30:17    340s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:30:17    340s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:30:17    340s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:30:17    340s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:30:17    340s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:30:17    340s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:30:17    340s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:30:17    340s] (I)       ===========================================================================
[03/22 15:30:17    340s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2434.45 MB )
[03/22 15:30:17    340s] [NR-eGR] Read 32480 PG shapes
[03/22 15:30:17    340s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2434.45 MB )
[03/22 15:30:17    340s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:30:17    340s] [NR-eGR] #Instance Blockages : 0
[03/22 15:30:17    340s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:30:17    340s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:30:17    340s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:30:17    340s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:30:17    340s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:30:17    340s] (I)       readDataFromPlaceDB
[03/22 15:30:17    340s] (I)       Read net information..
[03/22 15:30:17    340s] [NR-eGR] Read numTotalNets=39489  numIgnoredNets=0
[03/22 15:30:17    340s] (I)       Read testcase time = 0.010 seconds
[03/22 15:30:17    340s] 
[03/22 15:30:17    340s] (I)       early_global_route_priority property id does not exist.
[03/22 15:30:17    340s] (I)       Start initializing grid graph
[03/22 15:30:17    340s] (I)       End initializing grid graph
[03/22 15:30:17    340s] (I)       Model blockages into capacity
[03/22 15:30:17    340s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:30:17    340s] (I)       Started Modeling ( Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Started Modeling Layer 1 ( Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Started Modeling Layer 2 ( Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:30:17    340s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Started Modeling Layer 3 ( Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:30:17    340s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Started Modeling Layer 4 ( Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:30:17    340s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Started Modeling Layer 5 ( Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:30:17    340s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Started Modeling Layer 6 ( Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:30:17    340s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Started Modeling Layer 7 ( Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:30:17    340s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Started Modeling Layer 8 ( Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:30:17    340s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       -- layer congestion ratio --
[03/22 15:30:17    340s] (I)       Layer 1 : 0.100000
[03/22 15:30:17    340s] (I)       Layer 2 : 0.700000
[03/22 15:30:17    340s] (I)       Layer 3 : 0.700000
[03/22 15:30:17    340s] (I)       Layer 4 : 0.700000
[03/22 15:30:17    340s] (I)       Layer 5 : 0.700000
[03/22 15:30:17    340s] (I)       Layer 6 : 0.700000
[03/22 15:30:17    340s] (I)       Layer 7 : 0.700000
[03/22 15:30:17    340s] (I)       Layer 8 : 0.700000
[03/22 15:30:17    340s] (I)       ----------------------------
[03/22 15:30:17    340s] (I)       Number of ignored nets = 0
[03/22 15:30:17    340s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:30:17    340s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:30:17    340s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:30:17    340s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:30:17    340s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:30:17    340s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:30:17    340s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:30:17    340s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:30:17    340s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:30:17    340s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:30:17    340s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2443.2 MB
[03/22 15:30:17    340s] (I)       Ndr track 0 does not exist
[03/22 15:30:17    340s] (I)       Layer1  viaCost=300.00
[03/22 15:30:17    340s] (I)       Layer2  viaCost=100.00
[03/22 15:30:17    340s] (I)       Layer3  viaCost=100.00
[03/22 15:30:17    340s] (I)       Layer4  viaCost=100.00
[03/22 15:30:17    340s] (I)       Layer5  viaCost=100.00
[03/22 15:30:17    340s] (I)       Layer6  viaCost=200.00
[03/22 15:30:17    340s] (I)       Layer7  viaCost=100.00
[03/22 15:30:17    340s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:30:17    340s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:30:17    340s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:30:17    340s] (I)       Site width          :   400  (dbu)
[03/22 15:30:17    340s] (I)       Row height          :  3600  (dbu)
[03/22 15:30:17    340s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:30:17    340s] (I)       GCell width         : 18000  (dbu)
[03/22 15:30:17    340s] (I)       GCell height        : 18000  (dbu)
[03/22 15:30:17    340s] (I)       Grid                :    65    65     8
[03/22 15:30:17    340s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:30:17    340s] (I)       Vertical capacity   :     0 18000     0 18000     0 18000     0 18000
[03/22 15:30:17    340s] (I)       Horizontal capacity :     0     0 18000     0 18000     0 18000     0
[03/22 15:30:17    340s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:30:17    340s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:30:17    340s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:30:17    340s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:30:17    340s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:30:17    340s] (I)       Num tracks per GCell: 50.00 45.00 45.00 45.00 45.00 45.00 11.25 11.25
[03/22 15:30:17    340s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:30:17    340s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:30:17    340s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:30:17    340s] (I)       --------------------------------------------------------
[03/22 15:30:17    340s] 
[03/22 15:30:17    340s] [NR-eGR] ============ Routing rule table ============
[03/22 15:30:17    340s] [NR-eGR] Rule id: 0  Nets: 39489 
[03/22 15:30:17    340s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:30:17    340s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:30:17    340s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:30:17    340s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:30:17    340s] [NR-eGR] ========================================
[03/22 15:30:17    340s] [NR-eGR] 
[03/22 15:30:17    340s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:30:17    340s] (I)       blocked tracks on layer2 : = 33525 / 189995 (17.65%)
[03/22 15:30:17    340s] (I)       blocked tracks on layer3 : = 25039 / 189540 (13.21%)
[03/22 15:30:17    340s] (I)       blocked tracks on layer4 : = 37570 / 189995 (19.77%)
[03/22 15:30:17    340s] (I)       blocked tracks on layer5 : = 0 / 189540 (0.00%)
[03/22 15:30:17    340s] (I)       blocked tracks on layer6 : = 0 / 189995 (0.00%)
[03/22 15:30:17    340s] (I)       blocked tracks on layer7 : = 0 / 47385 (0.00%)
[03/22 15:30:17    340s] (I)       blocked tracks on layer8 : = 0 / 47450 (0.00%)
[03/22 15:30:17    340s] (I)       After initializing earlyGlobalRoute syMemory usage = 2443.2 MB
[03/22 15:30:17    340s] (I)       Finished Loading and Dumping File ( CPU: 0.28 sec, Real: 0.44 sec, Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       ============= Initialization =============
[03/22 15:30:17    340s] (I)       numLocalWires=118223  numGlobalNetBranches=32101  numLocalNetBranches=27163
[03/22 15:30:17    340s] (I)       totalPins=135133  totalGlobalPin=53918 (39.90%)
[03/22 15:30:17    340s] (I)       Started Build MST ( Curr Mem: 2443.19 MB )
[03/22 15:30:17    340s] (I)       Generate topology with 8 threads
[03/22 15:30:17    340s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2443.20 MB )
[03/22 15:30:17    340s] (I)       total 2D Cap : 981199 = (416218 H, 564981 V)
[03/22 15:30:17    340s] (I)       ============  Phase 1a Route ============
[03/22 15:30:17    340s] (I)       Started Phase 1a ( Curr Mem: 2443.20 MB )
[03/22 15:30:17    340s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2443.20 MB )
[03/22 15:30:17    340s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2443.20 MB )
[03/22 15:30:17    340s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/22 15:30:17    340s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2443.20 MB )
[03/22 15:30:17    340s] (I)       Usage: 62991 = (31000 H, 31991 V) = (7.45% H, 5.66% V) = (2.790e+05um H, 2.879e+05um V)
[03/22 15:30:17    340s] (I)       
[03/22 15:30:17    340s] (I)       ============  Phase 1b Route ============
[03/22 15:30:17    340s] (I)       Usage: 62991 = (31000 H, 31991 V) = (7.45% H, 5.66% V) = (2.790e+05um H, 2.879e+05um V)
[03/22 15:30:17    340s] (I)       
[03/22 15:30:17    340s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/22 15:30:17    340s] 
[03/22 15:30:17    340s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:30:17    340s] Finished Early Global Route rough congestion estimation: mem = 2443.2M
[03/22 15:30:17    340s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.390, REAL:0.528, MEM:2443.2M
[03/22 15:30:17    340s] earlyGlobalRoute rough estimation gcell size 5 row height
[03/22 15:30:17    340s] OPERPROF: Starting CDPad at level 1, MEM:2443.2M
[03/22 15:30:17    340s] CDPadU 0.630 -> 0.632. R=0.500, N=37622, GS=9.000
[03/22 15:30:17    340s] OPERPROF: Finished CDPad at level 1, CPU:0.210, REAL:0.192, MEM:2443.2M
[03/22 15:30:17    340s] OPERPROF: Starting npMain at level 1, MEM:2443.2M
[03/22 15:30:18    341s] OPERPROF:   Starting npPlace at level 2, MEM:2539.2M
[03/22 15:30:18    341s] OPERPROF:   Finished npPlace at level 2, CPU:0.450, REAL:0.437, MEM:2428.2M
[03/22 15:30:18    341s] OPERPROF: Finished npMain at level 1, CPU:1.210, REAL:0.980, MEM:2300.2M
[03/22 15:30:18    341s] Global placement CDP skipped at cutLevel 11.
[03/22 15:30:18    341s] Iteration 11: Total net bbox = 4.493e+05 (2.22e+05 2.27e+05)
[03/22 15:30:18    341s]               Est.  stn bbox = 6.168e+05 (3.02e+05 3.15e+05)
[03/22 15:30:18    341s]               cpu = 0:00:59.2 real = 0:00:17.0 mem = 2300.2M
[03/22 15:30:19    341s] Iteration 12: Total net bbox = 4.493e+05 (2.22e+05 2.27e+05)
[03/22 15:30:19    341s]               Est.  stn bbox = 6.168e+05 (3.02e+05 3.15e+05)
[03/22 15:30:19    341s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2300.2M
[03/22 15:30:19    341s] OPERPROF: Starting npMain at level 1, MEM:2300.2M
[03/22 15:30:19    342s] OPERPROF:   Starting npPlace at level 2, MEM:2396.2M
[03/22 15:31:14    538s] OPERPROF:   Finished npPlace at level 2, CPU:195.570, REAL:54.795, MEM:2455.2M
[03/22 15:31:14    538s] OPERPROF: Finished npMain at level 1, CPU:196.300, REAL:55.350, MEM:2327.1M
[03/22 15:31:14    538s] Iteration 13: Total net bbox = 4.931e+05 (2.40e+05 2.53e+05)
[03/22 15:31:14    538s]               Est.  stn bbox = 6.544e+05 (3.17e+05 3.38e+05)
[03/22 15:31:14    538s]               cpu = 0:03:16 real = 0:00:55.0 mem = 2327.1M
[03/22 15:31:14    538s] Iteration 14: Total net bbox = 4.931e+05 (2.40e+05 2.53e+05)
[03/22 15:31:14    538s]               Est.  stn bbox = 6.544e+05 (3.17e+05 3.38e+05)
[03/22 15:31:14    538s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2327.1M
[03/22 15:31:14    538s] [adp] clock
[03/22 15:31:14    538s] [adp] weight, nr nets, wire length
[03/22 15:31:14    538s] [adp]      0        3  2199.387500
[03/22 15:31:14    538s] [adp] data
[03/22 15:31:14    538s] [adp] weight, nr nets, wire length
[03/22 15:31:14    538s] [adp]      0    39486  490865.797500
[03/22 15:31:14    538s] [adp] 0.000000|0.000000|0.000000
[03/22 15:31:14    538s] Iteration 15: Total net bbox = 4.931e+05 (2.40e+05 2.53e+05)
[03/22 15:31:14    538s]               Est.  stn bbox = 6.544e+05 (3.17e+05 3.38e+05)
[03/22 15:31:14    538s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2327.1M
[03/22 15:31:14    538s] Clear WL Bound Manager after Global Placement... 
[03/22 15:31:14    538s] Finished Global Placement (cpu=0:08:04, real=0:02:26, mem=2327.1M)
[03/22 15:31:14    538s] Placement multithread real runtime: 0:02:26 with 8 threads.
[03/22 15:31:14    538s] 0 delay mode for cte disabled.
[03/22 15:31:14    538s] SKP cleared!
[03/22 15:31:14    538s] Info: 1 clock gating cells identified, 1 (on average) moved 7/7
[03/22 15:31:14    538s] net ignore based on current view = 0
[03/22 15:31:14    538s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1991.0M
[03/22 15:31:14    538s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1987.4M
[03/22 15:31:14    538s] Solver runtime cpu: 0:07:28 real: 0:02:00
[03/22 15:31:14    538s] Core Placement runtime cpu: 0:08:01 real: 0:02:23
[03/22 15:31:14    538s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1987.4M
[03/22 15:31:14    538s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1987.4M
[03/22 15:31:14    538s] z: 2, totalTracks: 1
[03/22 15:31:14    538s] z: 4, totalTracks: 1
[03/22 15:31:14    538s] z: 6, totalTracks: 1
[03/22 15:31:14    538s] z: 8, totalTracks: 1
[03/22 15:31:14    538s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:31:14    538s] All LLGs are deleted
[03/22 15:31:14    538s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1987.4M
[03/22 15:31:14    538s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1987.4M
[03/22 15:31:14    538s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1987.4M
[03/22 15:31:14    538s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1987.4M
[03/22 15:31:14    538s] Core basic site is core
[03/22 15:31:14    538s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:31:14    538s] SiteArray: use 3,846,144 bytes
[03/22 15:31:14    538s] SiteArray: current memory after site array memory allocation 1991.0M
[03/22 15:31:14    538s] SiteArray: FP blocked sites are writable
[03/22 15:31:14    538s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:31:14    538s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1991.0M
[03/22 15:31:14    538s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:31:14    538s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.120, REAL:0.018, MEM:1991.0M
[03/22 15:31:14    538s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.230, REAL:0.113, MEM:1991.0M
[03/22 15:31:15    538s] OPERPROF:       Starting CMU at level 4, MEM:1991.0M
[03/22 15:31:15    538s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:1991.0M
[03/22 15:31:15    538s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.250, REAL:0.134, MEM:1991.0M
[03/22 15:31:15    538s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1991.0MB).
[03/22 15:31:15    538s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.310, REAL:0.197, MEM:1991.0M
[03/22 15:31:15    538s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.310, REAL:0.198, MEM:1991.0M
[03/22 15:31:15    538s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.1
[03/22 15:31:15    538s] OPERPROF: Starting RefinePlace at level 1, MEM:1991.0M
[03/22 15:31:15    538s] *** Starting refinePlace (0:08:59 mem=1991.0M) ***
[03/22 15:31:15    538s] Total net bbox length = 4.931e+05 (2.398e+05 2.532e+05) (ext = 2.620e+04)
[03/22 15:31:15    538s] # spcSbClkGt: 1
[03/22 15:31:15    538s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:31:15    538s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1991.0M
[03/22 15:31:15    538s] Starting refinePlace ...
[03/22 15:31:15    539s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:31:15    539s]    Spread Effort: high, standalone mode, useDDP on.
[03/22 15:31:15    540s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:00.0, mem=1991.0MB) @(0:08:59 - 0:09:00).
[03/22 15:31:15    540s] Move report: preRPlace moves 37622 insts, mean move: 0.55 um, max move: 4.86 um
[03/22 15:31:15    540s] 	Max move on inst (core1_inst/qmem_instance/memory11_reg_12_): (83.38, 291.96) --> (84.00, 296.20)
[03/22 15:31:15    540s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/22 15:31:15    540s] wireLenOptFixPriorityInst 0 inst fixed
[03/22 15:31:15    540s] tweakage running in 8 threads.
[03/22 15:31:15    540s] Placement tweakage begins.
[03/22 15:31:15    540s] wire length = 6.632e+05
[03/22 15:31:18    546s] wire length = 6.368e+05
[03/22 15:31:18    546s] Placement tweakage ends.
[03/22 15:31:18    546s] Move report: tweak moves 6219 insts, mean move: 3.30 um, max move: 23.40 um
[03/22 15:31:18    546s] 	Max move on inst (core2_inst/psum_mem_instance/Q_reg_35_): (396.40, 40.60) --> (405.40, 55.00)
[03/22 15:31:18    546s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:06.7, real=0:00:03.0, mem=1991.0MB) @(0:09:00 - 0:09:07).
[03/22 15:31:18    546s] 
[03/22 15:31:18    546s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:31:19    548s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:31:19    548s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=1991.0MB) @(0:09:07 - 0:09:09).
[03/22 15:31:19    548s] Move report: Detail placement moves 37622 insts, mean move: 1.03 um, max move: 22.82 um
[03/22 15:31:19    548s] 	Max move on inst (core2_inst/psum_mem_instance/Q_reg_35_): (396.42, 41.16) --> (405.40, 55.00)
[03/22 15:31:19    548s] 	Runtime: CPU: 0:00:09.7 REAL: 0:00:04.0 MEM: 1991.0MB
[03/22 15:31:19    548s] Statistics of distance of Instance movement in refine placement:
[03/22 15:31:19    548s]   maximum (X+Y) =        22.82 um
[03/22 15:31:19    548s]   inst (core2_inst/psum_mem_instance/Q_reg_35_) with max move: (396.418, 41.16) -> (405.4, 55)
[03/22 15:31:19    548s]   mean    (X+Y) =         1.03 um
[03/22 15:31:19    548s] Summary Report:
[03/22 15:31:19    548s] Instances move: 37622 (out of 37622 movable)
[03/22 15:31:19    548s] Instances flipped: 0
[03/22 15:31:19    548s] Mean displacement: 1.03 um
[03/22 15:31:19    548s] Max displacement: 22.82 um (Instance: core2_inst/psum_mem_instance/Q_reg_35_) (396.418, 41.16) -> (405.4, 55)
[03/22 15:31:19    548s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/22 15:31:19    548s] Total instances moved : 37622
[03/22 15:31:19    548s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:9.670, REAL:4.419, MEM:1991.0M
[03/22 15:31:19    548s] Total net bbox length = 4.697e+05 (2.152e+05 2.546e+05) (ext = 2.635e+04)
[03/22 15:31:19    548s] Runtime: CPU: 0:00:09.7 REAL: 0:00:04.0 MEM: 1991.0MB
[03/22 15:31:19    548s] [CPU] RefinePlace/total (cpu=0:00:09.7, real=0:00:04.0, mem=1991.0MB) @(0:08:59 - 0:09:09).
[03/22 15:31:19    548s] *** Finished refinePlace (0:09:09 mem=1991.0M) ***
[03/22 15:31:19    548s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.1
[03/22 15:31:19    548s] OPERPROF: Finished RefinePlace at level 1, CPU:9.760, REAL:4.516, MEM:1991.0M
[03/22 15:31:19    548s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1991.0M
[03/22 15:31:19    548s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1991.0M
[03/22 15:31:19    548s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.016, MEM:1987.4M
[03/22 15:31:19    548s] All LLGs are deleted
[03/22 15:31:19    548s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1987.4M
[03/22 15:31:19    548s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1987.4M
[03/22 15:31:19    548s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.044, MEM:1987.4M
[03/22 15:31:19    548s] *** Finished Initial Placement (cpu=0:08:15, real=0:02:32, mem=1987.4M) ***
[03/22 15:31:19    548s] z: 2, totalTracks: 1
[03/22 15:31:19    548s] z: 4, totalTracks: 1
[03/22 15:31:19    548s] z: 6, totalTracks: 1
[03/22 15:31:19    548s] z: 8, totalTracks: 1
[03/22 15:31:19    548s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:31:19    548s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1987.4M
[03/22 15:31:19    548s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1987.4M
[03/22 15:31:19    548s] Core basic site is core
[03/22 15:31:19    548s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:31:19    548s] SiteArray: use 3,846,144 bytes
[03/22 15:31:19    548s] SiteArray: current memory after site array memory allocation 1991.0M
[03/22 15:31:19    548s] SiteArray: FP blocked sites are writable
[03/22 15:31:19    548s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:31:19    548s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1991.0M
[03/22 15:31:19    548s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:31:19    548s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.140, REAL:0.022, MEM:1991.0M
[03/22 15:31:19    548s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.260, REAL:0.118, MEM:1991.0M
[03/22 15:31:19    548s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.270, REAL:0.130, MEM:1991.0M
[03/22 15:31:19    549s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1991.0M
[03/22 15:31:19    549s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.020, REAL:0.022, MEM:1991.0M
[03/22 15:31:19    549s] default core: bins with density > 0.750 = 24.32 % ( 249 / 1024 )
[03/22 15:31:19    549s] Density distribution unevenness ratio = 26.338%
[03/22 15:31:19    549s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1991.0M
[03/22 15:31:19    549s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1991.0M
[03/22 15:31:19    549s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1987.4M
[03/22 15:31:19    549s] All LLGs are deleted
[03/22 15:31:19    549s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1987.4M
[03/22 15:31:19    549s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1987.4M
[03/22 15:31:19    549s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.026, MEM:1987.4M
[03/22 15:31:19    549s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/22 15:31:19    549s] 
[03/22 15:31:19    549s] *** Start incrementalPlace ***
[03/22 15:31:19    549s] User Input Parameters:
[03/22 15:31:19    549s] - Congestion Driven    : On
[03/22 15:31:19    549s] - Timing Driven        : On
[03/22 15:31:19    549s] - Area-Violation Based : On
[03/22 15:31:19    549s] - Start Rollback Level : -5
[03/22 15:31:19    549s] - Legalized            : On
[03/22 15:31:19    549s] - Window Based         : Off
[03/22 15:31:19    549s] - eDen incr mode       : Off
[03/22 15:31:19    549s] - Small incr mode      : Off
[03/22 15:31:19    549s] 
[03/22 15:31:19    549s] Init WL Bound for IncrIp in placeDesign ... 
[03/22 15:31:19    549s] No Views given, use default active views for adaptive view pruning
[03/22 15:31:19    549s] SKP will enable view:
[03/22 15:31:19    549s]   WC_VIEW
[03/22 15:31:19    549s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1987.4M
[03/22 15:31:19    549s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.016, MEM:1987.4M
[03/22 15:31:19    549s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1987.4M
[03/22 15:31:19    549s] Starting Early Global Route congestion estimation: mem = 1987.4M
[03/22 15:31:19    549s] (I)       Started Loading and Dumping File ( Curr Mem: 1987.37 MB )
[03/22 15:31:19    549s] (I)       Reading DB...
[03/22 15:31:19    549s] (I)       Read data from FE... (mem=1987.4M)
[03/22 15:31:19    549s] (I)       Read nodes and places... (mem=1987.4M)
[03/22 15:31:20    549s] (I)       Done Read nodes and places (cpu=0.050s, mem=1987.4M)
[03/22 15:31:20    549s] (I)       Read nets... (mem=1987.4M)
[03/22 15:31:20    549s] (I)       Done Read nets (cpu=0.110s, mem=1987.4M)
[03/22 15:31:20    549s] (I)       Done Read data from FE (cpu=0.160s, mem=1987.4M)
[03/22 15:31:20    549s] (I)       before initializing RouteDB syMemory usage = 1987.4 MB
[03/22 15:31:20    549s] (I)       Honor MSV route constraint: false
[03/22 15:31:20    549s] (I)       Maximum routing layer  : 127
[03/22 15:31:20    549s] (I)       Minimum routing layer  : 2
[03/22 15:31:20    549s] (I)       Supply scale factor H  : 1.00
[03/22 15:31:20    549s] (I)       Supply scale factor V  : 1.00
[03/22 15:31:20    549s] (I)       Tracks used by clock wire: 0
[03/22 15:31:20    549s] (I)       Reverse direction      : 
[03/22 15:31:20    549s] (I)       Honor partition pin guides: true
[03/22 15:31:20    549s] (I)       Route selected nets only: false
[03/22 15:31:20    549s] (I)       Route secondary PG pins: false
[03/22 15:31:20    549s] (I)       Second PG max fanout   : 2147483647
[03/22 15:31:20    549s] (I)       Number threads         : 8
[03/22 15:31:20    549s] (I)       Apply function for special wires: true
[03/22 15:31:20    549s] (I)       Layer by layer blockage reading: true
[03/22 15:31:20    549s] (I)       Offset calculation fix : true
[03/22 15:31:20    549s] (I)       Route stripe layer range: 
[03/22 15:31:20    549s] (I)       Honor partition fences : 
[03/22 15:31:20    549s] (I)       Honor partition pin    : 
[03/22 15:31:20    549s] (I)       Honor partition fences with feedthrough: 
[03/22 15:31:20    549s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:31:20    549s] (I)       Use row-based GCell size
[03/22 15:31:20    549s] (I)       Use row-based GCell align
[03/22 15:31:20    549s] (I)       GCell unit size   : 3600
[03/22 15:31:20    549s] (I)       GCell multiplier  : 1
[03/22 15:31:20    549s] (I)       GCell row height  : 3600
[03/22 15:31:20    549s] (I)       Actual row height : 3600
[03/22 15:31:20    549s] (I)       GCell align ref   : 20000 20000
[03/22 15:31:20    549s] [NR-eGR] Track table information for default rule: 
[03/22 15:31:20    549s] [NR-eGR] M1 has no routable track
[03/22 15:31:20    549s] [NR-eGR] M2 has single uniform track structure
[03/22 15:31:20    549s] [NR-eGR] M3 has single uniform track structure
[03/22 15:31:20    549s] [NR-eGR] M4 has single uniform track structure
[03/22 15:31:20    549s] [NR-eGR] M5 has single uniform track structure
[03/22 15:31:20    549s] [NR-eGR] M6 has single uniform track structure
[03/22 15:31:20    549s] [NR-eGR] M7 has single uniform track structure
[03/22 15:31:20    549s] [NR-eGR] M8 has single uniform track structure
[03/22 15:31:20    549s] (I)       ===========================================================================
[03/22 15:31:20    549s] (I)       == Report All Rule Vias ==
[03/22 15:31:20    549s] (I)       ===========================================================================
[03/22 15:31:20    549s] (I)        Via Rule : (Default)
[03/22 15:31:20    549s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:31:20    549s] (I)       ---------------------------------------------------------------------------
[03/22 15:31:20    549s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:31:20    549s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:31:20    549s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:31:20    549s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:31:20    549s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:31:20    549s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:31:20    549s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:31:20    549s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:31:20    549s] (I)       ===========================================================================
[03/22 15:31:20    549s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] [NR-eGR] Read 32480 PG shapes
[03/22 15:31:20    549s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:31:20    549s] [NR-eGR] #Instance Blockages : 0
[03/22 15:31:20    549s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:31:20    549s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:31:20    549s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:31:20    549s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:31:20    549s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:31:20    549s] (I)       readDataFromPlaceDB
[03/22 15:31:20    549s] (I)       Read net information..
[03/22 15:31:20    549s] [NR-eGR] Read numTotalNets=39489  numIgnoredNets=0
[03/22 15:31:20    549s] (I)       Read testcase time = 0.010 seconds
[03/22 15:31:20    549s] 
[03/22 15:31:20    549s] (I)       early_global_route_priority property id does not exist.
[03/22 15:31:20    549s] (I)       Start initializing grid graph
[03/22 15:31:20    549s] (I)       End initializing grid graph
[03/22 15:31:20    549s] (I)       Model blockages into capacity
[03/22 15:31:20    549s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:31:20    549s] (I)       Started Modeling ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Started Modeling Layer 1 ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Started Modeling Layer 2 ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:31:20    549s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Started Modeling Layer 3 ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:31:20    549s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Started Modeling Layer 4 ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:31:20    549s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Started Modeling Layer 5 ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:31:20    549s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Started Modeling Layer 6 ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:31:20    549s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Started Modeling Layer 7 ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:31:20    549s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Started Modeling Layer 8 ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:31:20    549s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       -- layer congestion ratio --
[03/22 15:31:20    549s] (I)       Layer 1 : 0.100000
[03/22 15:31:20    549s] (I)       Layer 2 : 0.700000
[03/22 15:31:20    549s] (I)       Layer 3 : 0.700000
[03/22 15:31:20    549s] (I)       Layer 4 : 0.700000
[03/22 15:31:20    549s] (I)       Layer 5 : 0.700000
[03/22 15:31:20    549s] (I)       Layer 6 : 0.700000
[03/22 15:31:20    549s] (I)       Layer 7 : 0.700000
[03/22 15:31:20    549s] (I)       Layer 8 : 0.700000
[03/22 15:31:20    549s] (I)       ----------------------------
[03/22 15:31:20    549s] (I)       Number of ignored nets = 0
[03/22 15:31:20    549s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:31:20    549s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:31:20    549s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:31:20    549s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:31:20    549s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:31:20    549s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:31:20    549s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:31:20    549s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:31:20    549s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:31:20    549s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:31:20    549s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1987.4 MB
[03/22 15:31:20    549s] (I)       Ndr track 0 does not exist
[03/22 15:31:20    549s] (I)       Layer1  viaCost=300.00
[03/22 15:31:20    549s] (I)       Layer2  viaCost=100.00
[03/22 15:31:20    549s] (I)       Layer3  viaCost=100.00
[03/22 15:31:20    549s] (I)       Layer4  viaCost=100.00
[03/22 15:31:20    549s] (I)       Layer5  viaCost=100.00
[03/22 15:31:20    549s] (I)       Layer6  viaCost=200.00
[03/22 15:31:20    549s] (I)       Layer7  viaCost=100.00
[03/22 15:31:20    549s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:31:20    549s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:31:20    549s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:31:20    549s] (I)       Site width          :   400  (dbu)
[03/22 15:31:20    549s] (I)       Row height          :  3600  (dbu)
[03/22 15:31:20    549s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:31:20    549s] (I)       GCell width         :  3600  (dbu)
[03/22 15:31:20    549s] (I)       GCell height        :  3600  (dbu)
[03/22 15:31:20    549s] (I)       Grid                :   325   324     8
[03/22 15:31:20    549s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:31:20    549s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:31:20    549s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:31:20    549s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:31:20    549s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:31:20    549s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:31:20    549s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:31:20    549s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:31:20    549s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:31:20    549s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:31:20    549s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:31:20    549s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:31:20    549s] (I)       --------------------------------------------------------
[03/22 15:31:20    549s] 
[03/22 15:31:20    549s] [NR-eGR] ============ Routing rule table ============
[03/22 15:31:20    549s] [NR-eGR] Rule id: 0  Nets: 39489 
[03/22 15:31:20    549s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:31:20    549s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:31:20    549s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:31:20    549s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:31:20    549s] [NR-eGR] ========================================
[03/22 15:31:20    549s] [NR-eGR] 
[03/22 15:31:20    549s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:31:20    549s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 15:31:20    549s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 15:31:20    549s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 15:31:20    549s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:31:20    549s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:31:20    549s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:31:20    549s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:31:20    549s] (I)       After initializing earlyGlobalRoute syMemory usage = 1987.4 MB
[03/22 15:31:20    549s] (I)       Finished Loading and Dumping File ( CPU: 0.31 sec, Real: 0.39 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Started Global Routing ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       ============= Initialization =============
[03/22 15:31:20    549s] (I)       totalPins=135133  totalGlobalPin=132315 (97.91%)
[03/22 15:31:20    549s] (I)       Started Build MST ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Generate topology with 8 threads
[03/22 15:31:20    549s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 15:31:20    549s] [NR-eGR] Layer group 1: route 39489 net(s) in layer range [2, 8]
[03/22 15:31:20    549s] (I)       ============  Phase 1a Route ============
[03/22 15:31:20    549s] (I)       Started Phase 1a ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Usage: 341612 = (160487 H, 181125 V) = (7.67% H, 6.47% V) = (2.889e+05um H, 3.260e+05um V)
[03/22 15:31:20    549s] (I)       
[03/22 15:31:20    549s] (I)       ============  Phase 1b Route ============
[03/22 15:31:20    549s] (I)       Usage: 341612 = (160487 H, 181125 V) = (7.67% H, 6.47% V) = (2.889e+05um H, 3.260e+05um V)
[03/22 15:31:20    549s] (I)       
[03/22 15:31:20    549s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.149016e+05um
[03/22 15:31:20    549s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/22 15:31:20    549s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:31:20    549s] (I)       ============  Phase 1c Route ============
[03/22 15:31:20    549s] (I)       Usage: 341612 = (160487 H, 181125 V) = (7.67% H, 6.47% V) = (2.889e+05um H, 3.260e+05um V)
[03/22 15:31:20    549s] (I)       
[03/22 15:31:20    549s] (I)       ============  Phase 1d Route ============
[03/22 15:31:20    549s] (I)       Usage: 341612 = (160487 H, 181125 V) = (7.67% H, 6.47% V) = (2.889e+05um H, 3.260e+05um V)
[03/22 15:31:20    549s] (I)       
[03/22 15:31:20    549s] (I)       ============  Phase 1e Route ============
[03/22 15:31:20    549s] (I)       Started Phase 1e ( Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Usage: 341612 = (160487 H, 181125 V) = (7.67% H, 6.47% V) = (2.889e+05um H, 3.260e+05um V)
[03/22 15:31:20    549s] (I)       
[03/22 15:31:20    549s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.149016e+05um
[03/22 15:31:20    549s] [NR-eGR] 
[03/22 15:31:20    549s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    549s] (I)       Running layer assignment with 8 threads
[03/22 15:31:20    550s] (I)       Finished Phase 1l ( CPU: 0.70 sec, Real: 0.15 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    550s] (I)       ============  Phase 1l Route ============
[03/22 15:31:20    550s] (I)       
[03/22 15:31:20    550s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:31:20    550s] [NR-eGR]                        OverCon           OverCon            
[03/22 15:31:20    550s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/22 15:31:20    550s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/22 15:31:20    550s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:31:20    550s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:20    550s] [NR-eGR]      M2  (2)        97( 0.09%)         5( 0.00%)   ( 0.10%) 
[03/22 15:31:20    550s] [NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:20    550s] [NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/22 15:31:20    550s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:20    550s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:20    550s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:20    550s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:20    550s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:31:20    550s] [NR-eGR] Total              105( 0.01%)         5( 0.00%)   ( 0.02%) 
[03/22 15:31:20    550s] [NR-eGR] 
[03/22 15:31:20    550s] (I)       Finished Global Routing ( CPU: 0.96 sec, Real: 0.43 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:20    550s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 15:31:20    550s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:31:20    550s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:31:20    550s] Early Global Route congestion estimation runtime: 0.86 seconds, mem = 1987.4M
[03/22 15:31:20    550s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.300, REAL:0.862, MEM:1987.4M
[03/22 15:31:20    550s] OPERPROF: Starting HotSpotCal at level 1, MEM:1987.4M
[03/22 15:31:20    550s] [hotspot] +------------+---------------+---------------+
[03/22 15:31:20    550s] [hotspot] |            |   max hotspot | total hotspot |
[03/22 15:31:20    550s] [hotspot] +------------+---------------+---------------+
[03/22 15:31:20    550s] [hotspot] | normalized |          0.00 |          0.00 |
[03/22 15:31:20    550s] [hotspot] +------------+---------------+---------------+
[03/22 15:31:20    550s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 15:31:20    550s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 15:31:20    550s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.014, MEM:1987.4M
[03/22 15:31:20    550s] Skipped repairing congestion.
[03/22 15:31:20    550s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1987.4M
[03/22 15:31:20    550s] Starting Early Global Route wiring: mem = 1987.4M
[03/22 15:31:20    550s] (I)       ============= track Assignment ============
[03/22 15:31:20    550s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1987.36 MB )
[03/22 15:31:20    550s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1987.36 MB )
[03/22 15:31:20    550s] (I)       Started Greedy Track Assignment ( Curr Mem: 1987.36 MB )
[03/22 15:31:20    550s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 15:31:20    550s] (I)       Running track assignment with 8 threads
[03/22 15:31:20    550s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1987.36 MB )
[03/22 15:31:20    550s] (I)       Run Multi-thread track assignment
[03/22 15:31:21    551s] (I)       Finished Greedy Track Assignment ( CPU: 0.81 sec, Real: 0.15 sec, Curr Mem: 1987.37 MB )
[03/22 15:31:21    551s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:31:21    551s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 134829
[03/22 15:31:21    551s] [NR-eGR]     M2  (2V) length: 2.709506e+05um, number of vias: 202886
[03/22 15:31:21    551s] [NR-eGR]     M3  (3H) length: 2.772788e+05um, number of vias: 5107
[03/22 15:31:21    551s] [NR-eGR]     M4  (4V) length: 6.320361e+04um, number of vias: 1143
[03/22 15:31:21    551s] [NR-eGR]     M5  (5H) length: 2.179460e+04um, number of vias: 355
[03/22 15:31:21    551s] [NR-eGR]     M6  (6V) length: 6.912800e+03um, number of vias: 4
[03/22 15:31:21    551s] [NR-eGR]     M7  (7H) length: 1.924000e+02um, number of vias: 4
[03/22 15:31:21    551s] [NR-eGR]     M8  (8V) length: 5.120000e+01um, number of vias: 0
[03/22 15:31:21    551s] [NR-eGR] Total length: 6.403840e+05um, number of vias: 344328
[03/22 15:31:21    551s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:31:21    551s] [NR-eGR] Total eGR-routed clock nets wire length: 3.599940e+04um 
[03/22 15:31:21    551s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:31:21    551s] Early Global Route wiring runtime: 0.44 seconds, mem = 1805.4M
[03/22 15:31:21    551s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.180, REAL:0.444, MEM:1805.4M
[03/22 15:31:21    551s] Tdgp not successfully inited but do clear!
[03/22 15:31:21    551s] 0 delay mode for cte disabled.
[03/22 15:31:21    551s] SKP cleared!
[03/22 15:31:21    551s] 
[03/22 15:31:21    551s] *** Finished incrementalPlace (cpu=0:00:02.5, real=0:00:02.0)***
[03/22 15:31:21    551s] Tdgp not successfully inited but do clear!
[03/22 15:31:21    551s] 0 delay mode for cte disabled.
[03/22 15:31:21    551s] SKP cleared!
[03/22 15:31:21    551s] **placeDesign ... cpu = 0: 8:27, real = 0: 2:40, mem = 1793.4M **
[03/22 15:31:21    551s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 15:31:21    551s] VSMManager cleared!
[03/22 15:31:21    552s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1302.6M, totSessionCpu=0:09:12 **
[03/22 15:31:21    552s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 15:31:21    552s] GigaOpt running with 8 threads.
[03/22 15:31:21    552s] Info: 8 threads available for lower-level modules during optimization.
[03/22 15:31:21    552s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.4M
[03/22 15:31:21    552s] z: 2, totalTracks: 1
[03/22 15:31:21    552s] z: 4, totalTracks: 1
[03/22 15:31:21    552s] z: 6, totalTracks: 1
[03/22 15:31:21    552s] z: 8, totalTracks: 1
[03/22 15:31:21    552s] #spOpts: N=65 minPadR=1.1 
[03/22 15:31:21    552s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1793.4M
[03/22 15:31:21    552s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1793.4M
[03/22 15:31:21    552s] Core basic site is core
[03/22 15:31:21    552s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:31:21    552s] SiteArray: use 3,846,144 bytes
[03/22 15:31:21    552s] SiteArray: current memory after site array memory allocation 1797.0M
[03/22 15:31:21    552s] SiteArray: FP blocked sites are writable
[03/22 15:31:21    552s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:31:21    552s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1797.0M
[03/22 15:31:21    552s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:31:21    552s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.140, REAL:0.022, MEM:1797.0M
[03/22 15:31:21    552s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.250, REAL:0.115, MEM:1797.0M
[03/22 15:31:21    552s] OPERPROF:     Starting CMU at level 3, MEM:1797.0M
[03/22 15:31:21    552s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1797.0M
[03/22 15:31:21    552s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.270, REAL:0.131, MEM:1797.0M
[03/22 15:31:21    552s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1797.0MB).
[03/22 15:31:21    552s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.192, MEM:1797.0M
[03/22 15:31:21    552s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/22 15:31:21    552s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/22 15:31:21    552s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/22 15:31:21    552s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/22 15:31:21    552s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/22 15:31:21    552s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/22 15:31:21    552s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/22 15:31:21    552s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/22 15:31:21    552s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/22 15:31:21    552s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/22 15:31:21    552s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/22 15:31:21    552s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/22 15:31:21    552s] 	Cell FILL1_LL, site bcore.
[03/22 15:31:21    552s] 	Cell FILL_NW_HH, site bcore.
[03/22 15:31:21    552s] 	Cell FILL_NW_LL, site bcore.
[03/22 15:31:21    552s] 	Cell LVLLHCD1, site bcore.
[03/22 15:31:21    552s] 	Cell LVLLHCD2, site bcore.
[03/22 15:31:21    552s] 	Cell LVLLHCD4, site bcore.
[03/22 15:31:21    552s] 	Cell LVLLHCD8, site bcore.
[03/22 15:31:21    552s] 	Cell LVLLHD1, site bcore.
[03/22 15:31:21    552s] 	Cell LVLLHD2, site bcore.
[03/22 15:31:21    552s] 	Cell LVLLHD4, site bcore.
[03/22 15:31:21    552s] 	Cell LVLLHD8, site bcore.
[03/22 15:31:21    552s] .
[03/22 15:31:21    552s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1797.0M
[03/22 15:31:21    552s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.036, MEM:1797.0M
[03/22 15:31:21    552s] LayerId::1 widthSet size::4
[03/22 15:31:21    552s] LayerId::2 widthSet size::4
[03/22 15:31:21    552s] LayerId::3 widthSet size::4
[03/22 15:31:21    552s] LayerId::4 widthSet size::4
[03/22 15:31:21    552s] LayerId::5 widthSet size::4
[03/22 15:31:21    552s] LayerId::6 widthSet size::4
[03/22 15:31:21    552s] LayerId::7 widthSet size::4
[03/22 15:31:21    552s] LayerId::8 widthSet size::4
[03/22 15:31:21    552s] Updating RC grid for preRoute extraction ...
[03/22 15:31:21    552s] Initializing multi-corner capacitance tables ... 
[03/22 15:31:22    552s] Initializing multi-corner resistance tables ...
[03/22 15:31:22    553s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.227320 ; uaWl: 1.000000 ; uaWlH: 0.143905 ; aWlH: 0.000000 ; Pmax: 0.816900 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/22 15:31:22    553s] 
[03/22 15:31:22    553s] Creating Lib Analyzer ...
[03/22 15:31:22    553s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:31:22    553s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:31:22    553s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:31:22    553s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:31:22    553s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:31:22    553s] 
[03/22 15:31:23    554s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:14 mem=1805.1M
[03/22 15:31:23    554s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:14 mem=1805.1M
[03/22 15:31:23    554s] Creating Lib Analyzer, finished. 
[03/22 15:31:23    554s] #optDebug: fT-S <1 2 3 1 0>
[03/22 15:31:23    554s] Initializing cpe interface
[03/22 15:31:24    554s] Info: Begin MT loop @coeiCellPowerCachingJob with 8 threads.
[03/22 15:31:24    556s] Info: End MT loop @coeiCellPowerCachingJob.
[03/22 15:31:24    556s] Processing average sequential pin duty cycle 
[03/22 15:31:24    556s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 8 threads.
[03/22 15:31:25    559s] Info: End MT loop @coeiCellPinPowerCachingJob.
[03/22 15:31:25    559s] **optDesign ... cpu = 0:00:08, real = 0:00:04, mem = 1646.3M, totSessionCpu=0:09:20 **
[03/22 15:31:25    559s] *** optDesign -preCTS ***
[03/22 15:31:25    559s] DRC Margin: user margin 0.0; extra margin 0.2
[03/22 15:31:25    559s] Setup Target Slack: user slack 0; extra slack 0.0
[03/22 15:31:25    559s] Hold Target Slack: user slack 0
[03/22 15:31:25    559s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 15:31:25    559s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2109.1M
[03/22 15:31:25    559s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.088, MEM:2109.1M
[03/22 15:31:25    559s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2109.1M
[03/22 15:31:25    559s] All LLGs are deleted
[03/22 15:31:25    559s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2109.1M
[03/22 15:31:25    559s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2105.4M
[03/22 15:31:25    559s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2105.4M
[03/22 15:31:25    559s] ### Creating LA Mngr. totSessionCpu=0:09:20 mem=2105.4M
[03/22 15:31:25    559s] ### Creating LA Mngr, finished. totSessionCpu=0:09:20 mem=2105.4M
[03/22 15:31:25    559s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2105.39 MB )
[03/22 15:31:25    559s] (I)       Started Loading and Dumping File ( Curr Mem: 2105.39 MB )
[03/22 15:31:25    559s] (I)       Reading DB...
[03/22 15:31:25    559s] (I)       Read data from FE... (mem=2105.4M)
[03/22 15:31:25    559s] (I)       Read nodes and places... (mem=2105.4M)
[03/22 15:31:25    559s] (I)       Number of ignored instance 0
[03/22 15:31:25    559s] (I)       Number of inbound cells 0
[03/22 15:31:25    559s] (I)       numMoveCells=37622, numMacros=0  numPads=304  numMultiRowHeightInsts=0
[03/22 15:31:25    559s] (I)       cell height: 3600, count: 37622
[03/22 15:31:25    559s] (I)       Done Read nodes and places (cpu=0.050s, mem=2120.3M)
[03/22 15:31:25    559s] (I)       Read nets... (mem=2120.3M)
[03/22 15:31:25    560s] (I)       numNets=39489  ignoredNets=0
[03/22 15:31:25    560s] (I)       Done Read nets (cpu=0.130s, mem=2135.8M)
[03/22 15:31:25    560s] (I)       Read rows... (mem=2135.8M)
[03/22 15:31:25    560s] (I)       Done Read rows (cpu=0.000s, mem=2135.8M)
[03/22 15:31:25    560s] (I)       Identified Clock instances: Flop 10270, Clock buffer/inverter 0, Gate 0, Logic 1
[03/22 15:31:25    560s] (I)       Read module constraints... (mem=2135.8M)
[03/22 15:31:25    560s] (I)       Done Read module constraints (cpu=0.000s, mem=2135.8M)
[03/22 15:31:25    560s] (I)       Done Read data from FE (cpu=0.200s, mem=2135.8M)
[03/22 15:31:25    560s] (I)       before initializing RouteDB syMemory usage = 2135.8 MB
[03/22 15:31:25    560s] (I)       Honor MSV route constraint: false
[03/22 15:31:25    560s] (I)       Maximum routing layer  : 127
[03/22 15:31:25    560s] (I)       Minimum routing layer  : 2
[03/22 15:31:25    560s] (I)       Supply scale factor H  : 1.00
[03/22 15:31:25    560s] (I)       Supply scale factor V  : 1.00
[03/22 15:31:25    560s] (I)       Tracks used by clock wire: 0
[03/22 15:31:25    560s] (I)       Reverse direction      : 
[03/22 15:31:25    560s] (I)       Honor partition pin guides: true
[03/22 15:31:25    560s] (I)       Route selected nets only: false
[03/22 15:31:25    560s] (I)       Route secondary PG pins: false
[03/22 15:31:25    560s] (I)       Second PG max fanout   : 2147483647
[03/22 15:31:25    560s] (I)       Buffering-aware routing: true
[03/22 15:31:25    560s] (I)       Spread congestion away from blockages: true
[03/22 15:31:25    560s] (I)       Number threads         : 8
[03/22 15:31:25    560s] (I)       Overflow penalty cost  : 10
[03/22 15:31:25    560s] (I)       punchThroughDistance   : 5581.25
[03/22 15:31:25    560s] (I)       source-to-sink ratio   : 0.30
[03/22 15:31:25    560s] (I)       Apply function for special wires: true
[03/22 15:31:25    560s] (I)       Layer by layer blockage reading: true
[03/22 15:31:25    560s] (I)       Offset calculation fix : true
[03/22 15:31:25    560s] (I)       Route stripe layer range: 
[03/22 15:31:25    560s] (I)       Honor partition fences : 
[03/22 15:31:25    560s] (I)       Honor partition pin    : 
[03/22 15:31:25    560s] (I)       Honor partition fences with feedthrough: 
[03/22 15:31:25    560s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:31:25    560s] (I)       Use row-based GCell size
[03/22 15:31:25    560s] (I)       Use row-based GCell align
[03/22 15:31:25    560s] (I)       GCell unit size   : 3600
[03/22 15:31:25    560s] (I)       GCell multiplier  : 1
[03/22 15:31:25    560s] (I)       GCell row height  : 3600
[03/22 15:31:25    560s] (I)       Actual row height : 3600
[03/22 15:31:25    560s] (I)       GCell align ref   : 20000 20000
[03/22 15:31:25    560s] [NR-eGR] Track table information for default rule: 
[03/22 15:31:25    560s] [NR-eGR] M1 has no routable track
[03/22 15:31:25    560s] [NR-eGR] M2 has single uniform track structure
[03/22 15:31:25    560s] [NR-eGR] M3 has single uniform track structure
[03/22 15:31:25    560s] [NR-eGR] M4 has single uniform track structure
[03/22 15:31:25    560s] [NR-eGR] M5 has single uniform track structure
[03/22 15:31:25    560s] [NR-eGR] M6 has single uniform track structure
[03/22 15:31:25    560s] [NR-eGR] M7 has single uniform track structure
[03/22 15:31:25    560s] [NR-eGR] M8 has single uniform track structure
[03/22 15:31:25    560s] (I)       ===========================================================================
[03/22 15:31:25    560s] (I)       == Report All Rule Vias ==
[03/22 15:31:25    560s] (I)       ===========================================================================
[03/22 15:31:25    560s] (I)        Via Rule : (Default)
[03/22 15:31:25    560s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:31:25    560s] (I)       ---------------------------------------------------------------------------
[03/22 15:31:25    560s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:31:25    560s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:31:25    560s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:31:25    560s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:31:25    560s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:31:25    560s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:31:25    560s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:31:25    560s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:31:25    560s] (I)       ===========================================================================
[03/22 15:31:25    560s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2135.76 MB )
[03/22 15:31:25    560s] [NR-eGR] Read 32480 PG shapes
[03/22 15:31:25    560s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2135.76 MB )
[03/22 15:31:25    560s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:31:25    560s] [NR-eGR] #Instance Blockages : 0
[03/22 15:31:25    560s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:31:25    560s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:31:25    560s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:31:25    560s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:31:25    560s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:31:25    560s] (I)       readDataFromPlaceDB
[03/22 15:31:25    560s] (I)       Read net information..
[03/22 15:31:25    560s] [NR-eGR] Read numTotalNets=39489  numIgnoredNets=0
[03/22 15:31:25    560s] (I)       Read testcase time = 0.020 seconds
[03/22 15:31:25    560s] 
[03/22 15:31:25    560s] (I)       early_global_route_priority property id does not exist.
[03/22 15:31:25    560s] (I)       Start initializing grid graph
[03/22 15:31:25    560s] (I)       End initializing grid graph
[03/22 15:31:25    560s] (I)       Model blockages into capacity
[03/22 15:31:25    560s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:31:25    560s] (I)       Started Modeling ( Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Started Modeling Layer 1 ( Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Started Modeling Layer 2 ( Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:31:25    560s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Started Modeling Layer 3 ( Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:31:25    560s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Started Modeling Layer 4 ( Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:31:25    560s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Started Modeling Layer 5 ( Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:31:25    560s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Started Modeling Layer 6 ( Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:31:25    560s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Started Modeling Layer 7 ( Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:31:25    560s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Started Modeling Layer 8 ( Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:31:25    560s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       -- layer congestion ratio --
[03/22 15:31:25    560s] (I)       Layer 1 : 0.100000
[03/22 15:31:25    560s] (I)       Layer 2 : 0.700000
[03/22 15:31:25    560s] (I)       Layer 3 : 0.700000
[03/22 15:31:25    560s] (I)       Layer 4 : 0.700000
[03/22 15:31:25    560s] (I)       Layer 5 : 0.700000
[03/22 15:31:25    560s] (I)       Layer 6 : 0.700000
[03/22 15:31:25    560s] (I)       Layer 7 : 0.700000
[03/22 15:31:25    560s] (I)       Layer 8 : 0.700000
[03/22 15:31:25    560s] (I)       ----------------------------
[03/22 15:31:25    560s] (I)       Number of ignored nets = 0
[03/22 15:31:25    560s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:31:25    560s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:31:25    560s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:31:25    560s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:31:25    560s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:31:25    560s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:31:25    560s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:31:25    560s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:31:25    560s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:31:25    560s] (I)       Constructing bin map
[03/22 15:31:25    560s] (I)       Initialize bin information with width=7200 height=7200
[03/22 15:31:25    560s] (I)       Done constructing bin map
[03/22 15:31:25    560s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:31:25    560s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2144.5 MB
[03/22 15:31:25    560s] (I)       Ndr track 0 does not exist
[03/22 15:31:25    560s] (I)       Layer1  viaCost=300.00
[03/22 15:31:25    560s] (I)       Layer2  viaCost=100.00
[03/22 15:31:25    560s] (I)       Layer3  viaCost=100.00
[03/22 15:31:25    560s] (I)       Layer4  viaCost=100.00
[03/22 15:31:25    560s] (I)       Layer5  viaCost=100.00
[03/22 15:31:25    560s] (I)       Layer6  viaCost=200.00
[03/22 15:31:25    560s] (I)       Layer7  viaCost=100.00
[03/22 15:31:25    560s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:31:25    560s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:31:25    560s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:31:25    560s] (I)       Site width          :   400  (dbu)
[03/22 15:31:25    560s] (I)       Row height          :  3600  (dbu)
[03/22 15:31:25    560s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:31:25    560s] (I)       GCell width         :  3600  (dbu)
[03/22 15:31:25    560s] (I)       GCell height        :  3600  (dbu)
[03/22 15:31:25    560s] (I)       Grid                :   325   324     8
[03/22 15:31:25    560s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:31:25    560s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:31:25    560s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:31:25    560s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:31:25    560s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:31:25    560s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:31:25    560s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:31:25    560s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:31:25    560s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:31:25    560s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:31:25    560s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:31:25    560s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:31:25    560s] (I)       --------------------------------------------------------
[03/22 15:31:25    560s] 
[03/22 15:31:25    560s] [NR-eGR] ============ Routing rule table ============
[03/22 15:31:25    560s] [NR-eGR] Rule id: 0  Nets: 39489 
[03/22 15:31:25    560s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:31:25    560s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:31:25    560s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:31:25    560s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:31:25    560s] [NR-eGR] ========================================
[03/22 15:31:25    560s] [NR-eGR] 
[03/22 15:31:25    560s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:31:25    560s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 15:31:25    560s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 15:31:25    560s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 15:31:25    560s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:31:25    560s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:31:25    560s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:31:25    560s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:31:25    560s] (I)       After initializing earlyGlobalRoute syMemory usage = 2144.5 MB
[03/22 15:31:25    560s] (I)       Finished Loading and Dumping File ( CPU: 0.35 sec, Real: 0.44 sec, Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Started Global Routing ( Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       ============= Initialization =============
[03/22 15:31:25    560s] (I)       totalPins=135133  totalGlobalPin=132315 (97.91%)
[03/22 15:31:25    560s] (I)       Started Build MST ( Curr Mem: 2144.50 MB )
[03/22 15:31:25    560s] (I)       Generate topology with 8 threads
[03/22 15:31:25    560s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.03 sec, Curr Mem: 2144.51 MB )
[03/22 15:31:25    560s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 15:31:25    560s] (I)       #blocked areas for congestion spreading : 0
[03/22 15:31:25    560s] [NR-eGR] Layer group 1: route 39489 net(s) in layer range [2, 8]
[03/22 15:31:25    560s] (I)       ============  Phase 1a Route ============
[03/22 15:31:25    560s] (I)       Started Phase 1a ( Curr Mem: 2144.51 MB )
[03/22 15:31:26    560s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2144.51 MB )
[03/22 15:31:26    560s] (I)       Usage: 346640 = (163245 H, 183395 V) = (7.80% H, 6.55% V) = (2.938e+05um H, 3.301e+05um V)
[03/22 15:31:26    560s] (I)       
[03/22 15:31:26    560s] (I)       ============  Phase 1b Route ============
[03/22 15:31:26    560s] (I)       Usage: 346640 = (163245 H, 183395 V) = (7.80% H, 6.55% V) = (2.938e+05um H, 3.301e+05um V)
[03/22 15:31:26    560s] (I)       
[03/22 15:31:26    560s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.239520e+05um
[03/22 15:31:26    560s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/22 15:31:26    560s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:31:26    560s] (I)       ============  Phase 1c Route ============
[03/22 15:31:26    560s] (I)       Usage: 346640 = (163245 H, 183395 V) = (7.80% H, 6.55% V) = (2.938e+05um H, 3.301e+05um V)
[03/22 15:31:26    560s] (I)       
[03/22 15:31:26    560s] (I)       ============  Phase 1d Route ============
[03/22 15:31:26    560s] (I)       Usage: 346640 = (163245 H, 183395 V) = (7.80% H, 6.55% V) = (2.938e+05um H, 3.301e+05um V)
[03/22 15:31:26    560s] (I)       
[03/22 15:31:26    560s] (I)       ============  Phase 1e Route ============
[03/22 15:31:26    560s] (I)       Started Phase 1e ( Curr Mem: 2144.51 MB )
[03/22 15:31:26    560s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2144.51 MB )
[03/22 15:31:26    560s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2144.51 MB )
[03/22 15:31:26    560s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2144.51 MB )
[03/22 15:31:26    560s] (I)       Usage: 346640 = (163245 H, 183395 V) = (7.80% H, 6.55% V) = (2.938e+05um H, 3.301e+05um V)
[03/22 15:31:26    560s] (I)       
[03/22 15:31:26    560s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.239520e+05um
[03/22 15:31:26    560s] [NR-eGR] 
[03/22 15:31:26    560s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2144.51 MB )
[03/22 15:31:26    560s] (I)       Running layer assignment with 8 threads
[03/22 15:31:26    561s] (I)       Finished Phase 1l ( CPU: 0.80 sec, Real: 0.17 sec, Curr Mem: 2144.51 MB )
[03/22 15:31:26    561s] (I)       ============  Phase 1l Route ============
[03/22 15:31:26    561s] (I)       
[03/22 15:31:26    561s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:31:26    561s] [NR-eGR]                        OverCon           OverCon            
[03/22 15:31:26    561s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/22 15:31:26    561s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/22 15:31:26    561s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:31:26    561s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:26    561s] [NR-eGR]      M2  (2)       128( 0.12%)         6( 0.01%)   ( 0.13%) 
[03/22 15:31:26    561s] [NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:26    561s] [NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/22 15:31:26    561s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:26    561s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:26    561s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:26    561s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:31:26    561s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:31:26    561s] [NR-eGR] Total              141( 0.02%)         6( 0.00%)   ( 0.02%) 
[03/22 15:31:26    561s] [NR-eGR] 
[03/22 15:31:26    561s] (I)       Finished Global Routing ( CPU: 1.07 sec, Real: 0.43 sec, Curr Mem: 2144.51 MB )
[03/22 15:31:26    561s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 15:31:26    561s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:31:26    561s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:31:26    561s] (I)       ============= track Assignment ============
[03/22 15:31:26    561s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2144.51 MB )
[03/22 15:31:26    561s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2144.51 MB )
[03/22 15:31:26    561s] (I)       Started Greedy Track Assignment ( Curr Mem: 2144.51 MB )
[03/22 15:31:26    561s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 15:31:26    561s] (I)       Running track assignment with 8 threads
[03/22 15:31:26    561s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2144.51 MB )
[03/22 15:31:26    561s] (I)       Run Multi-thread track assignment
[03/22 15:31:26    562s] (I)       Finished Greedy Track Assignment ( CPU: 0.82 sec, Real: 0.14 sec, Curr Mem: 2144.51 MB )
[03/22 15:31:26    562s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:31:26    562s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 134829
[03/22 15:31:26    562s] [NR-eGR]     M2  (2V) length: 2.723001e+05um, number of vias: 202499
[03/22 15:31:26    562s] [NR-eGR]     M3  (3H) length: 2.796875e+05um, number of vias: 5304
[03/22 15:31:26    562s] [NR-eGR]     M4  (4V) length: 6.499704e+04um, number of vias: 1259
[03/22 15:31:26    562s] [NR-eGR]     M5  (5H) length: 2.405640e+04um, number of vias: 377
[03/22 15:31:26    562s] [NR-eGR]     M6  (6V) length: 7.938510e+03um, number of vias: 8
[03/22 15:31:26    562s] [NR-eGR]     M7  (7H) length: 3.456000e+02um, number of vias: 6
[03/22 15:31:26    562s] [NR-eGR]     M8  (8V) length: 2.484000e+02um, number of vias: 0
[03/22 15:31:26    562s] [NR-eGR] Total length: 6.495735e+05um, number of vias: 344282
[03/22 15:31:26    562s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:31:26    562s] [NR-eGR] Total eGR-routed clock nets wire length: 3.819300e+04um 
[03/22 15:31:26    562s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:31:26    562s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.66 sec, Real: 1.36 sec, Curr Mem: 2144.51 MB )
[03/22 15:31:26    562s] Extraction called for design 'dualcore' of instances=37622 and nets=39622 using extraction engine 'preRoute' .
[03/22 15:31:26    562s] PreRoute RC Extraction called for design dualcore.
[03/22 15:31:26    562s] RC Extraction called in multi-corner(2) mode.
[03/22 15:31:26    562s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 15:31:26    562s] RCMode: PreRoute
[03/22 15:31:26    562s]       RC Corner Indexes            0       1   
[03/22 15:31:26    562s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 15:31:26    562s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 15:31:26    562s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 15:31:26    562s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 15:31:26    562s] Shrink Factor                : 1.00000
[03/22 15:31:26    562s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 15:31:26    562s] Using capacitance table file ...
[03/22 15:31:26    562s] LayerId::1 widthSet size::4
[03/22 15:31:26    562s] LayerId::2 widthSet size::4
[03/22 15:31:26    562s] LayerId::3 widthSet size::4
[03/22 15:31:26    562s] LayerId::4 widthSet size::4
[03/22 15:31:26    562s] LayerId::5 widthSet size::4
[03/22 15:31:26    562s] LayerId::6 widthSet size::4
[03/22 15:31:26    562s] LayerId::7 widthSet size::4
[03/22 15:31:26    562s] LayerId::8 widthSet size::4
[03/22 15:31:26    562s] Updating RC grid for preRoute extraction ...
[03/22 15:31:26    562s] Initializing multi-corner capacitance tables ... 
[03/22 15:31:26    562s] Initializing multi-corner resistance tables ...
[03/22 15:31:27    563s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.228573 ; uaWl: 1.000000 ; uaWlH: 0.150231 ; aWlH: 0.000000 ; Pmax: 0.817600 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/22 15:31:27    563s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2131.512M)
[03/22 15:31:27    563s] ** Profile ** Start :  cpu=0:00:00.0, mem=2131.5M
[03/22 15:31:27    563s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2131.5M
[03/22 15:31:27    563s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2131.5M
[03/22 15:31:27    563s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2135.2M
[03/22 15:31:27    563s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.150, REAL:0.022, MEM:2135.2M
[03/22 15:31:27    563s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.260, REAL:0.117, MEM:2135.2M
[03/22 15:31:27    563s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.270, REAL:0.129, MEM:2135.2M
[03/22 15:31:27    563s] ** Profile ** Other data :  cpu=0:00:00.4, mem=2135.2M
[03/22 15:31:27    563s] Starting delay calculation for Setup views
[03/22 15:31:27    563s] #################################################################################
[03/22 15:31:27    563s] # Design Stage: PreRoute
[03/22 15:31:27    563s] # Design Name: dualcore
[03/22 15:31:27    563s] # Design Mode: 65nm
[03/22 15:31:27    563s] # Analysis Mode: MMMC Non-OCV 
[03/22 15:31:27    563s] # Parasitics Mode: No SPEF/RCDB
[03/22 15:31:27    563s] # Signoff Settings: SI Off 
[03/22 15:31:27    563s] #################################################################################
[03/22 15:31:28    565s] Topological Sorting (REAL = 0:00:01.0, MEM = 2229.3M, InitMEM = 2223.6M)
[03/22 15:31:28    565s] Calculate delays in BcWc mode...
[03/22 15:31:28    565s] Start delay calculation (fullDC) (8 T). (MEM=2229.34)
[03/22 15:31:28    566s] End AAE Lib Interpolated Model. (MEM=2240.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:31:29    572s] Total number of fetched objects 39566
[03/22 15:31:29    573s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 15:31:29    573s] End delay calculation. (MEM=2592.25 CPU=0:00:05.6 REAL=0:00:00.0)
[03/22 15:31:29    573s] End delay calculation (fullDC). (MEM=2592.25 CPU=0:00:07.6 REAL=0:00:01.0)
[03/22 15:31:29    573s] *** CDM Built up (cpu=0:00:09.6  real=0:00:02.0  mem= 2592.3M) ***
[03/22 15:31:30    574s] *** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:03.0 totSessionCpu=0:09:34 mem=2560.2M)
[03/22 15:31:30    574s] ** Profile ** Overall slacks :  cpu=0:00:11.2, mem=2568.3M
[03/22 15:31:30    575s] ** Profile ** DRVs :  cpu=0:00:01.3, mem=2590.8M
[03/22 15:31:30    575s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.843  |
|           TNS (ns):|-15289.9 |
|    Violating Paths:|  13423  |
|          All Paths:|  17969  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    541 (541)     |   -0.289   |    542 (542)     |
|   max_tran     |   1417 (20488)   |   -6.530   |   1417 (20493)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.753%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2590.8M
[03/22 15:31:30    576s] **optDesign ... cpu = 0:00:24, real = 0:00:09, mem = 1796.4M, totSessionCpu=0:09:36 **
[03/22 15:31:30    576s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/22 15:31:30    576s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:31:30    576s] ### Creating PhyDesignMc. totSessionCpu=0:09:36 mem=2260.8M
[03/22 15:31:30    576s] OPERPROF: Starting DPlace-Init at level 1, MEM:2260.8M
[03/22 15:31:30    576s] z: 2, totalTracks: 1
[03/22 15:31:30    576s] z: 4, totalTracks: 1
[03/22 15:31:30    576s] z: 6, totalTracks: 1
[03/22 15:31:30    576s] z: 8, totalTracks: 1
[03/22 15:31:30    576s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:31:30    576s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2260.8M
[03/22 15:31:31    576s] OPERPROF:     Starting CMU at level 3, MEM:2260.8M
[03/22 15:31:31    576s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2260.8M
[03/22 15:31:31    576s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.091, MEM:2260.8M
[03/22 15:31:31    576s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2260.8MB).
[03/22 15:31:31    576s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.149, MEM:2260.8M
[03/22 15:31:31    576s] TotalInstCnt at PhyDesignMc Initialization: 37,622
[03/22 15:31:31    576s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:36 mem=2260.8M
[03/22 15:31:31    576s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2260.8M
[03/22 15:31:31    576s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.032, MEM:2262.3M
[03/22 15:31:31    576s] TotalInstCnt at PhyDesignMc Destruction: 37,622
[03/22 15:31:31    576s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:31:31    576s] ### Creating PhyDesignMc. totSessionCpu=0:09:36 mem=2262.3M
[03/22 15:31:31    576s] OPERPROF: Starting DPlace-Init at level 1, MEM:2262.3M
[03/22 15:31:31    576s] z: 2, totalTracks: 1
[03/22 15:31:31    576s] z: 4, totalTracks: 1
[03/22 15:31:31    576s] z: 6, totalTracks: 1
[03/22 15:31:31    576s] z: 8, totalTracks: 1
[03/22 15:31:31    576s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:31:31    576s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2262.3M
[03/22 15:31:31    576s] OPERPROF:     Starting CMU at level 3, MEM:2262.3M
[03/22 15:31:31    576s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2262.3M
[03/22 15:31:31    576s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:2262.3M
[03/22 15:31:31    576s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2262.3MB).
[03/22 15:31:31    576s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.136, MEM:2262.3M
[03/22 15:31:31    576s] TotalInstCnt at PhyDesignMc Initialization: 37,622
[03/22 15:31:31    576s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:37 mem=2262.3M
[03/22 15:31:31    576s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2262.3M
[03/22 15:31:31    576s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.030, MEM:2262.3M
[03/22 15:31:31    576s] TotalInstCnt at PhyDesignMc Destruction: 37,622
[03/22 15:31:31    576s] *** Starting optimizing excluded clock nets MEM= 2262.3M) ***
[03/22 15:31:31    576s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2262.3M) ***
[03/22 15:31:31    576s] FDS started ...
[03/22 15:31:31    577s] 
[03/22 15:31:31    577s] Begin Power Analysis
[03/22 15:31:31    577s] 
[03/22 15:31:32    577s]              0V	    VSS
[03/22 15:31:32    577s]            0.9V	    VDD
[03/22 15:31:32    577s] Begin Processing Timing Library for Power Calculation
[03/22 15:31:32    577s] 
[03/22 15:31:32    577s] Begin Processing Timing Library for Power Calculation
[03/22 15:31:32    577s] 
[03/22 15:31:32    577s] 
[03/22 15:31:32    577s] 
[03/22 15:31:32    577s] Begin Processing Power Net/Grid for Power Calculation
[03/22 15:31:32    577s] 
[03/22 15:31:32    577s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1818.08MB/3510.16MB/1818.08MB)
[03/22 15:31:32    577s] 
[03/22 15:31:32    577s] Begin Processing Timing Window Data for Power Calculation
[03/22 15:31:32    577s] 
[03/22 15:31:32    577s] clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1818.09MB/3510.16MB/1818.09MB)
[03/22 15:31:32    578s] 
[03/22 15:31:32    578s] Begin Processing User Attributes
[03/22 15:31:32    578s] 
[03/22 15:31:32    578s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1818.10MB/3510.16MB/1818.10MB)
[03/22 15:31:32    578s] 
[03/22 15:31:32    578s] Begin Processing Signal Activity
[03/22 15:31:32    578s] 
[03/22 15:31:34    580s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1819.14MB/3510.16MB/1819.14MB)
[03/22 15:31:34    580s] 
[03/22 15:31:34    580s] Begin Power Computation
[03/22 15:31:34    580s] 
[03/22 15:31:34    580s]       ----------------------------------------------------------
[03/22 15:31:34    580s]       # of cell(s) missing both power/leakage table: 0
[03/22 15:31:34    580s]       # of cell(s) missing power table: 1
[03/22 15:31:34    580s]       # of cell(s) missing leakage table: 0
[03/22 15:31:34    580s]       # of MSMV cell(s) missing power_level: 0
[03/22 15:31:34    580s]       ----------------------------------------------------------
[03/22 15:31:34    580s] CellName                                  Missing Table(s)
[03/22 15:31:34    580s] TIEL                                      internal power, 
[03/22 15:31:34    580s] 
[03/22 15:31:34    580s] 
[03/22 15:31:35    582s] Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1821.59MB/3580.17MB/1821.59MB)
[03/22 15:31:35    582s] 
[03/22 15:31:35    582s] Begin Processing User Attributes
[03/22 15:31:35    582s] 
[03/22 15:31:35    582s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1821.59MB/3580.17MB/1821.65MB)
[03/22 15:31:35    582s] 
[03/22 15:31:35    582s] Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1821.65MB/3580.17MB/1821.66MB)
[03/22 15:31:35    582s] 
[03/22 15:31:35    583s] *



[03/22 15:31:35    583s] Total Power
[03/22 15:31:35    583s] -----------------------------------------------------------------------------------------
[03/22 15:31:35    583s] Total Internal Power:       98.45129381 	   80.3109%
[03/22 15:31:35    583s] Total Switching Power:      23.09605341 	   18.8404%
[03/22 15:31:35    583s] Total Leakage Power:         1.04032148 	    0.8486%
[03/22 15:31:35    583s] Total Power:               122.58766917
[03/22 15:31:35    583s] -----------------------------------------------------------------------------------------
[03/22 15:31:36    583s] Processing average sequential pin duty cycle 
[03/22 15:31:36    583s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:31:36    583s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:31:36    583s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:31:36    583s] ### Creating PhyDesignMc. totSessionCpu=0:09:44 mem=2339.5M
[03/22 15:31:36    583s] OPERPROF: Starting DPlace-Init at level 1, MEM:2339.5M
[03/22 15:31:36    583s] z: 2, totalTracks: 1
[03/22 15:31:36    583s] z: 4, totalTracks: 1
[03/22 15:31:36    583s] z: 6, totalTracks: 1
[03/22 15:31:36    583s] z: 8, totalTracks: 1
[03/22 15:31:36    583s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:31:36    583s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2339.5M
[03/22 15:31:36    584s] OPERPROF:     Starting CMU at level 3, MEM:2339.5M
[03/22 15:31:36    584s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2339.5M
[03/22 15:31:36    584s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:2339.5M
[03/22 15:31:36    584s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2339.5MB).
[03/22 15:31:36    584s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.137, MEM:2339.5M
[03/22 15:31:37    584s] TotalInstCnt at PhyDesignMc Initialization: 37,622
[03/22 15:31:37    584s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:44 mem=2339.5M
[03/22 15:31:37    584s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2339.5M
[03/22 15:31:37    584s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2339.5M
[03/22 15:31:37    584s] Finished cut-off ROI computation ...
[03/22 15:31:37    584s] Info: Begin MT loop @coeiFDSJob with 8 threads.
[03/22 15:31:37    587s] Info: End MT loop @coeiFDSJob.
[03/22 15:31:37    587s] Completed resizing move eval ...
[03/22 15:31:37    587s] Committed moves ...
[03/22 15:31:37    587s] FDS :: Updated timing
[03/22 15:31:38    588s] FDS :: Design WNS: -9.393 ns
[03/22 15:31:38    588s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2651.3M
[03/22 15:31:38    588s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.047, MEM:2652.8M
[03/22 15:31:38    588s] TotalInstCnt at PhyDesignMc Destruction: 37,622
[03/22 15:31:38    588s] 
[03/22 15:31:38    588s]  133 instances changed cell type
[03/22 15:31:38    588s] 
[03/22 15:31:38    588s]                        UpSize    DownSize   SameSize   Total
[03/22 15:31:38    588s]                        ------    --------   --------   -----
[03/22 15:31:38    588s]     Sequential            0          0          0          0
[03/22 15:31:38    588s]  Combinational            0        133          0        133
[03/22 15:31:38    588s] 
[03/22 15:31:38    588s]  133 instances resized during new FDS.
[03/22 15:31:38    588s] 
[03/22 15:31:38    588s] Number of insts committed for which the initial cell was dont use = 0
[03/22 15:31:38    588s] 
[03/22 15:31:38    588s] *** FDS finished (cpu=0:00:11.6 real=0:00:07.0 mem=2652.8M) ***
[03/22 15:31:38    588s] 
[03/22 15:31:38    588s] The useful skew maximum allowed delay is: 0.2
[03/22 15:31:39    589s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:31:39    589s] optDesignOneStep: Power Flow
[03/22 15:31:39    589s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:31:39    589s] Deleting Lib Analyzer.
[03/22 15:31:39    589s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:31:39    589s] ### Creating LA Mngr. totSessionCpu=0:09:50 mem=2652.8M
[03/22 15:31:39    589s] ### Creating LA Mngr, finished. totSessionCpu=0:09:50 mem=2652.8M
[03/22 15:31:39    589s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/22 15:31:39    589s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:49.6/0:03:45.0 (2.6), mem = 2652.8M
[03/22 15:31:39    589s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.1
[03/22 15:31:39    590s] (I,S,L,T): WC_VIEW: 98.7461, 22.7131, 1.01801, 122.477
[03/22 15:31:39    590s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:31:39    590s] ### Creating PhyDesignMc. totSessionCpu=0:09:50 mem=2652.8M
[03/22 15:31:39    590s] OPERPROF: Starting DPlace-Init at level 1, MEM:2652.8M
[03/22 15:31:39    590s] z: 2, totalTracks: 1
[03/22 15:31:39    590s] z: 4, totalTracks: 1
[03/22 15:31:39    590s] z: 6, totalTracks: 1
[03/22 15:31:39    590s] z: 8, totalTracks: 1
[03/22 15:31:39    590s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:31:39    590s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2652.8M
[03/22 15:31:39    590s] OPERPROF:     Starting CMU at level 3, MEM:2652.8M
[03/22 15:31:39    590s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2652.8M
[03/22 15:31:39    590s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:2652.8M
[03/22 15:31:39    590s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2652.8MB).
[03/22 15:31:39    590s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.150, MEM:2652.8M
[03/22 15:31:40    590s] TotalInstCnt at PhyDesignMc Initialization: 37,622
[03/22 15:31:40    590s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:50 mem=2652.8M
[03/22 15:31:40    590s] ### Creating TopoMgr, started
[03/22 15:31:40    590s] ### Creating TopoMgr, finished
[03/22 15:31:40    590s] 
[03/22 15:31:40    590s] Footprint cell information for calculating maxBufDist
[03/22 15:31:40    590s] *info: There are 18 candidate Buffer cells
[03/22 15:31:40    590s] *info: There are 18 candidate Inverter cells
[03/22 15:31:40    590s] 
[03/22 15:31:40    591s] ### Creating RouteCongInterface, started
[03/22 15:31:40    591s] 
[03/22 15:31:40    591s] Creating Lib Analyzer ...
[03/22 15:31:40    591s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:31:40    591s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:31:40    591s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:31:40    591s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:31:40    591s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:31:40    591s] 
[03/22 15:31:41    592s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:52 mem=2652.8M
[03/22 15:31:41    592s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:52 mem=2652.8M
[03/22 15:31:41    592s] Creating Lib Analyzer, finished. 
[03/22 15:31:41    592s] 
[03/22 15:31:41    592s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/22 15:31:41    592s] 
[03/22 15:31:41    592s] #optDebug: {0, 1.200}
[03/22 15:31:41    592s] ### Creating RouteCongInterface, finished
[03/22 15:31:43    594s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2860.8M
[03/22 15:31:43    594s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2860.8M
[03/22 15:31:43    594s] 
[03/22 15:31:43    594s] Netlist preparation processing... 
[03/22 15:31:43    594s] 
[03/22 15:31:43    594s] Constant propagation run...
[03/22 15:31:43    594s] CPU of constant propagation run : 0:00:00.0 (mem :2860.8M)
[03/22 15:31:43    594s] 
[03/22 15:31:43    594s] Dangling output instance removal run...
[03/22 15:31:43    594s] CPU of dangling output instance removal run : 0:00:00.0 (mem :2860.8M)
[03/22 15:31:43    594s] 
[03/22 15:31:43    594s] Dont care observability instance removal run...
[03/22 15:31:43    594s] CPU of dont care observability instance removal run : 0:00:00.0 (mem :2860.8M)
[03/22 15:31:43    594s] 
[03/22 15:31:43    594s] Removed instances... 
[03/22 15:31:43    594s] 
[03/22 15:31:43    594s] Replaced instances... 
[03/22 15:31:43    594s] 
[03/22 15:31:43    594s] Removed 0 instance
[03/22 15:31:43    594s] 	CPU for removing db instances : 0:00:00.0 (mem :2860.8M)
[03/22 15:31:43    594s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :2860.8M)
[03/22 15:31:43    594s] CPU of: netlist preparation :0:00:00.1 (mem :2860.8M)
[03/22 15:31:43    594s] 
[03/22 15:31:43    594s] Mark undriven nets with IPOIgnored run...
[03/22 15:31:43    594s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2860.8M)
[03/22 15:31:43    594s] *info: Marking 0 isolation instances dont touch
[03/22 15:31:43    594s] *info: Marking 0 level shifter instances dont touch
[03/22 15:31:43    594s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2651.3M
[03/22 15:31:43    594s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.031, MEM:2652.8M
[03/22 15:31:43    594s] TotalInstCnt at PhyDesignMc Destruction: 37,622
[03/22 15:31:44    594s] (I,S,L,T): WC_VIEW: 98.7461, 22.7131, 1.01801, 122.477
[03/22 15:31:44    594s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.1
[03/22 15:31:44    594s] *** AreaOpt [finish] : cpu/real = 0:00:05.4/0:00:04.8 (1.1), totSession cpu/real = 0:09:55.0/0:03:49.8 (2.6), mem = 2652.8M
[03/22 15:31:44    594s] 
[03/22 15:31:44    594s] =============================================================================================
[03/22 15:31:44    594s]  Step TAT Report for SimplifyNetlist #1
[03/22 15:31:44    594s] =============================================================================================
[03/22 15:31:44    594s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:31:44    594s] ---------------------------------------------------------------------------------------------
[03/22 15:31:44    594s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  20.8 % )     0:00:01.0 /  0:00:01.1    1.0
[03/22 15:31:44    594s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:31:44    594s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:00.4    1.1
[03/22 15:31:44    594s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:01.1 /  0:00:01.2    1.1
[03/22 15:31:44    594s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  10.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/22 15:31:44    594s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:31:44    594s] [ MISC                   ]          0:00:02.9  (  59.4 % )     0:00:02.9 /  0:00:03.5    1.2
[03/22 15:31:44    594s] ---------------------------------------------------------------------------------------------
[03/22 15:31:44    594s]  SimplifyNetlist #1 TOTAL           0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:05.5    1.1
[03/22 15:31:44    594s] ---------------------------------------------------------------------------------------------
[03/22 15:31:44    594s] 
[03/22 15:31:44    594s] skipped the cell partition in DRV
[03/22 15:31:44    596s] Leakage Power Opt: re-selecting buf/inv list 
[03/22 15:31:44    596s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:31:44    596s] optDesignOneStep: Power Flow
[03/22 15:31:44    596s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:31:44    596s] Deleting Lib Analyzer.
[03/22 15:31:44    596s] Begin: GigaOpt high fanout net optimization
[03/22 15:31:44    596s] GigaOpt HFN: use maxLocalDensity 1.2
[03/22 15:31:44    596s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/22 15:31:44    596s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:31:44    596s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:56.2/0:03:50.5 (2.6), mem = 2407.0M
[03/22 15:31:44    596s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.2
[03/22 15:31:45    596s] (I,S,L,T): WC_VIEW: 98.7461, 22.7131, 1.01801, 122.477
[03/22 15:31:45    596s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:31:45    596s] ### Creating PhyDesignMc. totSessionCpu=0:09:57 mem=2407.0M
[03/22 15:31:45    596s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/22 15:31:45    596s] OPERPROF: Starting DPlace-Init at level 1, MEM:2407.0M
[03/22 15:31:45    596s] z: 2, totalTracks: 1
[03/22 15:31:45    596s] z: 4, totalTracks: 1
[03/22 15:31:45    596s] z: 6, totalTracks: 1
[03/22 15:31:45    596s] z: 8, totalTracks: 1
[03/22 15:31:45    596s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:31:45    596s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2407.0M
[03/22 15:31:45    596s] OPERPROF:     Starting CMU at level 3, MEM:2407.0M
[03/22 15:31:45    596s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2407.0M
[03/22 15:31:45    596s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:2407.0M
[03/22 15:31:45    596s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2407.0MB).
[03/22 15:31:45    596s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.152, MEM:2407.0M
[03/22 15:31:45    596s] TotalInstCnt at PhyDesignMc Initialization: 37,622
[03/22 15:31:45    596s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:57 mem=2407.0M
[03/22 15:31:45    596s] ### Creating RouteCongInterface, started
[03/22 15:31:45    597s] 
[03/22 15:31:45    597s] Creating Lib Analyzer ...
[03/22 15:31:45    597s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:31:45    597s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:31:45    597s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:31:45    597s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:31:45    597s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:31:45    597s] 
[03/22 15:31:46    598s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:58 mem=2407.0M
[03/22 15:31:46    598s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:58 mem=2407.0M
[03/22 15:31:46    598s] Creating Lib Analyzer, finished. 
[03/22 15:31:46    598s] 
[03/22 15:31:46    598s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/22 15:31:46    598s] 
[03/22 15:31:46    598s] #optDebug: {0, 1.200}
[03/22 15:31:46    598s] ### Creating RouteCongInterface, finished
[03/22 15:31:49    601s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 15:31:49    601s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 15:31:49    601s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 15:31:49    601s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2405.5M
[03/22 15:31:49    601s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.031, MEM:2407.0M
[03/22 15:31:49    601s] TotalInstCnt at PhyDesignMc Destruction: 37,622
[03/22 15:31:49    601s] (I,S,L,T): WC_VIEW: 98.7461, 22.7131, 1.01801, 122.477
[03/22 15:31:49    601s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.2
[03/22 15:31:49    601s] *** DrvOpt [finish] : cpu/real = 0:00:05.5/0:00:04.5 (1.2), totSession cpu/real = 0:10:01.7/0:03:55.0 (2.6), mem = 2407.0M
[03/22 15:31:49    601s] 
[03/22 15:31:49    601s] =============================================================================================
[03/22 15:31:49    601s]  Step TAT Report for DrvOpt #1
[03/22 15:31:49    601s] =============================================================================================
[03/22 15:31:49    601s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:31:49    601s] ---------------------------------------------------------------------------------------------
[03/22 15:31:49    601s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  22.9 % )     0:00:01.1 /  0:00:01.1    1.0
[03/22 15:31:49    601s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:31:49    601s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.4 % )     0:00:00.3 /  0:00:00.4    1.1
[03/22 15:31:49    601s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:01.2 /  0:00:01.2    1.1
[03/22 15:31:49    601s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:31:49    601s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    5.2
[03/22 15:31:49    601s] [ MISC                   ]          0:00:03.1  (  67.0 % )     0:00:03.1 /  0:00:04.0    1.3
[03/22 15:31:49    601s] ---------------------------------------------------------------------------------------------
[03/22 15:31:49    601s]  DrvOpt #1 TOTAL                    0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:05.6    1.2
[03/22 15:31:49    601s] ---------------------------------------------------------------------------------------------
[03/22 15:31:49    601s] 
[03/22 15:31:49    601s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/22 15:31:49    601s] End: GigaOpt high fanout net optimization
[03/22 15:31:49    601s] Begin: GigaOpt DRV Optimization
[03/22 15:31:49    601s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/22 15:31:49    601s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:31:49    601s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:01.8/0:03:55.1 (2.6), mem = 2407.0M
[03/22 15:31:49    601s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.3
[03/22 15:31:49    602s] (I,S,L,T): WC_VIEW: 98.7461, 22.7131, 1.01801, 122.477
[03/22 15:31:49    602s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:31:49    602s] ### Creating PhyDesignMc. totSessionCpu=0:10:02 mem=2407.0M
[03/22 15:31:49    602s] OPERPROF: Starting DPlace-Init at level 1, MEM:2407.0M
[03/22 15:31:49    602s] z: 2, totalTracks: 1
[03/22 15:31:49    602s] z: 4, totalTracks: 1
[03/22 15:31:49    602s] z: 6, totalTracks: 1
[03/22 15:31:49    602s] z: 8, totalTracks: 1
[03/22 15:31:49    602s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:31:49    602s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2407.0M
[03/22 15:31:49    602s] OPERPROF:     Starting CMU at level 3, MEM:2407.0M
[03/22 15:31:49    602s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2407.0M
[03/22 15:31:49    602s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:2407.0M
[03/22 15:31:49    602s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2407.0MB).
[03/22 15:31:49    602s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.157, MEM:2407.0M
[03/22 15:31:50    602s] TotalInstCnt at PhyDesignMc Initialization: 37,622
[03/22 15:31:50    602s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:03 mem=2407.0M
[03/22 15:31:50    602s] ### Creating RouteCongInterface, started
[03/22 15:31:50    602s] 
[03/22 15:31:50    602s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/22 15:31:50    602s] 
[03/22 15:31:50    602s] #optDebug: {0, 1.200}
[03/22 15:31:50    602s] ### Creating RouteCongInterface, finished
[03/22 15:31:52    605s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2615.0M
[03/22 15:31:52    605s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2615.0M
[03/22 15:31:52    606s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 15:31:52    606s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/22 15:31:52    606s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 15:31:52    606s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/22 15:31:52    606s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 15:31:52    606s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 15:31:53    606s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 15:31:53    606s] Info: violation cost 59292.250000 (cap = 816.797485, tran = 58474.468750, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/22 15:31:53    606s] |  1709| 23310|    -6.67|   689|   689|    -0.30|     0|     0|     0|     0|    -9.39|-15303.55|       0|       0|       0|  49.63|          |         |
[03/22 15:31:56    619s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 15:31:56    619s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 15:31:56    619s] Info: violation cost 11.887302 (cap = 0.722399, tran = 11.164903, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 15:31:56    619s] |     7|    77|    -0.12|     7|     7|    -0.00|     0|     0|     0|     0|    -5.32| -3824.88|     242|       0|     609|  49.97| 0:00:03.0|  2979.2M|
[03/22 15:31:56    619s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 15:31:56    620s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 15:31:56    620s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 15:31:56    620s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.32| -3402.51|       1|       0|       7|  49.97| 0:00:00.0|  2979.2M|
[03/22 15:31:56    620s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 15:31:56    620s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:31:56    620s] 0 Ndr or Layer constraints added by optimization 
[03/22 15:31:56    620s] **** End NDR-Layer Usage Statistics ****
[03/22 15:31:56    620s] 
[03/22 15:31:56    620s] *** Finish DRV Fixing (cpu=0:00:14.2 real=0:00:04.0 mem=2979.2M) ***
[03/22 15:31:56    620s] 
[03/22 15:31:56    620s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2769.8M
[03/22 15:31:56    620s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.042, MEM:2771.3M
[03/22 15:31:56    620s] TotalInstCnt at PhyDesignMc Destruction: 37,865
[03/22 15:31:56    620s] (I,S,L,T): WC_VIEW: 97.3556, 22.8192, 1.03363, 121.208
[03/22 15:31:56    620s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.3
[03/22 15:31:56    620s] *** DrvOpt [finish] : cpu/real = 0:00:18.7/0:00:07.4 (2.5), totSession cpu/real = 0:10:20.5/0:04:02.5 (2.6), mem = 2771.3M
[03/22 15:31:56    620s] 
[03/22 15:31:56    620s] =============================================================================================
[03/22 15:31:56    620s]  Step TAT Report for DrvOpt #2
[03/22 15:31:56    620s] =============================================================================================
[03/22 15:31:56    620s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:31:56    620s] ---------------------------------------------------------------------------------------------
[03/22 15:31:56    620s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/22 15:31:56    620s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.4
[03/22 15:31:56    620s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   5.0 % )     0:00:00.4 /  0:00:00.4    1.1
[03/22 15:31:56    620s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.3
[03/22 15:31:56    620s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:31:56    620s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:03.3 /  0:00:12.7    3.9
[03/22 15:31:56    620s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:31:56    620s] [ OptEval                ]      6   0:00:00.6  (   7.8 % )     0:00:00.6 /  0:00:04.0    6.8
[03/22 15:31:56    620s] [ OptCommit              ]      6   0:00:00.5  (   6.7 % )     0:00:00.5 /  0:00:00.5    1.0
[03/22 15:31:56    620s] [ IncrTimingUpdate       ]      6   0:00:01.0  (  13.0 % )     0:00:01.0 /  0:00:03.2    3.3
[03/22 15:31:56    620s] [ PostCommitDelayUpdate  ]      6   0:00:00.5  (   7.3 % )     0:00:01.2 /  0:00:05.1    4.3
[03/22 15:31:56    620s] [ IncrDelayCalc          ]     65   0:00:00.6  (   8.6 % )     0:00:00.6 /  0:00:04.5    7.0
[03/22 15:31:56    620s] [ DrvFindVioNets         ]      3   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.9    5.7
[03/22 15:31:56    620s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.2    2.0
[03/22 15:31:56    620s] [ MISC                   ]          0:00:03.3  (  43.6 % )     0:00:03.3 /  0:00:04.2    1.3
[03/22 15:31:56    620s] ---------------------------------------------------------------------------------------------
[03/22 15:31:56    620s]  DrvOpt #2 TOTAL                    0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:18.8    2.5
[03/22 15:31:56    620s] ---------------------------------------------------------------------------------------------
[03/22 15:31:56    620s] 
[03/22 15:31:56    620s] End: GigaOpt DRV Optimization
[03/22 15:31:56    620s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/22 15:31:56    620s] Leakage Power Opt: resetting the buf/inv selection
[03/22 15:31:56    620s] **optDesign ... cpu = 0:01:08, real = 0:00:35, mem = 1929.7M, totSessionCpu=0:10:20 **
[03/22 15:31:57    620s] 
[03/22 15:31:57    620s] Active setup views:
[03/22 15:31:57    620s]  WC_VIEW
[03/22 15:31:57    620s]   Dominating endpoints: 0
[03/22 15:31:57    620s]   Dominating TNS: -0.000
[03/22 15:31:57    620s] 
[03/22 15:31:57    620s] Leakage Power Opt: re-selecting buf/inv list 
[03/22 15:31:57    620s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:31:57    620s] optDesignOneStep: Power Flow
[03/22 15:31:57    620s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:31:57    620s] Deleting Lib Analyzer.
[03/22 15:31:57    620s] Begin: GigaOpt Global Optimization
[03/22 15:31:57    620s] *info: use new DP (enabled)
[03/22 15:31:57    620s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[03/22 15:31:57    621s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:31:57    621s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:21.0/0:04:03.1 (2.6), mem = 2465.8M
[03/22 15:31:57    621s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.4
[03/22 15:31:57    621s] (I,S,L,T): WC_VIEW: 97.3556, 22.8192, 1.03363, 121.208
[03/22 15:31:57    621s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:31:57    621s] ### Creating PhyDesignMc. totSessionCpu=0:10:21 mem=2465.8M
[03/22 15:31:57    621s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/22 15:31:57    621s] OPERPROF: Starting DPlace-Init at level 1, MEM:2465.8M
[03/22 15:31:57    621s] z: 2, totalTracks: 1
[03/22 15:31:57    621s] z: 4, totalTracks: 1
[03/22 15:31:57    621s] z: 6, totalTracks: 1
[03/22 15:31:57    621s] z: 8, totalTracks: 1
[03/22 15:31:57    621s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:31:57    621s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2465.8M
[03/22 15:31:57    621s] OPERPROF:     Starting CMU at level 3, MEM:2465.8M
[03/22 15:31:57    621s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:2467.2M
[03/22 15:31:57    621s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.115, MEM:2467.2M
[03/22 15:31:57    621s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2467.2MB).
[03/22 15:31:57    621s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.164, MEM:2467.2M
[03/22 15:31:58    621s] TotalInstCnt at PhyDesignMc Initialization: 37,865
[03/22 15:31:58    621s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:22 mem=2467.3M
[03/22 15:31:58    621s] ### Creating RouteCongInterface, started
[03/22 15:31:58    621s] 
[03/22 15:31:58    621s] Creating Lib Analyzer ...
[03/22 15:31:58    622s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:31:58    622s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:31:58    622s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:31:58    622s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:31:58    622s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:31:58    622s] 
[03/22 15:31:59    623s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:23 mem=2467.2M
[03/22 15:31:59    623s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:23 mem=2467.2M
[03/22 15:31:59    623s] Creating Lib Analyzer, finished. 
[03/22 15:31:59    623s] 
[03/22 15:31:59    623s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/22 15:31:59    623s] 
[03/22 15:31:59    623s] #optDebug: {0, 1.200}
[03/22 15:31:59    623s] ### Creating RouteCongInterface, finished
[03/22 15:32:05    628s] *info: 3 clock nets excluded
[03/22 15:32:05    628s] *info: 2 special nets excluded.
[03/22 15:32:05    628s] *info: 133 no-driver nets excluded.
[03/22 15:32:07    631s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2653.7M
[03/22 15:32:07    631s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2653.7M
[03/22 15:32:07    631s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:32:07    631s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:32:07    631s] ** GigaOpt Global Opt WNS Slack -5.324  TNS Slack -3402.512 
[03/22 15:32:07    631s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:32:07    631s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:32:07    631s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:32:08    631s] |  -5.324|-3402.512|    49.97%|   0:00:01.0| 2694.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:32:15    665s] |  -4.468|-1582.013|    50.28%|   0:00:07.0| 3166.4M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:32:19    683s] |  -3.918| -705.554|    50.64%|   0:00:04.0| 3185.4M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:20    685s] |  -3.918| -705.554|    50.64%|   0:00:01.0| 3185.4M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:26    718s] |  -3.409| -233.990|    50.99%|   0:00:06.0| 3185.4M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:30    740s] |  -3.160| -174.433|    51.08%|   0:00:04.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:32    748s] |  -3.150| -146.166|    51.14%|   0:00:02.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:32    749s] |  -3.150| -146.166|    51.14%|   0:00:00.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:34    757s] |  -3.025| -107.710|    51.20%|   0:00:02.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:36    766s] |  -2.909|  -96.272|    51.24%|   0:00:02.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:32:37    771s] |  -2.897|  -91.347|    51.28%|   0:00:01.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:32:37    772s] |  -2.897|  -91.347|    51.28%|   0:00:00.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:32:38    776s] |  -2.833|  -80.277|    51.30%|   0:00:01.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:32:40    782s] |  -2.784|  -77.629|    51.32%|   0:00:02.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:32:41    786s] |  -2.784|  -74.997|    51.36%|   0:00:01.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:32:41    787s] |  -2.784|  -74.997|    51.36%|   0:00:00.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:32:42    790s] |  -2.740|  -72.505|    51.38%|   0:00:01.0| 3223.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:32:44    795s] |  -2.699|  -70.554|    51.40%|   0:00:02.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:32:45    798s] |  -2.701|  -69.818|    51.41%|   0:00:01.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:45    799s] |  -2.701|  -69.818|    51.41%|   0:00:00.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:46    802s] |  -2.674|  -68.936|    51.43%|   0:00:01.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:47    807s] |  -2.664|  -68.869|    51.44%|   0:00:01.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:48    810s] |  -2.651|  -68.225|    51.45%|   0:00:01.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:48    810s] |  -2.651|  -68.225|    51.45%|   0:00:00.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:49    813s] |  -2.618|  -67.657|    51.47%|   0:00:01.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:50    817s] |  -2.612|  -67.334|    51.47%|   0:00:01.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:51    819s] |  -2.612|  -67.318|    51.49%|   0:00:01.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:51    820s] |  -2.612|  -67.318|    51.49%|   0:00:00.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:32:52    822s] |  -2.583|  -66.363|    51.50%|   0:00:01.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:32:53    828s] |  -2.583|  -66.280|    51.50%|   0:00:01.0| 3299.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:32:53    828s] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:32:53    828s] 
[03/22 15:32:53    828s] *** Finish pre-CTS Global Setup Fixing (cpu=0:03:17 real=0:00:46.0 mem=3299.9M) ***
[03/22 15:32:53    828s] 
[03/22 15:32:53    828s] *** Finish pre-CTS Setup Fixing (cpu=0:03:17 real=0:00:46.0 mem=3299.9M) ***
[03/22 15:32:54    828s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:32:54    828s] 0 Ndr or Layer constraints added by optimization 
[03/22 15:32:54    828s] **** End NDR-Layer Usage Statistics ****
[03/22 15:32:54    828s] ** GigaOpt Global Opt End WNS Slack -2.583  TNS Slack -66.280 
[03/22 15:32:54    828s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3089.0M
[03/22 15:32:54    829s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.042, MEM:3090.5M
[03/22 15:32:54    829s] TotalInstCnt at PhyDesignMc Destruction: 38,766
[03/22 15:32:54    829s] (I,S,L,T): WC_VIEW: 98.8291, 23.95, 1.16185, 123.941
[03/22 15:32:54    829s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.4
[03/22 15:32:54    829s] *** SetupOpt [finish] : cpu/real = 0:03:28.2/0:00:57.1 (3.6), totSession cpu/real = 0:13:49.2/0:05:00.2 (2.8), mem = 3090.5M
[03/22 15:32:54    829s] 
[03/22 15:32:54    829s] =============================================================================================
[03/22 15:32:54    829s]  Step TAT Report for GlobalOpt #1
[03/22 15:32:54    829s] =============================================================================================
[03/22 15:32:54    829s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:32:54    829s] ---------------------------------------------------------------------------------------------
[03/22 15:32:54    829s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:32:54    829s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   2.0 % )     0:00:01.1 /  0:00:01.1    1.0
[03/22 15:32:54    829s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:32:54    829s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.1
[03/22 15:32:54    829s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[03/22 15:32:54    829s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:32:54    829s] [ TransformInit          ]      1   0:00:08.0  (  14.0 % )     0:00:08.0 /  0:00:08.0    1.0
[03/22 15:32:54    829s] [ OptSingleIteration     ]     29   0:00:01.2  (   2.1 % )     0:00:45.4 /  0:03:16.6    4.3
[03/22 15:32:54    829s] [ OptGetWeight           ]     29   0:00:07.5  (  13.1 % )     0:00:07.5 /  0:00:07.5    1.0
[03/22 15:32:54    829s] [ OptEval                ]     29   0:00:17.0  (  29.8 % )     0:00:17.0 /  0:02:02.3    7.2
[03/22 15:32:54    829s] [ OptCommit              ]     29   0:00:02.6  (   4.6 % )     0:00:02.6 /  0:00:02.6    1.0
[03/22 15:32:54    829s] [ IncrTimingUpdate       ]     22   0:00:04.4  (   7.7 % )     0:00:04.4 /  0:00:14.6    3.3
[03/22 15:32:54    829s] [ PostCommitDelayUpdate  ]     29   0:00:02.5  (   4.4 % )     0:00:05.1 /  0:00:21.7    4.2
[03/22 15:32:54    829s] [ IncrDelayCalc          ]    412   0:00:02.6  (   4.6 % )     0:00:02.6 /  0:00:19.2    7.3
[03/22 15:32:54    829s] [ SetupOptGetWorkingSet  ]     29   0:00:03.1  (   5.5 % )     0:00:03.1 /  0:00:10.4    3.3
[03/22 15:32:54    829s] [ SetupOptGetActiveNode  ]     29   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:02.5    6.2
[03/22 15:32:54    829s] [ SetupOptSlackGraph     ]     29   0:00:04.0  (   7.0 % )     0:00:04.0 /  0:00:13.9    3.5
[03/22 15:32:54    829s] [ MISC                   ]          0:00:01.8  (   3.2 % )     0:00:01.8 /  0:00:01.7    0.9
[03/22 15:32:54    829s] ---------------------------------------------------------------------------------------------
[03/22 15:32:54    829s]  GlobalOpt #1 TOTAL                 0:00:57.1  ( 100.0 % )     0:00:57.1 /  0:03:28.2    3.6
[03/22 15:32:54    829s] ---------------------------------------------------------------------------------------------
[03/22 15:32:54    829s] 
[03/22 15:32:54    829s] End: GigaOpt Global Optimization
[03/22 15:32:54    829s] Leakage Power Opt: resetting the buf/inv selection
[03/22 15:32:54    829s] *** Timing NOT met, worst failing slack is -2.583
[03/22 15:32:54    829s] *** Check timing (0:00:00.1)
[03/22 15:32:54    829s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:32:54    829s] optDesignOneStep: Power Flow
[03/22 15:32:54    829s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:32:54    829s] Deleting Lib Analyzer.
[03/22 15:32:54    829s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/22 15:32:54    829s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:32:54    829s] ### Creating LA Mngr. totSessionCpu=0:13:50 mem=2630.5M
[03/22 15:32:54    829s] ### Creating LA Mngr, finished. totSessionCpu=0:13:50 mem=2630.5M
[03/22 15:32:54    829s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/22 15:32:54    829s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2630.5M
[03/22 15:32:54    829s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.101, MEM:2630.5M
[03/22 15:32:54    829s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:32:54    829s] ### Creating PhyDesignMc. totSessionCpu=0:13:50 mem=2838.4M
[03/22 15:32:54    829s] OPERPROF: Starting DPlace-Init at level 1, MEM:2838.4M
[03/22 15:32:54    829s] z: 2, totalTracks: 1
[03/22 15:32:54    829s] z: 4, totalTracks: 1
[03/22 15:32:54    829s] z: 6, totalTracks: 1
[03/22 15:32:54    829s] z: 8, totalTracks: 1
[03/22 15:32:54    829s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:32:54    829s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2838.4M
[03/22 15:32:54    829s] OPERPROF:     Starting CMU at level 3, MEM:2838.4M
[03/22 15:32:54    829s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:2838.4M
[03/22 15:32:54    829s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:2838.4M
[03/22 15:32:55    829s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2838.4MB).
[03/22 15:32:55    829s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.157, MEM:2838.4M
[03/22 15:32:55    830s] TotalInstCnt at PhyDesignMc Initialization: 38,766
[03/22 15:32:55    830s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:50 mem=2838.4M
[03/22 15:32:55    830s] Begin: Area Reclaim Optimization
[03/22 15:32:55    830s] 
[03/22 15:32:55    830s] Creating Lib Analyzer ...
[03/22 15:32:55    830s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:32:55    830s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:32:55    830s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:32:55    830s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:32:55    830s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:32:55    830s] 
[03/22 15:32:56    831s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:51 mem=2840.4M
[03/22 15:32:56    831s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:51 mem=2840.4M
[03/22 15:32:56    831s] Creating Lib Analyzer, finished. 
[03/22 15:32:56    831s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:51.2/0:05:02.1 (2.8), mem = 2840.4M
[03/22 15:32:56    831s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.5
[03/22 15:32:56    831s] (I,S,L,T): WC_VIEW: 98.8291, 23.95, 1.16185, 123.941
[03/22 15:32:56    831s] ### Creating RouteCongInterface, started
[03/22 15:32:56    831s] 
[03/22 15:32:56    831s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/22 15:32:56    831s] 
[03/22 15:32:56    831s] #optDebug: {0, 1.200}
[03/22 15:32:56    831s] ### Creating RouteCongInterface, finished
[03/22 15:32:57    832s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2840.4M
[03/22 15:32:57    832s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2840.4M
[03/22 15:32:58    833s] Reclaim Optimization WNS Slack -2.583  TNS Slack -66.280 Density 51.50
[03/22 15:32:58    833s] +----------+---------+--------+--------+------------+--------+
[03/22 15:32:58    833s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 15:32:58    833s] +----------+---------+--------+--------+------------+--------+
[03/22 15:32:58    833s] |    51.50%|        -|  -2.583| -66.280|   0:00:00.0| 2840.4M|
[03/22 15:33:02    848s] |    51.45%|      266|  -2.582| -66.175|   0:00:04.0| 3145.7M|
[03/22 15:33:03    850s] |    51.45%|        8|  -2.582| -66.174|   0:00:01.0| 3145.7M|
[03/22 15:33:03    850s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:33:03    850s] |    51.45%|        0|  -2.582| -66.174|   0:00:00.0| 3145.7M|
[03/22 15:33:05    854s] |    51.39%|      103|  -2.580| -65.903|   0:00:02.0| 3145.7M|
[03/22 15:33:15    882s] |    51.00%|     1029|  -2.554| -64.940|   0:00:10.0| 3145.7M|
[03/22 15:33:16    886s] |    50.95%|      170|  -2.553| -64.920|   0:00:01.0| 3145.7M|
[03/22 15:33:16    887s] |    50.95%|       13|  -2.553| -64.920|   0:00:00.0| 3145.7M|
[03/22 15:33:17    887s] |    50.95%|        1|  -2.553| -64.920|   0:00:01.0| 3145.7M|
[03/22 15:33:17    888s] |    50.95%|        0|  -2.553| -64.920|   0:00:00.0| 3145.7M|
[03/22 15:33:17    888s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:33:17    888s] |    50.95%|        0|  -2.553| -64.920|   0:00:00.0| 3145.7M|
[03/22 15:33:17    888s] +----------+---------+--------+--------+------------+--------+
[03/22 15:33:17    888s] Reclaim Optimization End WNS Slack -2.554  TNS Slack -64.920 Density 50.95
[03/22 15:33:17    888s] 
[03/22 15:33:17    888s] ** Summary: Restruct = 274 Buffer Deletion = 81 Declone = 30 Resize = 1094 **
[03/22 15:33:17    888s] --------------------------------------------------------------
[03/22 15:33:17    888s] |                                   | Total     | Sequential |
[03/22 15:33:17    888s] --------------------------------------------------------------
[03/22 15:33:17    888s] | Num insts resized                 |     930  |      32    |
[03/22 15:33:17    888s] | Num insts undone                  |     117  |       1    |
[03/22 15:33:17    888s] | Num insts Downsized               |     930  |      32    |
[03/22 15:33:17    888s] | Num insts Samesized               |       0  |       0    |
[03/22 15:33:17    888s] | Num insts Upsized                 |       0  |       0    |
[03/22 15:33:17    888s] | Num multiple commits+uncommits    |     168  |       -    |
[03/22 15:33:17    888s] --------------------------------------------------------------
[03/22 15:33:17    888s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:33:17    888s] 0 Ndr or Layer constraints added by optimization 
[03/22 15:33:17    888s] **** End NDR-Layer Usage Statistics ****
[03/22 15:33:17    888s] End: Core Area Reclaim Optimization (cpu = 0:00:58.6) (real = 0:00:22.0) **
[03/22 15:33:17    888s] (I,S,L,T): WC_VIEW: 98.7005, 23.6931, 1.13483, 123.528
[03/22 15:33:17    888s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.5
[03/22 15:33:17    888s] *** AreaOpt [finish] : cpu/real = 0:00:57.7/0:00:21.5 (2.7), totSession cpu/real = 0:14:48.9/0:05:23.6 (2.7), mem = 3145.7M
[03/22 15:33:17    888s] 
[03/22 15:33:17    888s] =============================================================================================
[03/22 15:33:17    888s]  Step TAT Report for AreaOpt #1
[03/22 15:33:17    888s] =============================================================================================
[03/22 15:33:17    888s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:33:17    888s] ---------------------------------------------------------------------------------------------
[03/22 15:33:17    888s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:33:17    888s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   4.8 % )     0:00:01.1 /  0:00:01.1    1.0
[03/22 15:33:17    888s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:33:17    888s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.3
[03/22 15:33:17    888s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:33:17    888s] [ OptSingleIteration     ]     10   0:00:01.0  (   4.4 % )     0:00:17.8 /  0:00:54.1    3.0
[03/22 15:33:17    888s] [ OptGetWeight           ]   1302   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.4
[03/22 15:33:17    888s] [ OptEval                ]   1302   0:00:03.6  (  15.8 % )     0:00:03.6 /  0:00:19.4    5.4
[03/22 15:33:17    888s] [ OptCommit              ]   1302   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.3    0.8
[03/22 15:33:17    888s] [ IncrTimingUpdate       ]    270   0:00:10.7  (  47.4 % )     0:00:10.7 /  0:00:26.6    2.5
[03/22 15:33:17    888s] [ PostCommitDelayUpdate  ]   1360   0:00:01.0  (   4.4 % )     0:00:02.1 /  0:00:06.5    3.1
[03/22 15:33:17    888s] [ IncrDelayCalc          ]    953   0:00:01.1  (   4.8 % )     0:00:01.1 /  0:00:05.5    5.1
[03/22 15:33:17    888s] [ MISC                   ]          0:00:03.2  (  14.4 % )     0:00:03.2 /  0:00:03.2    1.0
[03/22 15:33:17    888s] ---------------------------------------------------------------------------------------------
[03/22 15:33:17    888s]  AreaOpt #1 TOTAL                   0:00:22.6  ( 100.0 % )     0:00:22.6 /  0:00:58.8    2.6
[03/22 15:33:17    888s] ---------------------------------------------------------------------------------------------
[03/22 15:33:17    888s] 
[03/22 15:33:17    888s] Executing incremental physical updates
[03/22 15:33:17    888s] Executing incremental physical updates
[03/22 15:33:17    888s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2936.2M
[03/22 15:33:17    889s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.047, MEM:2937.7M
[03/22 15:33:17    889s] TotalInstCnt at PhyDesignMc Destruction: 38,378
[03/22 15:33:17    889s] End: Area Reclaim Optimization (cpu=0:00:59, real=0:00:22, mem=2633.72M, totSessionCpu=0:14:49).
[03/22 15:33:18    889s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2633.7M
[03/22 15:33:18    889s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.101, MEM:2633.7M
[03/22 15:33:18    889s] 
[03/22 15:33:18    889s] *** Start incrementalPlace ***
[03/22 15:33:18    889s] User Input Parameters:
[03/22 15:33:18    889s] - Congestion Driven    : On
[03/22 15:33:18    889s] - Timing Driven        : On
[03/22 15:33:18    889s] - Area-Violation Based : On
[03/22 15:33:18    889s] - Start Rollback Level : -5
[03/22 15:33:18    889s] - Legalized            : On
[03/22 15:33:18    889s] - Window Based         : Off
[03/22 15:33:18    889s] - eDen incr mode       : Off
[03/22 15:33:18    889s] - Small incr mode      : Off
[03/22 15:33:18    889s] 
[03/22 15:33:18    889s] no activity file in design. spp won't run.
[03/22 15:33:18    890s] Effort level <high> specified for reg2reg path_group
[03/22 15:33:19    891s] Effort level <high> specified for reg2cgate path_group
[03/22 15:33:19    891s] Collecting buffer chain nets ...
[03/22 15:33:19    891s] No Views given, use default active views for adaptive view pruning
[03/22 15:33:19    891s] SKP will enable view:
[03/22 15:33:19    891s]   WC_VIEW
[03/22 15:33:19    891s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2635.7M
[03/22 15:33:19    891s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.014, MEM:2635.7M
[03/22 15:33:19    891s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2635.7M
[03/22 15:33:19    891s] Starting Early Global Route congestion estimation: mem = 2635.7M
[03/22 15:33:19    891s] (I)       Started Loading and Dumping File ( Curr Mem: 2635.72 MB )
[03/22 15:33:19    891s] (I)       Reading DB...
[03/22 15:33:19    891s] (I)       Read data from FE... (mem=2635.7M)
[03/22 15:33:19    891s] (I)       Read nodes and places... (mem=2635.7M)
[03/22 15:33:19    891s] (I)       Done Read nodes and places (cpu=0.060s, mem=2650.6M)
[03/22 15:33:19    891s] (I)       Read nets... (mem=2650.6M)
[03/22 15:33:19    891s] (I)       Done Read nets (cpu=0.150s, mem=2666.1M)
[03/22 15:33:19    891s] (I)       Done Read data from FE (cpu=0.210s, mem=2666.1M)
[03/22 15:33:19    891s] (I)       before initializing RouteDB syMemory usage = 2666.1 MB
[03/22 15:33:19    891s] (I)       Honor MSV route constraint: false
[03/22 15:33:19    891s] (I)       Maximum routing layer  : 127
[03/22 15:33:19    891s] (I)       Minimum routing layer  : 2
[03/22 15:33:19    891s] (I)       Supply scale factor H  : 1.00
[03/22 15:33:19    891s] (I)       Supply scale factor V  : 1.00
[03/22 15:33:19    891s] (I)       Tracks used by clock wire: 0
[03/22 15:33:19    891s] (I)       Reverse direction      : 
[03/22 15:33:19    891s] (I)       Honor partition pin guides: true
[03/22 15:33:19    891s] (I)       Route selected nets only: false
[03/22 15:33:19    891s] (I)       Route secondary PG pins: false
[03/22 15:33:19    891s] (I)       Second PG max fanout   : 2147483647
[03/22 15:33:19    891s] (I)       Number threads         : 8
[03/22 15:33:19    891s] (I)       Apply function for special wires: true
[03/22 15:33:19    891s] (I)       Layer by layer blockage reading: true
[03/22 15:33:19    891s] (I)       Offset calculation fix : true
[03/22 15:33:19    891s] (I)       Route stripe layer range: 
[03/22 15:33:19    891s] (I)       Honor partition fences : 
[03/22 15:33:19    891s] (I)       Honor partition pin    : 
[03/22 15:33:19    891s] (I)       Honor partition fences with feedthrough: 
[03/22 15:33:19    891s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:33:19    891s] (I)       Use row-based GCell size
[03/22 15:33:19    891s] (I)       Use row-based GCell align
[03/22 15:33:19    891s] (I)       GCell unit size   : 3600
[03/22 15:33:19    891s] (I)       GCell multiplier  : 1
[03/22 15:33:19    891s] (I)       GCell row height  : 3600
[03/22 15:33:19    891s] (I)       Actual row height : 3600
[03/22 15:33:19    891s] (I)       GCell align ref   : 20000 20000
[03/22 15:33:19    891s] [NR-eGR] Track table information for default rule: 
[03/22 15:33:19    891s] [NR-eGR] M1 has no routable track
[03/22 15:33:19    891s] [NR-eGR] M2 has single uniform track structure
[03/22 15:33:19    891s] [NR-eGR] M3 has single uniform track structure
[03/22 15:33:19    891s] [NR-eGR] M4 has single uniform track structure
[03/22 15:33:19    891s] [NR-eGR] M5 has single uniform track structure
[03/22 15:33:19    891s] [NR-eGR] M6 has single uniform track structure
[03/22 15:33:19    891s] [NR-eGR] M7 has single uniform track structure
[03/22 15:33:19    891s] [NR-eGR] M8 has single uniform track structure
[03/22 15:33:19    891s] (I)       ===========================================================================
[03/22 15:33:19    891s] (I)       == Report All Rule Vias ==
[03/22 15:33:19    891s] (I)       ===========================================================================
[03/22 15:33:19    891s] (I)        Via Rule : (Default)
[03/22 15:33:19    891s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:33:19    891s] (I)       ---------------------------------------------------------------------------
[03/22 15:33:19    891s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:33:19    891s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:33:19    891s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:33:19    891s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:33:19    891s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:33:19    891s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:33:19    891s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:33:19    891s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:33:19    891s] (I)       ===========================================================================
[03/22 15:33:19    891s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2666.09 MB )
[03/22 15:33:19    891s] [NR-eGR] Read 32480 PG shapes
[03/22 15:33:19    891s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2666.09 MB )
[03/22 15:33:19    891s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:33:19    891s] [NR-eGR] #Instance Blockages : 0
[03/22 15:33:19    891s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:33:19    891s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:33:19    891s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:33:19    891s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:33:19    891s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:33:19    891s] (I)       readDataFromPlaceDB
[03/22 15:33:19    891s] (I)       Read net information..
[03/22 15:33:19    891s] [NR-eGR] Read numTotalNets=40245  numIgnoredNets=0
[03/22 15:33:19    891s] (I)       Read testcase time = 0.010 seconds
[03/22 15:33:19    891s] 
[03/22 15:33:19    891s] (I)       early_global_route_priority property id does not exist.
[03/22 15:33:19    891s] (I)       Start initializing grid graph
[03/22 15:33:19    891s] (I)       End initializing grid graph
[03/22 15:33:19    891s] (I)       Model blockages into capacity
[03/22 15:33:19    891s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:33:19    891s] (I)       Started Modeling ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Started Modeling Layer 1 ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Started Modeling Layer 2 ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:33:19    891s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Started Modeling Layer 3 ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:33:19    891s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Started Modeling Layer 4 ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:33:19    891s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Started Modeling Layer 5 ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:33:19    891s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Started Modeling Layer 6 ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:33:19    891s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Started Modeling Layer 7 ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:33:19    891s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Started Modeling Layer 8 ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:33:19    891s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       -- layer congestion ratio --
[03/22 15:33:19    891s] (I)       Layer 1 : 0.100000
[03/22 15:33:19    891s] (I)       Layer 2 : 0.700000
[03/22 15:33:19    891s] (I)       Layer 3 : 0.700000
[03/22 15:33:19    891s] (I)       Layer 4 : 0.700000
[03/22 15:33:19    891s] (I)       Layer 5 : 0.700000
[03/22 15:33:19    891s] (I)       Layer 6 : 0.700000
[03/22 15:33:19    891s] (I)       Layer 7 : 0.700000
[03/22 15:33:19    891s] (I)       Layer 8 : 0.700000
[03/22 15:33:19    891s] (I)       ----------------------------
[03/22 15:33:19    891s] (I)       Number of ignored nets = 0
[03/22 15:33:19    891s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:33:19    891s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:33:19    891s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:33:19    891s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:33:19    891s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:33:19    891s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:33:19    891s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:33:19    891s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:33:19    891s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:33:19    891s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:33:19    891s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2675.0 MB
[03/22 15:33:19    891s] (I)       Ndr track 0 does not exist
[03/22 15:33:19    891s] (I)       Layer1  viaCost=300.00
[03/22 15:33:19    891s] (I)       Layer2  viaCost=100.00
[03/22 15:33:19    891s] (I)       Layer3  viaCost=100.00
[03/22 15:33:19    891s] (I)       Layer4  viaCost=100.00
[03/22 15:33:19    891s] (I)       Layer5  viaCost=100.00
[03/22 15:33:19    891s] (I)       Layer6  viaCost=200.00
[03/22 15:33:19    891s] (I)       Layer7  viaCost=100.00
[03/22 15:33:19    891s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:33:19    891s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:33:19    891s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:33:19    891s] (I)       Site width          :   400  (dbu)
[03/22 15:33:19    891s] (I)       Row height          :  3600  (dbu)
[03/22 15:33:19    891s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:33:19    891s] (I)       GCell width         :  3600  (dbu)
[03/22 15:33:19    891s] (I)       GCell height        :  3600  (dbu)
[03/22 15:33:19    891s] (I)       Grid                :   325   324     8
[03/22 15:33:19    891s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:33:19    891s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:33:19    891s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:33:19    891s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:33:19    891s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:33:19    891s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:33:19    891s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:33:19    891s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:33:19    891s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:33:19    891s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:33:19    891s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:33:19    891s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:33:19    891s] (I)       --------------------------------------------------------
[03/22 15:33:19    891s] 
[03/22 15:33:19    891s] [NR-eGR] ============ Routing rule table ============
[03/22 15:33:19    891s] [NR-eGR] Rule id: 0  Nets: 40211 
[03/22 15:33:19    891s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:33:19    891s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:33:19    891s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:33:19    891s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:33:19    891s] [NR-eGR] ========================================
[03/22 15:33:19    891s] [NR-eGR] 
[03/22 15:33:19    891s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:33:19    891s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 15:33:19    891s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 15:33:19    891s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 15:33:19    891s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:33:19    891s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:33:19    891s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:33:19    891s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:33:19    891s] (I)       After initializing earlyGlobalRoute syMemory usage = 2675.0 MB
[03/22 15:33:19    891s] (I)       Finished Loading and Dumping File ( CPU: 0.39 sec, Real: 0.48 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Started Global Routing ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       ============= Initialization =============
[03/22 15:33:19    891s] (I)       totalPins=136545  totalGlobalPin=132441 (96.99%)
[03/22 15:33:19    891s] (I)       Started Build MST ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Generate topology with 8 threads
[03/22 15:33:19    891s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 15:33:19    891s] [NR-eGR] Layer group 1: route 40211 net(s) in layer range [2, 8]
[03/22 15:33:19    891s] (I)       ============  Phase 1a Route ============
[03/22 15:33:19    891s] (I)       Started Phase 1a ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Usage: 344040 = (162054 H, 181986 V) = (7.75% H, 6.50% V) = (2.917e+05um H, 3.276e+05um V)
[03/22 15:33:19    891s] (I)       
[03/22 15:33:19    891s] (I)       ============  Phase 1b Route ============
[03/22 15:33:19    891s] (I)       Usage: 344040 = (162054 H, 181986 V) = (7.75% H, 6.50% V) = (2.917e+05um H, 3.276e+05um V)
[03/22 15:33:19    891s] (I)       
[03/22 15:33:19    891s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.192720e+05um
[03/22 15:33:19    891s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/22 15:33:19    891s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:33:19    891s] (I)       ============  Phase 1c Route ============
[03/22 15:33:19    891s] (I)       Usage: 344040 = (162054 H, 181986 V) = (7.75% H, 6.50% V) = (2.917e+05um H, 3.276e+05um V)
[03/22 15:33:19    891s] (I)       
[03/22 15:33:19    891s] (I)       ============  Phase 1d Route ============
[03/22 15:33:19    891s] (I)       Usage: 344040 = (162054 H, 181986 V) = (7.75% H, 6.50% V) = (2.917e+05um H, 3.276e+05um V)
[03/22 15:33:19    891s] (I)       
[03/22 15:33:19    891s] (I)       ============  Phase 1e Route ============
[03/22 15:33:19    891s] (I)       Started Phase 1e ( Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:19    891s] (I)       Usage: 344040 = (162054 H, 181986 V) = (7.75% H, 6.50% V) = (2.917e+05um H, 3.276e+05um V)
[03/22 15:33:19    891s] (I)       
[03/22 15:33:19    891s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.192720e+05um
[03/22 15:33:19    891s] [NR-eGR] 
[03/22 15:33:20    891s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:20    891s] (I)       Running layer assignment with 8 threads
[03/22 15:33:20    893s] (I)       Finished Phase 1l ( CPU: 1.30 sec, Real: 0.32 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:20    893s] (I)       ============  Phase 1l Route ============
[03/22 15:33:20    893s] (I)       
[03/22 15:33:20    893s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:33:20    893s] [NR-eGR]                        OverCon           OverCon            
[03/22 15:33:20    893s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/22 15:33:20    893s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/22 15:33:20    893s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:33:20    893s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:33:20    893s] [NR-eGR]      M2  (2)        98( 0.10%)         4( 0.00%)   ( 0.10%) 
[03/22 15:33:20    893s] [NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:33:20    893s] [NR-eGR]      M4  (4)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/22 15:33:20    893s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:33:20    893s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:33:20    893s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:33:20    893s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:33:20    893s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:33:20    893s] [NR-eGR] Total              108( 0.01%)         4( 0.00%)   ( 0.02%) 
[03/22 15:33:20    893s] [NR-eGR] 
[03/22 15:33:20    893s] (I)       Finished Global Routing ( CPU: 1.57 sec, Real: 0.59 sec, Curr Mem: 2675.00 MB )
[03/22 15:33:20    893s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 15:33:20    893s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:33:20    893s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:33:20    893s] Early Global Route congestion estimation runtime: 1.10 seconds, mem = 2675.0M
[03/22 15:33:20    893s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.980, REAL:1.101, MEM:2675.0M
[03/22 15:33:20    893s] OPERPROF: Starting HotSpotCal at level 1, MEM:2675.0M
[03/22 15:33:20    893s] [hotspot] +------------+---------------+---------------+
[03/22 15:33:20    893s] [hotspot] |            |   max hotspot | total hotspot |
[03/22 15:33:20    893s] [hotspot] +------------+---------------+---------------+
[03/22 15:33:20    893s] [hotspot] | normalized |          0.00 |          0.00 |
[03/22 15:33:20    893s] [hotspot] +------------+---------------+---------------+
[03/22 15:33:20    893s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 15:33:20    893s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 15:33:20    893s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.014, MEM:2675.0M
[03/22 15:33:20    893s] 
[03/22 15:33:20    893s] === incrementalPlace Internal Loop 1 ===
[03/22 15:33:20    893s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/22 15:33:20    893s] OPERPROF: Starting IPInitSPData at level 1, MEM:2675.0M
[03/22 15:33:20    893s] z: 2, totalTracks: 1
[03/22 15:33:20    893s] z: 4, totalTracks: 1
[03/22 15:33:20    893s] z: 6, totalTracks: 1
[03/22 15:33:20    893s] z: 8, totalTracks: 1
[03/22 15:33:20    893s] #spOpts: N=65 minPadR=1.1 
[03/22 15:33:20    893s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2675.0M
[03/22 15:33:20    893s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.228, MEM:2675.0M
[03/22 15:33:20    893s] OPERPROF:   Starting post-place ADS at level 2, MEM:2675.0M
[03/22 15:33:20    893s] ADSU 0.509 -> 0.509. GS 14.400
[03/22 15:33:20    893s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.090, REAL:0.097, MEM:2675.0M
[03/22 15:33:20    893s] OPERPROF:   Starting spMPad at level 2, MEM:2675.0M
[03/22 15:33:20    893s] OPERPROF:     Starting spContextMPad at level 3, MEM:2675.0M
[03/22 15:33:20    893s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2675.0M
[03/22 15:33:20    893s] OPERPROF:   Finished spMPad at level 2, CPU:0.030, REAL:0.024, MEM:2675.0M
[03/22 15:33:20    893s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2675.0M
[03/22 15:33:20    893s] no activity file in design. spp won't run.
[03/22 15:33:20    893s] [spp] 0
[03/22 15:33:20    893s] [adp] 0:1:1:3
[03/22 15:33:20    893s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.014, MEM:2675.0M
[03/22 15:33:20    893s] SP #FI/SF FL/PI 0/0 38378/0
[03/22 15:33:20    893s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.450, REAL:0.446, MEM:2675.0M
[03/22 15:33:20    893s] PP off. flexM 0
[03/22 15:33:20    893s] OPERPROF: Starting CDPad at level 1, MEM:2675.0M
[03/22 15:33:20    893s] 3DP is on.
[03/22 15:33:20    893s] 3DP OF M2 0.001, M4 0.000. Diff 0
[03/22 15:33:20    893s] design sh 0.077.
[03/22 15:33:20    893s] design sh 0.077.
[03/22 15:33:20    893s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/22 15:33:20    893s] design sh 0.071.
[03/22 15:33:21    894s] CDPadU 0.637 -> 0.575. R=0.509, N=38378, GS=1.800
[03/22 15:33:21    894s] OPERPROF: Finished CDPad at level 1, CPU:0.810, REAL:0.459, MEM:2675.0M
[03/22 15:33:21    894s] OPERPROF: Starting InitSKP at level 1, MEM:2675.0M
[03/22 15:33:21    894s] no activity file in design. spp won't run.
[03/22 15:33:22    897s] no activity file in design. spp won't run.
[03/22 15:33:24    902s] *** Finished SKP initialization (cpu=0:00:07.9, real=0:00:03.0)***
[03/22 15:33:24    902s] OPERPROF: Finished InitSKP at level 1, CPU:7.910, REAL:3.390, MEM:3010.7M
[03/22 15:33:24    902s] NP #FI/FS/SF FL/PI: 0/0/0 38378/0
[03/22 15:33:24    902s] no activity file in design. spp won't run.
[03/22 15:33:25    902s] 
[03/22 15:33:25    902s] AB Est...
[03/22 15:33:25    902s] OPERPROF: Starting npPlace at level 1, MEM:3021.3M
[03/22 15:33:25    903s] OPERPROF: Finished npPlace at level 1, CPU:0.300, REAL:0.255, MEM:3115.8M
[03/22 15:33:25    903s] Iteration  5: Skipped, with CDP Off
[03/22 15:33:25    903s] 
[03/22 15:33:25    903s] AB Est...
[03/22 15:33:25    903s] OPERPROF: Starting npPlace at level 1, MEM:3115.8M
[03/22 15:33:25    903s] OPERPROF: Finished npPlace at level 1, CPU:0.270, REAL:0.211, MEM:3115.8M
[03/22 15:33:25    903s] Iteration  6: Skipped, with CDP Off
[03/22 15:33:25    903s] 
[03/22 15:33:25    903s] AB Est...
[03/22 15:33:25    903s] OPERPROF: Starting npPlace at level 1, MEM:3115.8M
[03/22 15:33:25    903s] OPERPROF: Finished npPlace at level 1, CPU:0.250, REAL:0.214, MEM:3115.8M
[03/22 15:33:25    903s] Iteration  7: Skipped, with CDP Off
[03/22 15:33:25    904s] OPERPROF: Starting npPlace at level 1, MEM:3211.9M
[03/22 15:33:26    904s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/22 15:33:26    904s] No instances found in the vector
[03/22 15:33:26    904s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3211.9M, DRC: 0)
[03/22 15:33:26    904s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:33:38    942s] Iteration  8: Total net bbox = 4.376e+05 (2.11e+05 2.27e+05)
[03/22 15:33:38    942s]               Est.  stn bbox = 5.859e+05 (2.82e+05 3.04e+05)
[03/22 15:33:38    942s]               cpu = 0:00:38.4 real = 0:00:12.0 mem = 3402.6M
[03/22 15:33:38    942s] OPERPROF: Finished npPlace at level 1, CPU:38.580, REAL:12.084, MEM:3306.6M
[03/22 15:33:38    942s] no activity file in design. spp won't run.
[03/22 15:33:38    942s] NP #FI/FS/SF FL/PI: 0/0/0 38378/0
[03/22 15:33:38    942s] no activity file in design. spp won't run.
[03/22 15:33:38    943s] OPERPROF: Starting npPlace at level 1, MEM:3274.6M
[03/22 15:33:38    943s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/22 15:33:38    943s] No instances found in the vector
[03/22 15:33:38    943s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3274.6M, DRC: 0)
[03/22 15:33:38    943s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:34:11   1061s] Iteration  9: Total net bbox = 4.601e+05 (2.24e+05 2.36e+05)
[03/22 15:34:11   1061s]               Est.  stn bbox = 6.102e+05 (2.96e+05 3.14e+05)
[03/22 15:34:11   1061s]               cpu = 0:01:58 real = 0:00:33.0 mem = 3400.7M
[03/22 15:34:11   1061s] OPERPROF: Finished npPlace at level 1, CPU:118.060, REAL:33.049, MEM:3304.7M
[03/22 15:34:11   1061s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3176.7M
[03/22 15:34:11   1061s] Starting Early Global Route rough congestion estimation: mem = 3176.7M
[03/22 15:34:11   1061s] (I)       Started Loading and Dumping File ( Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] (I)       Reading DB...
[03/22 15:34:11   1061s] (I)       Read data from FE... (mem=3176.7M)
[03/22 15:34:11   1061s] (I)       Read nodes and places... (mem=3176.7M)
[03/22 15:34:11   1061s] (I)       Done Read nodes and places (cpu=0.060s, mem=3176.7M)
[03/22 15:34:11   1061s] (I)       Read nets... (mem=3176.7M)
[03/22 15:34:11   1061s] (I)       Done Read nets (cpu=0.120s, mem=3176.7M)
[03/22 15:34:11   1061s] (I)       Done Read data from FE (cpu=0.180s, mem=3176.7M)
[03/22 15:34:11   1061s] (I)       before initializing RouteDB syMemory usage = 3176.7 MB
[03/22 15:34:11   1061s] (I)       Print mode             : 2
[03/22 15:34:11   1061s] (I)       Stop if highly congested: false
[03/22 15:34:11   1061s] (I)       Honor MSV route constraint: false
[03/22 15:34:11   1061s] (I)       Maximum routing layer  : 127
[03/22 15:34:11   1061s] (I)       Minimum routing layer  : 2
[03/22 15:34:11   1061s] (I)       Supply scale factor H  : 1.00
[03/22 15:34:11   1061s] (I)       Supply scale factor V  : 1.00
[03/22 15:34:11   1061s] (I)       Tracks used by clock wire: 0
[03/22 15:34:11   1061s] (I)       Reverse direction      : 
[03/22 15:34:11   1061s] (I)       Honor partition pin guides: true
[03/22 15:34:11   1061s] (I)       Route selected nets only: false
[03/22 15:34:11   1061s] (I)       Route secondary PG pins: false
[03/22 15:34:11   1061s] (I)       Second PG max fanout   : 2147483647
[03/22 15:34:11   1061s] (I)       Assign partition pins  : false
[03/22 15:34:11   1061s] (I)       Support large GCell    : true
[03/22 15:34:11   1061s] (I)       Number threads         : 8
[03/22 15:34:11   1061s] (I)       Number of rows per GCell: 2
[03/22 15:34:11   1061s] (I)       Max num rows per GCell : 32
[03/22 15:34:11   1061s] (I)       Apply function for special wires: true
[03/22 15:34:11   1061s] (I)       Layer by layer blockage reading: true
[03/22 15:34:11   1061s] (I)       Offset calculation fix : true
[03/22 15:34:11   1061s] (I)       Route stripe layer range: 
[03/22 15:34:11   1061s] (I)       Honor partition fences : 
[03/22 15:34:11   1061s] (I)       Honor partition pin    : 
[03/22 15:34:11   1061s] (I)       Honor partition fences with feedthrough: 
[03/22 15:34:11   1061s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:34:11   1061s] (I)       Use row-based GCell size
[03/22 15:34:11   1061s] (I)       Use row-based GCell align
[03/22 15:34:11   1061s] (I)       GCell unit size   : 3600
[03/22 15:34:11   1061s] (I)       GCell multiplier  : 2
[03/22 15:34:11   1061s] (I)       GCell row height  : 3600
[03/22 15:34:11   1061s] (I)       Actual row height : 3600
[03/22 15:34:11   1061s] (I)       GCell align ref   : 20000 20000
[03/22 15:34:11   1061s] [NR-eGR] Track table information for default rule: 
[03/22 15:34:11   1061s] [NR-eGR] M1 has no routable track
[03/22 15:34:11   1061s] [NR-eGR] M2 has single uniform track structure
[03/22 15:34:11   1061s] [NR-eGR] M3 has single uniform track structure
[03/22 15:34:11   1061s] [NR-eGR] M4 has single uniform track structure
[03/22 15:34:11   1061s] [NR-eGR] M5 has single uniform track structure
[03/22 15:34:11   1061s] [NR-eGR] M6 has single uniform track structure
[03/22 15:34:11   1061s] [NR-eGR] M7 has single uniform track structure
[03/22 15:34:11   1061s] [NR-eGR] M8 has single uniform track structure
[03/22 15:34:11   1061s] (I)       ===========================================================================
[03/22 15:34:11   1061s] (I)       == Report All Rule Vias ==
[03/22 15:34:11   1061s] (I)       ===========================================================================
[03/22 15:34:11   1061s] (I)        Via Rule : (Default)
[03/22 15:34:11   1061s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:34:11   1061s] (I)       ---------------------------------------------------------------------------
[03/22 15:34:11   1061s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:34:11   1061s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:34:11   1061s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:34:11   1061s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:34:11   1061s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:34:11   1061s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:34:11   1061s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:34:11   1061s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:34:11   1061s] (I)       ===========================================================================
[03/22 15:34:11   1061s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] [NR-eGR] Read 32480 PG shapes
[03/22 15:34:11   1061s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:34:11   1061s] [NR-eGR] #Instance Blockages : 0
[03/22 15:34:11   1061s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:34:11   1061s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:34:11   1061s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:34:11   1061s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:34:11   1061s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:34:11   1061s] (I)       readDataFromPlaceDB
[03/22 15:34:11   1061s] (I)       Read net information..
[03/22 15:34:11   1061s] [NR-eGR] Read numTotalNets=40245  numIgnoredNets=0
[03/22 15:34:11   1061s] (I)       Read testcase time = 0.020 seconds
[03/22 15:34:11   1061s] 
[03/22 15:34:11   1061s] (I)       early_global_route_priority property id does not exist.
[03/22 15:34:11   1061s] (I)       Start initializing grid graph
[03/22 15:34:11   1061s] (I)       End initializing grid graph
[03/22 15:34:11   1061s] (I)       Model blockages into capacity
[03/22 15:34:11   1061s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:34:11   1061s] (I)       Started Modeling ( Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] (I)       Started Modeling Layer 1 ( Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] (I)       Started Modeling Layer 2 ( Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:34:11   1061s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] (I)       Started Modeling Layer 3 ( Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:34:11   1061s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] (I)       Started Modeling Layer 4 ( Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:34:11   1061s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] (I)       Started Modeling Layer 5 ( Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:34:11   1061s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:11   1061s] (I)       Started Modeling Layer 6 ( Curr Mem: 3176.68 MB )
[03/22 15:34:12   1061s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:34:12   1061s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:12   1061s] (I)       Started Modeling Layer 7 ( Curr Mem: 3176.68 MB )
[03/22 15:34:12   1061s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:34:12   1061s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:12   1061s] (I)       Started Modeling Layer 8 ( Curr Mem: 3176.68 MB )
[03/22 15:34:12   1061s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:34:12   1061s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:12   1061s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:12   1061s] (I)       -- layer congestion ratio --
[03/22 15:34:12   1061s] (I)       Layer 1 : 0.100000
[03/22 15:34:12   1061s] (I)       Layer 2 : 0.700000
[03/22 15:34:12   1061s] (I)       Layer 3 : 0.700000
[03/22 15:34:12   1061s] (I)       Layer 4 : 0.700000
[03/22 15:34:12   1061s] (I)       Layer 5 : 0.700000
[03/22 15:34:12   1061s] (I)       Layer 6 : 0.700000
[03/22 15:34:12   1061s] (I)       Layer 7 : 0.700000
[03/22 15:34:12   1061s] (I)       Layer 8 : 0.700000
[03/22 15:34:12   1061s] (I)       ----------------------------
[03/22 15:34:12   1061s] (I)       Number of ignored nets = 0
[03/22 15:34:12   1061s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:34:12   1061s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:34:12   1061s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:34:12   1061s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:34:12   1061s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:34:12   1061s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:34:12   1061s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:34:12   1061s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:34:12   1061s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:34:12   1061s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:34:12   1061s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3176.7 MB
[03/22 15:34:12   1061s] (I)       Ndr track 0 does not exist
[03/22 15:34:12   1061s] (I)       Layer1  viaCost=300.00
[03/22 15:34:12   1061s] (I)       Layer2  viaCost=100.00
[03/22 15:34:12   1061s] (I)       Layer3  viaCost=100.00
[03/22 15:34:12   1061s] (I)       Layer4  viaCost=100.00
[03/22 15:34:12   1061s] (I)       Layer5  viaCost=100.00
[03/22 15:34:12   1061s] (I)       Layer6  viaCost=200.00
[03/22 15:34:12   1061s] (I)       Layer7  viaCost=100.00
[03/22 15:34:12   1061s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:34:12   1061s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:34:12   1061s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:34:12   1061s] (I)       Site width          :   400  (dbu)
[03/22 15:34:12   1061s] (I)       Row height          :  3600  (dbu)
[03/22 15:34:12   1061s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:34:12   1061s] (I)       GCell width         :  7200  (dbu)
[03/22 15:34:12   1061s] (I)       GCell height        :  7200  (dbu)
[03/22 15:34:12   1061s] (I)       Grid                :   163   162     8
[03/22 15:34:12   1061s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:34:12   1061s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/22 15:34:12   1061s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/22 15:34:12   1061s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:34:12   1061s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:34:12   1061s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:34:12   1061s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:34:12   1061s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:34:12   1061s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/22 15:34:12   1061s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:34:12   1061s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:34:12   1061s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:34:12   1061s] (I)       --------------------------------------------------------
[03/22 15:34:12   1061s] 
[03/22 15:34:12   1061s] [NR-eGR] ============ Routing rule table ============
[03/22 15:34:12   1061s] [NR-eGR] Rule id: 0  Nets: 40245 
[03/22 15:34:12   1061s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:34:12   1061s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:34:12   1061s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:34:12   1061s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:34:12   1061s] [NR-eGR] ========================================
[03/22 15:34:12   1061s] [NR-eGR] 
[03/22 15:34:12   1061s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:34:12   1061s] (I)       blocked tracks on layer2 : = 82211 / 473526 (17.36%)
[03/22 15:34:12   1061s] (I)       blocked tracks on layer3 : = 33726 / 475308 (7.10%)
[03/22 15:34:12   1061s] (I)       blocked tracks on layer4 : = 93058 / 473526 (19.65%)
[03/22 15:34:12   1061s] (I)       blocked tracks on layer5 : = 0 / 475308 (0.00%)
[03/22 15:34:12   1061s] (I)       blocked tracks on layer6 : = 0 / 473526 (0.00%)
[03/22 15:34:12   1061s] (I)       blocked tracks on layer7 : = 0 / 118827 (0.00%)
[03/22 15:34:12   1061s] (I)       blocked tracks on layer8 : = 0 / 118260 (0.00%)
[03/22 15:34:12   1061s] (I)       After initializing earlyGlobalRoute syMemory usage = 3176.7 MB
[03/22 15:34:12   1061s] (I)       Finished Loading and Dumping File ( CPU: 0.31 sec, Real: 0.45 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:12   1061s] (I)       ============= Initialization =============
[03/22 15:34:12   1061s] (I)       numLocalWires=59382  numGlobalNetBranches=18119  numLocalNetBranches=11672
[03/22 15:34:12   1061s] (I)       totalPins=136613  totalGlobalPin=96668 (70.76%)
[03/22 15:34:12   1061s] (I)       Started Build MST ( Curr Mem: 3176.68 MB )
[03/22 15:34:12   1061s] (I)       Generate topology with 8 threads
[03/22 15:34:12   1062s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.03 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:12   1062s] (I)       total 2D Cap : 2451438 = (1044082 H, 1407356 V)
[03/22 15:34:12   1062s] (I)       ============  Phase 1a Route ============
[03/22 15:34:12   1062s] (I)       Started Phase 1a ( Curr Mem: 3176.68 MB )
[03/22 15:34:12   1062s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:12   1062s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3176.68 MB )
[03/22 15:34:12   1062s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/22 15:34:12   1062s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3176.68 MB )
[03/22 15:34:12   1062s] (I)       Usage: 160816 = (80128 H, 80688 V) = (7.67% H, 5.73% V) = (2.885e+05um H, 2.905e+05um V)
[03/22 15:34:12   1062s] (I)       
[03/22 15:34:12   1062s] (I)       ============  Phase 1b Route ============
[03/22 15:34:12   1062s] (I)       Usage: 160816 = (80128 H, 80688 V) = (7.67% H, 5.73% V) = (2.885e+05um H, 2.905e+05um V)
[03/22 15:34:12   1062s] (I)       
[03/22 15:34:12   1062s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/22 15:34:12   1062s] 
[03/22 15:34:12   1062s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:34:12   1062s] Finished Early Global Route rough congestion estimation: mem = 3176.7M
[03/22 15:34:12   1062s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.510, REAL:0.608, MEM:3176.7M
[03/22 15:34:12   1062s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/22 15:34:12   1062s] OPERPROF: Starting CDPad at level 1, MEM:3176.7M
[03/22 15:34:12   1062s] CDPadU 0.575 -> 0.575. R=0.509, N=38378, GS=3.600
[03/22 15:34:12   1062s] OPERPROF: Finished CDPad at level 1, CPU:0.350, REAL:0.262, MEM:3176.7M
[03/22 15:34:12   1062s] no activity file in design. spp won't run.
[03/22 15:34:12   1062s] NP #FI/FS/SF FL/PI: 0/0/0 38378/0
[03/22 15:34:12   1062s] no activity file in design. spp won't run.
[03/22 15:34:13   1063s] OPERPROF: Starting npPlace at level 1, MEM:3272.7M
[03/22 15:34:13   1063s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/22 15:34:13   1063s] No instances found in the vector
[03/22 15:34:13   1063s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3272.7M, DRC: 0)
[03/22 15:34:13   1063s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:34:15   1070s] OPERPROF: Finished npPlace at level 1, CPU:7.370, REAL:2.494, MEM:3306.8M
[03/22 15:34:15   1070s] no activity file in design. spp won't run.
[03/22 15:34:15   1070s] NP #FI/FS/SF FL/PI: 0/0/0 38378/0
[03/22 15:34:15   1070s] no activity file in design. spp won't run.
[03/22 15:34:16   1071s] OPERPROF: Starting npPlace at level 1, MEM:3274.8M
[03/22 15:34:16   1071s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 15:34:16   1071s] No instances found in the vector
[03/22 15:34:16   1071s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3274.8M, DRC: 0)
[03/22 15:34:16   1071s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:34:31   1123s] Iteration 10: Total net bbox = 4.721e+05 (2.29e+05 2.43e+05)
[03/22 15:34:31   1123s]               Est.  stn bbox = 6.205e+05 (3.01e+05 3.20e+05)
[03/22 15:34:31   1123s]               cpu = 0:00:52.5 real = 0:00:15.0 mem = 3309.8M
[03/22 15:34:31   1123s] OPERPROF: Finished npPlace at level 1, CPU:52.640, REAL:15.424, MEM:3181.8M
[03/22 15:34:31   1124s] no activity file in design. spp won't run.
[03/22 15:34:31   1124s] NP #FI/FS/SF FL/PI: 0/0/0 38378/0
[03/22 15:34:31   1124s] no activity file in design. spp won't run.
[03/22 15:34:31   1124s] OPERPROF: Starting npPlace at level 1, MEM:3149.8M
[03/22 15:34:32   1124s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 15:34:32   1124s] No instances found in the vector
[03/22 15:34:32   1124s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3149.8M, DRC: 0)
[03/22 15:34:32   1124s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:34:40   1152s] Iteration 11: Total net bbox = 4.910e+05 (2.38e+05 2.53e+05)
[03/22 15:34:40   1152s]               Est.  stn bbox = 6.384e+05 (3.08e+05 3.30e+05)
[03/22 15:34:40   1152s]               cpu = 0:00:28.0 real = 0:00:08.0 mem = 3312.9M
[03/22 15:34:40   1152s] OPERPROF: Finished npPlace at level 1, CPU:28.150, REAL:8.381, MEM:3184.8M
[03/22 15:34:40   1153s] no activity file in design. spp won't run.
[03/22 15:34:40   1153s] NP #FI/FS/SF FL/PI: 0/0/0 38378/0
[03/22 15:34:40   1153s] no activity file in design. spp won't run.
[03/22 15:34:40   1153s] OPERPROF: Starting npPlace at level 1, MEM:3152.8M
[03/22 15:34:41   1153s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 15:34:41   1153s] No instances found in the vector
[03/22 15:34:41   1153s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3152.8M, DRC: 0)
[03/22 15:34:41   1153s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:34:47   1175s] Iteration 12: Total net bbox = 4.957e+05 (2.40e+05 2.55e+05)
[03/22 15:34:47   1175s]               Est.  stn bbox = 6.434e+05 (3.11e+05 3.32e+05)
[03/22 15:34:47   1175s]               cpu = 0:00:21.9 real = 0:00:07.0 mem = 3317.9M
[03/22 15:34:47   1175s] OPERPROF: Finished npPlace at level 1, CPU:22.100, REAL:6.566, MEM:3189.9M
[03/22 15:34:47   1175s] Move report: Timing Driven Placement moves 38378 insts, mean move: 14.12 um, max move: 238.88 um
[03/22 15:34:47   1175s] 	Max move on inst (core2_inst/U5): (124.00, 260.20) --> (239.57, 136.89)
[03/22 15:34:47   1175s] no activity file in design. spp won't run.
[03/22 15:34:47   1175s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3061.9M
[03/22 15:34:47   1175s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3061.9M
[03/22 15:34:47   1175s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.013, MEM:3061.9M
[03/22 15:34:47   1175s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3061.9M
[03/22 15:34:47   1175s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3058.2M
[03/22 15:34:47   1175s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.040, REAL:0.048, MEM:3058.2M
[03/22 15:34:47   1175s] 
[03/22 15:34:47   1175s] Finished Incremental Placement (cpu=0:04:43, real=0:01:27, mem=3058.2M)
[03/22 15:34:47   1175s] CongRepair sets shifter mode to gplace
[03/22 15:34:47   1175s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3058.2M
[03/22 15:34:47   1175s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3058.2M
[03/22 15:34:47   1175s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3058.2M
[03/22 15:34:47   1175s] z: 2, totalTracks: 1
[03/22 15:34:47   1175s] z: 4, totalTracks: 1
[03/22 15:34:47   1175s] z: 6, totalTracks: 1
[03/22 15:34:47   1175s] z: 8, totalTracks: 1
[03/22 15:34:47   1175s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:34:47   1175s] All LLGs are deleted
[03/22 15:34:47   1175s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3058.2M
[03/22 15:34:47   1175s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.002, MEM:3058.2M
[03/22 15:34:47   1175s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3058.2M
[03/22 15:34:47   1175s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3058.2M
[03/22 15:34:47   1175s] Core basic site is core
[03/22 15:34:47   1176s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:34:47   1176s] SiteArray: use 3,846,144 bytes
[03/22 15:34:47   1176s] SiteArray: current memory after site array memory allocation 3061.9M
[03/22 15:34:47   1176s] SiteArray: FP blocked sites are writable
[03/22 15:34:47   1176s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:34:47   1176s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3061.9M
[03/22 15:34:47   1176s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:34:47   1176s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.130, REAL:0.023, MEM:3061.9M
[03/22 15:34:47   1176s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.260, REAL:0.122, MEM:3061.9M
[03/22 15:34:47   1176s] OPERPROF:         Starting CMU at level 5, MEM:3061.9M
[03/22 15:34:47   1176s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.008, MEM:3061.9M
[03/22 15:34:47   1176s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.280, REAL:0.144, MEM:3061.9M
[03/22 15:34:47   1176s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3061.9MB).
[03/22 15:34:47   1176s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.340, REAL:0.204, MEM:3061.9M
[03/22 15:34:47   1176s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.340, REAL:0.205, MEM:3061.9M
[03/22 15:34:47   1176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.2
[03/22 15:34:47   1176s] OPERPROF:   Starting RefinePlace at level 2, MEM:3061.9M
[03/22 15:34:47   1176s] *** Starting refinePlace (0:19:36 mem=3061.9M) ***
[03/22 15:34:47   1176s] Total net bbox length = 5.076e+05 (2.509e+05 2.567e+05) (ext = 2.653e+04)
[03/22 15:34:47   1176s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:34:47   1176s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3061.9M
[03/22 15:34:47   1176s] Starting refinePlace ...
[03/22 15:34:47   1176s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:34:47   1176s]    Spread Effort: high, pre-route mode, useDDP on.
[03/22 15:34:48   1177s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3061.9MB) @(0:19:36 - 0:19:38).
[03/22 15:34:48   1177s] Move report: preRPlace moves 38378 insts, mean move: 0.54 um, max move: 3.79 um
[03/22 15:34:48   1177s] 	Max move on inst (core1_inst/qmem_instance/U86): (81.87, 266.73) --> (83.20, 269.20)
[03/22 15:34:48   1177s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
[03/22 15:34:48   1177s] wireLenOptFixPriorityInst 0 inst fixed
[03/22 15:34:48   1177s] tweakage running in 8 threads.
[03/22 15:34:48   1177s] Placement tweakage begins.
[03/22 15:34:48   1177s] wire length = 6.472e+05
[03/22 15:34:50   1182s] wire length = 6.186e+05
[03/22 15:34:50   1182s] Placement tweakage ends.
[03/22 15:34:50   1182s] Move report: tweak moves 5827 insts, mean move: 2.27 um, max move: 46.00 um
[03/22 15:34:50   1182s] 	Max move on inst (gclk_inst1/U3): (300.60, 37.00) --> (254.60, 37.00)
[03/22 15:34:50   1182s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.5, real=0:00:02.0, mem=3061.9MB) @(0:19:38 - 0:19:42).
[03/22 15:34:50   1182s] 
[03/22 15:34:50   1182s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:34:51   1183s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:34:51   1183s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:01.0, mem=3061.9MB) @(0:19:42 - 0:19:44).
[03/22 15:34:51   1183s] Move report: Detail placement moves 38378 insts, mean move: 0.86 um, max move: 46.25 um
[03/22 15:34:51   1183s] 	Max move on inst (gclk_inst1/U3): (300.64, 36.79) --> (254.60, 37.00)
[03/22 15:34:51   1183s] 	Runtime: CPU: 0:00:07.6 REAL: 0:00:04.0 MEM: 3061.9MB
[03/22 15:34:51   1184s] Statistics of distance of Instance movement in refine placement:
[03/22 15:34:51   1184s]   maximum (X+Y) =        46.25 um
[03/22 15:34:51   1184s]   inst (gclk_inst1/U3) with max move: (300.643, 36.7895) -> (254.6, 37)
[03/22 15:34:51   1184s]   mean    (X+Y) =         0.86 um
[03/22 15:34:51   1184s] Summary Report:
[03/22 15:34:51   1184s] Instances move: 38378 (out of 38378 movable)
[03/22 15:34:51   1184s] Instances flipped: 0
[03/22 15:34:51   1184s] Mean displacement: 0.86 um
[03/22 15:34:51   1184s] Max displacement: 46.25 um (Instance: gclk_inst1/U3) (300.643, 36.7895) -> (254.6, 37)
[03/22 15:34:51   1184s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
[03/22 15:34:51   1184s] Total instances moved : 38378
[03/22 15:34:51   1184s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:7.650, REAL:3.535, MEM:3061.9M
[03/22 15:34:51   1184s] Total net bbox length = 4.826e+05 (2.235e+05 2.592e+05) (ext = 2.658e+04)
[03/22 15:34:51   1184s] Runtime: CPU: 0:00:07.7 REAL: 0:00:04.0 MEM: 3061.9MB
[03/22 15:34:51   1184s] [CPU] RefinePlace/total (cpu=0:00:07.7, real=0:00:04.0, mem=3061.9MB) @(0:19:36 - 0:19:44).
[03/22 15:34:51   1184s] *** Finished refinePlace (0:19:44 mem=3061.9M) ***
[03/22 15:34:51   1184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.2
[03/22 15:34:51   1184s] OPERPROF:   Finished RefinePlace at level 2, CPU:7.750, REAL:3.637, MEM:3061.9M
[03/22 15:34:51   1184s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3061.9M
[03/22 15:34:51   1184s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.140, REAL:0.034, MEM:3061.9M
[03/22 15:34:51   1184s] OPERPROF: Finished RefinePlace2 at level 1, CPU:8.230, REAL:3.878, MEM:3061.9M
[03/22 15:34:51   1184s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3061.9M
[03/22 15:34:51   1184s] Starting Early Global Route congestion estimation: mem = 3061.9M
[03/22 15:34:51   1184s] (I)       Started Loading and Dumping File ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Reading DB...
[03/22 15:34:51   1184s] (I)       Read data from FE... (mem=3061.9M)
[03/22 15:34:51   1184s] (I)       Read nodes and places... (mem=3061.9M)
[03/22 15:34:51   1184s] (I)       Done Read nodes and places (cpu=0.040s, mem=3061.9M)
[03/22 15:34:51   1184s] (I)       Read nets... (mem=3061.9M)
[03/22 15:34:51   1184s] (I)       Done Read nets (cpu=0.120s, mem=3061.9M)
[03/22 15:34:51   1184s] (I)       Done Read data from FE (cpu=0.160s, mem=3061.9M)
[03/22 15:34:51   1184s] (I)       before initializing RouteDB syMemory usage = 3061.9 MB
[03/22 15:34:51   1184s] (I)       Honor MSV route constraint: false
[03/22 15:34:51   1184s] (I)       Maximum routing layer  : 127
[03/22 15:34:51   1184s] (I)       Minimum routing layer  : 2
[03/22 15:34:51   1184s] (I)       Supply scale factor H  : 1.00
[03/22 15:34:51   1184s] (I)       Supply scale factor V  : 1.00
[03/22 15:34:51   1184s] (I)       Tracks used by clock wire: 0
[03/22 15:34:51   1184s] (I)       Reverse direction      : 
[03/22 15:34:51   1184s] (I)       Honor partition pin guides: true
[03/22 15:34:51   1184s] (I)       Route selected nets only: false
[03/22 15:34:51   1184s] (I)       Route secondary PG pins: false
[03/22 15:34:51   1184s] (I)       Second PG max fanout   : 2147483647
[03/22 15:34:51   1184s] (I)       Number threads         : 8
[03/22 15:34:51   1184s] (I)       Apply function for special wires: true
[03/22 15:34:51   1184s] (I)       Layer by layer blockage reading: true
[03/22 15:34:51   1184s] (I)       Offset calculation fix : true
[03/22 15:34:51   1184s] (I)       Route stripe layer range: 
[03/22 15:34:51   1184s] (I)       Honor partition fences : 
[03/22 15:34:51   1184s] (I)       Honor partition pin    : 
[03/22 15:34:51   1184s] (I)       Honor partition fences with feedthrough: 
[03/22 15:34:51   1184s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:34:51   1184s] (I)       Use row-based GCell size
[03/22 15:34:51   1184s] (I)       Use row-based GCell align
[03/22 15:34:51   1184s] (I)       GCell unit size   : 3600
[03/22 15:34:51   1184s] (I)       GCell multiplier  : 1
[03/22 15:34:51   1184s] (I)       GCell row height  : 3600
[03/22 15:34:51   1184s] (I)       Actual row height : 3600
[03/22 15:34:51   1184s] (I)       GCell align ref   : 20000 20000
[03/22 15:34:51   1184s] [NR-eGR] Track table information for default rule: 
[03/22 15:34:51   1184s] [NR-eGR] M1 has no routable track
[03/22 15:34:51   1184s] [NR-eGR] M2 has single uniform track structure
[03/22 15:34:51   1184s] [NR-eGR] M3 has single uniform track structure
[03/22 15:34:51   1184s] [NR-eGR] M4 has single uniform track structure
[03/22 15:34:51   1184s] [NR-eGR] M5 has single uniform track structure
[03/22 15:34:51   1184s] [NR-eGR] M6 has single uniform track structure
[03/22 15:34:51   1184s] [NR-eGR] M7 has single uniform track structure
[03/22 15:34:51   1184s] [NR-eGR] M8 has single uniform track structure
[03/22 15:34:51   1184s] (I)       ===========================================================================
[03/22 15:34:51   1184s] (I)       == Report All Rule Vias ==
[03/22 15:34:51   1184s] (I)       ===========================================================================
[03/22 15:34:51   1184s] (I)        Via Rule : (Default)
[03/22 15:34:51   1184s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:34:51   1184s] (I)       ---------------------------------------------------------------------------
[03/22 15:34:51   1184s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:34:51   1184s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:34:51   1184s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:34:51   1184s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:34:51   1184s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:34:51   1184s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:34:51   1184s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:34:51   1184s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:34:51   1184s] (I)       ===========================================================================
[03/22 15:34:51   1184s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] [NR-eGR] Read 32480 PG shapes
[03/22 15:34:51   1184s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:34:51   1184s] [NR-eGR] #Instance Blockages : 0
[03/22 15:34:51   1184s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:34:51   1184s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:34:51   1184s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:34:51   1184s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:34:51   1184s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:34:51   1184s] (I)       readDataFromPlaceDB
[03/22 15:34:51   1184s] (I)       Read net information..
[03/22 15:34:51   1184s] [NR-eGR] Read numTotalNets=40245  numIgnoredNets=0
[03/22 15:34:51   1184s] (I)       Read testcase time = 0.020 seconds
[03/22 15:34:51   1184s] 
[03/22 15:34:51   1184s] (I)       early_global_route_priority property id does not exist.
[03/22 15:34:51   1184s] (I)       Start initializing grid graph
[03/22 15:34:51   1184s] (I)       End initializing grid graph
[03/22 15:34:51   1184s] (I)       Model blockages into capacity
[03/22 15:34:51   1184s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:34:51   1184s] (I)       Started Modeling ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Started Modeling Layer 1 ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Started Modeling Layer 2 ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:34:51   1184s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Started Modeling Layer 3 ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:34:51   1184s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Started Modeling Layer 4 ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:34:51   1184s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Started Modeling Layer 5 ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:34:51   1184s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Started Modeling Layer 6 ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:34:51   1184s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Started Modeling Layer 7 ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:34:51   1184s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Started Modeling Layer 8 ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:34:51   1184s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       -- layer congestion ratio --
[03/22 15:34:51   1184s] (I)       Layer 1 : 0.100000
[03/22 15:34:51   1184s] (I)       Layer 2 : 0.700000
[03/22 15:34:51   1184s] (I)       Layer 3 : 0.700000
[03/22 15:34:51   1184s] (I)       Layer 4 : 0.700000
[03/22 15:34:51   1184s] (I)       Layer 5 : 0.700000
[03/22 15:34:51   1184s] (I)       Layer 6 : 0.700000
[03/22 15:34:51   1184s] (I)       Layer 7 : 0.700000
[03/22 15:34:51   1184s] (I)       Layer 8 : 0.700000
[03/22 15:34:51   1184s] (I)       ----------------------------
[03/22 15:34:51   1184s] (I)       Number of ignored nets = 0
[03/22 15:34:51   1184s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:34:51   1184s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:34:51   1184s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:34:51   1184s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:34:51   1184s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:34:51   1184s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:34:51   1184s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:34:51   1184s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:34:51   1184s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:34:51   1184s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:34:51   1184s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3061.9 MB
[03/22 15:34:51   1184s] (I)       Ndr track 0 does not exist
[03/22 15:34:51   1184s] (I)       Layer1  viaCost=300.00
[03/22 15:34:51   1184s] (I)       Layer2  viaCost=100.00
[03/22 15:34:51   1184s] (I)       Layer3  viaCost=100.00
[03/22 15:34:51   1184s] (I)       Layer4  viaCost=100.00
[03/22 15:34:51   1184s] (I)       Layer5  viaCost=100.00
[03/22 15:34:51   1184s] (I)       Layer6  viaCost=200.00
[03/22 15:34:51   1184s] (I)       Layer7  viaCost=100.00
[03/22 15:34:51   1184s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:34:51   1184s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:34:51   1184s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:34:51   1184s] (I)       Site width          :   400  (dbu)
[03/22 15:34:51   1184s] (I)       Row height          :  3600  (dbu)
[03/22 15:34:51   1184s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:34:51   1184s] (I)       GCell width         :  3600  (dbu)
[03/22 15:34:51   1184s] (I)       GCell height        :  3600  (dbu)
[03/22 15:34:51   1184s] (I)       Grid                :   325   324     8
[03/22 15:34:51   1184s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:34:51   1184s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:34:51   1184s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:34:51   1184s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:34:51   1184s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:34:51   1184s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:34:51   1184s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:34:51   1184s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:34:51   1184s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:34:51   1184s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:34:51   1184s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:34:51   1184s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:34:51   1184s] (I)       --------------------------------------------------------
[03/22 15:34:51   1184s] 
[03/22 15:34:51   1184s] [NR-eGR] ============ Routing rule table ============
[03/22 15:34:51   1184s] [NR-eGR] Rule id: 0  Nets: 40245 
[03/22 15:34:51   1184s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:34:51   1184s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:34:51   1184s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:34:51   1184s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:34:51   1184s] [NR-eGR] ========================================
[03/22 15:34:51   1184s] [NR-eGR] 
[03/22 15:34:51   1184s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:34:51   1184s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 15:34:51   1184s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 15:34:51   1184s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 15:34:51   1184s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:34:51   1184s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:34:51   1184s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:34:51   1184s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:34:51   1184s] (I)       After initializing earlyGlobalRoute syMemory usage = 3061.9 MB
[03/22 15:34:51   1184s] (I)       Finished Loading and Dumping File ( CPU: 0.32 sec, Real: 0.46 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Started Global Routing ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       ============= Initialization =============
[03/22 15:34:51   1184s] (I)       totalPins=136613  totalGlobalPin=131487 (96.25%)
[03/22 15:34:51   1184s] (I)       Started Build MST ( Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       Generate topology with 8 threads
[03/22 15:34:51   1184s] (I)       Finished Build MST ( CPU: 0.11 sec, Real: 0.05 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:51   1184s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 15:34:51   1184s] [NR-eGR] Layer group 1: route 40245 net(s) in layer range [2, 8]
[03/22 15:34:51   1184s] (I)       ============  Phase 1a Route ============
[03/22 15:34:51   1184s] (I)       Started Phase 1a ( Curr Mem: 3061.87 MB )
[03/22 15:34:52   1184s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:52   1184s] (I)       Usage: 331525 = (155465 H, 176060 V) = (7.43% H, 6.28% V) = (2.798e+05um H, 3.169e+05um V)
[03/22 15:34:52   1184s] (I)       
[03/22 15:34:52   1184s] (I)       ============  Phase 1b Route ============
[03/22 15:34:52   1184s] (I)       Usage: 331525 = (155465 H, 176060 V) = (7.43% H, 6.28% V) = (2.798e+05um H, 3.169e+05um V)
[03/22 15:34:52   1184s] (I)       
[03/22 15:34:52   1184s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.967450e+05um
[03/22 15:34:52   1184s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/22 15:34:52   1184s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:34:52   1184s] (I)       ============  Phase 1c Route ============
[03/22 15:34:52   1184s] (I)       Usage: 331525 = (155465 H, 176060 V) = (7.43% H, 6.28% V) = (2.798e+05um H, 3.169e+05um V)
[03/22 15:34:52   1184s] (I)       
[03/22 15:34:52   1184s] (I)       ============  Phase 1d Route ============
[03/22 15:34:52   1184s] (I)       Usage: 331525 = (155465 H, 176060 V) = (7.43% H, 6.28% V) = (2.798e+05um H, 3.169e+05um V)
[03/22 15:34:52   1184s] (I)       
[03/22 15:34:52   1184s] (I)       ============  Phase 1e Route ============
[03/22 15:34:52   1184s] (I)       Started Phase 1e ( Curr Mem: 3061.87 MB )
[03/22 15:34:52   1184s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:52   1184s] (I)       Usage: 331525 = (155465 H, 176060 V) = (7.43% H, 6.28% V) = (2.798e+05um H, 3.169e+05um V)
[03/22 15:34:52   1184s] (I)       
[03/22 15:34:52   1184s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.967450e+05um
[03/22 15:34:52   1184s] [NR-eGR] 
[03/22 15:34:52   1184s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:52   1184s] (I)       Running layer assignment with 8 threads
[03/22 15:34:52   1185s] (I)       Finished Phase 1l ( CPU: 0.70 sec, Real: 0.14 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:52   1185s] (I)       ============  Phase 1l Route ============
[03/22 15:34:52   1185s] (I)       
[03/22 15:34:52   1185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:34:52   1185s] [NR-eGR]                        OverCon           OverCon            
[03/22 15:34:52   1185s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/22 15:34:52   1185s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/22 15:34:52   1185s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:34:52   1185s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:34:52   1185s] [NR-eGR]      M2  (2)       102( 0.10%)         8( 0.01%)   ( 0.11%) 
[03/22 15:34:52   1185s] [NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:34:52   1185s] [NR-eGR]      M4  (4)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/22 15:34:52   1185s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:34:52   1185s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:34:52   1185s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:34:52   1185s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:34:52   1185s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:34:52   1185s] [NR-eGR] Total              110( 0.02%)         8( 0.00%)   ( 0.02%) 
[03/22 15:34:52   1185s] [NR-eGR] 
[03/22 15:34:52   1185s] (I)       Finished Global Routing ( CPU: 1.00 sec, Real: 0.44 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:52   1185s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 15:34:52   1185s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:34:52   1185s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:34:52   1185s] Early Global Route congestion estimation runtime: 0.95 seconds, mem = 3061.9M
[03/22 15:34:52   1185s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.360, REAL:0.950, MEM:3061.9M
[03/22 15:34:52   1185s] OPERPROF: Starting HotSpotCal at level 1, MEM:3061.9M
[03/22 15:34:52   1185s] [hotspot] +------------+---------------+---------------+
[03/22 15:34:52   1185s] [hotspot] |            |   max hotspot | total hotspot |
[03/22 15:34:52   1185s] [hotspot] +------------+---------------+---------------+
[03/22 15:34:52   1185s] [hotspot] | normalized |          0.00 |          0.00 |
[03/22 15:34:52   1185s] [hotspot] +------------+---------------+---------------+
[03/22 15:34:52   1185s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 15:34:52   1185s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 15:34:52   1185s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.020, MEM:3061.9M
[03/22 15:34:52   1185s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3061.9M
[03/22 15:34:52   1185s] Starting Early Global Route wiring: mem = 3061.9M
[03/22 15:34:52   1185s] (I)       ============= track Assignment ============
[03/22 15:34:52   1185s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3061.86 MB )
[03/22 15:34:52   1185s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3061.86 MB )
[03/22 15:34:52   1185s] (I)       Started Greedy Track Assignment ( Curr Mem: 3061.86 MB )
[03/22 15:34:52   1185s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 15:34:52   1185s] (I)       Running track assignment with 8 threads
[03/22 15:34:52   1185s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3061.86 MB )
[03/22 15:34:52   1185s] (I)       Run Multi-thread track assignment
[03/22 15:34:52   1186s] (I)       Finished Greedy Track Assignment ( CPU: 0.78 sec, Real: 0.12 sec, Curr Mem: 3061.87 MB )
[03/22 15:34:52   1186s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:34:52   1186s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136309
[03/22 15:34:52   1186s] [NR-eGR]     M2  (2V) length: 2.595879e+05um, number of vias: 203277
[03/22 15:34:52   1186s] [NR-eGR]     M3  (3H) length: 2.660869e+05um, number of vias: 6031
[03/22 15:34:52   1186s] [NR-eGR]     M4  (4V) length: 6.402558e+04um, number of vias: 1418
[03/22 15:34:52   1186s] [NR-eGR]     M5  (5H) length: 2.393740e+04um, number of vias: 482
[03/22 15:34:52   1186s] [NR-eGR]     M6  (6V) length: 9.166035e+03um, number of vias: 10
[03/22 15:34:52   1186s] [NR-eGR]     M7  (7H) length: 3.446000e+02um, number of vias: 4
[03/22 15:34:52   1186s] [NR-eGR]     M8  (8V) length: 2.560000e+01um, number of vias: 0
[03/22 15:34:52   1186s] [NR-eGR] Total length: 6.231740e+05um, number of vias: 347531
[03/22 15:34:52   1186s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:34:52   1186s] [NR-eGR] Total eGR-routed clock nets wire length: 3.612880e+04um 
[03/22 15:34:52   1186s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:34:52   1186s] Early Global Route wiring runtime: 0.52 seconds, mem = 2987.9M
[03/22 15:34:52   1186s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.310, REAL:0.524, MEM:2987.9M
[03/22 15:34:52   1186s] 0 delay mode for cte disabled.
[03/22 15:34:52   1186s] SKP cleared!
[03/22 15:34:52   1186s] 
[03/22 15:34:52   1186s] *** Finished incrementalPlace (cpu=0:04:57, real=0:01:34)***
[03/22 15:34:53   1187s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2651.8M
[03/22 15:34:53   1187s] All LLGs are deleted
[03/22 15:34:53   1187s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2651.8M
[03/22 15:34:53   1187s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.014, MEM:2648.1M
[03/22 15:34:53   1187s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.014, MEM:2648.1M
[03/22 15:34:53   1187s] Start to check current routing status for nets...
[03/22 15:34:53   1187s] All nets are already routed correctly.
[03/22 15:34:53   1187s] End to check current routing status for nets (mem=2648.1M)
[03/22 15:34:53   1187s] Extraction called for design 'dualcore' of instances=38378 and nets=40383 using extraction engine 'preRoute' .
[03/22 15:34:53   1187s] PreRoute RC Extraction called for design dualcore.
[03/22 15:34:53   1187s] RC Extraction called in multi-corner(2) mode.
[03/22 15:34:53   1187s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 15:34:53   1187s] RCMode: PreRoute
[03/22 15:34:53   1187s]       RC Corner Indexes            0       1   
[03/22 15:34:53   1187s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 15:34:53   1187s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 15:34:53   1187s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 15:34:53   1187s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 15:34:53   1187s] Shrink Factor                : 1.00000
[03/22 15:34:53   1187s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 15:34:53   1187s] Using capacitance table file ...
[03/22 15:34:53   1187s] LayerId::1 widthSet size::4
[03/22 15:34:53   1187s] LayerId::2 widthSet size::4
[03/22 15:34:53   1187s] LayerId::3 widthSet size::4
[03/22 15:34:53   1187s] LayerId::4 widthSet size::4
[03/22 15:34:53   1187s] LayerId::5 widthSet size::4
[03/22 15:34:53   1187s] LayerId::6 widthSet size::4
[03/22 15:34:53   1187s] LayerId::7 widthSet size::4
[03/22 15:34:53   1187s] LayerId::8 widthSet size::4
[03/22 15:34:53   1187s] Updating RC grid for preRoute extraction ...
[03/22 15:34:53   1187s] Initializing multi-corner capacitance tables ... 
[03/22 15:34:53   1187s] Initializing multi-corner resistance tables ...
[03/22 15:34:53   1187s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.235070 ; uaWl: 1.000000 ; uaWlH: 0.156456 ; aWlH: 0.000000 ; Pmax: 0.818300 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/22 15:34:53   1187s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2648.098M)
[03/22 15:34:54   1188s] Compute RC Scale Done ...
[03/22 15:34:54   1188s] **optDesign ... cpu = 0:10:37, real = 0:03:33, mem = 1833.3M, totSessionCpu=0:19:49 **
[03/22 15:34:54   1188s] skipped the cell partition in DRV
[03/22 15:34:55   1189s] #################################################################################
[03/22 15:34:55   1189s] # Design Stage: PreRoute
[03/22 15:34:55   1189s] # Design Name: dualcore
[03/22 15:34:55   1189s] # Design Mode: 65nm
[03/22 15:34:55   1189s] # Analysis Mode: MMMC Non-OCV 
[03/22 15:34:55   1189s] # Parasitics Mode: No SPEF/RCDB
[03/22 15:34:55   1189s] # Signoff Settings: SI Off 
[03/22 15:34:55   1189s] #################################################################################
[03/22 15:34:55   1190s] Topological Sorting (REAL = 0:00:00.0, MEM = 2537.9M, InitMEM = 2532.1M)
[03/22 15:34:55   1191s] Calculate delays in BcWc mode...
[03/22 15:34:55   1191s] Start delay calculation (fullDC) (8 T). (MEM=2537.93)
[03/22 15:34:56   1191s] End AAE Lib Interpolated Model. (MEM=2549.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:34:57   1198s] Total number of fetched objects 40322
[03/22 15:34:57   1198s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 15:34:57   1198s] End delay calculation. (MEM=2870.77 CPU=0:00:05.6 REAL=0:00:01.0)
[03/22 15:34:57   1198s] End delay calculation (fullDC). (MEM=2870.77 CPU=0:00:07.5 REAL=0:00:02.0)
[03/22 15:34:57   1198s] *** CDM Built up (cpu=0:00:09.6  real=0:00:02.0  mem= 2870.8M) ***
[03/22 15:34:58   1202s] *** Timing NOT met, worst failing slack is -2.530
[03/22 15:34:58   1202s] *** Check timing (0:00:00.1)
[03/22 15:34:58   1202s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:34:58   1202s] optDesignOneStep: Power Flow
[03/22 15:34:58   1202s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:34:58   1202s] Deleting Lib Analyzer.
[03/22 15:34:58   1202s] Begin: GigaOpt Optimization in TNS mode
[03/22 15:34:59   1205s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/22 15:35:00   1205s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:35:00   1205s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:05.7/0:07:05.8 (2.8), mem = 2838.8M
[03/22 15:35:00   1205s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.6
[03/22 15:35:00   1206s] (I,S,L,T): WC_VIEW: 98.675, 22.8507, 1.13483, 122.66
[03/22 15:35:00   1206s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:35:00   1206s] ### Creating PhyDesignMc. totSessionCpu=0:20:06 mem=2838.8M
[03/22 15:35:00   1206s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/22 15:35:00   1206s] OPERPROF: Starting DPlace-Init at level 1, MEM:2838.8M
[03/22 15:35:00   1206s] z: 2, totalTracks: 1
[03/22 15:35:00   1206s] z: 4, totalTracks: 1
[03/22 15:35:00   1206s] z: 6, totalTracks: 1
[03/22 15:35:00   1206s] z: 8, totalTracks: 1
[03/22 15:35:00   1206s] #spOpts: N=65 minPadR=1.1 
[03/22 15:35:00   1206s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2838.8M
[03/22 15:35:00   1206s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2838.8M
[03/22 15:35:00   1206s] Core basic site is core
[03/22 15:35:00   1206s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:35:00   1206s] SiteArray: use 3,846,144 bytes
[03/22 15:35:00   1206s] SiteArray: current memory after site array memory allocation 2842.4M
[03/22 15:35:00   1206s] SiteArray: FP blocked sites are writable
[03/22 15:35:00   1206s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:35:00   1206s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2874.4M
[03/22 15:35:00   1206s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:35:00   1206s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.140, REAL:0.021, MEM:2874.4M
[03/22 15:35:00   1206s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.250, REAL:0.116, MEM:2874.4M
[03/22 15:35:00   1206s] OPERPROF:     Starting CMU at level 3, MEM:2874.4M
[03/22 15:35:00   1206s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2874.4M
[03/22 15:35:00   1206s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.270, REAL:0.133, MEM:2874.4M
[03/22 15:35:00   1206s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2874.4MB).
[03/22 15:35:00   1206s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.187, MEM:2874.4M
[03/22 15:35:00   1206s] TotalInstCnt at PhyDesignMc Initialization: 38,378
[03/22 15:35:00   1206s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:07 mem=2874.4M
[03/22 15:35:00   1206s] ### Creating RouteCongInterface, started
[03/22 15:35:01   1206s] 
[03/22 15:35:01   1206s] Creating Lib Analyzer ...
[03/22 15:35:01   1206s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:35:01   1207s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:35:01   1207s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:35:01   1207s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:35:01   1207s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:35:01   1207s] 
[03/22 15:35:02   1208s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:08 mem=2874.4M
[03/22 15:35:02   1208s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:08 mem=2874.4M
[03/22 15:35:02   1208s] Creating Lib Analyzer, finished. 
[03/22 15:35:02   1208s] 
[03/22 15:35:02   1208s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 15:35:02   1208s] 
[03/22 15:35:02   1208s] #optDebug: {0, 1.200}
[03/22 15:35:02   1208s] ### Creating RouteCongInterface, finished
[03/22 15:35:02   1208s] ### Creating LA Mngr. totSessionCpu=0:20:08 mem=2874.4M
[03/22 15:35:02   1208s] ### Creating LA Mngr, finished. totSessionCpu=0:20:08 mem=2874.4M
[03/22 15:35:08   1215s] *info: 3 clock nets excluded
[03/22 15:35:08   1215s] *info: 2 special nets excluded.
[03/22 15:35:09   1215s] *info: 138 no-driver nets excluded.
[03/22 15:35:11   1218s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.1
[03/22 15:35:11   1218s] PathGroup :  reg2cgate  TargetSlack : 0 
[03/22 15:35:11   1218s] PathGroup :  reg2reg  TargetSlack : 0 
[03/22 15:35:12   1218s] ** GigaOpt Optimizer WNS Slack -2.530 TNS Slack -94.412 Density 50.95
[03/22 15:35:12   1218s] Optimizer TNS Opt
[03/22 15:35:12   1218s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.172|-29.589|
|reg2cgate | 0.289|  0.000|
|reg2reg   |-2.530|-65.362|
|HEPG      |-2.530|-65.362|
|All Paths |-2.530|-94.412|
+----------+------+-------+

[03/22 15:35:12   1218s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3082.4M
[03/22 15:35:12   1218s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3082.4M
[03/22 15:35:12   1218s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:35:12   1218s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:35:12   1218s] Active Path Group: reg2reg  
[03/22 15:35:12   1218s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:35:12   1218s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:35:12   1218s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:35:12   1218s] |  -2.530|   -2.530| -65.362|  -94.412|    50.95%|   0:00:00.0| 3082.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:13   1220s] |  -2.526|   -2.526| -64.358|  -93.408|    50.95%|   0:00:01.0| 3082.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:13   1220s] |  -2.519|   -2.519| -64.249|  -93.300|    50.95%|   0:00:00.0| 3082.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:13   1220s] |  -2.507|   -2.507| -64.133|  -93.184|    50.95%|   0:00:00.0| 3082.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:13   1221s] |  -2.490|   -2.490| -63.785|  -92.835|    50.95%|   0:00:00.0| 3082.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:14   1221s] |  -2.462|   -2.462| -63.329|  -92.380|    50.95%|   0:00:01.0| 3082.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:14   1222s] |  -2.446|   -2.446| -63.031|  -92.081|    50.96%|   0:00:00.0| 3082.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:35:14   1223s] |  -2.429|   -2.429| -62.750|  -91.800|    50.96%|   0:00:00.0| 3116.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:35:15   1224s] |  -2.418|   -2.418| -62.591|  -91.642|    50.96%|   0:00:01.0| 3116.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:15   1225s] |  -2.402|   -2.402| -62.155|  -91.205|    50.96%|   0:00:00.0| 3116.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:15   1226s] |  -2.397|   -2.397| -61.985|  -91.036|    50.96%|   0:00:00.0| 3116.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:15   1226s] |  -2.391|   -2.391| -61.746|  -90.797|    50.96%|   0:00:00.0| 3116.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:16   1227s] |  -2.385|   -2.385| -61.553|  -90.604|    50.97%|   0:00:01.0| 3116.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:16   1228s] |  -2.373|   -2.373| -61.461|  -90.512|    50.97%|   0:00:00.0| 3116.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:16   1228s] |  -2.368|   -2.368| -61.361|  -90.412|    50.97%|   0:00:00.0| 3116.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:16   1229s] |  -2.363|   -2.363| -61.161|  -90.211|    50.97%|   0:00:00.0| 3124.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:17   1230s] |  -2.358|   -2.358| -61.037|  -90.088|    50.97%|   0:00:01.0| 3124.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:17   1231s] |  -2.352|   -2.352| -60.914|  -89.964|    50.97%|   0:00:00.0| 3124.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:17   1232s] |  -2.341|   -2.341| -60.787|  -89.838|    50.97%|   0:00:00.0| 3124.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:18   1233s] |  -2.336|   -2.336| -60.619|  -89.670|    50.97%|   0:00:01.0| 3124.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:18   1234s] |  -2.330|   -2.330| -60.506|  -89.557|    50.97%|   0:00:00.0| 3124.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:18   1235s] |  -2.318|   -2.318| -60.297|  -89.348|    50.98%|   0:00:00.0| 3124.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:18   1236s] |  -2.315|   -2.315| -60.131|  -89.181|    50.98%|   0:00:00.0| 3124.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:19   1237s] |  -2.310|   -2.310| -60.050|  -89.100|    50.98%|   0:00:01.0| 3132.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:19   1238s] |  -2.306|   -2.306| -60.014|  -89.065|    50.98%|   0:00:00.0| 3132.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:19   1239s] |  -2.300|   -2.300| -59.842|  -88.893|    50.98%|   0:00:00.0| 3140.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:19   1240s] |  -2.296|   -2.296| -59.745|  -88.796|    50.98%|   0:00:00.0| 3140.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:20   1241s] |  -2.294|   -2.294| -59.585|  -88.635|    50.98%|   0:00:01.0| 3140.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:20   1242s] |  -2.294|   -2.294| -59.529|  -88.580|    50.98%|   0:00:00.0| 3140.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:20   1243s] |  -2.278|   -2.278| -59.414|  -88.465|    50.98%|   0:00:00.0| 3140.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:20   1243s] |  -2.273|   -2.273| -59.405|  -88.455|    50.98%|   0:00:00.0| 3140.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:21   1244s] |  -2.270|   -2.270| -59.351|  -88.402|    50.99%|   0:00:01.0| 3140.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:21   1244s] |  -2.270|   -2.270| -59.338|  -88.389|    50.99%|   0:00:00.0| 3140.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:21   1245s] |  -2.270|   -2.270| -59.337|  -88.388|    50.99%|   0:00:00.0| 3140.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:21   1245s] |  -2.266|   -2.266| -59.262|  -88.313|    50.99%|   0:00:00.0| 3140.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:21   1246s] |  -2.262|   -2.262| -59.179|  -88.229|    50.99%|   0:00:00.0| 3140.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:21   1247s] |  -2.262|   -2.262| -59.161|  -88.212|    50.99%|   0:00:00.0| 3148.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:22   1247s] |  -2.256|   -2.256| -59.000|  -88.051|    50.99%|   0:00:01.0| 3148.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:22   1249s] |  -2.256|   -2.256| -58.974|  -88.025|    50.99%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:22   1249s] |  -2.254|   -2.254| -58.968|  -88.019|    50.99%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:23   1251s] |  -2.251|   -2.251| -58.753|  -87.804|    51.00%|   0:00:01.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:23   1252s] |  -2.250|   -2.250| -58.674|  -87.725|    51.00%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:23   1252s] |  -2.250|   -2.250| -58.668|  -87.718|    51.00%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:23   1253s] |  -2.250|   -2.250| -58.619|  -87.670|    51.00%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:24   1254s] |  -2.247|   -2.247| -58.481|  -87.532|    51.00%|   0:00:01.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:24   1254s] |  -2.241|   -2.241| -58.417|  -87.468|    51.01%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:24   1256s] |  -2.241|   -2.241| -58.404|  -87.454|    51.01%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:24   1256s] |  -2.235|   -2.235| -58.269|  -87.320|    51.01%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:25   1257s] |  -2.235|   -2.235| -58.229|  -87.280|    51.01%|   0:00:01.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:25   1258s] |  -2.229|   -2.229| -58.026|  -87.077|    51.01%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:25   1259s] |  -2.229|   -2.229| -58.009|  -87.060|    51.01%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:25   1260s] |  -2.218|   -2.218| -57.713|  -86.763|    51.02%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:26   1261s] |  -2.218|   -2.218| -57.559|  -86.609|    51.02%|   0:00:01.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:26   1261s] |  -2.210|   -2.210| -57.443|  -86.494|    51.03%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:26   1263s] |  -2.210|   -2.210| -57.362|  -86.412|    51.03%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:26   1263s] |  -2.205|   -2.205| -57.241|  -86.292|    51.03%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:27   1264s] |  -2.205|   -2.205| -57.194|  -86.245|    51.03%|   0:00:01.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:27   1265s] |  -2.200|   -2.200| -57.018|  -86.069|    51.04%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:27   1266s] |  -2.197|   -2.197| -57.014|  -86.065|    51.04%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:27   1267s] |  -2.197|   -2.197| -56.972|  -86.022|    51.04%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:28   1267s] |  -2.194|   -2.194| -56.917|  -85.968|    51.04%|   0:00:01.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:28   1268s] |  -2.194|   -2.194| -56.897|  -85.948|    51.04%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:28   1268s] |  -2.190|   -2.190| -56.875|  -85.926|    51.04%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:28   1270s] |  -2.190|   -2.190| -56.848|  -85.899|    51.04%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:29   1271s] |  -2.179|   -2.179| -56.631|  -85.682|    51.05%|   0:00:01.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:29   1272s] |  -2.178|   -2.178| -56.606|  -85.656|    51.05%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:29   1273s] |  -2.173|   -2.173| -56.416|  -85.467|    51.05%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:30   1274s] |  -2.173|   -2.173| -56.399|  -85.450|    51.05%|   0:00:01.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:30   1275s] |  -2.166|   -2.166| -56.265|  -85.316|    51.06%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:30   1276s] |  -2.166|   -2.166| -56.217|  -85.267|    51.06%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:30   1277s] |  -2.157|   -2.157| -56.009|  -85.060|    51.07%|   0:00:00.0| 3156.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:31   1278s] |  -2.159|   -2.159| -55.993|  -85.044|    51.07%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:31   1278s] |  -2.157|   -2.157| -55.925|  -84.976|    51.07%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:31   1279s] |  -2.154|   -2.154| -55.872|  -84.923|    51.07%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:31   1280s] |  -2.150|   -2.150| -55.829|  -84.879|    51.07%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:32   1280s] |  -2.150|   -2.150| -55.828|  -84.879|    51.07%|   0:00:01.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:32   1281s] |  -2.144|   -2.144| -55.538|  -84.589|    51.08%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:32   1282s] |  -2.141|   -2.141| -55.505|  -84.556|    51.08%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:32   1283s] |  -2.141|   -2.141| -55.500|  -84.550|    51.08%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:33   1283s] |  -2.138|   -2.138| -55.350|  -84.400|    51.08%|   0:00:01.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:33   1284s] |  -2.137|   -2.137| -55.330|  -84.381|    51.08%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:33   1285s] |  -2.132|   -2.132| -55.171|  -84.222|    51.09%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:34   1286s] |  -2.131|   -2.131| -55.179|  -84.230|    51.09%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:34   1288s] |  -2.124|   -2.124| -54.969|  -84.020|    51.10%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:34   1289s] |  -2.124|   -2.124| -54.965|  -84.016|    51.10%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:34   1290s] |  -2.119|   -2.119| -54.789|  -83.839|    51.11%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:35   1291s] |  -2.119|   -2.119| -54.749|  -83.800|    51.11%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:35   1292s] |  -2.117|   -2.117| -54.614|  -83.665|    51.11%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:35   1293s] |  -2.115|   -2.115| -54.569|  -83.620|    51.11%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:36   1294s] |  -2.110|   -2.110| -54.409|  -83.460|    51.12%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:36   1295s] |  -2.110|   -2.110| -54.408|  -83.458|    51.12%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:36   1296s] |  -2.100|   -2.100| -54.208|  -83.259|    51.13%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:37   1297s] |  -2.098|   -2.098| -54.192|  -83.242|    51.13%|   0:00:01.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:37   1298s] |  -2.098|   -2.098| -54.190|  -83.241|    51.13%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:37   1299s] |  -2.091|   -2.091| -54.155|  -83.206|    51.14%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:37   1300s] |  -2.091|   -2.091| -54.119|  -83.170|    51.14%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:38   1300s] |  -2.091|   -2.091| -54.118|  -83.169|    51.14%|   0:00:01.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:38   1301s] |  -2.084|   -2.084| -53.873|  -82.924|    51.15%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:38   1302s] |  -2.083|   -2.083| -53.839|  -82.890|    51.15%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:39   1304s] |  -2.075|   -2.075| -53.730|  -82.780|    51.16%|   0:00:01.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:39   1305s] |  -2.075|   -2.075| -53.715|  -82.766|    51.16%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:39   1306s] |  -2.075|   -2.075| -53.713|  -82.764|    51.16%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:39   1307s] |  -2.075|   -2.075| -53.627|  -82.677|    51.17%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:40   1307s] |  -2.074|   -2.074| -53.579|  -82.630|    51.18%|   0:00:01.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:40   1309s] |  -2.074|   -2.074| -53.567|  -82.618|    51.18%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:40   1309s] |  -2.065|   -2.065| -53.353|  -82.404|    51.18%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:41   1310s] |  -2.065|   -2.065| -53.351|  -82.402|    51.19%|   0:00:01.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:41   1312s] |  -2.061|   -2.061| -53.203|  -82.254|    51.20%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:41   1313s] |  -2.061|   -2.061| -53.201|  -82.251|    51.20%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:41   1314s] |  -2.056|   -2.056| -53.082|  -82.132|    51.21%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:42   1314s] |  -2.056|   -2.056| -53.068|  -82.118|    51.21%|   0:00:01.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:42   1315s] |  -2.056|   -2.056| -53.066|  -82.117|    51.21%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:42   1316s] |  -2.051|   -2.051| -52.986|  -82.037|    51.22%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:43   1318s] |  -2.049|   -2.049| -52.928|  -81.978|    51.22%|   0:00:01.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:43   1319s] |  -2.049|   -2.049| -52.899|  -81.950|    51.23%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:43   1319s] |  -2.049|   -2.049| -52.898|  -81.949|    51.23%|   0:00:00.0| 3164.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:43   1320s] |  -2.047|   -2.047| -52.862|  -81.912|    51.23%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:44   1321s] |  -2.044|   -2.044| -52.849|  -81.900|    51.23%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:44   1321s] |  -2.044|   -2.044| -52.836|  -81.886|    51.23%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:44   1322s] |  -2.044|   -2.044| -52.835|  -81.886|    51.23%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:44   1323s] |  -2.038|   -2.038| -52.728|  -81.778|    51.25%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:44   1324s] |  -2.038|   -2.038| -52.688|  -81.739|    51.25%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:45   1325s] |  -2.033|   -2.033| -52.596|  -81.647|    51.26%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:45   1326s] |  -2.030|   -2.030| -52.500|  -81.551|    51.26%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:45   1327s] |  -2.030|   -2.030| -52.475|  -81.526|    51.26%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:46   1328s] |  -2.026|   -2.026| -52.414|  -81.465|    51.27%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:46   1329s] |  -2.026|   -2.026| -52.411|  -81.462|    51.27%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:46   1330s] |  -2.023|   -2.023| -52.388|  -81.438|    51.27%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:47   1331s] |  -2.024|   -2.024| -52.385|  -81.436|    51.27%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:47   1332s] |  -2.020|   -2.020| -52.210|  -81.261|    51.28%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:47   1334s] |  -2.019|   -2.019| -52.192|  -81.242|    51.28%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:48   1335s] |  -2.019|   -2.019| -52.160|  -81.211|    51.28%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:48   1336s] |  -2.017|   -2.017| -52.088|  -81.138|    51.29%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:48   1337s] |  -2.017|   -2.017| -52.064|  -81.115|    51.29%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:48   1337s] |  -2.013|   -2.013| -52.008|  -81.058|    51.30%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:49   1339s] |  -2.012|   -2.012| -51.985|  -81.035|    51.30%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:49   1340s] |  -2.012|   -2.012| -51.984|  -81.035|    51.30%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:50   1341s] |  -2.008|   -2.008| -51.959|  -81.009|    51.31%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:50   1342s] |  -2.004|   -2.004| -51.909|  -80.960|    51.32%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:50   1343s] |  -2.004|   -2.004| -51.890|  -80.941|    51.32%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:35:51   1344s] |  -2.001|   -2.001| -51.871|  -80.922|    51.32%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:35:51   1346s] |  -1.998|   -1.998| -51.715|  -80.766|    51.33%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:51   1346s] |  -1.998|   -1.998| -51.690|  -80.740|    51.33%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:52   1347s] |  -1.994|   -1.994| -51.626|  -80.677|    51.34%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:52   1348s] |  -1.993|   -1.993| -51.581|  -80.632|    51.34%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:52   1349s] |  -1.991|   -1.991| -51.480|  -80.531|    51.34%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:53   1351s] |  -1.991|   -1.991| -51.469|  -80.520|    51.34%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:53   1352s] |  -1.986|   -1.986| -51.366|  -80.417|    51.35%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:53   1353s] |  -1.986|   -1.986| -51.366|  -80.417|    51.35%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:54   1354s] |  -1.978|   -1.978| -51.223|  -80.274|    51.36%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:54   1355s] |  -1.978|   -1.978| -51.173|  -80.223|    51.36%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:54   1356s] |  -1.975|   -1.975| -50.989|  -80.040|    51.37%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:54   1356s] |  -1.975|   -1.975| -50.987|  -80.038|    51.37%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:55   1357s] |  -1.972|   -1.972| -50.876|  -79.926|    51.37%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:55   1358s] |  -1.970|   -1.970| -50.784|  -79.834|    51.37%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:55   1360s] |  -1.966|   -1.966| -50.699|  -79.750|    51.38%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:56   1360s] |  -1.966|   -1.966| -50.698|  -79.749|    51.38%|   0:00:01.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:56   1361s] |  -1.967|   -1.967| -50.634|  -79.685|    51.39%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:56   1362s] |  -1.962|   -1.962| -50.604|  -79.655|    51.39%|   0:00:00.0| 3172.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:57   1364s] |  -1.962|   -1.962| -50.567|  -79.618|    51.40%|   0:00:01.0| 3207.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:58   1367s] |  -1.957|   -1.957| -50.527|  -79.578|    51.40%|   0:00:01.0| 3226.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:35:59   1369s] |  -1.956|   -1.956| -50.461|  -79.512|    51.41%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:59   1370s] |  -1.956|   -1.956| -50.445|  -79.496|    51.41%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:35:59   1371s] |  -1.952|   -1.952| -50.297|  -79.347|    51.42%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:36:00   1372s] |  -1.952|   -1.952| -50.299|  -79.349|    51.42%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:36:00   1373s] |  -1.947|   -1.947| -50.231|  -79.282|    51.42%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:01   1375s] |  -1.943|   -1.943| -50.129|  -79.179|    51.43%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:01   1378s] |  -1.942|   -1.942| -50.090|  -79.141|    51.45%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:01   1378s] |  -1.940|   -1.940| -50.082|  -79.132|    51.45%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:02   1379s] |  -1.940|   -1.940| -50.080|  -79.131|    51.45%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:02   1380s] |  -1.938|   -1.938| -50.073|  -79.123|    51.46%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:02   1381s] |  -1.938|   -1.938| -50.069|  -79.120|    51.46%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:02   1382s] |  -1.937|   -1.937| -50.019|  -79.070|    51.46%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:03   1382s] |  -1.937|   -1.937| -50.015|  -79.065|    51.46%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:03   1383s] |  -1.934|   -1.934| -49.946|  -78.997|    51.47%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:36:03   1384s] |  -1.934|   -1.934| -49.945|  -78.995|    51.47%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:36:04   1385s] |  -1.933|   -1.933| -49.877|  -78.928|    51.47%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:04   1387s] |  -1.930|   -1.930| -49.863|  -78.914|    51.48%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:05   1388s] |  -1.929|   -1.929| -49.821|  -78.872|    51.48%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:05   1389s] |  -1.929|   -1.929| -49.817|  -78.867|    51.48%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:05   1390s] |  -1.927|   -1.927| -49.778|  -78.828|    51.48%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:36:06   1392s] |  -1.926|   -1.926| -49.717|  -78.768|    51.49%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:06   1393s] |  -1.925|   -1.925| -49.648|  -78.699|    51.50%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:07   1395s] |  -1.924|   -1.924| -49.638|  -78.689|    51.51%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:07   1396s] |  -1.924|   -1.924| -49.630|  -78.681|    51.51%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:07   1397s] |  -1.921|   -1.921| -49.609|  -78.660|    51.51%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:36:08   1397s] |  -1.921|   -1.921| -49.606|  -78.656|    51.51%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:36:08   1398s] |  -1.918|   -1.918| -49.534|  -78.585|    51.51%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:08   1400s] |  -1.918|   -1.918| -49.505|  -78.555|    51.51%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:09   1400s] |  -1.918|   -1.918| -49.501|  -78.551|    51.51%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:09   1402s] |  -1.918|   -1.918| -49.419|  -78.470|    51.52%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:09   1402s] |  -1.918|   -1.918| -49.403|  -78.453|    51.52%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:09   1403s] |  -1.918|   -1.918| -49.396|  -78.447|    51.52%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:10   1405s] |  -1.918|   -1.918| -49.343|  -78.394|    51.53%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:10   1406s] |  -1.918|   -1.918| -49.298|  -78.348|    51.53%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:11   1407s] |  -1.918|   -1.918| -49.297|  -78.348|    51.53%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:11   1407s] |  -1.918|   -1.918| -49.293|  -78.344|    51.53%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:11   1409s] |  -1.918|   -1.918| -49.278|  -78.329|    51.54%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:12   1410s] |  -1.918|   -1.918| -49.278|  -78.328|    51.54%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:12   1410s] |  -1.918|   -1.918| -49.237|  -78.288|    51.55%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:12   1411s] |  -1.918|   -1.918| -49.229|  -78.280|    51.55%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:13   1413s] |  -1.918|   -1.918| -49.210|  -78.260|    51.55%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:13   1414s] |  -1.918|   -1.918| -49.202|  -78.253|    51.55%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:13   1415s] |  -1.918|   -1.918| -49.197|  -78.247|    51.55%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:14   1416s] |  -1.918|   -1.918| -49.171|  -78.222|    51.56%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:14   1416s] |  -1.918|   -1.918| -49.165|  -78.216|    51.56%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:15   1418s] |  -1.918|   -1.918| -49.125|  -78.176|    51.57%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:15   1419s] |  -1.918|   -1.918| -49.124|  -78.175|    51.57%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:15   1420s] |  -1.918|   -1.918| -49.109|  -78.160|    51.57%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:16   1422s] |  -1.918|   -1.918| -49.081|  -78.131|    51.58%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:16   1423s] |  -1.918|   -1.918| -49.079|  -78.130|    51.58%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:16   1424s] |  -1.918|   -1.918| -49.025|  -78.076|    51.59%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:17   1425s] |  -1.918|   -1.918| -49.024|  -78.074|    51.59%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:17   1426s] |  -1.918|   -1.918| -49.009|  -78.060|    51.59%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:17   1426s] |  -1.918|   -1.918| -48.999|  -78.049|    51.59%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:18   1427s] |  -1.918|   -1.918| -48.979|  -78.030|    51.60%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:18   1428s] |  -1.918|   -1.918| -48.954|  -78.005|    51.60%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:36:18   1429s] |  -1.918|   -1.918| -48.940|  -77.990|    51.60%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:18   1429s] |  -1.919|   -1.919| -48.919|  -77.970|    51.60%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:19   1430s] |  -1.919|   -1.919| -48.909|  -77.959|    51.60%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:19   1430s] |  -1.919|   -1.919| -48.881|  -77.932|    51.60%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:19   1431s] |  -1.919|   -1.919| -48.861|  -77.912|    51.60%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:19   1432s] |  -1.919|   -1.919| -48.860|  -77.911|    51.60%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:20   1432s] |  -1.919|   -1.919| -48.834|  -77.885|    51.61%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
[03/22 15:36:20   1434s] |  -1.919|   -1.919| -48.809|  -77.860|    51.61%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
[03/22 15:36:20   1435s] |  -1.919|   -1.919| -48.784|  -77.835|    51.61%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:21   1436s] |  -1.919|   -1.919| -48.771|  -77.821|    51.61%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:36:21   1437s] |  -1.919|   -1.919| -48.694|  -77.745|    51.62%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
[03/22 15:36:21   1438s] |  -1.918|   -1.918| -48.687|  -77.737|    51.62%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
[03/22 15:36:22   1439s] |  -1.918|   -1.918| -48.650|  -77.700|    51.63%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
[03/22 15:36:23   1441s] |  -1.918|   -1.918| -48.646|  -77.697|    51.63%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
[03/22 15:36:23   1441s] |  -1.918|   -1.918| -48.640|  -77.691|    51.63%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
[03/22 15:36:24   1443s] |  -1.918|   -1.918| -48.625|  -77.675|    51.63%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
[03/22 15:36:24   1444s] |  -1.918|   -1.918| -48.624|  -77.674|    51.64%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
[03/22 15:36:25   1445s] |  -1.918|   -1.918| -48.612|  -77.662|    51.64%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
[03/22 15:36:25   1446s] |  -1.918|   -1.918| -48.599|  -77.649|    51.64%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
[03/22 15:36:25   1447s] |  -1.918|   -1.918| -48.592|  -77.643|    51.64%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
[03/22 15:36:26   1447s] |  -1.918|   -1.918| -48.555|  -77.605|    51.64%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
[03/22 15:36:26   1449s] |  -1.918|   -1.918| -48.580|  -77.631|    51.64%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
[03/22 15:36:27   1450s] |  -1.919|   -1.919| -48.560|  -77.611|    51.64%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
[03/22 15:36:27   1450s] |  -1.919|   -1.919| -48.555|  -77.606|    51.65%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
[03/22 15:36:27   1451s] |  -1.919|   -1.919| -48.526|  -77.576|    51.65%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
[03/22 15:36:27   1451s] |  -1.919|   -1.919| -48.521|  -77.572|    51.65%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
[03/22 15:36:28   1452s] |  -1.919|   -1.919| -48.520|  -77.571|    51.65%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
[03/22 15:36:28   1453s] |  -1.919|   -1.919| -48.488|  -77.538|    51.65%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
[03/22 15:36:29   1455s] |  -1.919|   -1.919| -48.398|  -77.449|    51.65%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
[03/22 15:36:29   1456s] |  -1.919|   -1.919| -48.300|  -77.350|    51.66%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:36:29   1457s] |  -1.919|   -1.919| -48.263|  -77.314|    51.66%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:36:30   1458s] |  -1.919|   -1.919| -48.149|  -77.200|    51.66%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
[03/22 15:36:30   1458s] |  -1.919|   -1.919| -48.149|  -77.200|    51.66%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
[03/22 15:36:30   1458s] |  -1.919|   -1.919| -48.106|  -77.157|    51.66%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
[03/22 15:36:30   1459s] |  -1.919|   -1.919| -48.077|  -77.128|    51.67%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
[03/22 15:36:31   1460s] |  -1.919|   -1.919| -48.053|  -77.104|    51.67%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
[03/22 15:36:31   1461s] |  -1.919|   -1.919| -48.050|  -77.101|    51.67%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
[03/22 15:36:31   1461s] |  -1.919|   -1.919| -48.047|  -77.098|    51.67%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
[03/22 15:36:31   1461s] |  -1.919|   -1.919| -48.044|  -77.095|    51.67%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
[03/22 15:36:32   1462s] |  -1.919|   -1.919| -48.045|  -77.095|    51.67%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
[03/22 15:36:32   1463s] |  -1.919|   -1.919| -47.917|  -76.967|    51.67%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
[03/22 15:36:32   1463s] |  -1.919|   -1.919| -47.872|  -76.922|    51.67%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
[03/22 15:36:32   1463s] |  -1.919|   -1.919| -47.850|  -76.901|    51.67%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
[03/22 15:36:33   1464s] |  -1.919|   -1.919| -47.462|  -76.505|    51.67%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ |
[03/22 15:36:33   1464s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:33   1464s] |  -1.919|   -1.919| -47.140|  -76.173|    51.67%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
[03/22 15:36:33   1464s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:33   1465s] |  -1.919|   -1.919| -46.897|  -75.919|    51.67%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
[03/22 15:36:33   1465s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:33   1466s] |  -1.919|   -1.919| -46.370|  -75.412|    51.68%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ |
[03/22 15:36:33   1466s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:33   1466s] |  -1.919|   -1.919| -46.284|  -75.326|    51.68%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ |
[03/22 15:36:33   1466s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:34   1466s] |  -1.919|   -1.919| -46.048|  -75.123|    51.69%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ |
[03/22 15:36:34   1466s] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/22 15:36:34   1467s] |  -1.919|   -1.919| -45.618|  -74.691|    51.69%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
[03/22 15:36:34   1467s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:34   1468s] |  -1.919|   -1.919| -45.281|  -74.353|    51.70%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
[03/22 15:36:34   1468s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:34   1469s] |  -1.919|   -1.919| -44.796|  -73.867|    51.71%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q5_ |
[03/22 15:36:34   1469s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:35   1469s] |  -1.919|   -1.919| -44.707|  -73.778|    51.71%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q5_ |
[03/22 15:36:35   1469s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:35   1470s] |  -1.919|   -1.919| -44.419|  -73.491|    51.71%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
[03/22 15:36:35   1470s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:35   1470s] |  -1.919|   -1.919| -44.360|  -73.431|    51.71%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
[03/22 15:36:35   1470s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:35   1471s] |  -1.919|   -1.919| -44.200|  -73.271|    51.72%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
[03/22 15:36:35   1471s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:36   1471s] |  -1.919|   -1.919| -44.146|  -73.217|    51.72%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
[03/22 15:36:36   1471s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:36   1472s] |  -1.919|   -1.919| -44.044|  -73.115|    51.72%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ |
[03/22 15:36:36   1472s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:36   1473s] |  -1.919|   -1.919| -43.768|  -72.821|    51.72%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ |
[03/22 15:36:36   1473s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:36   1473s] |  -1.919|   -1.919| -43.631|  -72.683|    51.73%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
[03/22 15:36:36   1473s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:37   1474s] |  -1.919|   -1.919| -43.438|  -72.488|    51.73%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
[03/22 15:36:37   1474s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:37   1475s] |  -1.919|   -1.919| -43.158|  -72.265|    51.74%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
[03/22 15:36:37   1476s] |  -1.919|   -1.919| -43.065|  -72.172|    51.74%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ |
[03/22 15:36:37   1476s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:37   1476s] |  -1.919|   -1.919| -43.053|  -72.141|    51.74%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ |
[03/22 15:36:37   1476s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:38   1477s] |  -1.919|   -1.919| -42.606|  -71.695|    51.76%|   0:00:01.0| 3240.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ |
[03/22 15:36:38   1477s] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/22 15:36:38   1477s] |  -1.919|   -1.919| -42.603|  -71.692|    51.76%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ |
[03/22 15:36:38   1477s] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/22 15:36:38   1478s] |  -1.919|   -1.919| -42.468|  -71.557|    51.77%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
[03/22 15:36:38   1478s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:36:38   1478s] |  -1.919|   -1.919| -42.468|  -71.557|    51.77%|   0:00:00.0| 3240.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:36:38   1478s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:36:38   1478s] 
[03/22 15:36:38   1478s] *** Finish Core Optimize Step (cpu=0:04:19 real=0:01:26 mem=3240.8M) ***
[03/22 15:36:38   1478s] 
[03/22 15:36:38   1478s] *** Finished Optimize Step Cumulative (cpu=0:04:20 real=0:01:26 mem=3240.8M) ***
[03/22 15:36:38   1478s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.172|-29.151|
|reg2cgate | 0.289|  0.000|
|reg2reg   |-1.919|-42.468|
|HEPG      |-1.919|-42.468|
|All Paths |-1.919|-71.557|
+----------+------+-------+

[03/22 15:36:38   1478s] ** GigaOpt Optimizer WNS Slack -1.919 TNS Slack -71.557 Density 51.77
[03/22 15:36:38   1478s] Placement Snapshot: Density distribution:
[03/22 15:36:38   1478s] [1.00 -  +++]: 234 (24.35%)
[03/22 15:36:38   1478s] [0.95 - 1.00]: 7 (0.73%)
[03/22 15:36:38   1478s] [0.90 - 0.95]: 5 (0.52%)
[03/22 15:36:38   1478s] [0.85 - 0.90]: 9 (0.94%)
[03/22 15:36:38   1478s] [0.80 - 0.85]: 6 (0.62%)
[03/22 15:36:38   1478s] [0.75 - 0.80]: 6 (0.62%)
[03/22 15:36:38   1478s] [0.70 - 0.75]: 6 (0.62%)
[03/22 15:36:38   1478s] [0.65 - 0.70]: 5 (0.52%)
[03/22 15:36:38   1478s] [0.60 - 0.65]: 9 (0.94%)
[03/22 15:36:38   1478s] [0.55 - 0.60]: 10 (1.04%)
[03/22 15:36:38   1478s] [0.50 - 0.55]: 12 (1.25%)
[03/22 15:36:38   1478s] [0.45 - 0.50]: 20 (2.08%)
[03/22 15:36:38   1478s] [0.40 - 0.45]: 26 (2.71%)
[03/22 15:36:38   1478s] [0.35 - 0.40]: 76 (7.91%)
[03/22 15:36:38   1478s] [0.30 - 0.35]: 241 (25.08%)
[03/22 15:36:38   1478s] [0.25 - 0.30]: 204 (21.23%)
[03/22 15:36:38   1478s] [0.20 - 0.25]: 60 (6.24%)
[03/22 15:36:38   1478s] [0.15 - 0.20]: 20 (2.08%)
[03/22 15:36:38   1478s] [0.10 - 0.15]: 5 (0.52%)
[03/22 15:36:38   1478s] [0.05 - 0.10]: 0 (0.00%)
[03/22 15:36:38   1478s] [0.00 - 0.05]: 0 (0.00%)
[03/22 15:36:38   1478s] Begin: Area Reclaim Optimization
[03/22 15:36:38   1478s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:38.4/0:08:44.6 (2.8), mem = 3240.8M
[03/22 15:36:39   1478s] (I,S,L,T): WC_VIEW: 100.148, 24.1441, 1.17687, 125.469
[03/22 15:36:40   1479s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3240.8M
[03/22 15:36:40   1479s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3240.8M
[03/22 15:36:40   1480s] Reclaim Optimization WNS Slack -1.919  TNS Slack -71.557 Density 51.77
[03/22 15:36:40   1480s] +----------+---------+--------+--------+------------+--------+
[03/22 15:36:40   1480s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 15:36:40   1480s] +----------+---------+--------+--------+------------+--------+
[03/22 15:36:40   1480s] |    51.77%|        -|  -1.919| -71.557|   0:00:00.0| 3240.8M|
[03/22 15:36:40   1480s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:36:41   1483s] |    51.75%|       29|  -1.917| -66.475|   0:00:01.0| 3240.8M|
[03/22 15:36:50   1506s] |    51.64%|      456|  -1.907| -66.299|   0:00:09.0| 3240.8M|
[03/22 15:36:51   1508s] |    51.64%|        9|  -1.907| -66.200|   0:00:01.0| 3240.8M|
[03/22 15:36:51   1508s] |    51.64%|        0|  -1.907| -66.200|   0:00:00.0| 3240.8M|
[03/22 15:36:51   1508s] +----------+---------+--------+--------+------------+--------+
[03/22 15:36:51   1508s] Reclaim Optimization End WNS Slack -1.907  TNS Slack -66.200 Density 51.64
[03/22 15:36:51   1508s] 
[03/22 15:36:51   1508s] ** Summary: Restruct = 0 Buffer Deletion = 22 Declone = 10 Resize = 363 **
[03/22 15:36:51   1508s] --------------------------------------------------------------
[03/22 15:36:51   1508s] |                                   | Total     | Sequential |
[03/22 15:36:51   1508s] --------------------------------------------------------------
[03/22 15:36:51   1508s] | Num insts resized                 |     355  |      14    |
[03/22 15:36:51   1508s] | Num insts undone                  |     101  |       0    |
[03/22 15:36:51   1508s] | Num insts Downsized               |     355  |      14    |
[03/22 15:36:51   1508s] | Num insts Samesized               |       0  |       0    |
[03/22 15:36:51   1508s] | Num insts Upsized                 |       0  |       0    |
[03/22 15:36:51   1508s] | Num multiple commits+uncommits    |      10  |       -    |
[03/22 15:36:51   1508s] --------------------------------------------------------------
[03/22 15:36:51   1508s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:36:51   1508s] 0 Ndr or Layer constraints added by optimization 
[03/22 15:36:51   1508s] **** End NDR-Layer Usage Statistics ****
[03/22 15:36:51   1508s] End: Core Area Reclaim Optimization (cpu = 0:00:30.3) (real = 0:00:13.0) **
[03/22 15:36:51   1508s] (I,S,L,T): WC_VIEW: 99.9799, 24.0262, 1.1704, 125.177
[03/22 15:36:51   1508s] *** AreaOpt [finish] : cpu/real = 0:00:30.5/0:00:12.9 (2.4), totSession cpu/real = 0:25:09.0/0:08:57.5 (2.8), mem = 3240.8M
[03/22 15:36:51   1508s] 
[03/22 15:36:51   1508s] =============================================================================================
[03/22 15:36:51   1508s]  Step TAT Report for AreaOpt #2
[03/22 15:36:51   1508s] =============================================================================================
[03/22 15:36:51   1508s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:36:51   1508s] ---------------------------------------------------------------------------------------------
[03/22 15:36:51   1508s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:36:51   1508s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:36:51   1508s] [ OptSingleIteration     ]      4   0:00:00.4  (   3.3 % )     0:00:10.0 /  0:00:27.8    2.8
[03/22 15:36:51   1508s] [ OptGetWeight           ]    436   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.3
[03/22 15:36:51   1508s] [ OptEval                ]    436   0:00:01.2  (   9.3 % )     0:00:01.2 /  0:00:06.5    5.5
[03/22 15:36:51   1508s] [ OptCommit              ]    436   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    1.6
[03/22 15:36:51   1508s] [ IncrTimingUpdate       ]    156   0:00:07.4  (  57.7 % )     0:00:07.4 /  0:00:18.8    2.5
[03/22 15:36:51   1508s] [ PostCommitDelayUpdate  ]    483   0:00:00.4  (   2.9 % )     0:00:00.8 /  0:00:01.8    2.3
[03/22 15:36:51   1508s] [ IncrDelayCalc          ]    531   0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:01.5    3.4
[03/22 15:36:51   1508s] [ MISC                   ]          0:00:02.5  (  19.8 % )     0:00:02.5 /  0:00:02.5    1.0
[03/22 15:36:51   1508s] ---------------------------------------------------------------------------------------------
[03/22 15:36:51   1508s]  AreaOpt #2 TOTAL                   0:00:12.9  ( 100.0 % )     0:00:12.9 /  0:00:30.5    2.4
[03/22 15:36:51   1508s] ---------------------------------------------------------------------------------------------
[03/22 15:36:51   1508s] 
[03/22 15:36:51   1508s] End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:13, mem=3192.80M, totSessionCpu=0:25:09).
[03/22 15:36:51   1508s] Placement Snapshot: Density distribution:
[03/22 15:36:51   1508s] [1.00 -  +++]: 234 (24.35%)
[03/22 15:36:51   1508s] [0.95 - 1.00]: 7 (0.73%)
[03/22 15:36:51   1508s] [0.90 - 0.95]: 5 (0.52%)
[03/22 15:36:51   1508s] [0.85 - 0.90]: 9 (0.94%)
[03/22 15:36:51   1508s] [0.80 - 0.85]: 6 (0.62%)
[03/22 15:36:51   1508s] [0.75 - 0.80]: 6 (0.62%)
[03/22 15:36:51   1508s] [0.70 - 0.75]: 6 (0.62%)
[03/22 15:36:51   1508s] [0.65 - 0.70]: 6 (0.62%)
[03/22 15:36:51   1508s] [0.60 - 0.65]: 8 (0.83%)
[03/22 15:36:51   1508s] [0.55 - 0.60]: 10 (1.04%)
[03/22 15:36:51   1508s] [0.50 - 0.55]: 12 (1.25%)
[03/22 15:36:51   1508s] [0.45 - 0.50]: 20 (2.08%)
[03/22 15:36:51   1508s] [0.40 - 0.45]: 27 (2.81%)
[03/22 15:36:51   1508s] [0.35 - 0.40]: 78 (8.12%)
[03/22 15:36:51   1508s] [0.30 - 0.35]: 240 (24.97%)
[03/22 15:36:51   1508s] [0.25 - 0.30]: 207 (21.54%)
[03/22 15:36:51   1508s] [0.20 - 0.25]: 62 (6.45%)
[03/22 15:36:51   1508s] [0.15 - 0.20]: 16 (1.66%)
[03/22 15:36:51   1508s] [0.10 - 0.15]: 2 (0.21%)
[03/22 15:36:51   1508s] [0.05 - 0.10]: 0 (0.00%)
[03/22 15:36:51   1508s] [0.00 - 0.05]: 0 (0.00%)
[03/22 15:36:51   1508s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.1
[03/22 15:36:51   1508s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.1
[03/22 15:36:52   1509s] ** GigaOpt Optimizer WNS Slack -1.907 TNS Slack -66.200 Density 51.64
[03/22 15:36:52   1509s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.173|-23.599|
|reg2cgate | 0.289|  0.000|
|reg2reg   |-1.907|-42.717|
|HEPG      |-1.907|-42.717|
|All Paths |-1.907|-66.200|
+----------+------+-------+

[03/22 15:36:52   1509s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:36:52   1509s] 0 Ndr or Layer constraints added by optimization 
[03/22 15:36:52   1509s] **** End NDR-Layer Usage Statistics ****
[03/22 15:36:52   1509s] 
[03/22 15:36:52   1509s] *** Finish pre-CTS Setup Fixing (cpu=0:04:51 real=0:01:41 mem=3192.8M) ***
[03/22 15:36:52   1509s] 
[03/22 15:36:52   1509s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9874.1
[03/22 15:36:52   1509s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2983.4M
[03/22 15:36:52   1509s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.036, MEM:2984.8M
[03/22 15:36:52   1509s] TotalInstCnt at PhyDesignMc Destruction: 38,599
[03/22 15:36:52   1509s] (I,S,L,T): WC_VIEW: 99.9799, 24.0262, 1.1704, 125.177
[03/22 15:36:52   1509s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.6
[03/22 15:36:52   1509s] *** SetupOpt [finish] : cpu/real = 0:05:04.2/0:01:52.5 (2.7), totSession cpu/real = 0:25:10.0/0:08:58.4 (2.8), mem = 2984.8M
[03/22 15:36:52   1509s] 
[03/22 15:36:52   1509s] =============================================================================================
[03/22 15:36:52   1509s]  Step TAT Report for TnsOpt #1
[03/22 15:36:52   1509s] =============================================================================================
[03/22 15:36:52   1509s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:36:52   1509s] ---------------------------------------------------------------------------------------------
[03/22 15:36:52   1509s] [ AreaOpt                ]      1   0:00:02.5  (   2.3 % )     0:00:12.9 /  0:00:30.5    2.4
[03/22 15:36:52   1509s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   27.3
[03/22 15:36:52   1509s] [ SlackTraversorInit     ]      3   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.9    1.0
[03/22 15:36:52   1509s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/22 15:36:52   1509s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[03/22 15:36:52   1509s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.6    1.4
[03/22 15:36:52   1509s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[03/22 15:36:52   1509s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:36:52   1509s] [ TransformInit          ]      1   0:00:09.7  (   8.6 % )     0:00:09.7 /  0:00:10.1    1.0
[03/22 15:36:52   1509s] [ OptSingleIteration     ]    512   0:00:05.8  (   5.2 % )     0:01:30.0 /  0:04:30.4    3.0
[03/22 15:36:52   1509s] [ OptGetWeight           ]    944   0:00:01.4  (   1.3 % )     0:00:01.4 /  0:00:01.5    1.0
[03/22 15:36:52   1509s] [ OptEval                ]    944   0:00:19.4  (  17.3 % )     0:00:19.4 /  0:01:44.8    5.4
[03/22 15:36:52   1509s] [ OptCommit              ]    944   0:00:01.0  (   0.8 % )     0:00:01.0 /  0:00:00.9    1.0
[03/22 15:36:52   1509s] [ IncrTimingUpdate       ]    530   0:00:39.7  (  35.2 % )     0:00:39.7 /  0:01:46.6    2.7
[03/22 15:36:52   1509s] [ PostCommitDelayUpdate  ]    991   0:00:01.7  (   1.5 % )     0:00:03.9 /  0:00:10.7    2.8
[03/22 15:36:52   1509s] [ IncrDelayCalc          ]   2201   0:00:02.2  (   1.9 % )     0:00:02.2 /  0:00:09.0    4.2
[03/22 15:36:52   1509s] [ SetupOptGetWorkingSet  ]    955   0:00:17.4  (  15.5 % )     0:00:17.4 /  0:00:38.0    2.2
[03/22 15:36:52   1509s] [ SetupOptGetActiveNode  ]    955   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.6
[03/22 15:36:52   1509s] [ SetupOptSlackGraph     ]    508   0:00:01.4  (   1.2 % )     0:00:01.4 /  0:00:05.4    3.9
[03/22 15:36:52   1509s] [ MISC                   ]          0:00:07.7  (   6.9 % )     0:00:07.7 /  0:00:18.4    2.4
[03/22 15:36:52   1509s] ---------------------------------------------------------------------------------------------
[03/22 15:36:52   1509s]  TnsOpt #1 TOTAL                    0:01:52.6  ( 100.0 % )     0:01:52.6 /  0:05:04.2    2.7
[03/22 15:36:52   1509s] ---------------------------------------------------------------------------------------------
[03/22 15:36:52   1509s] 
[03/22 15:36:52   1509s] End: GigaOpt Optimization in TNS mode
[03/22 15:36:53   1510s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2678.8M
[03/22 15:36:53   1510s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.101, MEM:2678.8M
[03/22 15:36:53   1510s] 
[03/22 15:36:53   1510s] *** Start incrementalPlace ***
[03/22 15:36:53   1510s] User Input Parameters:
[03/22 15:36:53   1510s] - Congestion Driven    : On
[03/22 15:36:53   1510s] - Timing Driven        : On
[03/22 15:36:53   1510s] - Area-Violation Based : On
[03/22 15:36:53   1510s] - Start Rollback Level : -5
[03/22 15:36:53   1510s] - Legalized            : On
[03/22 15:36:53   1510s] - Window Based         : Off
[03/22 15:36:53   1510s] - eDen incr mode       : Off
[03/22 15:36:53   1510s] - Small incr mode      : Off
[03/22 15:36:53   1510s] 
[03/22 15:36:53   1510s] no activity file in design. spp won't run.
[03/22 15:36:53   1511s] Collecting buffer chain nets ...
[03/22 15:36:53   1511s] No Views given, use default active views for adaptive view pruning
[03/22 15:36:53   1511s] SKP will enable view:
[03/22 15:36:53   1511s]   WC_VIEW
[03/22 15:36:53   1511s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2678.8M
[03/22 15:36:53   1511s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.014, MEM:2678.8M
[03/22 15:36:53   1511s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2678.8M
[03/22 15:36:53   1511s] Starting Early Global Route congestion estimation: mem = 2678.8M
[03/22 15:36:53   1511s] (I)       Started Loading and Dumping File ( Curr Mem: 2678.84 MB )
[03/22 15:36:53   1511s] (I)       Reading DB...
[03/22 15:36:53   1511s] (I)       Read data from FE... (mem=2678.8M)
[03/22 15:36:53   1511s] (I)       Read nodes and places... (mem=2678.8M)
[03/22 15:36:53   1511s] (I)       Done Read nodes and places (cpu=0.050s, mem=2693.7M)
[03/22 15:36:53   1511s] (I)       Read nets... (mem=2693.7M)
[03/22 15:36:53   1511s] (I)       Done Read nets (cpu=0.140s, mem=2709.2M)
[03/22 15:36:53   1511s] (I)       Done Read data from FE (cpu=0.190s, mem=2709.2M)
[03/22 15:36:53   1511s] (I)       before initializing RouteDB syMemory usage = 2709.2 MB
[03/22 15:36:53   1511s] (I)       Honor MSV route constraint: false
[03/22 15:36:53   1511s] (I)       Maximum routing layer  : 127
[03/22 15:36:53   1511s] (I)       Minimum routing layer  : 2
[03/22 15:36:53   1511s] (I)       Supply scale factor H  : 1.00
[03/22 15:36:53   1511s] (I)       Supply scale factor V  : 1.00
[03/22 15:36:53   1511s] (I)       Tracks used by clock wire: 0
[03/22 15:36:53   1511s] (I)       Reverse direction      : 
[03/22 15:36:53   1511s] (I)       Honor partition pin guides: true
[03/22 15:36:53   1511s] (I)       Route selected nets only: false
[03/22 15:36:53   1511s] (I)       Route secondary PG pins: false
[03/22 15:36:53   1511s] (I)       Second PG max fanout   : 2147483647
[03/22 15:36:53   1511s] (I)       Number threads         : 8
[03/22 15:36:53   1511s] (I)       Apply function for special wires: true
[03/22 15:36:53   1511s] (I)       Layer by layer blockage reading: true
[03/22 15:36:53   1511s] (I)       Offset calculation fix : true
[03/22 15:36:53   1511s] (I)       Route stripe layer range: 
[03/22 15:36:53   1511s] (I)       Honor partition fences : 
[03/22 15:36:53   1511s] (I)       Honor partition pin    : 
[03/22 15:36:53   1511s] (I)       Honor partition fences with feedthrough: 
[03/22 15:36:53   1511s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:36:53   1511s] (I)       Use row-based GCell size
[03/22 15:36:53   1511s] (I)       Use row-based GCell align
[03/22 15:36:53   1511s] (I)       GCell unit size   : 3600
[03/22 15:36:53   1511s] (I)       GCell multiplier  : 1
[03/22 15:36:53   1511s] (I)       GCell row height  : 3600
[03/22 15:36:53   1511s] (I)       Actual row height : 3600
[03/22 15:36:53   1511s] (I)       GCell align ref   : 20000 20000
[03/22 15:36:53   1511s] [NR-eGR] Track table information for default rule: 
[03/22 15:36:53   1511s] [NR-eGR] M1 has no routable track
[03/22 15:36:53   1511s] [NR-eGR] M2 has single uniform track structure
[03/22 15:36:53   1511s] [NR-eGR] M3 has single uniform track structure
[03/22 15:36:53   1511s] [NR-eGR] M4 has single uniform track structure
[03/22 15:36:53   1511s] [NR-eGR] M5 has single uniform track structure
[03/22 15:36:53   1511s] [NR-eGR] M6 has single uniform track structure
[03/22 15:36:53   1511s] [NR-eGR] M7 has single uniform track structure
[03/22 15:36:53   1511s] [NR-eGR] M8 has single uniform track structure
[03/22 15:36:53   1511s] (I)       ===========================================================================
[03/22 15:36:53   1511s] (I)       == Report All Rule Vias ==
[03/22 15:36:53   1511s] (I)       ===========================================================================
[03/22 15:36:53   1511s] (I)        Via Rule : (Default)
[03/22 15:36:53   1511s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:36:53   1511s] (I)       ---------------------------------------------------------------------------
[03/22 15:36:53   1511s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:36:53   1511s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:36:53   1511s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:36:53   1511s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:36:53   1511s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:36:53   1511s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:36:53   1511s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:36:53   1511s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:36:53   1511s] (I)       ===========================================================================
[03/22 15:36:53   1511s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2709.21 MB )
[03/22 15:36:53   1511s] [NR-eGR] Read 32480 PG shapes
[03/22 15:36:53   1511s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2709.21 MB )
[03/22 15:36:53   1511s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:36:53   1511s] [NR-eGR] #Instance Blockages : 0
[03/22 15:36:53   1511s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:36:53   1511s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:36:53   1511s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:36:53   1511s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:36:53   1511s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:36:53   1511s] (I)       readDataFromPlaceDB
[03/22 15:36:53   1511s] (I)       Read net information..
[03/22 15:36:53   1511s] [NR-eGR] Read numTotalNets=40451  numIgnoredNets=0
[03/22 15:36:53   1511s] (I)       Read testcase time = 0.030 seconds
[03/22 15:36:53   1511s] 
[03/22 15:36:53   1511s] (I)       early_global_route_priority property id does not exist.
[03/22 15:36:53   1511s] (I)       Start initializing grid graph
[03/22 15:36:53   1511s] (I)       End initializing grid graph
[03/22 15:36:53   1511s] (I)       Model blockages into capacity
[03/22 15:36:53   1511s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:36:53   1511s] (I)       Started Modeling ( Curr Mem: 2718.16 MB )
[03/22 15:36:53   1511s] (I)       Started Modeling Layer 1 ( Curr Mem: 2718.16 MB )
[03/22 15:36:53   1511s] (I)       Started Modeling Layer 2 ( Curr Mem: 2718.16 MB )
[03/22 15:36:53   1511s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:36:53   1511s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:53   1511s] (I)       Started Modeling Layer 3 ( Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:36:54   1511s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Started Modeling Layer 4 ( Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:36:54   1511s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Started Modeling Layer 5 ( Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:36:54   1511s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Started Modeling Layer 6 ( Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:36:54   1511s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Started Modeling Layer 7 ( Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:36:54   1511s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Started Modeling Layer 8 ( Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:36:54   1511s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       -- layer congestion ratio --
[03/22 15:36:54   1511s] (I)       Layer 1 : 0.100000
[03/22 15:36:54   1511s] (I)       Layer 2 : 0.700000
[03/22 15:36:54   1511s] (I)       Layer 3 : 0.700000
[03/22 15:36:54   1511s] (I)       Layer 4 : 0.700000
[03/22 15:36:54   1511s] (I)       Layer 5 : 0.700000
[03/22 15:36:54   1511s] (I)       Layer 6 : 0.700000
[03/22 15:36:54   1511s] (I)       Layer 7 : 0.700000
[03/22 15:36:54   1511s] (I)       Layer 8 : 0.700000
[03/22 15:36:54   1511s] (I)       ----------------------------
[03/22 15:36:54   1511s] (I)       Number of ignored nets = 0
[03/22 15:36:54   1511s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:36:54   1511s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:36:54   1511s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:36:54   1511s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:36:54   1511s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:36:54   1511s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:36:54   1511s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:36:54   1511s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:36:54   1511s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:36:54   1511s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:36:54   1511s] (I)       WARNING: There are 32 pins inside gCell located around position 325.00 370.00. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/22 15:36:54   1511s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2718.2 MB
[03/22 15:36:54   1511s] (I)       Ndr track 0 does not exist
[03/22 15:36:54   1511s] (I)       Layer1  viaCost=300.00
[03/22 15:36:54   1511s] (I)       Layer2  viaCost=100.00
[03/22 15:36:54   1511s] (I)       Layer3  viaCost=100.00
[03/22 15:36:54   1511s] (I)       Layer4  viaCost=100.00
[03/22 15:36:54   1511s] (I)       Layer5  viaCost=100.00
[03/22 15:36:54   1511s] (I)       Layer6  viaCost=200.00
[03/22 15:36:54   1511s] (I)       Layer7  viaCost=100.00
[03/22 15:36:54   1511s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:36:54   1511s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:36:54   1511s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:36:54   1511s] (I)       Site width          :   400  (dbu)
[03/22 15:36:54   1511s] (I)       Row height          :  3600  (dbu)
[03/22 15:36:54   1511s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:36:54   1511s] (I)       GCell width         :  3600  (dbu)
[03/22 15:36:54   1511s] (I)       GCell height        :  3600  (dbu)
[03/22 15:36:54   1511s] (I)       Grid                :   325   324     8
[03/22 15:36:54   1511s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:36:54   1511s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:36:54   1511s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:36:54   1511s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:36:54   1511s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:36:54   1511s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:36:54   1511s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:36:54   1511s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:36:54   1511s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:36:54   1511s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:36:54   1511s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:36:54   1511s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:36:54   1511s] (I)       --------------------------------------------------------
[03/22 15:36:54   1511s] 
[03/22 15:36:54   1511s] [NR-eGR] ============ Routing rule table ============
[03/22 15:36:54   1511s] [NR-eGR] Rule id: 0  Nets: 40450 
[03/22 15:36:54   1511s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:36:54   1511s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:36:54   1511s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:36:54   1511s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:36:54   1511s] [NR-eGR] ========================================
[03/22 15:36:54   1511s] [NR-eGR] 
[03/22 15:36:54   1511s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:36:54   1511s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 15:36:54   1511s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 15:36:54   1511s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 15:36:54   1511s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:36:54   1511s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:36:54   1511s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:36:54   1511s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:36:54   1511s] (I)       After initializing earlyGlobalRoute syMemory usage = 2718.2 MB
[03/22 15:36:54   1511s] (I)       Finished Loading and Dumping File ( CPU: 0.35 sec, Real: 0.48 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Started Global Routing ( Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       ============= Initialization =============
[03/22 15:36:54   1511s] (I)       totalPins=137159  totalGlobalPin=131618 (95.96%)
[03/22 15:36:54   1511s] (I)       Started Build MST ( Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Generate topology with 8 threads
[03/22 15:36:54   1511s] (I)       Finished Build MST ( CPU: 0.10 sec, Real: 0.04 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 15:36:54   1511s] [NR-eGR] Layer group 1: route 40450 net(s) in layer range [2, 8]
[03/22 15:36:54   1511s] (I)       ============  Phase 1a Route ============
[03/22 15:36:54   1511s] (I)       Started Phase 1a ( Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Usage: 332258 = (156067 H, 176191 V) = (7.46% H, 6.29% V) = (2.809e+05um H, 3.171e+05um V)
[03/22 15:36:54   1511s] (I)       
[03/22 15:36:54   1511s] (I)       ============  Phase 1b Route ============
[03/22 15:36:54   1511s] (I)       Usage: 332258 = (156067 H, 176191 V) = (7.46% H, 6.29% V) = (2.809e+05um H, 3.171e+05um V)
[03/22 15:36:54   1511s] (I)       
[03/22 15:36:54   1511s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.980644e+05um
[03/22 15:36:54   1511s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/22 15:36:54   1511s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:36:54   1511s] (I)       ============  Phase 1c Route ============
[03/22 15:36:54   1511s] (I)       Usage: 332258 = (156067 H, 176191 V) = (7.46% H, 6.29% V) = (2.809e+05um H, 3.171e+05um V)
[03/22 15:36:54   1511s] (I)       
[03/22 15:36:54   1511s] (I)       ============  Phase 1d Route ============
[03/22 15:36:54   1511s] (I)       Usage: 332258 = (156067 H, 176191 V) = (7.46% H, 6.29% V) = (2.809e+05um H, 3.171e+05um V)
[03/22 15:36:54   1511s] (I)       
[03/22 15:36:54   1511s] (I)       ============  Phase 1e Route ============
[03/22 15:36:54   1511s] (I)       Started Phase 1e ( Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Usage: 332258 = (156067 H, 176191 V) = (7.46% H, 6.29% V) = (2.809e+05um H, 3.171e+05um V)
[03/22 15:36:54   1511s] (I)       
[03/22 15:36:54   1511s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.980644e+05um
[03/22 15:36:54   1511s] [NR-eGR] 
[03/22 15:36:54   1511s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1511s] (I)       Running layer assignment with 8 threads
[03/22 15:36:54   1512s] (I)       Finished Phase 1l ( CPU: 0.73 sec, Real: 0.14 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1512s] (I)       ============  Phase 1l Route ============
[03/22 15:36:54   1512s] (I)       
[03/22 15:36:54   1512s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:36:54   1512s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/22 15:36:54   1512s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/22 15:36:54   1512s] [NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[03/22 15:36:54   1512s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/22 15:36:54   1512s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:36:54   1512s] [NR-eGR]      M2  (2)       138( 0.13%)         4( 0.00%)         8( 0.01%)         3( 0.00%)   ( 0.15%) 
[03/22 15:36:54   1512s] [NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:36:54   1512s] [NR-eGR]      M4  (4)         9( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/22 15:36:54   1512s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:36:54   1512s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:36:54   1512s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:36:54   1512s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:36:54   1512s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/22 15:36:54   1512s] [NR-eGR] Total              150( 0.02%)         4( 0.00%)         8( 0.00%)         3( 0.00%)   ( 0.02%) 
[03/22 15:36:54   1512s] [NR-eGR] 
[03/22 15:36:54   1512s] (I)       Finished Global Routing ( CPU: 1.02 sec, Real: 0.45 sec, Curr Mem: 2718.16 MB )
[03/22 15:36:54   1512s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 15:36:54   1512s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:36:54   1512s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:36:54   1512s] Early Global Route congestion estimation runtime: 0.97 seconds, mem = 2718.2M
[03/22 15:36:54   1512s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.410, REAL:0.973, MEM:2718.2M
[03/22 15:36:54   1512s] OPERPROF: Starting HotSpotCal at level 1, MEM:2718.2M
[03/22 15:36:54   1512s] [hotspot] +------------+---------------+---------------+
[03/22 15:36:54   1512s] [hotspot] |            |   max hotspot | total hotspot |
[03/22 15:36:54   1512s] [hotspot] +------------+---------------+---------------+
[03/22 15:36:54   1512s] [hotspot] | normalized |          0.00 |          0.00 |
[03/22 15:36:54   1512s] [hotspot] +------------+---------------+---------------+
[03/22 15:36:54   1512s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 15:36:54   1512s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 15:36:54   1512s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.014, MEM:2718.2M
[03/22 15:36:54   1512s] 
[03/22 15:36:54   1512s] === incrementalPlace Internal Loop 1 ===
[03/22 15:36:54   1512s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/22 15:36:54   1512s] OPERPROF: Starting IPInitSPData at level 1, MEM:2718.2M
[03/22 15:36:54   1512s] z: 2, totalTracks: 1
[03/22 15:36:54   1512s] z: 4, totalTracks: 1
[03/22 15:36:54   1512s] z: 6, totalTracks: 1
[03/22 15:36:54   1512s] z: 8, totalTracks: 1
[03/22 15:36:54   1512s] #spOpts: N=65 minPadR=1.1 
[03/22 15:36:54   1512s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2718.2M
[03/22 15:36:54   1512s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.205, MEM:2718.2M
[03/22 15:36:54   1512s] OPERPROF:   Starting post-place ADS at level 2, MEM:2718.2M
[03/22 15:36:54   1512s] ADSU 0.516 -> 0.516. GS 14.400
[03/22 15:36:54   1512s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.100, REAL:0.097, MEM:2718.2M
[03/22 15:36:54   1512s] OPERPROF:   Starting spMPad at level 2, MEM:2718.2M
[03/22 15:36:54   1512s] OPERPROF:     Starting spContextMPad at level 3, MEM:2718.2M
[03/22 15:36:54   1512s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2718.2M
[03/22 15:36:55   1512s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.020, MEM:2718.2M
[03/22 15:36:55   1512s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2718.2M
[03/22 15:36:55   1512s] no activity file in design. spp won't run.
[03/22 15:36:55   1512s] [spp] 0
[03/22 15:36:55   1512s] [adp] 0:1:1:3
[03/22 15:36:55   1512s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.013, MEM:2718.2M
[03/22 15:36:55   1512s] SP #FI/SF FL/PI 0/0 38599/0
[03/22 15:36:55   1512s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.410, REAL:0.409, MEM:2718.2M
[03/22 15:36:55   1512s] PP off. flexM 0
[03/22 15:36:55   1512s] OPERPROF: Starting CDPad at level 1, MEM:2718.2M
[03/22 15:36:55   1512s] 3DP is on.
[03/22 15:36:55   1512s] 3DP OF M2 0.003, M4 0.000. Diff 0
[03/22 15:36:55   1512s] design sh 0.042.
[03/22 15:36:55   1512s] design sh 0.042.
[03/22 15:36:55   1512s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/22 15:36:55   1513s] design sh 0.040.
[03/22 15:36:55   1513s] CDPadU 0.609 -> 0.579. R=0.516, N=38599, GS=1.800
[03/22 15:36:55   1513s] OPERPROF: Finished CDPad at level 1, CPU:0.840, REAL:0.467, MEM:2718.2M
[03/22 15:36:55   1513s] OPERPROF: Starting InitSKP at level 1, MEM:2718.2M
[03/22 15:36:55   1513s] no activity file in design. spp won't run.
[03/22 15:36:56   1517s] no activity file in design. spp won't run.
[03/22 15:36:58   1521s] *** Finished SKP initialization (cpu=0:00:08.1, real=0:00:03.0)***
[03/22 15:36:58   1521s] OPERPROF: Finished InitSKP at level 1, CPU:8.140, REAL:3.422, MEM:3062.5M
[03/22 15:36:58   1521s] NP #FI/FS/SF FL/PI: 0/0/0 38599/0
[03/22 15:36:59   1521s] no activity file in design. spp won't run.
[03/22 15:36:59   1522s] 
[03/22 15:36:59   1522s] AB Est...
[03/22 15:36:59   1522s] OPERPROF: Starting npPlace at level 1, MEM:3073.2M
[03/22 15:36:59   1522s] OPERPROF: Finished npPlace at level 1, CPU:0.300, REAL:0.245, MEM:3168.1M
[03/22 15:36:59   1522s] Iteration  5: Skipped, with CDP Off
[03/22 15:36:59   1522s] 
[03/22 15:36:59   1522s] AB Est...
[03/22 15:36:59   1522s] OPERPROF: Starting npPlace at level 1, MEM:3168.1M
[03/22 15:36:59   1522s] OPERPROF: Finished npPlace at level 1, CPU:0.270, REAL:0.199, MEM:3168.1M
[03/22 15:36:59   1523s] Iteration  6: Skipped, with CDP Off
[03/22 15:36:59   1523s] 
[03/22 15:36:59   1523s] AB Est...
[03/22 15:36:59   1523s] OPERPROF: Starting npPlace at level 1, MEM:3168.1M
[03/22 15:37:00   1523s] OPERPROF: Finished npPlace at level 1, CPU:0.250, REAL:0.205, MEM:3168.1M
[03/22 15:37:00   1523s] Iteration  7: Skipped, with CDP Off
[03/22 15:37:00   1523s] OPERPROF: Starting npPlace at level 1, MEM:3264.1M
[03/22 15:37:00   1523s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/22 15:37:00   1523s] No instances found in the vector
[03/22 15:37:00   1523s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3264.1M, DRC: 0)
[03/22 15:37:00   1523s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:37:08   1551s] Iteration  8: Total net bbox = 4.436e+05 (2.16e+05 2.27e+05)
[03/22 15:37:08   1551s]               Est.  stn bbox = 5.913e+05 (2.87e+05 3.04e+05)
[03/22 15:37:08   1551s]               cpu = 0:00:27.8 real = 0:00:08.0 mem = 3491.4M
[03/22 15:37:08   1551s] OPERPROF: Finished npPlace at level 1, CPU:28.010, REAL:8.535, MEM:3395.4M
[03/22 15:37:08   1551s] no activity file in design. spp won't run.
[03/22 15:37:08   1551s] NP #FI/FS/SF FL/PI: 0/0/0 38599/0
[03/22 15:37:08   1552s] no activity file in design. spp won't run.
[03/22 15:37:09   1552s] OPERPROF: Starting npPlace at level 1, MEM:3363.4M
[03/22 15:37:09   1552s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/22 15:37:09   1552s] No instances found in the vector
[03/22 15:37:09   1552s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3363.4M, DRC: 0)
[03/22 15:37:09   1552s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:37:39   1661s] Iteration  9: Total net bbox = 4.613e+05 (2.25e+05 2.37e+05)
[03/22 15:37:39   1661s]               Est.  stn bbox = 6.109e+05 (2.97e+05 3.14e+05)
[03/22 15:37:39   1661s]               cpu = 0:01:49 real = 0:00:30.0 mem = 3491.6M
[03/22 15:37:39   1661s] OPERPROF: Finished npPlace at level 1, CPU:109.080, REAL:30.115, MEM:3395.6M
[03/22 15:37:39   1661s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3267.5M
[03/22 15:37:39   1661s] Starting Early Global Route rough congestion estimation: mem = 3267.5M
[03/22 15:37:39   1661s] (I)       Started Loading and Dumping File ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1661s] (I)       Reading DB...
[03/22 15:37:39   1661s] (I)       Read data from FE... (mem=3267.5M)
[03/22 15:37:39   1661s] (I)       Read nodes and places... (mem=3267.5M)
[03/22 15:37:39   1661s] (I)       Done Read nodes and places (cpu=0.050s, mem=3267.5M)
[03/22 15:37:39   1661s] (I)       Read nets... (mem=3267.5M)
[03/22 15:37:39   1661s] (I)       Done Read nets (cpu=0.150s, mem=3267.5M)
[03/22 15:37:39   1661s] (I)       Done Read data from FE (cpu=0.200s, mem=3267.5M)
[03/22 15:37:39   1661s] (I)       before initializing RouteDB syMemory usage = 3267.5 MB
[03/22 15:37:39   1661s] (I)       Print mode             : 2
[03/22 15:37:39   1661s] (I)       Stop if highly congested: false
[03/22 15:37:39   1661s] (I)       Honor MSV route constraint: false
[03/22 15:37:39   1661s] (I)       Maximum routing layer  : 127
[03/22 15:37:39   1661s] (I)       Minimum routing layer  : 2
[03/22 15:37:39   1661s] (I)       Supply scale factor H  : 1.00
[03/22 15:37:39   1661s] (I)       Supply scale factor V  : 1.00
[03/22 15:37:39   1661s] (I)       Tracks used by clock wire: 0
[03/22 15:37:39   1661s] (I)       Reverse direction      : 
[03/22 15:37:39   1661s] (I)       Honor partition pin guides: true
[03/22 15:37:39   1661s] (I)       Route selected nets only: false
[03/22 15:37:39   1661s] (I)       Route secondary PG pins: false
[03/22 15:37:39   1661s] (I)       Second PG max fanout   : 2147483647
[03/22 15:37:39   1661s] (I)       Assign partition pins  : false
[03/22 15:37:39   1661s] (I)       Support large GCell    : true
[03/22 15:37:39   1661s] (I)       Number threads         : 8
[03/22 15:37:39   1661s] (I)       Number of rows per GCell: 2
[03/22 15:37:39   1661s] (I)       Max num rows per GCell : 32
[03/22 15:37:39   1661s] (I)       Apply function for special wires: true
[03/22 15:37:39   1661s] (I)       Layer by layer blockage reading: true
[03/22 15:37:39   1661s] (I)       Offset calculation fix : true
[03/22 15:37:39   1661s] (I)       Route stripe layer range: 
[03/22 15:37:39   1661s] (I)       Honor partition fences : 
[03/22 15:37:39   1661s] (I)       Honor partition pin    : 
[03/22 15:37:39   1661s] (I)       Honor partition fences with feedthrough: 
[03/22 15:37:39   1661s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:37:39   1661s] (I)       Use row-based GCell size
[03/22 15:37:39   1661s] (I)       Use row-based GCell align
[03/22 15:37:39   1661s] (I)       GCell unit size   : 3600
[03/22 15:37:39   1661s] (I)       GCell multiplier  : 2
[03/22 15:37:39   1661s] (I)       GCell row height  : 3600
[03/22 15:37:39   1661s] (I)       Actual row height : 3600
[03/22 15:37:39   1661s] (I)       GCell align ref   : 20000 20000
[03/22 15:37:39   1661s] [NR-eGR] Track table information for default rule: 
[03/22 15:37:39   1661s] [NR-eGR] M1 has no routable track
[03/22 15:37:39   1661s] [NR-eGR] M2 has single uniform track structure
[03/22 15:37:39   1661s] [NR-eGR] M3 has single uniform track structure
[03/22 15:37:39   1661s] [NR-eGR] M4 has single uniform track structure
[03/22 15:37:39   1661s] [NR-eGR] M5 has single uniform track structure
[03/22 15:37:39   1661s] [NR-eGR] M6 has single uniform track structure
[03/22 15:37:39   1661s] [NR-eGR] M7 has single uniform track structure
[03/22 15:37:39   1661s] [NR-eGR] M8 has single uniform track structure
[03/22 15:37:39   1661s] (I)       ===========================================================================
[03/22 15:37:39   1661s] (I)       == Report All Rule Vias ==
[03/22 15:37:39   1661s] (I)       ===========================================================================
[03/22 15:37:39   1661s] (I)        Via Rule : (Default)
[03/22 15:37:39   1661s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:37:39   1661s] (I)       ---------------------------------------------------------------------------
[03/22 15:37:39   1661s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:37:39   1661s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:37:39   1661s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:37:39   1661s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:37:39   1661s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:37:39   1661s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:37:39   1661s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:37:39   1661s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:37:39   1661s] (I)       ===========================================================================
[03/22 15:37:39   1661s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1661s] [NR-eGR] Read 32480 PG shapes
[03/22 15:37:39   1661s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:39   1661s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:37:39   1661s] [NR-eGR] #Instance Blockages : 0
[03/22 15:37:39   1661s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:37:39   1661s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:37:39   1661s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:37:39   1661s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:37:39   1661s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:37:39   1662s] (I)       readDataFromPlaceDB
[03/22 15:37:39   1662s] (I)       Read net information..
[03/22 15:37:39   1662s] [NR-eGR] Read numTotalNets=40451  numIgnoredNets=0
[03/22 15:37:39   1662s] (I)       Read testcase time = 0.010 seconds
[03/22 15:37:39   1662s] 
[03/22 15:37:39   1662s] (I)       early_global_route_priority property id does not exist.
[03/22 15:37:39   1662s] (I)       Start initializing grid graph
[03/22 15:37:39   1662s] (I)       End initializing grid graph
[03/22 15:37:39   1662s] (I)       Model blockages into capacity
[03/22 15:37:39   1662s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:37:39   1662s] (I)       Started Modeling ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Started Modeling Layer 1 ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Started Modeling Layer 2 ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:37:39   1662s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Started Modeling Layer 3 ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:37:39   1662s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Started Modeling Layer 4 ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:37:39   1662s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Started Modeling Layer 5 ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:37:39   1662s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Started Modeling Layer 6 ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:37:39   1662s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Started Modeling Layer 7 ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:37:39   1662s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Started Modeling Layer 8 ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:37:39   1662s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       -- layer congestion ratio --
[03/22 15:37:39   1662s] (I)       Layer 1 : 0.100000
[03/22 15:37:39   1662s] (I)       Layer 2 : 0.700000
[03/22 15:37:39   1662s] (I)       Layer 3 : 0.700000
[03/22 15:37:39   1662s] (I)       Layer 4 : 0.700000
[03/22 15:37:39   1662s] (I)       Layer 5 : 0.700000
[03/22 15:37:39   1662s] (I)       Layer 6 : 0.700000
[03/22 15:37:39   1662s] (I)       Layer 7 : 0.700000
[03/22 15:37:39   1662s] (I)       Layer 8 : 0.700000
[03/22 15:37:39   1662s] (I)       ----------------------------
[03/22 15:37:39   1662s] (I)       Number of ignored nets = 0
[03/22 15:37:39   1662s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:37:39   1662s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:37:39   1662s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:37:39   1662s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:37:39   1662s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:37:39   1662s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:37:39   1662s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:37:39   1662s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:37:39   1662s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:37:39   1662s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:37:39   1662s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3267.5 MB
[03/22 15:37:39   1662s] (I)       Ndr track 0 does not exist
[03/22 15:37:39   1662s] (I)       Layer1  viaCost=300.00
[03/22 15:37:39   1662s] (I)       Layer2  viaCost=100.00
[03/22 15:37:39   1662s] (I)       Layer3  viaCost=100.00
[03/22 15:37:39   1662s] (I)       Layer4  viaCost=100.00
[03/22 15:37:39   1662s] (I)       Layer5  viaCost=100.00
[03/22 15:37:39   1662s] (I)       Layer6  viaCost=200.00
[03/22 15:37:39   1662s] (I)       Layer7  viaCost=100.00
[03/22 15:37:39   1662s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:37:39   1662s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:37:39   1662s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:37:39   1662s] (I)       Site width          :   400  (dbu)
[03/22 15:37:39   1662s] (I)       Row height          :  3600  (dbu)
[03/22 15:37:39   1662s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:37:39   1662s] (I)       GCell width         :  7200  (dbu)
[03/22 15:37:39   1662s] (I)       GCell height        :  7200  (dbu)
[03/22 15:37:39   1662s] (I)       Grid                :   163   162     8
[03/22 15:37:39   1662s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:37:39   1662s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/22 15:37:39   1662s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/22 15:37:39   1662s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:37:39   1662s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:37:39   1662s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:37:39   1662s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:37:39   1662s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:37:39   1662s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/22 15:37:39   1662s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:37:39   1662s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:37:39   1662s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:37:39   1662s] (I)       --------------------------------------------------------
[03/22 15:37:39   1662s] 
[03/22 15:37:39   1662s] [NR-eGR] ============ Routing rule table ============
[03/22 15:37:39   1662s] [NR-eGR] Rule id: 0  Nets: 40451 
[03/22 15:37:39   1662s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:37:39   1662s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:37:39   1662s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:37:39   1662s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:37:39   1662s] [NR-eGR] ========================================
[03/22 15:37:39   1662s] [NR-eGR] 
[03/22 15:37:39   1662s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:37:39   1662s] (I)       blocked tracks on layer2 : = 82211 / 473526 (17.36%)
[03/22 15:37:39   1662s] (I)       blocked tracks on layer3 : = 33726 / 475308 (7.10%)
[03/22 15:37:39   1662s] (I)       blocked tracks on layer4 : = 93058 / 473526 (19.65%)
[03/22 15:37:39   1662s] (I)       blocked tracks on layer5 : = 0 / 475308 (0.00%)
[03/22 15:37:39   1662s] (I)       blocked tracks on layer6 : = 0 / 473526 (0.00%)
[03/22 15:37:39   1662s] (I)       blocked tracks on layer7 : = 0 / 118827 (0.00%)
[03/22 15:37:39   1662s] (I)       blocked tracks on layer8 : = 0 / 118260 (0.00%)
[03/22 15:37:39   1662s] (I)       After initializing earlyGlobalRoute syMemory usage = 3267.5 MB
[03/22 15:37:39   1662s] (I)       Finished Loading and Dumping File ( CPU: 0.33 sec, Real: 0.51 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       ============= Initialization =============
[03/22 15:37:39   1662s] (I)       numLocalWires=59030  numGlobalNetBranches=17781  numLocalNetBranches=11827
[03/22 15:37:39   1662s] (I)       totalPins=137161  totalGlobalPin=97218 (70.88%)
[03/22 15:37:39   1662s] (I)       Started Build MST ( Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       Generate topology with 8 threads
[03/22 15:37:39   1662s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.03 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:39   1662s] (I)       total 2D Cap : 2451438 = (1044082 H, 1407356 V)
[03/22 15:37:39   1662s] (I)       ============  Phase 1a Route ============
[03/22 15:37:39   1662s] (I)       Started Phase 1a ( Curr Mem: 3267.53 MB )
[03/22 15:37:40   1662s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:40   1662s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3267.53 MB )
[03/22 15:37:40   1662s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/22 15:37:40   1662s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3267.53 MB )
[03/22 15:37:40   1662s] (I)       Usage: 160924 = (80481 H, 80443 V) = (7.71% H, 5.72% V) = (2.897e+05um H, 2.896e+05um V)
[03/22 15:37:40   1662s] (I)       
[03/22 15:37:40   1662s] (I)       ============  Phase 1b Route ============
[03/22 15:37:40   1662s] (I)       Usage: 160924 = (80481 H, 80443 V) = (7.71% H, 5.72% V) = (2.897e+05um H, 2.896e+05um V)
[03/22 15:37:40   1662s] (I)       
[03/22 15:37:40   1662s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/22 15:37:40   1662s] 
[03/22 15:37:40   1662s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:37:40   1662s] Finished Early Global Route rough congestion estimation: mem = 3267.5M
[03/22 15:37:40   1662s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.520, REAL:0.663, MEM:3267.5M
[03/22 15:37:40   1662s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/22 15:37:40   1662s] OPERPROF: Starting CDPad at level 1, MEM:3267.5M
[03/22 15:37:40   1662s] CDPadU 0.579 -> 0.579. R=0.516, N=38599, GS=3.600
[03/22 15:37:40   1662s] OPERPROF: Finished CDPad at level 1, CPU:0.380, REAL:0.272, MEM:3267.5M
[03/22 15:37:40   1662s] no activity file in design. spp won't run.
[03/22 15:37:40   1662s] NP #FI/FS/SF FL/PI: 0/0/0 38599/0
[03/22 15:37:40   1662s] no activity file in design. spp won't run.
[03/22 15:37:40   1663s] OPERPROF: Starting npPlace at level 1, MEM:3363.5M
[03/22 15:37:40   1663s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/22 15:37:40   1663s] No instances found in the vector
[03/22 15:37:40   1663s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3363.5M, DRC: 0)
[03/22 15:37:40   1663s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:37:43   1670s] OPERPROF: Finished npPlace at level 1, CPU:7.050, REAL:2.395, MEM:3395.7M
[03/22 15:37:43   1670s] no activity file in design. spp won't run.
[03/22 15:37:43   1670s] NP #FI/FS/SF FL/PI: 0/0/0 38599/0
[03/22 15:37:43   1670s] no activity file in design. spp won't run.
[03/22 15:37:43   1671s] OPERPROF: Starting npPlace at level 1, MEM:3363.7M
[03/22 15:37:43   1671s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 15:37:43   1671s] No instances found in the vector
[03/22 15:37:43   1671s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3363.7M, DRC: 0)
[03/22 15:37:43   1671s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:37:57   1718s] Iteration 10: Total net bbox = 4.729e+05 (2.29e+05 2.43e+05)
[03/22 15:37:57   1718s]               Est.  stn bbox = 6.211e+05 (3.01e+05 3.20e+05)
[03/22 15:37:57   1718s]               cpu = 0:00:47.1 real = 0:00:14.0 mem = 3398.8M
[03/22 15:37:57   1718s] OPERPROF: Finished npPlace at level 1, CPU:47.250, REAL:13.819, MEM:3270.8M
[03/22 15:37:57   1718s] no activity file in design. spp won't run.
[03/22 15:37:57   1718s] NP #FI/FS/SF FL/PI: 0/0/0 38599/0
[03/22 15:37:57   1718s] no activity file in design. spp won't run.
[03/22 15:37:57   1719s] OPERPROF: Starting npPlace at level 1, MEM:3238.8M
[03/22 15:37:58   1719s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 15:37:58   1719s] No instances found in the vector
[03/22 15:37:58   1719s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3238.8M, DRC: 0)
[03/22 15:37:58   1719s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:38:06   1749s] Iteration 11: Total net bbox = 4.923e+05 (2.38e+05 2.55e+05)
[03/22 15:38:06   1749s]               Est.  stn bbox = 6.392e+05 (3.08e+05 3.31e+05)
[03/22 15:38:06   1749s]               cpu = 0:00:29.9 real = 0:00:08.0 mem = 3402.0M
[03/22 15:38:06   1749s] OPERPROF: Finished npPlace at level 1, CPU:30.080, REAL:8.836, MEM:3273.9M
[03/22 15:38:06   1749s] no activity file in design. spp won't run.
[03/22 15:38:06   1749s] NP #FI/FS/SF FL/PI: 0/0/0 38599/0
[03/22 15:38:06   1749s] no activity file in design. spp won't run.
[03/22 15:38:07   1749s] OPERPROF: Starting npPlace at level 1, MEM:3241.9M
[03/22 15:38:07   1750s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 15:38:07   1750s] No instances found in the vector
[03/22 15:38:07   1750s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3241.9M, DRC: 0)
[03/22 15:38:07   1750s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:38:13   1771s] Iteration 12: Total net bbox = 4.971e+05 (2.41e+05 2.56e+05)
[03/22 15:38:13   1771s]               Est.  stn bbox = 6.443e+05 (3.11e+05 3.33e+05)
[03/22 15:38:13   1771s]               cpu = 0:00:21.5 real = 0:00:06.0 mem = 3405.1M
[03/22 15:38:13   1771s] OPERPROF: Finished npPlace at level 1, CPU:21.650, REAL:6.391, MEM:3277.1M
[03/22 15:38:13   1771s] Move report: Timing Driven Placement moves 38599 insts, mean move: 4.57 um, max move: 88.53 um
[03/22 15:38:13   1771s] 	Max move on inst (core2_inst/U5): (239.60, 136.00) --> (320.93, 128.80)
[03/22 15:38:13   1771s] no activity file in design. spp won't run.
[03/22 15:38:13   1771s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3149.1M
[03/22 15:38:13   1771s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3149.1M
[03/22 15:38:13   1771s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.020, REAL:0.013, MEM:3149.1M
[03/22 15:38:13   1771s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3149.1M
[03/22 15:38:13   1771s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3145.4M
[03/22 15:38:13   1771s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.050, REAL:0.047, MEM:3145.4M
[03/22 15:38:13   1771s] 
[03/22 15:38:13   1771s] Finished Incremental Placement (cpu=0:04:19, real=0:01:19, mem=3145.4M)
[03/22 15:38:13   1771s] CongRepair sets shifter mode to gplace
[03/22 15:38:13   1771s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3145.4M
[03/22 15:38:13   1771s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3145.4M
[03/22 15:38:13   1771s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3145.4M
[03/22 15:38:13   1771s] z: 2, totalTracks: 1
[03/22 15:38:13   1771s] z: 4, totalTracks: 1
[03/22 15:38:13   1771s] z: 6, totalTracks: 1
[03/22 15:38:13   1771s] z: 8, totalTracks: 1
[03/22 15:38:13   1771s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:38:13   1771s] All LLGs are deleted
[03/22 15:38:13   1771s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3145.4M
[03/22 15:38:13   1771s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.002, MEM:3145.4M
[03/22 15:38:13   1771s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3145.4M
[03/22 15:38:13   1771s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3145.4M
[03/22 15:38:13   1771s] Core basic site is core
[03/22 15:38:14   1772s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:38:14   1772s] SiteArray: use 3,846,144 bytes
[03/22 15:38:14   1772s] SiteArray: current memory after site array memory allocation 3149.1M
[03/22 15:38:14   1772s] SiteArray: FP blocked sites are writable
[03/22 15:38:14   1772s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:38:14   1772s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3149.1M
[03/22 15:38:14   1772s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:38:14   1772s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.150, REAL:0.024, MEM:3149.1M
[03/22 15:38:14   1772s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.320, REAL:0.166, MEM:3149.1M
[03/22 15:38:14   1772s] OPERPROF:         Starting CMU at level 5, MEM:3149.1M
[03/22 15:38:14   1772s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.008, MEM:3149.1M
[03/22 15:38:14   1772s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.340, REAL:0.193, MEM:3149.1M
[03/22 15:38:14   1772s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3149.1MB).
[03/22 15:38:14   1772s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.390, REAL:0.249, MEM:3149.1M
[03/22 15:38:14   1772s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.390, REAL:0.250, MEM:3149.1M
[03/22 15:38:14   1772s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.3
[03/22 15:38:14   1772s] OPERPROF:   Starting RefinePlace at level 2, MEM:3149.1M
[03/22 15:38:14   1772s] *** Starting refinePlace (0:29:32 mem=3149.1M) ***
[03/22 15:38:14   1772s] Total net bbox length = 5.092e+05 (2.513e+05 2.579e+05) (ext = 2.676e+04)
[03/22 15:38:14   1772s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:38:14   1772s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3149.1M
[03/22 15:38:14   1772s] Starting refinePlace ...
[03/22 15:38:14   1772s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:38:14   1772s]    Spread Effort: high, pre-route mode, useDDP on.
[03/22 15:38:14   1773s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=3149.1MB) @(0:29:32 - 0:29:33).
[03/22 15:38:14   1773s] Move report: preRPlace moves 38599 insts, mean move: 0.53 um, max move: 4.57 um
[03/22 15:38:14   1773s] 	Max move on inst (core1_inst/psum_mem_instance/memory11_reg_21_): (102.33, 48.64) --> (100.40, 46.00)
[03/22 15:38:14   1773s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/22 15:38:14   1773s] wireLenOptFixPriorityInst 0 inst fixed
[03/22 15:38:14   1773s] tweakage running in 8 threads.
[03/22 15:38:14   1773s] Placement tweakage begins.
[03/22 15:38:14   1773s] wire length = 6.473e+05
[03/22 15:38:16   1777s] wire length = 6.185e+05
[03/22 15:38:16   1777s] Placement tweakage ends.
[03/22 15:38:16   1777s] Move report: tweak moves 5891 insts, mean move: 2.17 um, max move: 23.40 um
[03/22 15:38:16   1777s] 	Max move on inst (core2_inst/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC1363_q_temp_182): (432.60, 362.80) --> (409.20, 362.80)
[03/22 15:38:16   1777s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.3, real=0:00:02.0, mem=3149.1MB) @(0:29:34 - 0:29:38).
[03/22 15:38:16   1777s] 
[03/22 15:38:16   1777s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:38:17   1779s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:38:17   1779s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3149.1MB) @(0:29:38 - 0:29:40).
[03/22 15:38:17   1779s] Move report: Detail placement moves 38599 insts, mean move: 0.84 um, max move: 23.51 um
[03/22 15:38:17   1779s] 	Max move on inst (core2_inst/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC1363_q_temp_182): (432.59, 362.68) --> (409.20, 362.80)
[03/22 15:38:17   1779s] 	Runtime: CPU: 0:00:07.3 REAL: 0:00:03.0 MEM: 3149.1MB
[03/22 15:38:17   1779s] Statistics of distance of Instance movement in refine placement:
[03/22 15:38:17   1779s]   maximum (X+Y) =        23.51 um
[03/22 15:38:17   1779s]   inst (core2_inst/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC1363_q_temp_182) with max move: (432.589, 362.675) -> (409.2, 362.8)
[03/22 15:38:17   1779s]   mean    (X+Y) =         0.84 um
[03/22 15:38:17   1779s] Summary Report:
[03/22 15:38:17   1779s] Instances move: 38599 (out of 38599 movable)
[03/22 15:38:17   1779s] Instances flipped: 0
[03/22 15:38:17   1779s] Mean displacement: 0.84 um
[03/22 15:38:17   1779s] Max displacement: 23.51 um (Instance: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC1363_q_temp_182) (432.589, 362.675) -> (409.2, 362.8)
[03/22 15:38:17   1779s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/22 15:38:17   1779s] Total instances moved : 38599
[03/22 15:38:17   1779s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:7.340, REAL:3.419, MEM:3149.1M
[03/22 15:38:17   1779s] Total net bbox length = 4.835e+05 (2.235e+05 2.600e+05) (ext = 2.684e+04)
[03/22 15:38:17   1779s] Runtime: CPU: 0:00:07.4 REAL: 0:00:03.0 MEM: 3149.1MB
[03/22 15:38:17   1779s] [CPU] RefinePlace/total (cpu=0:00:07.4, real=0:00:03.0, mem=3149.1MB) @(0:29:32 - 0:29:40).
[03/22 15:38:17   1779s] *** Finished refinePlace (0:29:40 mem=3149.1M) ***
[03/22 15:38:17   1779s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.3
[03/22 15:38:17   1779s] OPERPROF:   Finished RefinePlace at level 2, CPU:7.440, REAL:3.520, MEM:3149.1M
[03/22 15:38:17   1779s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3149.1M
[03/22 15:38:17   1779s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.130, REAL:0.036, MEM:3149.1M
[03/22 15:38:17   1779s] OPERPROF: Finished RefinePlace2 at level 1, CPU:7.960, REAL:3.808, MEM:3149.1M
[03/22 15:38:17   1779s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3149.1M
[03/22 15:38:17   1779s] Starting Early Global Route congestion estimation: mem = 3149.1M
[03/22 15:38:17   1779s] (I)       Started Loading and Dumping File ( Curr Mem: 3149.06 MB )
[03/22 15:38:17   1779s] (I)       Reading DB...
[03/22 15:38:17   1779s] (I)       Read data from FE... (mem=3149.1M)
[03/22 15:38:17   1779s] (I)       Read nodes and places... (mem=3149.1M)
[03/22 15:38:17   1779s] (I)       Done Read nodes and places (cpu=0.050s, mem=3149.1M)
[03/22 15:38:17   1779s] (I)       Read nets... (mem=3149.1M)
[03/22 15:38:17   1779s] (I)       Done Read nets (cpu=0.120s, mem=3149.1M)
[03/22 15:38:17   1779s] (I)       Done Read data from FE (cpu=0.170s, mem=3149.1M)
[03/22 15:38:17   1779s] (I)       before initializing RouteDB syMemory usage = 3149.1 MB
[03/22 15:38:17   1779s] (I)       Honor MSV route constraint: false
[03/22 15:38:17   1779s] (I)       Maximum routing layer  : 127
[03/22 15:38:17   1779s] (I)       Minimum routing layer  : 2
[03/22 15:38:17   1779s] (I)       Supply scale factor H  : 1.00
[03/22 15:38:17   1779s] (I)       Supply scale factor V  : 1.00
[03/22 15:38:17   1779s] (I)       Tracks used by clock wire: 0
[03/22 15:38:17   1779s] (I)       Reverse direction      : 
[03/22 15:38:17   1779s] (I)       Honor partition pin guides: true
[03/22 15:38:17   1779s] (I)       Route selected nets only: false
[03/22 15:38:17   1779s] (I)       Route secondary PG pins: false
[03/22 15:38:17   1779s] (I)       Second PG max fanout   : 2147483647
[03/22 15:38:17   1779s] (I)       Number threads         : 8
[03/22 15:38:17   1779s] (I)       Apply function for special wires: true
[03/22 15:38:17   1779s] (I)       Layer by layer blockage reading: true
[03/22 15:38:17   1779s] (I)       Offset calculation fix : true
[03/22 15:38:17   1779s] (I)       Route stripe layer range: 
[03/22 15:38:17   1779s] (I)       Honor partition fences : 
[03/22 15:38:17   1779s] (I)       Honor partition pin    : 
[03/22 15:38:17   1779s] (I)       Honor partition fences with feedthrough: 
[03/22 15:38:17   1779s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:38:17   1779s] (I)       Use row-based GCell size
[03/22 15:38:17   1779s] (I)       Use row-based GCell align
[03/22 15:38:17   1779s] (I)       GCell unit size   : 3600
[03/22 15:38:17   1779s] (I)       GCell multiplier  : 1
[03/22 15:38:17   1779s] (I)       GCell row height  : 3600
[03/22 15:38:17   1779s] (I)       Actual row height : 3600
[03/22 15:38:17   1779s] (I)       GCell align ref   : 20000 20000
[03/22 15:38:17   1779s] [NR-eGR] Track table information for default rule: 
[03/22 15:38:17   1779s] [NR-eGR] M1 has no routable track
[03/22 15:38:17   1779s] [NR-eGR] M2 has single uniform track structure
[03/22 15:38:17   1779s] [NR-eGR] M3 has single uniform track structure
[03/22 15:38:17   1779s] [NR-eGR] M4 has single uniform track structure
[03/22 15:38:17   1779s] [NR-eGR] M5 has single uniform track structure
[03/22 15:38:17   1779s] [NR-eGR] M6 has single uniform track structure
[03/22 15:38:17   1779s] [NR-eGR] M7 has single uniform track structure
[03/22 15:38:17   1779s] [NR-eGR] M8 has single uniform track structure
[03/22 15:38:17   1779s] (I)       ===========================================================================
[03/22 15:38:17   1779s] (I)       == Report All Rule Vias ==
[03/22 15:38:17   1779s] (I)       ===========================================================================
[03/22 15:38:17   1779s] (I)        Via Rule : (Default)
[03/22 15:38:17   1779s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:38:17   1779s] (I)       ---------------------------------------------------------------------------
[03/22 15:38:17   1779s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:38:17   1779s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:38:17   1779s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:38:17   1779s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:38:17   1779s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:38:17   1779s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:38:17   1779s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:38:17   1779s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:38:17   1779s] (I)       ===========================================================================
[03/22 15:38:17   1780s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] [NR-eGR] Read 32480 PG shapes
[03/22 15:38:17   1780s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:38:17   1780s] [NR-eGR] #Instance Blockages : 0
[03/22 15:38:17   1780s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:38:17   1780s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:38:17   1780s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:38:17   1780s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:38:17   1780s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:38:17   1780s] (I)       readDataFromPlaceDB
[03/22 15:38:17   1780s] (I)       Read net information..
[03/22 15:38:17   1780s] [NR-eGR] Read numTotalNets=40451  numIgnoredNets=0
[03/22 15:38:17   1780s] (I)       Read testcase time = 0.010 seconds
[03/22 15:38:17   1780s] 
[03/22 15:38:17   1780s] (I)       early_global_route_priority property id does not exist.
[03/22 15:38:17   1780s] (I)       Start initializing grid graph
[03/22 15:38:17   1780s] (I)       End initializing grid graph
[03/22 15:38:17   1780s] (I)       Model blockages into capacity
[03/22 15:38:17   1780s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:38:17   1780s] (I)       Started Modeling ( Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] (I)       Started Modeling Layer 1 ( Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] (I)       Started Modeling Layer 2 ( Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:38:17   1780s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] (I)       Started Modeling Layer 3 ( Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:38:17   1780s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] (I)       Started Modeling Layer 4 ( Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:38:17   1780s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] (I)       Started Modeling Layer 5 ( Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:38:17   1780s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:17   1780s] (I)       Started Modeling Layer 6 ( Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:38:18   1780s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Started Modeling Layer 7 ( Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:38:18   1780s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Started Modeling Layer 8 ( Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:38:18   1780s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       -- layer congestion ratio --
[03/22 15:38:18   1780s] (I)       Layer 1 : 0.100000
[03/22 15:38:18   1780s] (I)       Layer 2 : 0.700000
[03/22 15:38:18   1780s] (I)       Layer 3 : 0.700000
[03/22 15:38:18   1780s] (I)       Layer 4 : 0.700000
[03/22 15:38:18   1780s] (I)       Layer 5 : 0.700000
[03/22 15:38:18   1780s] (I)       Layer 6 : 0.700000
[03/22 15:38:18   1780s] (I)       Layer 7 : 0.700000
[03/22 15:38:18   1780s] (I)       Layer 8 : 0.700000
[03/22 15:38:18   1780s] (I)       ----------------------------
[03/22 15:38:18   1780s] (I)       Number of ignored nets = 0
[03/22 15:38:18   1780s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:38:18   1780s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:38:18   1780s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:38:18   1780s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:38:18   1780s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:38:18   1780s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:38:18   1780s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:38:18   1780s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:38:18   1780s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:38:18   1780s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:38:18   1780s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3149.1 MB
[03/22 15:38:18   1780s] (I)       Ndr track 0 does not exist
[03/22 15:38:18   1780s] (I)       Layer1  viaCost=300.00
[03/22 15:38:18   1780s] (I)       Layer2  viaCost=100.00
[03/22 15:38:18   1780s] (I)       Layer3  viaCost=100.00
[03/22 15:38:18   1780s] (I)       Layer4  viaCost=100.00
[03/22 15:38:18   1780s] (I)       Layer5  viaCost=100.00
[03/22 15:38:18   1780s] (I)       Layer6  viaCost=200.00
[03/22 15:38:18   1780s] (I)       Layer7  viaCost=100.00
[03/22 15:38:18   1780s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:38:18   1780s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:38:18   1780s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:38:18   1780s] (I)       Site width          :   400  (dbu)
[03/22 15:38:18   1780s] (I)       Row height          :  3600  (dbu)
[03/22 15:38:18   1780s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:38:18   1780s] (I)       GCell width         :  3600  (dbu)
[03/22 15:38:18   1780s] (I)       GCell height        :  3600  (dbu)
[03/22 15:38:18   1780s] (I)       Grid                :   325   324     8
[03/22 15:38:18   1780s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:38:18   1780s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:38:18   1780s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:38:18   1780s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:38:18   1780s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:38:18   1780s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:38:18   1780s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:38:18   1780s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:38:18   1780s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:38:18   1780s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:38:18   1780s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:38:18   1780s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:38:18   1780s] (I)       --------------------------------------------------------
[03/22 15:38:18   1780s] 
[03/22 15:38:18   1780s] [NR-eGR] ============ Routing rule table ============
[03/22 15:38:18   1780s] [NR-eGR] Rule id: 0  Nets: 40451 
[03/22 15:38:18   1780s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:38:18   1780s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:38:18   1780s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:38:18   1780s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:38:18   1780s] [NR-eGR] ========================================
[03/22 15:38:18   1780s] [NR-eGR] 
[03/22 15:38:18   1780s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:38:18   1780s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 15:38:18   1780s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 15:38:18   1780s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 15:38:18   1780s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:38:18   1780s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:38:18   1780s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:38:18   1780s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:38:18   1780s] (I)       After initializing earlyGlobalRoute syMemory usage = 3149.1 MB
[03/22 15:38:18   1780s] (I)       Finished Loading and Dumping File ( CPU: 0.34 sec, Real: 0.47 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Started Global Routing ( Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       ============= Initialization =============
[03/22 15:38:18   1780s] (I)       totalPins=137161  totalGlobalPin=131786 (96.08%)
[03/22 15:38:18   1780s] (I)       Started Build MST ( Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Generate topology with 8 threads
[03/22 15:38:18   1780s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.03 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 15:38:18   1780s] [NR-eGR] Layer group 1: route 40451 net(s) in layer range [2, 8]
[03/22 15:38:18   1780s] (I)       ============  Phase 1a Route ============
[03/22 15:38:18   1780s] (I)       Started Phase 1a ( Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Usage: 331737 = (155374 H, 176363 V) = (7.43% H, 6.30% V) = (2.797e+05um H, 3.175e+05um V)
[03/22 15:38:18   1780s] (I)       
[03/22 15:38:18   1780s] (I)       ============  Phase 1b Route ============
[03/22 15:38:18   1780s] (I)       Usage: 331737 = (155374 H, 176363 V) = (7.43% H, 6.30% V) = (2.797e+05um H, 3.175e+05um V)
[03/22 15:38:18   1780s] (I)       
[03/22 15:38:18   1780s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.971266e+05um
[03/22 15:38:18   1780s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/22 15:38:18   1780s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:38:18   1780s] (I)       ============  Phase 1c Route ============
[03/22 15:38:18   1780s] (I)       Usage: 331737 = (155374 H, 176363 V) = (7.43% H, 6.30% V) = (2.797e+05um H, 3.175e+05um V)
[03/22 15:38:18   1780s] (I)       
[03/22 15:38:18   1780s] (I)       ============  Phase 1d Route ============
[03/22 15:38:18   1780s] (I)       Usage: 331737 = (155374 H, 176363 V) = (7.43% H, 6.30% V) = (2.797e+05um H, 3.175e+05um V)
[03/22 15:38:18   1780s] (I)       
[03/22 15:38:18   1780s] (I)       ============  Phase 1e Route ============
[03/22 15:38:18   1780s] (I)       Started Phase 1e ( Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Usage: 331737 = (155374 H, 176363 V) = (7.43% H, 6.30% V) = (2.797e+05um H, 3.175e+05um V)
[03/22 15:38:18   1780s] (I)       
[03/22 15:38:18   1780s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.971266e+05um
[03/22 15:38:18   1780s] [NR-eGR] 
[03/22 15:38:18   1780s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:18   1780s] (I)       Running layer assignment with 8 threads
[03/22 15:38:18   1781s] (I)       Finished Phase 1l ( CPU: 0.71 sec, Real: 0.14 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:18   1781s] (I)       ============  Phase 1l Route ============
[03/22 15:38:18   1781s] (I)       
[03/22 15:38:18   1781s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:38:18   1781s] [NR-eGR]                        OverCon           OverCon            
[03/22 15:38:18   1781s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/22 15:38:18   1781s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/22 15:38:18   1781s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:38:18   1781s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:38:18   1781s] [NR-eGR]      M2  (2)       156( 0.15%)         8( 0.01%)   ( 0.16%) 
[03/22 15:38:18   1781s] [NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:38:18   1781s] [NR-eGR]      M4  (4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/22 15:38:18   1781s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:38:18   1781s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:38:18   1781s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:38:18   1781s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:38:18   1781s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:38:18   1781s] [NR-eGR] Total              167( 0.02%)         8( 0.00%)   ( 0.02%) 
[03/22 15:38:18   1781s] [NR-eGR] 
[03/22 15:38:18   1781s] (I)       Finished Global Routing ( CPU: 0.94 sec, Real: 0.37 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:18   1781s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 15:38:18   1781s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:38:18   1781s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:38:18   1781s] Early Global Route congestion estimation runtime: 0.88 seconds, mem = 3149.1M
[03/22 15:38:18   1781s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.320, REAL:0.882, MEM:3149.1M
[03/22 15:38:18   1781s] OPERPROF: Starting HotSpotCal at level 1, MEM:3149.1M
[03/22 15:38:18   1781s] [hotspot] +------------+---------------+---------------+
[03/22 15:38:18   1781s] [hotspot] |            |   max hotspot | total hotspot |
[03/22 15:38:18   1781s] [hotspot] +------------+---------------+---------------+
[03/22 15:38:18   1781s] [hotspot] | normalized |          0.00 |          0.00 |
[03/22 15:38:18   1781s] [hotspot] +------------+---------------+---------------+
[03/22 15:38:18   1781s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 15:38:18   1781s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 15:38:18   1781s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.013, MEM:3149.1M
[03/22 15:38:18   1781s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3149.1M
[03/22 15:38:18   1781s] Starting Early Global Route wiring: mem = 3149.1M
[03/22 15:38:18   1781s] (I)       ============= track Assignment ============
[03/22 15:38:18   1781s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3149.05 MB )
[03/22 15:38:18   1781s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3149.05 MB )
[03/22 15:38:18   1781s] (I)       Started Greedy Track Assignment ( Curr Mem: 3149.05 MB )
[03/22 15:38:18   1781s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 15:38:18   1781s] (I)       Running track assignment with 8 threads
[03/22 15:38:18   1781s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3149.05 MB )
[03/22 15:38:18   1781s] (I)       Run Multi-thread track assignment
[03/22 15:38:18   1782s] (I)       Finished Greedy Track Assignment ( CPU: 0.79 sec, Real: 0.12 sec, Curr Mem: 3149.06 MB )
[03/22 15:38:19   1782s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:38:19   1782s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136857
[03/22 15:38:19   1782s] [NR-eGR]     M2  (2V) length: 2.591942e+05um, number of vias: 203321
[03/22 15:38:19   1782s] [NR-eGR]     M3  (3H) length: 2.665091e+05um, number of vias: 5934
[03/22 15:38:19   1782s] [NR-eGR]     M4  (4V) length: 6.470741e+04um, number of vias: 1275
[03/22 15:38:19   1782s] [NR-eGR]     M5  (5H) length: 2.332080e+04um, number of vias: 391
[03/22 15:38:19   1782s] [NR-eGR]     M6  (6V) length: 9.305020e+03um, number of vias: 4
[03/22 15:38:19   1782s] [NR-eGR]     M7  (7H) length: 1.622000e+02um, number of vias: 4
[03/22 15:38:19   1782s] [NR-eGR]     M8  (8V) length: 2.560000e+01um, number of vias: 0
[03/22 15:38:19   1782s] [NR-eGR] Total length: 6.232244e+05um, number of vias: 347786
[03/22 15:38:19   1782s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:38:19   1782s] [NR-eGR] Total eGR-routed clock nets wire length: 3.632580e+04um 
[03/22 15:38:19   1782s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:38:19   1782s] Early Global Route wiring runtime: 0.52 seconds, mem = 3076.1M
[03/22 15:38:19   1782s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.290, REAL:0.525, MEM:3076.1M
[03/22 15:38:19   1782s] 0 delay mode for cte disabled.
[03/22 15:38:19   1782s] SKP cleared!
[03/22 15:38:19   1782s] 
[03/22 15:38:19   1782s] *** Finished incrementalPlace (cpu=0:04:32, real=0:01:26)***
[03/22 15:38:19   1782s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2740.0M
[03/22 15:38:19   1782s] All LLGs are deleted
[03/22 15:38:19   1782s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2740.0M
[03/22 15:38:19   1782s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.014, MEM:2736.3M
[03/22 15:38:19   1782s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.014, MEM:2736.3M
[03/22 15:38:19   1782s] Start to check current routing status for nets...
[03/22 15:38:19   1782s] All nets are already routed correctly.
[03/22 15:38:19   1782s] End to check current routing status for nets (mem=2736.3M)
[03/22 15:38:19   1782s] Extraction called for design 'dualcore' of instances=38599 and nets=40589 using extraction engine 'preRoute' .
[03/22 15:38:19   1782s] PreRoute RC Extraction called for design dualcore.
[03/22 15:38:19   1782s] RC Extraction called in multi-corner(2) mode.
[03/22 15:38:19   1782s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 15:38:19   1782s] RCMode: PreRoute
[03/22 15:38:19   1782s]       RC Corner Indexes            0       1   
[03/22 15:38:19   1782s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 15:38:19   1782s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 15:38:19   1782s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 15:38:19   1782s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 15:38:19   1782s] Shrink Factor                : 1.00000
[03/22 15:38:19   1782s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 15:38:19   1782s] Using capacitance table file ...
[03/22 15:38:19   1782s] LayerId::1 widthSet size::4
[03/22 15:38:19   1782s] LayerId::2 widthSet size::4
[03/22 15:38:19   1782s] LayerId::3 widthSet size::4
[03/22 15:38:19   1782s] LayerId::4 widthSet size::4
[03/22 15:38:19   1782s] LayerId::5 widthSet size::4
[03/22 15:38:19   1782s] LayerId::6 widthSet size::4
[03/22 15:38:19   1782s] LayerId::7 widthSet size::4
[03/22 15:38:19   1782s] LayerId::8 widthSet size::4
[03/22 15:38:19   1782s] Updating RC grid for preRoute extraction ...
[03/22 15:38:19   1782s] Initializing multi-corner capacitance tables ... 
[03/22 15:38:19   1783s] Initializing multi-corner resistance tables ...
[03/22 15:38:19   1783s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.242024 ; uaWl: 1.000000 ; uaWlH: 0.156478 ; aWlH: 0.000000 ; Pmax: 0.818300 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/22 15:38:20   1783s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2736.293M)
[03/22 15:38:21   1784s] Compute RC Scale Done ...
[03/22 15:38:21   1784s] **optDesign ... cpu = 0:20:32, real = 0:07:00, mem = 1863.5M, totSessionCpu=0:29:44 **
[03/22 15:38:21   1784s] #################################################################################
[03/22 15:38:21   1784s] # Design Stage: PreRoute
[03/22 15:38:21   1784s] # Design Name: dualcore
[03/22 15:38:21   1784s] # Design Mode: 65nm
[03/22 15:38:21   1784s] # Analysis Mode: MMMC Non-OCV 
[03/22 15:38:21   1784s] # Parasitics Mode: No SPEF/RCDB
[03/22 15:38:21   1784s] # Signoff Settings: SI Off 
[03/22 15:38:21   1784s] #################################################################################
[03/22 15:38:21   1786s] Topological Sorting (REAL = 0:00:00.0, MEM = 2605.1M, InitMEM = 2599.2M)
[03/22 15:38:21   1786s] Calculate delays in BcWc mode...
[03/22 15:38:21   1786s] Start delay calculation (fullDC) (8 T). (MEM=2605.11)
[03/22 15:38:22   1787s] End AAE Lib Interpolated Model. (MEM=2616.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:38:23   1794s] Total number of fetched objects 40528
[03/22 15:38:23   1794s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/22 15:38:23   1794s] End delay calculation. (MEM=2957.02 CPU=0:00:05.9 REAL=0:00:01.0)
[03/22 15:38:23   1794s] End delay calculation (fullDC). (MEM=2957.02 CPU=0:00:07.9 REAL=0:00:02.0)
[03/22 15:38:23   1794s] *** CDM Built up (cpu=0:00:10.2  real=0:00:02.0  mem= 2957.0M) ***
[03/22 15:38:23   1796s] skipped the cell partition in DRV
[03/22 15:38:25   1798s] *** Timing NOT met, worst failing slack is -2.016
[03/22 15:38:25   1798s] *** Check timing (0:00:00.1)
[03/22 15:38:25   1798s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:38:25   1798s] optDesignOneStep: Power Flow
[03/22 15:38:25   1798s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:38:25   1798s] Deleting Lib Analyzer.
[03/22 15:38:25   1798s] Begin: GigaOpt Optimization in WNS mode
[03/22 15:38:25   1798s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/22 15:38:25   1798s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:38:25   1798s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:29:58.8/0:10:31.1 (2.9), mem = 2957.0M
[03/22 15:38:25   1798s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.7
[03/22 15:38:25   1799s] (I,S,L,T): WC_VIEW: 99.9802, 24.0027, 1.1704, 125.153
[03/22 15:38:25   1799s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:38:25   1799s] ### Creating PhyDesignMc. totSessionCpu=0:29:59 mem=2957.0M
[03/22 15:38:25   1799s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/22 15:38:25   1799s] OPERPROF: Starting DPlace-Init at level 1, MEM:2957.0M
[03/22 15:38:25   1799s] z: 2, totalTracks: 1
[03/22 15:38:25   1799s] z: 4, totalTracks: 1
[03/22 15:38:25   1799s] z: 6, totalTracks: 1
[03/22 15:38:25   1799s] z: 8, totalTracks: 1
[03/22 15:38:25   1799s] #spOpts: N=65 minPadR=1.1 
[03/22 15:38:25   1799s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2957.0M
[03/22 15:38:25   1799s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2957.0M
[03/22 15:38:25   1799s] Core basic site is core
[03/22 15:38:25   1799s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:38:25   1799s] SiteArray: use 3,846,144 bytes
[03/22 15:38:25   1799s] SiteArray: current memory after site array memory allocation 2960.7M
[03/22 15:38:25   1799s] SiteArray: FP blocked sites are writable
[03/22 15:38:25   1799s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:38:25   1799s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2960.7M
[03/22 15:38:25   1799s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:38:25   1799s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.140, REAL:0.024, MEM:2960.7M
[03/22 15:38:25   1799s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.260, REAL:0.120, MEM:2960.7M
[03/22 15:38:25   1799s] OPERPROF:     Starting CMU at level 3, MEM:2960.7M
[03/22 15:38:25   1799s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2960.7M
[03/22 15:38:25   1799s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.280, REAL:0.138, MEM:2960.7M
[03/22 15:38:26   1799s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2960.7MB).
[03/22 15:38:26   1799s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.194, MEM:2960.7M
[03/22 15:38:26   1799s] TotalInstCnt at PhyDesignMc Initialization: 38,599
[03/22 15:38:26   1799s] ### Creating PhyDesignMc, finished. totSessionCpu=0:30:00 mem=2960.7M
[03/22 15:38:26   1799s] ### Creating RouteCongInterface, started
[03/22 15:38:26   1800s] 
[03/22 15:38:26   1800s] Creating Lib Analyzer ...
[03/22 15:38:26   1800s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:38:26   1800s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:38:26   1800s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:38:26   1800s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:38:26   1800s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:38:26   1800s] 
[03/22 15:38:27   1801s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:01 mem=2960.7M
[03/22 15:38:27   1801s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:01 mem=2960.7M
[03/22 15:38:27   1801s] Creating Lib Analyzer, finished. 
[03/22 15:38:27   1801s] 
[03/22 15:38:27   1801s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 15:38:27   1801s] 
[03/22 15:38:27   1801s] #optDebug: {0, 1.200}
[03/22 15:38:27   1801s] ### Creating RouteCongInterface, finished
[03/22 15:38:27   1801s] ### Creating LA Mngr. totSessionCpu=0:30:01 mem=2960.7M
[03/22 15:38:27   1801s] ### Creating LA Mngr, finished. totSessionCpu=0:30:01 mem=2960.7M
[03/22 15:38:33   1807s] *info: 3 clock nets excluded
[03/22 15:38:33   1807s] *info: 2 special nets excluded.
[03/22 15:38:33   1807s] *info: 138 no-driver nets excluded.
[03/22 15:38:35   1810s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.2
[03/22 15:38:35   1810s] PathGroup :  reg2cgate  TargetSlack : 0.0145 
[03/22 15:38:35   1810s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/22 15:38:36   1810s] ** GigaOpt Optimizer WNS Slack -2.016 TNS Slack -74.852 Density 51.64
[03/22 15:38:36   1810s] Optimizer WNS Pass 0
[03/22 15:38:36   1810s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.124|-28.501|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-2.016|-46.502|
|HEPG      |-2.016|-46.502|
|All Paths |-2.016|-74.852|
+----------+------+-------+

[03/22 15:38:36   1810s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3168.7M
[03/22 15:38:36   1810s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3168.7M
[03/22 15:38:36   1810s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:38:36   1810s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:38:36   1810s] Active Path Group: reg2cgate reg2reg  
[03/22 15:38:36   1810s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:38:36   1810s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:38:36   1810s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:38:36   1810s] |  -2.016|   -2.016| -46.502|  -74.852|    51.64%|   0:00:00.0| 3168.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:38:37   1812s] |  -1.995|   -1.995| -46.381|  -74.731|    51.64%|   0:00:01.0| 3168.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:37   1812s] |  -1.986|   -1.986| -46.276|  -74.626|    51.64%|   0:00:00.0| 3168.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:37   1813s] |  -1.975|   -1.975| -46.128|  -74.478|    51.64%|   0:00:00.0| 3168.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:38   1814s] |  -1.967|   -1.967| -46.061|  -74.410|    51.64%|   0:00:01.0| 3168.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:38   1815s] |  -1.960|   -1.960| -45.917|  -74.267|    51.65%|   0:00:00.0| 3168.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:38:38   1816s] |  -1.952|   -1.952| -45.617|  -73.967|    51.65%|   0:00:00.0| 3168.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:39   1819s] |  -1.944|   -1.944| -45.514|  -73.863|    51.65%|   0:00:01.0| 3195.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:38:40   1823s] |  -1.940|   -1.940| -45.156|  -73.506|    51.65%|   0:00:01.0| 3235.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:40   1826s] |  -1.930|   -1.930| -45.058|  -73.408|    51.65%|   0:00:00.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:41   1828s] |  -1.929|   -1.929| -45.032|  -73.382|    51.66%|   0:00:01.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:41   1829s] |  -1.929|   -1.929| -44.914|  -73.263|    51.66%|   0:00:00.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:41   1829s] |  -1.929|   -1.929| -44.909|  -73.258|    51.66%|   0:00:00.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:41   1830s] |  -1.920|   -1.920| -44.833|  -73.182|    51.67%|   0:00:00.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:42   1831s] |  -1.917|   -1.917| -44.702|  -73.052|    51.67%|   0:00:01.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:38:42   1832s] |  -1.918|   -1.918| -44.638|  -72.988|    51.67%|   0:00:00.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:38:42   1833s] |  -1.905|   -1.905| -44.465|  -72.815|    51.67%|   0:00:00.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:43   1835s] |  -1.905|   -1.905| -44.373|  -72.723|    51.67%|   0:00:01.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:43   1835s] |  -1.904|   -1.904| -44.365|  -72.715|    51.67%|   0:00:00.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:43   1836s] |  -1.895|   -1.895| -44.124|  -72.474|    51.68%|   0:00:00.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:38:43   1837s] |  -1.890|   -1.890| -44.049|  -72.399|    51.68%|   0:00:00.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:38:44   1839s] |  -1.888|   -1.888| -43.968|  -72.318|    51.68%|   0:00:01.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:44   1840s] |  -1.888|   -1.888| -43.907|  -72.257|    51.69%|   0:00:00.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:44   1840s] |  -1.881|   -1.881| -43.674|  -72.024|    51.69%|   0:00:00.0| 3243.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:45   1843s] |  -1.873|   -1.873| -43.487|  -71.837|    51.70%|   0:00:01.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:38:45   1844s] |  -1.873|   -1.873| -43.437|  -71.787|    51.70%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:38:46   1845s] |  -1.866|   -1.866| -43.300|  -71.650|    51.71%|   0:00:01.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:46   1847s] |  -1.856|   -1.856| -43.104|  -71.454|    51.73%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:47   1849s] |  -1.855|   -1.855| -43.049|  -71.399|    51.73%|   0:00:01.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:38:47   1850s] |  -1.853|   -1.853| -42.957|  -71.307|    51.75%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:47   1851s] |  -1.851|   -1.851| -42.935|  -71.284|    51.75%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:38:47   1851s] |  -1.851|   -1.851| -42.916|  -71.266|    51.75%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:38:48   1852s] |  -1.843|   -1.843| -42.731|  -71.080|    51.75%|   0:00:01.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:48   1854s] |  -1.844|   -1.844| -42.691|  -71.041|    51.75%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:48   1855s] |  -1.836|   -1.836| -42.618|  -70.967|    51.77%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:49   1856s] |  -1.835|   -1.835| -42.601|  -70.951|    51.77%|   0:00:01.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:49   1857s] |  -1.836|   -1.836| -42.595|  -70.945|    51.77%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:49   1858s] |  -1.830|   -1.830| -42.320|  -70.670|    51.80%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:38:49   1859s] |  -1.828|   -1.828| -42.300|  -70.650|    51.80%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:50   1859s] |  -1.828|   -1.828| -42.297|  -70.646|    51.80%|   0:00:01.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:50   1861s] |  -1.825|   -1.825| -42.197|  -70.547|    51.81%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:50   1861s] |  -1.826|   -1.826| -42.196|  -70.545|    51.81%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:50   1862s] |  -1.821|   -1.821| -42.150|  -70.500|    51.81%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:51   1863s] |  -1.821|   -1.821| -42.140|  -70.490|    51.82%|   0:00:01.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:51   1865s] |  -1.818|   -1.818| -42.013|  -70.363|    51.83%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:51   1866s] |  -1.816|   -1.816| -41.986|  -70.336|    51.83%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:52   1867s] |  -1.810|   -1.810| -41.846|  -70.195|    51.84%|   0:00:01.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:52   1868s] |  -1.810|   -1.810| -41.841|  -70.190|    51.85%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:53   1870s] |  -1.804|   -1.804| -41.714|  -70.064|    51.87%|   0:00:01.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:38:53   1871s] |  -1.804|   -1.804| -41.705|  -70.055|    51.87%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:38:53   1873s] |  -1.800|   -1.800| -41.553|  -69.903|    51.89%|   0:00:00.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:54   1874s] |  -1.800|   -1.800| -41.544|  -69.894|    51.89%|   0:00:01.0| 3251.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:55   1877s] |  -1.792|   -1.792| -41.363|  -69.713|    51.90%|   0:00:01.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:55   1878s] |  -1.792|   -1.792| -41.352|  -69.702|    51.90%|   0:00:00.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:55   1880s] |  -1.788|   -1.788| -41.152|  -69.502|    51.92%|   0:00:00.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:56   1881s] |  -1.788|   -1.788| -41.151|  -69.501|    51.92%|   0:00:01.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:56   1882s] |  -1.785|   -1.785| -41.043|  -69.393|    51.93%|   0:00:00.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:38:56   1883s] |  -1.781|   -1.781| -40.974|  -69.324|    51.93%|   0:00:00.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:57   1885s] |  -1.777|   -1.777| -40.858|  -69.208|    51.94%|   0:00:01.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:57   1887s] |  -1.772|   -1.772| -40.803|  -69.153|    51.95%|   0:00:00.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:38:58   1888s] |  -1.772|   -1.772| -40.799|  -69.149|    51.96%|   0:00:01.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:38:58   1890s] |  -1.771|   -1.771| -40.641|  -68.991|    51.97%|   0:00:00.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:58   1891s] |  -1.771|   -1.771| -40.615|  -68.965|    51.98%|   0:00:00.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:59   1891s] |  -1.763|   -1.763| -40.550|  -68.900|    51.98%|   0:00:01.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:38:59   1894s] |  -1.760|   -1.760| -40.472|  -68.822|    52.00%|   0:00:00.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:39:00   1895s] |  -1.760|   -1.760| -40.459|  -68.809|    52.00%|   0:00:01.0| 3286.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:39:00   1897s] |  -1.752|   -1.752| -40.225|  -68.575|    52.01%|   0:00:00.0| 3306.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:39:01   1901s] |  -1.750|   -1.750| -40.202|  -68.552|    52.02%|   0:00:01.0| 3297.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:39:01   1902s] |  -1.747|   -1.747| -40.172|  -68.522|    52.03%|   0:00:00.0| 3297.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:39:02   1904s] |  -1.746|   -1.746| -40.079|  -68.429|    52.04%|   0:00:01.0| 3297.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:02   1905s] |  -1.739|   -1.739| -40.036|  -68.385|    52.04%|   0:00:00.0| 3297.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:03   1907s] |  -1.739|   -1.739| -40.014|  -68.364|    52.04%|   0:00:01.0| 3297.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:05   1911s] |  -1.737|   -1.737| -39.958|  -68.308|    52.06%|   0:00:02.0| 3316.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:06   1912s] |  -1.736|   -1.736| -39.952|  -68.302|    52.06%|   0:00:01.0| 3316.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:39:06   1914s] |  -1.735|   -1.735| -39.917|  -68.267|    52.07%|   0:00:00.0| 3335.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:08   1917s] |  -1.733|   -1.733| -39.861|  -68.210|    52.07%|   0:00:02.0| 3335.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:39:08   1919s] |  -1.732|   -1.732| -39.793|  -68.143|    52.08%|   0:00:00.0| 3335.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:39:09   1919s] |  -1.732|   -1.732| -39.784|  -68.133|    52.08%|   0:00:01.0| 3335.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:39:09   1920s] |  -1.725|   -1.725| -39.708|  -68.058|    52.08%|   0:00:00.0| 3335.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:10   1923s] |  -1.724|   -1.724| -39.665|  -68.015|    52.09%|   0:00:01.0| 3335.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:10   1923s] |  -1.724|   -1.724| -39.656|  -68.005|    52.09%|   0:00:00.0| 3335.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:11   1926s] |  -1.722|   -1.722| -39.613|  -67.963|    52.10%|   0:00:01.0| 3335.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:39:12   1929s] |  -1.719|   -1.719| -39.544|  -67.894|    52.10%|   0:00:01.0| 3335.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:39:14   1933s] |  -1.717|   -1.717| -39.515|  -67.865|    52.10%|   0:00:02.0| 3335.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:39:14   1935s] |  -1.715|   -1.715| -39.454|  -67.804|    52.10%|   0:00:00.0| 3335.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:18   1961s] |  -1.712|   -1.712| -39.412|  -67.762|    52.10%|   0:00:04.0| 3344.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:39:22   1971s] |  -1.709|   -1.709| -39.388|  -67.738|    52.10%|   0:00:04.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:27   1993s] |  -1.708|   -1.708| -39.326|  -67.676|    52.10%|   0:00:05.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:27   1995s] |  -1.704|   -1.704| -39.239|  -67.589|    52.11%|   0:00:00.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:28   1998s] |  -1.701|   -1.701| -39.234|  -67.583|    52.11%|   0:00:01.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:39:29   2001s] |  -1.701|   -1.701| -39.152|  -67.502|    52.11%|   0:00:01.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:39:29   2003s] |  -1.697|   -1.697| -39.107|  -67.457|    52.11%|   0:00:00.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:30   2009s] |  -1.694|   -1.694| -39.050|  -67.400|    52.11%|   0:00:01.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:31   2011s] |  -1.693|   -1.693| -39.014|  -67.364|    52.12%|   0:00:01.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:32   2016s] |  -1.693|   -1.693| -39.009|  -67.359|    52.12%|   0:00:01.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:32   2017s] |  -1.689|   -1.689| -38.941|  -67.291|    52.12%|   0:00:00.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:39:33   2025s] |  -1.687|   -1.687| -38.879|  -67.229|    52.12%|   0:00:01.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:36   2039s] |  -1.685|   -1.685| -38.874|  -67.224|    52.12%|   0:00:03.0| 3418.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:39   2056s] |  -1.685|   -1.685| -38.869|  -67.218|    52.13%|   0:00:03.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:39   2058s] |  -1.682|   -1.682| -38.798|  -67.148|    52.15%|   0:00:00.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:39:40   2060s] |  -1.681|   -1.681| -38.740|  -67.090|    52.15%|   0:00:01.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:39:41   2062s] |  -1.678|   -1.678| -38.702|  -67.052|    52.15%|   0:00:01.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:43   2071s] |  -1.676|   -1.676| -38.614|  -66.964|    52.16%|   0:00:02.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:39:44   2074s] |  -1.671|   -1.671| -38.575|  -66.925|    52.16%|   0:00:01.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:39:47   2096s] |  -1.670|   -1.670| -38.476|  -66.826|    52.17%|   0:00:03.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:48   2102s] |  -1.666|   -1.666| -38.391|  -66.741|    52.18%|   0:00:01.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:49   2110s] |  -1.666|   -1.666| -38.387|  -66.737|    52.18%|   0:00:01.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:50   2112s] |  -1.663|   -1.663| -38.321|  -66.671|    52.20%|   0:00:01.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:39:52   2119s] |  -1.662|   -1.662| -38.326|  -66.675|    52.20%|   0:00:02.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:54   2131s] |  -1.662|   -1.662| -38.291|  -66.641|    52.20%|   0:00:02.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:39:54   2133s] |  -1.661|   -1.661| -38.216|  -66.566|    52.22%|   0:00:00.0| 3493.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:39:59   2153s] |  -1.661|   -1.661| -38.200|  -66.550|    52.22%|   0:00:05.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:00   2155s] |  -1.656|   -1.656| -38.145|  -66.495|    52.23%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:40:02   2166s] |  -1.655|   -1.655| -38.118|  -66.467|    52.23%|   0:00:02.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:40:04   2178s] |  -1.654|   -1.654| -38.078|  -66.428|    52.23%|   0:00:02.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:07   2202s] |  -1.653|   -1.653| -38.079|  -66.429|    52.24%|   0:00:03.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:09   2214s] |  -1.654|   -1.654| -38.077|  -66.427|    52.24%|   0:00:02.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:40:10   2216s] |  -1.652|   -1.652| -37.920|  -66.270|    52.27%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:10   2220s] |  -1.650|   -1.650| -37.894|  -66.244|    52.27%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:11   2223s] |  -1.645|   -1.645| -37.860|  -66.210|    52.28%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:13   2232s] |  -1.645|   -1.645| -37.806|  -66.156|    52.30%|   0:00:02.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:40:13   2234s] |  -1.643|   -1.643| -37.733|  -66.083|    52.30%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:14   2239s] |  -1.643|   -1.643| -37.695|  -66.045|    52.30%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:16   2248s] |  -1.642|   -1.642| -37.696|  -66.046|    52.30%|   0:00:02.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:17   2254s] |  -1.642|   -1.642| -37.695|  -66.044|    52.30%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:17   2256s] |  -1.640|   -1.640| -37.705|  -66.055|    52.32%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:18   2261s] |  -1.639|   -1.639| -37.699|  -66.049|    52.32%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:20   2271s] |  -1.639|   -1.639| -37.664|  -66.014|    52.32%|   0:00:02.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:20   2272s] |  -1.639|   -1.639| -37.648|  -65.998|    52.33%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:40:21   2274s] |  -1.637|   -1.637| -37.647|  -65.996|    52.33%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:22   2279s] |  -1.635|   -1.635| -37.624|  -65.974|    52.33%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:40:24   2292s] |  -1.635|   -1.635| -37.622|  -65.972|    52.33%|   0:00:02.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:40:25   2295s] |  -1.634|   -1.634| -37.603|  -65.953|    52.36%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:25   2300s] |  -1.633|   -1.633| -37.599|  -65.949|    52.36%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:26   2300s] |  -1.633|   -1.633| -37.598|  -65.948|    52.36%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:26   2302s] |  -1.630|   -1.630| -37.592|  -65.942|    52.37%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:27   2307s] |  -1.629|   -1.629| -37.592|  -65.941|    52.37%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:27   2308s] |  -1.629|   -1.629| -37.587|  -65.936|    52.37%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:28   2312s] |  -1.627|   -1.627| -37.568|  -65.918|    52.38%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:40:29   2317s] |  -1.627|   -1.627| -37.568|  -65.918|    52.38%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:40:30   2318s] |  -1.623|   -1.623| -37.521|  -65.870|    52.38%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:31   2326s] |  -1.623|   -1.623| -37.512|  -65.861|    52.38%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:31   2327s] |  -1.623|   -1.623| -37.510|  -65.860|    52.38%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:32   2331s] |  -1.618|   -1.618| -37.521|  -65.871|    52.40%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:34   2337s] |  -1.619|   -1.619| -37.470|  -65.820|    52.41%|   0:00:02.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:40:34   2339s] |  -1.619|   -1.619| -37.462|  -65.812|    52.41%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:40:35   2341s] |  -1.619|   -1.619| -37.406|  -65.756|    52.42%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:35   2343s] |  -1.616|   -1.616| -37.376|  -65.726|    52.42%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:36   2345s] |  -1.615|   -1.615| -37.373|  -65.723|    52.43%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:37   2349s] |  -1.615|   -1.615| -37.372|  -65.722|    52.43%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:38   2352s] |  -1.613|   -1.613| -37.297|  -65.647|    52.44%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:39   2356s] |  -1.611|   -1.611| -37.172|  -65.522|    52.44%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:39   2358s] |  -1.611|   -1.611| -37.162|  -65.511|    52.44%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:40   2359s] |  -1.611|   -1.611| -37.148|  -65.498|    52.44%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:40   2359s] |  -1.611|   -1.611| -37.148|  -65.498|    52.44%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:45   2387s] |  -1.608|   -1.608| -37.234|  -65.583|    52.58%|   0:00:05.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:46   2393s] |  -1.608|   -1.608| -37.234|  -65.583|    52.58%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:46   2394s] |  -1.607|   -1.607| -37.205|  -65.555|    52.58%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:47   2395s] |  -1.604|   -1.604| -37.205|  -65.554|    52.58%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:47   2398s] |  -1.603|   -1.603| -37.203|  -65.553|    52.58%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:40:48   2402s] |  -1.602|   -1.602| -37.172|  -65.522|    52.58%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:49   2404s] |  -1.601|   -1.601| -37.167|  -65.517|    52.58%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:49   2406s] |  -1.601|   -1.601| -37.156|  -65.506|    52.58%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:49   2407s] |  -1.601|   -1.601| -37.154|  -65.504|    52.58%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:54   2429s] |  -1.602|   -1.602| -37.135|  -65.485|    52.67%|   0:00:05.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:54   2431s] |  -1.602|   -1.602| -37.112|  -65.462|    52.67%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:54   2431s] |  -1.602|   -1.602| -37.087|  -65.437|    52.67%|   0:00:00.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:55   2434s] |  -1.602|   -1.602| -37.055|  -65.405|    52.69%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:56   2437s] |  -1.602|   -1.602| -37.058|  -65.407|    52.69%|   0:00:01.0| 3569.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:40:56   2437s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:40:56   2437s] 
[03/22 15:40:56   2437s] *** Finish Core Optimize Step (cpu=0:10:27 real=0:02:20 mem=3569.5M) ***
[03/22 15:40:56   2437s] Active Path Group: default 
[03/22 15:40:56   2437s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:40:56   2437s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:40:56   2437s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:40:56   2437s] |  -0.124|   -1.602| -28.501|  -65.407|    52.69%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/memory2_reg_13_/E     |
[03/22 15:40:57   2437s] |  -0.105|   -1.602| -21.566|  -58.472|    52.69%|   0:00:01.0| 3569.5M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ |
[03/22 15:40:57   2437s] |        |         |        |         |          |            |        |          |         | reg_0_/E                                           |
[03/22 15:40:57   2438s] |  -0.094|   -1.602| -19.925|  -56.832|    52.69%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ |
[03/22 15:40:57   2438s] |        |         |        |         |          |            |        |          |         | reg_5_/E                                           |
[03/22 15:40:57   2438s] |  -0.078|   -1.602| -18.796|  -55.702|    52.69%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
[03/22 15:40:57   2438s] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/22 15:40:57   2439s] |  -0.068|   -1.602| -16.481|  -53.437|    52.69%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
[03/22 15:40:57   2439s] |        |         |        |         |          |            |        |          |         | reg_9_/E                                           |
[03/22 15:40:58   2439s] |  -0.064|   -1.602| -12.365|  -49.322|    52.69%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q0_ |
[03/22 15:40:58   2439s] |        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
[03/22 15:40:59   2441s] |  -0.056|   -1.602|  -9.239|  -46.249|    52.70%|   0:00:01.0| 3569.5M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
[03/22 15:40:59   2441s] |        |         |        |         |          |            |        |          |         | reg_6_/E                                           |
[03/22 15:40:59   2441s] |  -0.047|   -1.602|  -7.240|  -44.253|    52.70%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_86_/D           |
[03/22 15:40:59   2441s] |  -0.039|   -1.602|  -7.220|  -44.233|    52.70%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_21_/D           |
[03/22 15:41:00   2442s] |  -0.033|   -1.602|  -3.638|  -40.673|    52.70%|   0:00:01.0| 3569.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_68_/D           |
[03/22 15:41:00   2443s] |  -0.024|   -1.602|  -3.471|  -40.505|    52.70%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_86_/D           |
[03/22 15:41:00   2444s] |  -0.024|   -1.602|  -2.055|  -39.106|    52.70%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_23_/D           |
[03/22 15:41:00   2444s] |  -0.023|   -1.602|  -1.364|  -38.415|    52.70%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_68_/D           |
[03/22 15:41:00   2444s] |  -0.018|   -1.602|  -1.320|  -38.371|    52.71%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_23_/D           |
[03/22 15:41:00   2445s] |  -0.008|   -1.602|  -0.299|  -37.350|    52.71%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_15_/D           |
[03/22 15:41:00   2446s] |  -0.004|   -1.602|  -0.008|  -37.055|    52.71%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_17_/D           |
[03/22 15:41:01   2446s] |   0.001|   -1.602|   0.000|  -37.048|    52.72%|   0:00:01.0| 3569.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_46_/D           |
[03/22 15:41:01   2447s] |   0.003|   -1.602|   0.000|  -37.048|    52.72%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
[03/22 15:41:01   2447s] |        |         |        |         |          |            |        |          |         | reg_4_/E                                           |
[03/22 15:41:01   2448s] |   0.010|   -1.602|   0.000|  -37.048|    52.72%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_48_/D           |
[03/22 15:41:01   2449s] |   0.014|   -1.602|   0.000|  -37.048|    52.73%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
[03/22 15:41:01   2449s] |        |         |        |         |          |            |        |          |         | reg_0_/E                                           |
[03/22 15:41:02   2450s] |   0.017|   -1.602|   0.000|  -37.048|    52.74%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
[03/22 15:41:02   2450s] |        |         |        |         |          |            |        |          |         | reg_2_/D                                           |
[03/22 15:41:02   2450s] |   0.017|   -1.602|   0.000|  -37.048|    52.74%|   0:00:00.0| 3569.5M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
[03/22 15:41:02   2450s] |        |         |        |         |          |            |        |          |         | reg_2_/D                                           |
[03/22 15:41:02   2450s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:41:02   2450s] 
[03/22 15:41:02   2450s] *** Finish Core Optimize Step (cpu=0:00:13.2 real=0:00:06.0 mem=3569.5M) ***
[03/22 15:41:02   2450s] 
[03/22 15:41:02   2450s] *** Finished Optimize Step Cumulative (cpu=0:10:40 real=0:02:26 mem=3569.5M) ***
[03/22 15:41:02   2450s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.602|-37.048|
|HEPG      |-1.602|-37.048|
|All Paths |-1.602|-37.048|
+----------+------+-------+

[03/22 15:41:02   2450s] ** GigaOpt Optimizer WNS Slack -1.602 TNS Slack -37.048 Density 52.74
[03/22 15:41:02   2450s] Placement Snapshot: Density distribution:
[03/22 15:41:02   2450s] [1.00 -  +++]: 228 (23.73%)
[03/22 15:41:02   2450s] [0.95 - 1.00]: 9 (0.94%)
[03/22 15:41:02   2450s] [0.90 - 0.95]: 4 (0.42%)
[03/22 15:41:02   2450s] [0.85 - 0.90]: 6 (0.62%)
[03/22 15:41:02   2450s] [0.80 - 0.85]: 7 (0.73%)
[03/22 15:41:02   2450s] [0.75 - 0.80]: 9 (0.94%)
[03/22 15:41:02   2450s] [0.70 - 0.75]: 4 (0.42%)
[03/22 15:41:02   2450s] [0.65 - 0.70]: 7 (0.73%)
[03/22 15:41:02   2450s] [0.60 - 0.65]: 9 (0.94%)
[03/22 15:41:02   2450s] [0.55 - 0.60]: 14 (1.46%)
[03/22 15:41:02   2450s] [0.50 - 0.55]: 12 (1.25%)
[03/22 15:41:02   2450s] [0.45 - 0.50]: 11 (1.14%)
[03/22 15:41:02   2450s] [0.40 - 0.45]: 32 (3.33%)
[03/22 15:41:02   2450s] [0.35 - 0.40]: 86 (8.95%)
[03/22 15:41:02   2450s] [0.30 - 0.35]: 213 (22.16%)
[03/22 15:41:02   2450s] [0.25 - 0.30]: 205 (21.33%)
[03/22 15:41:02   2450s] [0.20 - 0.25]: 33 (3.43%)
[03/22 15:41:02   2450s] [0.15 - 0.20]: 40 (4.16%)
[03/22 15:41:02   2450s] [0.10 - 0.15]: 28 (2.91%)
[03/22 15:41:02   2450s] [0.05 - 0.10]: 2 (0.21%)
[03/22 15:41:02   2450s] [0.00 - 0.05]: 2 (0.21%)
[03/22 15:41:02   2450s] Begin: Area Reclaim Optimization
[03/22 15:41:02   2450s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:40:50.7/0:13:08.5 (3.1), mem = 3569.5M
[03/22 15:41:03   2451s] (I,S,L,T): WC_VIEW: 101.672, 25.5022, 1.21953, 128.394
[03/22 15:41:04   2452s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3569.5M
[03/22 15:41:04   2452s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3569.5M
[03/22 15:41:04   2452s] Reclaim Optimization WNS Slack -1.602  TNS Slack -37.048 Density 52.74
[03/22 15:41:04   2452s] +----------+---------+--------+--------+------------+--------+
[03/22 15:41:04   2452s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 15:41:04   2452s] +----------+---------+--------+--------+------------+--------+
[03/22 15:41:04   2452s] |    52.74%|        -|  -1.602| -37.048|   0:00:00.0| 3569.5M|
[03/22 15:41:04   2452s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:41:05   2456s] |    52.72%|       37|  -1.601| -36.918|   0:00:01.0| 3569.5M|
[03/22 15:41:15   2483s] |    52.55%|      695|  -1.591| -36.588|   0:00:10.0| 3569.5M|
[03/22 15:41:16   2484s] |    52.55%|       11|  -1.591| -36.588|   0:00:01.0| 3569.5M|
[03/22 15:41:16   2485s] |    52.55%|        1|  -1.591| -36.588|   0:00:00.0| 3569.5M|
[03/22 15:41:16   2485s] |    52.55%|        0|  -1.591| -36.588|   0:00:00.0| 3569.5M|
[03/22 15:41:16   2485s] +----------+---------+--------+--------+------------+--------+
[03/22 15:41:16   2485s] Reclaim Optimization End WNS Slack -1.591  TNS Slack -36.588 Density 52.55
[03/22 15:41:16   2485s] 
[03/22 15:41:16   2485s] ** Summary: Restruct = 0 Buffer Deletion = 20 Declone = 18 Resize = 572 **
[03/22 15:41:16   2485s] --------------------------------------------------------------
[03/22 15:41:16   2485s] |                                   | Total     | Sequential |
[03/22 15:41:16   2485s] --------------------------------------------------------------
[03/22 15:41:16   2485s] | Num insts resized                 |     560  |       4    |
[03/22 15:41:16   2485s] | Num insts undone                  |     135  |       0    |
[03/22 15:41:16   2485s] | Num insts Downsized               |     560  |       4    |
[03/22 15:41:16   2485s] | Num insts Samesized               |       0  |       0    |
[03/22 15:41:16   2485s] | Num insts Upsized                 |       0  |       0    |
[03/22 15:41:16   2485s] | Num multiple commits+uncommits    |      12  |       -    |
[03/22 15:41:16   2485s] --------------------------------------------------------------
[03/22 15:41:16   2485s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:41:16   2485s] Layer 7 has 163 constrained nets 
[03/22 15:41:16   2485s] **** End NDR-Layer Usage Statistics ****
[03/22 15:41:16   2485s] End: Core Area Reclaim Optimization (cpu = 0:00:34.8) (real = 0:00:14.0) **
[03/22 15:41:16   2485s] (I,S,L,T): WC_VIEW: 101.468, 25.3303, 1.21006, 128.008
[03/22 15:41:16   2485s] *** AreaOpt [finish] : cpu/real = 0:00:35.0/0:00:14.2 (2.5), totSession cpu/real = 0:41:25.7/0:13:22.7 (3.1), mem = 3569.5M
[03/22 15:41:16   2485s] 
[03/22 15:41:16   2485s] =============================================================================================
[03/22 15:41:16   2485s]  Step TAT Report for AreaOpt #3
[03/22 15:41:16   2485s] =============================================================================================
[03/22 15:41:16   2485s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:41:16   2485s] ---------------------------------------------------------------------------------------------
[03/22 15:41:16   2485s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:41:16   2485s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.9
[03/22 15:41:16   2485s] [ OptSingleIteration     ]      5   0:00:00.5  (   3.2 % )     0:00:11.4 /  0:00:32.3    2.8
[03/22 15:41:16   2485s] [ OptGetWeight           ]    543   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/22 15:41:16   2485s] [ OptEval                ]    543   0:00:01.4  (   9.5 % )     0:00:01.4 /  0:00:07.6    5.6
[03/22 15:41:16   2485s] [ OptCommit              ]    543   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.2
[03/22 15:41:16   2485s] [ IncrTimingUpdate       ]    178   0:00:08.4  (  59.0 % )     0:00:08.4 /  0:00:21.3    2.5
[03/22 15:41:16   2485s] [ PostCommitDelayUpdate  ]    604   0:00:00.5  (   3.2 % )     0:00:01.0 /  0:00:02.7    2.8
[03/22 15:41:16   2485s] [ IncrDelayCalc          ]    586   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:02.2    4.2
[03/22 15:41:16   2485s] [ MISC                   ]          0:00:02.5  (  17.8 % )     0:00:02.5 /  0:00:02.4    1.0
[03/22 15:41:16   2485s] ---------------------------------------------------------------------------------------------
[03/22 15:41:16   2485s]  AreaOpt #3 TOTAL                   0:00:14.2  ( 100.0 % )     0:00:14.2 /  0:00:35.0    2.5
[03/22 15:41:16   2485s] ---------------------------------------------------------------------------------------------
[03/22 15:41:16   2485s] 
[03/22 15:41:16   2485s] End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:14, mem=3378.46M, totSessionCpu=0:41:26).
[03/22 15:41:16   2485s] Placement Snapshot: Density distribution:
[03/22 15:41:16   2485s] [1.00 -  +++]: 228 (23.73%)
[03/22 15:41:16   2485s] [0.95 - 1.00]: 9 (0.94%)
[03/22 15:41:16   2485s] [0.90 - 0.95]: 4 (0.42%)
[03/22 15:41:16   2485s] [0.85 - 0.90]: 6 (0.62%)
[03/22 15:41:16   2485s] [0.80 - 0.85]: 7 (0.73%)
[03/22 15:41:16   2485s] [0.75 - 0.80]: 9 (0.94%)
[03/22 15:41:16   2485s] [0.70 - 0.75]: 4 (0.42%)
[03/22 15:41:16   2485s] [0.65 - 0.70]: 7 (0.73%)
[03/22 15:41:16   2485s] [0.60 - 0.65]: 9 (0.94%)
[03/22 15:41:16   2485s] [0.55 - 0.60]: 14 (1.46%)
[03/22 15:41:16   2485s] [0.50 - 0.55]: 12 (1.25%)
[03/22 15:41:16   2485s] [0.45 - 0.50]: 12 (1.25%)
[03/22 15:41:16   2485s] [0.40 - 0.45]: 31 (3.23%)
[03/22 15:41:16   2485s] [0.35 - 0.40]: 89 (9.26%)
[03/22 15:41:16   2485s] [0.30 - 0.35]: 220 (22.89%)
[03/22 15:41:16   2485s] [0.25 - 0.30]: 197 (20.50%)
[03/22 15:41:16   2485s] [0.20 - 0.25]: 40 (4.16%)
[03/22 15:41:16   2485s] [0.15 - 0.20]: 37 (3.85%)
[03/22 15:41:16   2485s] [0.10 - 0.15]: 23 (2.39%)
[03/22 15:41:16   2485s] [0.05 - 0.10]: 1 (0.10%)
[03/22 15:41:16   2485s] [0.00 - 0.05]: 2 (0.21%)
[03/22 15:41:16   2485s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.2
[03/22 15:41:16   2485s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.030, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF:       Starting CMU at level 4, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.009, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.120, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.170, REAL:0.175, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.170, REAL:0.175, MEM:3378.5M
[03/22 15:41:17   2486s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.4
[03/22 15:41:17   2486s] OPERPROF: Starting RefinePlace at level 1, MEM:3378.5M
[03/22 15:41:17   2486s] *** Starting refinePlace (0:41:26 mem=3378.5M) ***
[03/22 15:41:17   2486s] Total net bbox length = 4.868e+05 (2.259e+05 2.610e+05) (ext = 2.684e+04)
[03/22 15:41:17   2486s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:41:17   2486s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:41:17   2486s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.021, MEM:3378.5M
[03/22 15:41:17   2486s] default core: bins with density > 0.750 = 28.52 % ( 292 / 1024 )
[03/22 15:41:17   2486s] Density distribution unevenness ratio = 28.229%
[03/22 15:41:17   2486s] RPlace IncrNP: Rollback Lev = -3
[03/22 15:41:17   2486s] RPlace: Density =1.011111, incremental np is triggered.
[03/22 15:41:17   2486s] OPERPROF:     Starting spMPad at level 3, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF:       Starting spContextMPad at level 4, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3378.5M
[03/22 15:41:17   2486s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.008, MEM:3378.5M
[03/22 15:41:17   2486s] nrCritNet: 1.86% ( 759 / 40785 ) cutoffSlk: -1602.9ps stdDelay: 14.5ps
[03/22 15:41:17   2486s] incrNP running in 8 threads.
[03/22 15:41:17   2486s] OPERPROF:     Starting npMain at level 3, MEM:3378.5M
[03/22 15:41:17   2486s] incrNP th 1.000, 0.100
[03/22 15:41:18   2487s] limitMaxMove -1, priorityInstMaxMove 7
[03/22 15:41:18   2487s] SP #FI/SF FL/PI 0/33117 5787/29
[03/22 15:41:18   2487s] OPERPROF:       Starting npPlace at level 4, MEM:3490.5M
[03/22 15:41:18   2487s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 15:41:18   2487s] No instances found in the vector
[03/22 15:41:18   2487s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3513.5M, DRC: 0)
[03/22 15:41:18   2487s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:41:18   2489s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 15:41:18   2489s] No instances found in the vector
[03/22 15:41:18   2489s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3679.0M, DRC: 0)
[03/22 15:41:18   2489s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:41:19   2491s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 15:41:19   2491s] No instances found in the vector
[03/22 15:41:19   2491s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3680.0M, DRC: 0)
[03/22 15:41:19   2491s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:41:20   2494s] OPERPROF:       Finished npPlace at level 4, CPU:6.920, REAL:2.890, MEM:3553.0M
[03/22 15:41:21   2494s] OPERPROF:     Finished npMain at level 3, CPU:7.640, REAL:3.402, MEM:3425.0M
[03/22 15:41:21   2494s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3425.0M
[03/22 15:41:21   2494s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.022, MEM:3425.0M
[03/22 15:41:21   2494s] default core: bins with density > 0.750 = 28.71 % ( 294 / 1024 )
[03/22 15:41:21   2494s] Density distribution unevenness ratio = 28.229%
[03/22 15:41:21   2494s] RPlace postIncrNP: Density = 1.011111 -> 0.933333.
[03/22 15:41:21   2494s] RPlace postIncrNP Info: Density distribution changes:
[03/22 15:41:21   2494s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:41:21   2494s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:41:21   2494s] [1.00 - 1.05] :	 1 (0.10%) -> 0 (0.00%)
[03/22 15:41:21   2494s] [0.95 - 1.00] :	 2 (0.20%) -> 0 (0.00%)
[03/22 15:41:21   2494s] [0.90 - 0.95] :	 23 (2.25%) -> 15 (1.46%)
[03/22 15:41:21   2494s] [0.85 - 0.90] :	 36 (3.52%) -> 57 (5.57%)
[03/22 15:41:21   2494s] [0.80 - 0.85] :	 42 (4.10%) -> 32 (3.12%)
[03/22 15:41:21   2494s] [CPU] RefinePlace/IncrNP (cpu=0:00:08.0, real=0:00:04.0, mem=3425.0MB) @(0:41:26 - 0:41:34).
[03/22 15:41:21   2494s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:7.970, REAL:3.742, MEM:3425.0M
[03/22 15:41:21   2494s] Move report: incrNP moves 5556 insts, mean move: 1.87 um, max move: 15.60 um
[03/22 15:41:21   2494s] 	Max move on inst (normalizer_inst/FE_OFC2821_n7811): (343.80, 247.60) --> (339.00, 236.80)
[03/22 15:41:21   2494s] Move report: Timing Driven Placement moves 5556 insts, mean move: 1.87 um, max move: 15.60 um
[03/22 15:41:21   2494s] 	Max move on inst (normalizer_inst/FE_OFC2821_n7811): (343.80, 247.60) --> (339.00, 236.80)
[03/22 15:41:21   2494s] 	Runtime: CPU: 0:00:08.0 REAL: 0:00:04.0 MEM: 3425.0MB
[03/22 15:41:21   2494s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3425.0M
[03/22 15:41:21   2494s] Starting refinePlace ...
[03/22 15:41:21   2494s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:41:21   2494s]    Spread Effort: high, pre-route mode, useDDP on.
[03/22 15:41:21   2495s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=3425.0MB) @(0:41:34 - 0:41:36).
[03/22 15:41:21   2495s] Move report: preRPlace moves 5105 insts, mean move: 0.45 um, max move: 3.60 um
[03/22 15:41:21   2495s] 	Max move on inst (normalizer_inst/U9762): (481.40, 238.60) --> (483.20, 240.40)
[03/22 15:41:21   2495s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
[03/22 15:41:21   2495s] Move report: Detail placement moves 5105 insts, mean move: 0.45 um, max move: 3.60 um
[03/22 15:41:21   2495s] 	Max move on inst (normalizer_inst/U9762): (481.40, 238.60) --> (483.20, 240.40)
[03/22 15:41:21   2495s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3425.0MB
[03/22 15:41:21   2495s] Statistics of distance of Instance movement in refine placement:
[03/22 15:41:21   2495s]   maximum (X+Y) =        15.60 um
[03/22 15:41:21   2495s]   inst (normalizer_inst/FE_OFC2821_n7811) with max move: (343.8, 247.6) -> (339, 236.8)
[03/22 15:41:21   2495s]   mean    (X+Y) =         1.48 um
[03/22 15:41:21   2495s] Total instances flipped for legalization: 192
[03/22 15:41:21   2495s] Summary Report:
[03/22 15:41:21   2495s] Instances move: 8018 (out of 38933 movable)
[03/22 15:41:21   2495s] Instances flipped: 192
[03/22 15:41:21   2495s] Mean displacement: 1.48 um
[03/22 15:41:21   2495s] Max displacement: 15.60 um (Instance: normalizer_inst/FE_OFC2821_n7811) (343.8, 247.6) -> (339, 236.8)
[03/22 15:41:21   2495s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/22 15:41:21   2495s] Total instances moved : 8018
[03/22 15:41:21   2495s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.220, REAL:0.450, MEM:3425.0M
[03/22 15:41:21   2495s] Total net bbox length = 4.893e+05 (2.282e+05 2.611e+05) (ext = 2.684e+04)
[03/22 15:41:21   2495s] Runtime: CPU: 0:00:09.3 REAL: 0:00:04.0 MEM: 3425.0MB
[03/22 15:41:21   2495s] [CPU] RefinePlace/total (cpu=0:00:09.3, real=0:00:04.0, mem=3425.0MB) @(0:41:26 - 0:41:36).
[03/22 15:41:21   2495s] *** Finished refinePlace (0:41:36 mem=3425.0M) ***
[03/22 15:41:21   2495s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.4
[03/22 15:41:21   2495s] OPERPROF: Finished RefinePlace at level 1, CPU:9.320, REAL:4.324, MEM:3425.0M
[03/22 15:41:21   2495s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3425.0M
[03/22 15:41:21   2495s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.037, MEM:3425.0M
[03/22 15:41:21   2495s] Finished re-routing un-routed nets (0:00:00.0 3425.0M)
[03/22 15:41:21   2495s] 
[03/22 15:41:21   2496s] TotalInstCnt at stopUpdate before init: 38,933
[03/22 15:41:21   2496s] OPERPROF: Starting DPlace-Init at level 1, MEM:3425.0M
[03/22 15:41:21   2496s] z: 2, totalTracks: 1
[03/22 15:41:21   2496s] z: 4, totalTracks: 1
[03/22 15:41:21   2496s] z: 6, totalTracks: 1
[03/22 15:41:21   2496s] z: 8, totalTracks: 1
[03/22 15:41:21   2496s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:41:21   2496s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3425.0M
[03/22 15:41:21   2496s] OPERPROF:     Starting CMU at level 3, MEM:3425.0M
[03/22 15:41:21   2496s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3425.0M
[03/22 15:41:21   2496s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.097, MEM:3425.0M
[03/22 15:41:21   2496s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3425.0MB).
[03/22 15:41:21   2496s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.160, MEM:3425.0M
[03/22 15:41:22   2496s] 
[03/22 15:41:22   2496s] Density : 0.5255
[03/22 15:41:22   2496s] Max route overflow : 0.0000
[03/22 15:41:22   2496s] 
[03/22 15:41:22   2496s] TotalInstCnt at stopUpdate after init: 38,933
[03/22 15:41:22   2496s] 
[03/22 15:41:22   2496s] *** Finish Physical Update (cpu=0:00:10.7 real=0:00:06.0 mem=3425.0M) ***
[03/22 15:41:22   2496s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.2
[03/22 15:41:22   2496s] ** GigaOpt Optimizer WNS Slack -1.591 TNS Slack -36.588 Density 52.55
[03/22 15:41:22   2496s] Optimizer WNS Pass 1
[03/22 15:41:22   2496s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.591|-36.588|
|HEPG      |-1.591|-36.588|
|All Paths |-1.591|-36.588|
+----------+------+-------+

[03/22 15:41:22   2496s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3425.0M
[03/22 15:41:22   2496s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:3425.0M
[03/22 15:41:22   2496s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:41:22   2497s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:41:22   2497s] Active Path Group: reg2cgate reg2reg  
[03/22 15:41:22   2497s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:41:22   2497s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:41:22   2497s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:41:23   2497s] |  -1.591|   -1.591| -36.588|  -36.588|    52.55%|   0:00:01.0| 3425.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:41   2622s] |  -1.571|   -1.571| -36.310|  -36.310|    52.58%|   0:00:18.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:41   2624s] |  -1.568|   -1.568| -36.135|  -36.135|    52.61%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:42   2629s] |  -1.568|   -1.568| -36.135|  -36.135|    52.61%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:43   2630s] |  -1.567|   -1.567| -36.102|  -36.102|    52.62%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:43   2634s] |  -1.561|   -1.561| -36.091|  -36.091|    52.62%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:48   2672s] |  -1.561|   -1.561| -36.069|  -36.069|    52.62%|   0:00:05.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:48   2673s] |  -1.561|   -1.561| -36.065|  -36.065|    52.62%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:49   2675s] |  -1.555|   -1.555| -35.878|  -35.878|    52.65%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:51   2692s] |  -1.555|   -1.555| -35.889|  -35.889|    52.65%|   0:00:02.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:53   2698s] |  -1.549|   -1.549| -35.727|  -35.727|    52.69%|   0:00:02.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:53   2699s] |  -1.549|   -1.549| -35.727|  -35.727|    52.69%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:53   2701s] |  -1.543|   -1.543| -35.547|  -35.547|    52.72%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:54   2702s] |  -1.543|   -1.543| -35.532|  -35.532|    52.72%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:54   2703s] |  -1.548|   -1.548| -35.395|  -35.395|    52.74%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:54   2704s] |  -1.541|   -1.541| -35.435|  -35.435|    52.75%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:55   2706s] |  -1.541|   -1.541| -35.397|  -35.397|    52.75%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:55   2707s] |  -1.540|   -1.540| -35.389|  -35.389|    52.76%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:56   2709s] |  -1.536|   -1.536| -35.346|  -35.346|    52.77%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:56   2710s] |  -1.536|   -1.536| -35.331|  -35.331|    52.77%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:57   2712s] |  -1.533|   -1.533| -35.192|  -35.192|    52.79%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:57   2713s] |  -1.527|   -1.527| -35.140|  -35.140|    52.80%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:41:59   2720s] |  -1.522|   -1.522| -35.003|  -35.003|    52.85%|   0:00:02.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:41:59   2722s] |  -1.522|   -1.522| -34.994|  -34.994|    52.85%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:41:59   2722s] |  -1.522|   -1.522| -34.982|  -34.982|    52.85%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:42:00   2724s] |  -1.519|   -1.519| -34.917|  -34.917|    52.88%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:42:00   2726s] |  -1.516|   -1.516| -34.843|  -34.843|    52.89%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:01   2730s] |  -1.515|   -1.515| -34.768|  -34.768|    52.93%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:42:02   2733s] |  -1.518|   -1.518| -34.768|  -34.768|    52.94%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:42:02   2733s] |  -1.513|   -1.513| -34.729|  -34.729|    52.95%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:42:02   2734s] |  -1.513|   -1.513| -34.719|  -34.719|    52.95%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:03   2736s] |  -1.510|   -1.510| -34.603|  -34.603|    52.96%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:03   2737s] |  -1.510|   -1.510| -34.603|  -34.603|    52.96%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:05   2741s] |  -1.509|   -1.509| -34.609|  -34.609|    52.99%|   0:00:02.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:05   2743s] |  -1.508|   -1.508| -34.592|  -34.592|    52.99%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:06   2745s] |  -1.506|   -1.506| -34.547|  -34.547|    53.01%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:42:07   2748s] |  -1.504|   -1.504| -34.446|  -34.446|    53.02%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:08   2751s] |  -1.503|   -1.503| -34.428|  -34.428|    53.04%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:42:09   2753s] |  -1.498|   -1.498| -34.373|  -34.373|    53.05%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:42:10   2758s] |  -1.496|   -1.496| -34.302|  -34.302|    53.08%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:11   2762s] |  -1.494|   -1.494| -34.249|  -34.249|    53.11%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:42:12   2764s] |  -1.493|   -1.493| -34.190|  -34.190|    53.12%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:12   2765s] |  -1.493|   -1.493| -34.159|  -34.159|    53.12%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:13   2766s] |  -1.490|   -1.490| -34.117|  -34.117|    53.13%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:42:14   2769s] |  -1.488|   -1.488| -34.146|  -34.146|    53.15%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:42:14   2769s] |  -1.488|   -1.488| -34.127|  -34.127|    53.15%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:42:14   2771s] |  -1.488|   -1.488| -34.039|  -34.039|    53.16%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:15   2773s] |  -1.484|   -1.484| -33.985|  -33.985|    53.16%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:15   2774s] |  -1.484|   -1.484| -33.976|  -33.976|    53.16%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:16   2777s] |  -1.482|   -1.482| -33.981|  -33.981|    53.19%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:42:17   2779s] |  -1.478|   -1.478| -33.859|  -33.859|    53.20%|   0:00:01.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:17   2781s] |  -1.478|   -1.478| -33.844|  -33.844|    53.20%|   0:00:00.0| 3501.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:18   2785s] |  -1.476|   -1.476| -33.724|  -33.724|    53.23%|   0:00:01.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:42:18   2785s] |  -1.476|   -1.476| -33.722|  -33.722|    53.23%|   0:00:00.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:42:20   2789s] |  -1.474|   -1.474| -33.732|  -33.732|    53.24%|   0:00:02.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:21   2792s] |  -1.473|   -1.473| -33.678|  -33.678|    53.26%|   0:00:01.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:42:22   2795s] |  -1.471|   -1.471| -33.634|  -33.634|    53.27%|   0:00:01.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:42:23   2797s] |  -1.468|   -1.468| -33.583|  -33.583|    53.27%|   0:00:01.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:42:29   2842s] |  -1.469|   -1.469| -33.508|  -33.508|    53.27%|   0:00:06.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:29   2845s] |  -1.469|   -1.469| -33.490|  -33.490|    53.28%|   0:00:00.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:30   2846s] |  -1.466|   -1.466| -33.483|  -33.483|    53.29%|   0:00:01.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:31   2851s] |  -1.466|   -1.466| -33.506|  -33.506|    53.30%|   0:00:01.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:42:32   2854s] |  -1.465|   -1.465| -33.433|  -33.433|    53.31%|   0:00:01.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:33   2859s] |  -1.465|   -1.465| -33.432|  -33.432|    53.31%|   0:00:01.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:34   2860s] |  -1.465|   -1.465| -33.409|  -33.409|    53.31%|   0:00:01.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:41   2900s] |  -1.469|   -1.469| -33.488|  -33.488|    53.46%|   0:00:07.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:41   2901s] |  -1.469|   -1.469| -33.479|  -33.479|    53.47%|   0:00:00.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:42   2903s] |  -1.467|   -1.467| -33.472|  -33.472|    53.47%|   0:00:01.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:43   2907s] |  -1.466|   -1.466| -33.464|  -33.464|    53.47%|   0:00:01.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:43   2908s] |  -1.466|   -1.466| -33.457|  -33.457|    53.48%|   0:00:00.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:46   2918s] |  -1.469|   -1.469| -33.518|  -33.518|    53.57%|   0:00:03.0| 3520.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:42:46   2918s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:42:46   2918s] 
[03/22 15:42:46   2918s] *** Finish Core Optimize Step (cpu=0:07:02 real=0:01:24 mem=3520.4M) ***
[03/22 15:42:46   2919s] Active Path Group: default 
[03/22 15:42:46   2919s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:42:46   2919s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:42:46   2919s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:42:46   2919s] |   0.002|   -1.469|   0.000|  -33.518|    53.57%|   0:00:00.0| 3520.4M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_85_/D           |
[03/22 15:42:46   2920s] |   0.009|   -1.469|   0.000|  -33.518|    53.57%|   0:00:00.0| 3520.4M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_15_/D               |
[03/22 15:42:47   2921s] |   0.015|   -1.469|   0.000|  -33.518|    53.58%|   0:00:01.0| 3520.4M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
[03/22 15:42:47   2921s] |   0.015|   -1.469|   0.000|  -33.518|    53.58%|   0:00:00.0| 3520.4M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
[03/22 15:42:47   2921s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:42:47   2921s] 
[03/22 15:42:47   2921s] *** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:01.0 mem=3520.4M) ***
[03/22 15:42:47   2921s] 
[03/22 15:42:47   2921s] *** Finished Optimize Step Cumulative (cpu=0:07:04 real=0:01:25 mem=3520.4M) ***
[03/22 15:42:47   2921s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.469|-33.518|
|HEPG      |-1.469|-33.518|
|All Paths |-1.469|-33.518|
+----------+------+-------+

[03/22 15:42:47   2921s] ** GigaOpt Optimizer WNS Slack -1.469 TNS Slack -33.518 Density 53.58
[03/22 15:42:47   2921s] Placement Snapshot: Density distribution:
[03/22 15:42:47   2921s] [1.00 -  +++]: 228 (23.73%)
[03/22 15:42:47   2921s] [0.95 - 1.00]: 9 (0.94%)
[03/22 15:42:47   2921s] [0.90 - 0.95]: 4 (0.42%)
[03/22 15:42:47   2921s] [0.85 - 0.90]: 6 (0.62%)
[03/22 15:42:47   2921s] [0.80 - 0.85]: 7 (0.73%)
[03/22 15:42:47   2921s] [0.75 - 0.80]: 9 (0.94%)
[03/22 15:42:47   2921s] [0.70 - 0.75]: 3 (0.31%)
[03/22 15:42:47   2921s] [0.65 - 0.70]: 8 (0.83%)
[03/22 15:42:47   2921s] [0.60 - 0.65]: 9 (0.94%)
[03/22 15:42:47   2921s] [0.55 - 0.60]: 13 (1.35%)
[03/22 15:42:47   2921s] [0.50 - 0.55]: 13 (1.35%)
[03/22 15:42:47   2921s] [0.45 - 0.50]: 11 (1.14%)
[03/22 15:42:47   2921s] [0.40 - 0.45]: 31 (3.23%)
[03/22 15:42:47   2921s] [0.35 - 0.40]: 85 (8.84%)
[03/22 15:42:47   2921s] [0.30 - 0.35]: 215 (22.37%)
[03/22 15:42:47   2921s] [0.25 - 0.30]: 193 (20.08%)
[03/22 15:42:47   2921s] [0.20 - 0.25]: 22 (2.29%)
[03/22 15:42:47   2921s] [0.15 - 0.20]: 16 (1.66%)
[03/22 15:42:47   2921s] [0.10 - 0.15]: 31 (3.23%)
[03/22 15:42:47   2921s] [0.05 - 0.10]: 23 (2.39%)
[03/22 15:42:47   2921s] [0.00 - 0.05]: 25 (2.60%)
[03/22 15:42:47   2921s] Begin: Area Reclaim Optimization
[03/22 15:42:47   2921s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:48:41.5/0:14:53.2 (3.3), mem = 3520.4M
[03/22 15:42:47   2921s] (I,S,L,T): WC_VIEW: 103.09, 26.8352, 1.25247, 131.178
[03/22 15:42:48   2922s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3520.4M
[03/22 15:42:48   2922s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3520.4M
[03/22 15:42:49   2923s] Reclaim Optimization WNS Slack -1.469  TNS Slack -33.518 Density 53.58
[03/22 15:42:49   2923s] +----------+---------+--------+--------+------------+--------+
[03/22 15:42:49   2923s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 15:42:49   2923s] +----------+---------+--------+--------+------------+--------+
[03/22 15:42:49   2923s] |    53.58%|        -|  -1.469| -33.518|   0:00:00.0| 3520.4M|
[03/22 15:42:49   2923s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:42:50   2926s] |    53.56%|       22|  -1.468| -33.479|   0:00:01.0| 3520.4M|
[03/22 15:42:59   2951s] |    53.40%|      648|  -1.455| -33.287|   0:00:09.0| 3520.4M|
[03/22 15:42:59   2952s] |    53.40%|        3|  -1.455| -33.287|   0:00:00.0| 3520.4M|
[03/22 15:43:00   2952s] |    53.40%|        0|  -1.455| -33.287|   0:00:01.0| 3520.4M|
[03/22 15:43:00   2952s] +----------+---------+--------+--------+------------+--------+
[03/22 15:43:00   2952s] Reclaim Optimization End WNS Slack -1.455  TNS Slack -33.288 Density 53.40
[03/22 15:43:00   2952s] 
[03/22 15:43:00   2952s] ** Summary: Restruct = 0 Buffer Deletion = 12 Declone = 11 Resize = 508 **
[03/22 15:43:00   2952s] --------------------------------------------------------------
[03/22 15:43:00   2952s] |                                   | Total     | Sequential |
[03/22 15:43:00   2952s] --------------------------------------------------------------
[03/22 15:43:00   2952s] | Num insts resized                 |     505  |       1    |
[03/22 15:43:00   2952s] | Num insts undone                  |     143  |       0    |
[03/22 15:43:00   2952s] | Num insts Downsized               |     505  |       1    |
[03/22 15:43:00   2952s] | Num insts Samesized               |       0  |       0    |
[03/22 15:43:00   2952s] | Num insts Upsized                 |       0  |       0    |
[03/22 15:43:00   2952s] | Num multiple commits+uncommits    |       3  |       -    |
[03/22 15:43:00   2952s] --------------------------------------------------------------
[03/22 15:43:00   2952s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:43:00   2952s] Layer 7 has 191 constrained nets 
[03/22 15:43:00   2952s] **** End NDR-Layer Usage Statistics ****
[03/22 15:43:00   2952s] End: Core Area Reclaim Optimization (cpu = 0:00:31.4) (real = 0:00:13.0) **
[03/22 15:43:00   2953s] (I,S,L,T): WC_VIEW: 102.864, 26.6456, 1.24479, 130.754
[03/22 15:43:00   2953s] *** AreaOpt [finish] : cpu/real = 0:00:31.6/0:00:13.0 (2.4), totSession cpu/real = 0:49:13.1/0:15:06.2 (3.3), mem = 3520.4M
[03/22 15:43:00   2953s] 
[03/22 15:43:00   2953s] =============================================================================================
[03/22 15:43:00   2953s]  Step TAT Report for AreaOpt #4
[03/22 15:43:00   2953s] =============================================================================================
[03/22 15:43:00   2953s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:43:00   2953s] ---------------------------------------------------------------------------------------------
[03/22 15:43:00   2953s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:43:00   2953s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:43:00   2953s] [ OptSingleIteration     ]      4   0:00:00.4  (   2.8 % )     0:00:10.3 /  0:00:29.0    2.8
[03/22 15:43:00   2953s] [ OptGetWeight           ]    436   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:43:00   2953s] [ OptEval                ]    436   0:00:01.2  (   9.3 % )     0:00:01.2 /  0:00:06.8    5.6
[03/22 15:43:00   2953s] [ OptCommit              ]    436   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    1.0
[03/22 15:43:00   2953s] [ IncrTimingUpdate       ]    176   0:00:07.8  (  59.8 % )     0:00:07.8 /  0:00:19.5    2.5
[03/22 15:43:00   2953s] [ PostCommitDelayUpdate  ]    495   0:00:00.4  (   2.8 % )     0:00:00.8 /  0:00:02.0    2.5
[03/22 15:43:00   2953s] [ IncrDelayCalc          ]    578   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:01.6    3.9
[03/22 15:43:00   2953s] [ MISC                   ]          0:00:02.4  (  18.4 % )     0:00:02.4 /  0:00:02.3    1.0
[03/22 15:43:00   2953s] ---------------------------------------------------------------------------------------------
[03/22 15:43:00   2953s]  AreaOpt #4 TOTAL                   0:00:13.0  ( 100.0 % )     0:00:13.0 /  0:00:31.6    2.4
[03/22 15:43:00   2953s] ---------------------------------------------------------------------------------------------
[03/22 15:43:00   2953s] 
[03/22 15:43:00   2953s] End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:13, mem=3413.37M, totSessionCpu=0:49:13).
[03/22 15:43:00   2953s] Placement Snapshot: Density distribution:
[03/22 15:43:00   2953s] [1.00 -  +++]: 228 (23.73%)
[03/22 15:43:00   2953s] [0.95 - 1.00]: 9 (0.94%)
[03/22 15:43:00   2953s] [0.90 - 0.95]: 4 (0.42%)
[03/22 15:43:00   2953s] [0.85 - 0.90]: 6 (0.62%)
[03/22 15:43:00   2953s] [0.80 - 0.85]: 7 (0.73%)
[03/22 15:43:00   2953s] [0.75 - 0.80]: 9 (0.94%)
[03/22 15:43:00   2953s] [0.70 - 0.75]: 3 (0.31%)
[03/22 15:43:00   2953s] [0.65 - 0.70]: 8 (0.83%)
[03/22 15:43:00   2953s] [0.60 - 0.65]: 9 (0.94%)
[03/22 15:43:00   2953s] [0.55 - 0.60]: 13 (1.35%)
[03/22 15:43:00   2953s] [0.50 - 0.55]: 13 (1.35%)
[03/22 15:43:00   2953s] [0.45 - 0.50]: 12 (1.25%)
[03/22 15:43:00   2953s] [0.40 - 0.45]: 30 (3.12%)
[03/22 15:43:00   2953s] [0.35 - 0.40]: 85 (8.84%)
[03/22 15:43:00   2953s] [0.30 - 0.35]: 217 (22.58%)
[03/22 15:43:00   2953s] [0.25 - 0.30]: 192 (19.98%)
[03/22 15:43:00   2953s] [0.20 - 0.25]: 25 (2.60%)
[03/22 15:43:00   2953s] [0.15 - 0.20]: 15 (1.56%)
[03/22 15:43:00   2953s] [0.10 - 0.15]: 37 (3.85%)
[03/22 15:43:00   2953s] [0.05 - 0.10]: 21 (2.19%)
[03/22 15:43:00   2953s] [0.00 - 0.05]: 18 (1.87%)
[03/22 15:43:00   2953s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.3
[03/22 15:43:00   2953s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.029, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF:       Starting CMU at level 4, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.010, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.119, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:0.173, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.180, REAL:0.173, MEM:3413.4M
[03/22 15:43:00   2953s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.5
[03/22 15:43:00   2953s] OPERPROF: Starting RefinePlace at level 1, MEM:3413.4M
[03/22 15:43:00   2953s] *** Starting refinePlace (0:49:14 mem=3413.4M) ***
[03/22 15:43:00   2953s] Total net bbox length = 4.906e+05 (2.292e+05 2.614e+05) (ext = 2.684e+04)
[03/22 15:43:00   2953s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:43:00   2953s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:43:00   2953s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.021, MEM:3413.4M
[03/22 15:43:00   2953s] default core: bins with density > 0.750 = 29.10 % ( 298 / 1024 )
[03/22 15:43:00   2953s] Density distribution unevenness ratio = 28.295%
[03/22 15:43:00   2953s] RPlace IncrNP: Rollback Lev = -3
[03/22 15:43:00   2953s] RPlace: Density =1.098889, incremental np is triggered.
[03/22 15:43:00   2953s] OPERPROF:     Starting spMPad at level 3, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF:       Starting spContextMPad at level 4, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3413.4M
[03/22 15:43:00   2953s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.008, MEM:3413.4M
[03/22 15:43:01   2954s] nrCritNet: 1.74% ( 712 / 40878 ) cutoffSlk: -1472.1ps stdDelay: 14.5ps
[03/22 15:43:01   2954s] incrNP running in 8 threads.
[03/22 15:43:01   2954s] OPERPROF:     Starting npMain at level 3, MEM:3413.4M
[03/22 15:43:01   2954s] incrNP th 1.000, 0.100
[03/22 15:43:01   2954s] limitMaxMove -1, priorityInstMaxMove 7
[03/22 15:43:01   2954s] SP #FI/SF FL/PI 0/24627 14303/96
[03/22 15:43:01   2954s] OPERPROF:       Starting npPlace at level 4, MEM:3525.4M
[03/22 15:43:01   2954s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 15:43:01   2954s] No instances found in the vector
[03/22 15:43:01   2954s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3553.4M, DRC: 0)
[03/22 15:43:01   2954s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:43:03   2959s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 15:43:03   2959s] No instances found in the vector
[03/22 15:43:03   2959s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3725.1M, DRC: 0)
[03/22 15:43:03   2959s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:43:04   2962s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 15:43:04   2962s] No instances found in the vector
[03/22 15:43:04   2962s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3726.1M, DRC: 0)
[03/22 15:43:04   2962s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:43:05   2965s] OPERPROF:       Finished npPlace at level 4, CPU:10.900, REAL:3.974, MEM:3600.3M
[03/22 15:43:05   2965s] OPERPROF:     Finished npMain at level 3, CPU:11.710, REAL:4.547, MEM:3472.3M
[03/22 15:43:05   2965s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3472.3M
[03/22 15:43:05   2965s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.022, MEM:3472.3M
[03/22 15:43:05   2965s] default core: bins with density > 0.750 = 32.42 % ( 332 / 1024 )
[03/22 15:43:05   2965s] Density distribution unevenness ratio = 28.078%
[03/22 15:43:05   2965s] RPlace postIncrNP: Density = 1.098889 -> 0.933333.
[03/22 15:43:05   2965s] RPlace postIncrNP Info: Density distribution changes:
[03/22 15:43:05   2965s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:43:05   2965s] [1.05 - 1.10] :	 9 (0.88%) -> 0 (0.00%)
[03/22 15:43:05   2965s] [1.00 - 1.05] :	 7 (0.68%) -> 0 (0.00%)
[03/22 15:43:05   2965s] [0.95 - 1.00] :	 24 (2.34%) -> 0 (0.00%)
[03/22 15:43:05   2965s] [0.90 - 0.95] :	 36 (3.52%) -> 5 (0.49%)
[03/22 15:43:05   2965s] [0.85 - 0.90] :	 15 (1.46%) -> 86 (8.40%)
[03/22 15:43:05   2965s] [0.80 - 0.85] :	 24 (2.34%) -> 50 (4.88%)
[03/22 15:43:05   2965s] [CPU] RefinePlace/IncrNP (cpu=0:00:12.1, real=0:00:05.0, mem=3472.3MB) @(0:49:14 - 0:49:26).
[03/22 15:43:05   2965s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:12.090, REAL:4.934, MEM:3472.3M
[03/22 15:43:05   2965s] Move report: incrNP moves 14327 insts, mean move: 4.94 um, max move: 35.20 um
[03/22 15:43:05   2965s] 	Max move on inst (normalizer_inst/FE_RC_915_0): (417.80, 211.60) --> (445.80, 204.40)
[03/22 15:43:05   2965s] Move report: Timing Driven Placement moves 14327 insts, mean move: 4.94 um, max move: 35.20 um
[03/22 15:43:05   2965s] 	Max move on inst (normalizer_inst/FE_RC_915_0): (417.80, 211.60) --> (445.80, 204.40)
[03/22 15:43:05   2965s] 	Runtime: CPU: 0:00:12.1 REAL: 0:00:05.0 MEM: 3472.3MB
[03/22 15:43:05   2965s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3472.3M
[03/22 15:43:05   2965s] Starting refinePlace ...
[03/22 15:43:05   2965s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:43:05   2965s]    Spread Effort: high, pre-route mode, useDDP on.
[03/22 15:43:06   2967s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3470.3MB) @(0:49:26 - 0:49:27).
[03/22 15:43:06   2967s] Move report: preRPlace moves 5820 insts, mean move: 0.42 um, max move: 3.20 um
[03/22 15:43:06   2967s] 	Max move on inst (normalizer_inst/U12864): (375.20, 150.40) --> (378.40, 150.40)
[03/22 15:43:06   2967s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: AN2XD1
[03/22 15:43:06   2967s] Move report: Detail placement moves 5820 insts, mean move: 0.42 um, max move: 3.20 um
[03/22 15:43:06   2967s] 	Max move on inst (normalizer_inst/U12864): (375.20, 150.40) --> (378.40, 150.40)
[03/22 15:43:06   2967s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3470.3MB
[03/22 15:43:06   2967s] Statistics of distance of Instance movement in refine placement:
[03/22 15:43:06   2967s]   maximum (X+Y) =        35.00 um
[03/22 15:43:06   2967s]   inst (normalizer_inst/FE_RC_915_0) with max move: (417.8, 211.6) -> (445.6, 204.4)
[03/22 15:43:06   2967s]   mean    (X+Y) =         4.91 um
[03/22 15:43:06   2967s] Total instances flipped for legalization: 30
[03/22 15:43:06   2967s] Summary Report:
[03/22 15:43:06   2967s] Instances move: 14480 (out of 39026 movable)
[03/22 15:43:06   2967s] Instances flipped: 30
[03/22 15:43:06   2967s] Mean displacement: 4.91 um
[03/22 15:43:06   2967s] Max displacement: 35.00 um (Instance: normalizer_inst/FE_RC_915_0) (417.8, 211.6) -> (445.6, 204.4)
[03/22 15:43:06   2967s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/22 15:43:06   2967s] Total instances moved : 14480
[03/22 15:43:06   2967s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.190, REAL:0.430, MEM:3470.3M
[03/22 15:43:06   2967s] Total net bbox length = 4.971e+05 (2.351e+05 2.620e+05) (ext = 2.680e+04)
[03/22 15:43:06   2967s] Runtime: CPU: 0:00:13.4 REAL: 0:00:06.0 MEM: 3470.3MB
[03/22 15:43:06   2967s] [CPU] RefinePlace/total (cpu=0:00:13.4, real=0:00:06.0, mem=3470.3MB) @(0:49:14 - 0:49:27).
[03/22 15:43:06   2967s] *** Finished refinePlace (0:49:27 mem=3470.3M) ***
[03/22 15:43:06   2967s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.5
[03/22 15:43:06   2967s] OPERPROF: Finished RefinePlace at level 1, CPU:13.410, REAL:5.496, MEM:3470.3M
[03/22 15:43:06   2967s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3470.3M
[03/22 15:43:06   2967s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.034, MEM:3470.3M
[03/22 15:43:06   2967s] Finished re-routing un-routed nets (0:00:00.1 3470.3M)
[03/22 15:43:06   2967s] 
[03/22 15:43:06   2967s] TotalInstCnt at stopUpdate before init: 39,026
[03/22 15:43:06   2967s] OPERPROF: Starting DPlace-Init at level 1, MEM:3470.3M
[03/22 15:43:06   2967s] z: 2, totalTracks: 1
[03/22 15:43:06   2967s] z: 4, totalTracks: 1
[03/22 15:43:06   2967s] z: 6, totalTracks: 1
[03/22 15:43:06   2967s] z: 8, totalTracks: 1
[03/22 15:43:06   2967s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:43:06   2968s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3470.3M
[03/22 15:43:06   2968s] OPERPROF:     Starting CMU at level 3, MEM:3470.3M
[03/22 15:43:06   2968s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3470.3M
[03/22 15:43:06   2968s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.094, MEM:3470.3M
[03/22 15:43:06   2968s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3470.3MB).
[03/22 15:43:06   2968s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.154, MEM:3470.3M
[03/22 15:43:07   2968s] 
[03/22 15:43:07   2968s] Density : 0.5340
[03/22 15:43:07   2968s] Max route overflow : 0.0000
[03/22 15:43:07   2968s] 
[03/22 15:43:07   2968s] TotalInstCnt at stopUpdate after init: 39,026
[03/22 15:43:07   2968s] 
[03/22 15:43:07   2968s] *** Finish Physical Update (cpu=0:00:15.3 real=0:00:07.0 mem=3470.3M) ***
[03/22 15:43:07   2968s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.3
[03/22 15:43:07   2968s] ** GigaOpt Optimizer WNS Slack -1.461 TNS Slack -33.424 Density 53.40
[03/22 15:43:07   2968s] Optimizer WNS Pass 2
[03/22 15:43:07   2968s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.461|-33.424|
|HEPG      |-1.461|-33.424|
|All Paths |-1.461|-33.424|
+----------+------+-------+

[03/22 15:43:07   2968s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3470.3M
[03/22 15:43:07   2968s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3470.3M
[03/22 15:43:07   2969s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:43:07   2969s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:43:07   2969s] Active Path Group: reg2cgate reg2reg  
[03/22 15:43:07   2969s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:43:07   2969s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:43:07   2969s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:43:07   2969s] |  -1.461|   -1.461| -33.424|  -33.424|    53.40%|   0:00:00.0| 3470.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:43:30   3130s] |  -1.445|   -1.445| -33.008|  -33.008|    53.48%|   0:00:23.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:31   3132s] |  -1.446|   -1.446| -32.881|  -32.881|    53.51%|   0:00:01.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:31   3134s] |  -1.439|   -1.439| -32.841|  -32.841|    53.52%|   0:00:00.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:35   3160s] |  -1.438|   -1.438| -32.803|  -32.803|    53.52%|   0:00:04.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:36   3165s] |  -1.438|   -1.438| -32.789|  -32.789|    53.52%|   0:00:01.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:36   3167s] |  -1.437|   -1.437| -32.691|  -32.691|    53.57%|   0:00:00.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:37   3171s] |  -1.436|   -1.436| -32.683|  -32.683|    53.57%|   0:00:01.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:38   3177s] |  -1.433|   -1.433| -32.575|  -32.575|    53.60%|   0:00:01.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:38   3178s] |  -1.433|   -1.433| -32.572|  -32.572|    53.60%|   0:00:00.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:39   3181s] |  -1.435|   -1.435| -32.555|  -32.555|    53.61%|   0:00:01.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:40   3183s] |  -1.430|   -1.430| -32.556|  -32.556|    53.62%|   0:00:01.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:40   3184s] |  -1.430|   -1.430| -32.542|  -32.542|    53.62%|   0:00:00.0| 3565.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:44   3199s] |  -1.430|   -1.430| -32.519|  -32.519|    53.63%|   0:00:04.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:44   3201s] |  -1.431|   -1.431| -32.500|  -32.500|    53.64%|   0:00:00.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:44   3201s] |  -1.426|   -1.426| -32.485|  -32.485|    53.64%|   0:00:00.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:47   3220s] |  -1.428|   -1.428| -32.386|  -32.386|    53.67%|   0:00:02.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:54   3250s] |  -1.435|   -1.435| -32.406|  -32.406|    53.91%|   0:00:07.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:54   3250s] |  -1.435|   -1.435| -32.406|  -32.406|    53.91%|   0:00:00.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:43:54   3250s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:43:54   3250s] 
[03/22 15:43:54   3250s] *** Finish Core Optimize Step (cpu=0:04:42 real=0:00:47.0 mem=3550.7M) ***
[03/22 15:43:54   3250s] Active Path Group: default 
[03/22 15:43:55   3251s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:43:55   3251s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:43:55   3251s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:43:55   3251s] |   0.001|   -1.435|   0.000|  -32.406|    53.91%|   0:00:01.0| 3550.7M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_30_/D               |
[03/22 15:43:55   3251s] |   0.009|   -1.435|   0.000|  -32.406|    53.91%|   0:00:00.0| 3550.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_27_/D           |
[03/22 15:43:55   3252s] |   0.013|   -1.435|   0.000|  -32.403|    53.91%|   0:00:00.0| 3569.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_19_/D           |
[03/22 15:43:56   3254s] |   0.015|   -1.435|   0.000|  -32.403|    53.92%|   0:00:01.0| 3607.9M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
[03/22 15:43:56   3254s] |   0.015|   -1.435|   0.000|  -32.403|    53.92%|   0:00:00.0| 3607.9M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
[03/22 15:43:56   3254s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:43:56   3254s] 
[03/22 15:43:56   3254s] *** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:02.0 mem=3607.9M) ***
[03/22 15:43:56   3254s] 
[03/22 15:43:56   3254s] *** Finished Optimize Step Cumulative (cpu=0:04:45 real=0:00:49.0 mem=3607.9M) ***
[03/22 15:43:56   3254s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.435|-32.403|
|HEPG      |-1.435|-32.403|
|All Paths |-1.435|-32.403|
+----------+------+-------+

[03/22 15:43:56   3254s] ** GigaOpt Optimizer WNS Slack -1.435 TNS Slack -32.403 Density 53.92
[03/22 15:43:56   3254s] Placement Snapshot: Density distribution:
[03/22 15:43:56   3254s] [1.00 -  +++]: 228 (23.73%)
[03/22 15:43:56   3254s] [0.95 - 1.00]: 9 (0.94%)
[03/22 15:43:56   3254s] [0.90 - 0.95]: 4 (0.42%)
[03/22 15:43:56   3254s] [0.85 - 0.90]: 7 (0.73%)
[03/22 15:43:56   3254s] [0.80 - 0.85]: 6 (0.62%)
[03/22 15:43:56   3254s] [0.75 - 0.80]: 8 (0.83%)
[03/22 15:43:56   3254s] [0.70 - 0.75]: 3 (0.31%)
[03/22 15:43:56   3254s] [0.65 - 0.70]: 6 (0.62%)
[03/22 15:43:56   3254s] [0.60 - 0.65]: 5 (0.52%)
[03/22 15:43:56   3254s] [0.55 - 0.60]: 10 (1.04%)
[03/22 15:43:56   3254s] [0.50 - 0.55]: 13 (1.35%)
[03/22 15:43:56   3254s] [0.45 - 0.50]: 11 (1.14%)
[03/22 15:43:56   3254s] [0.40 - 0.45]: 26 (2.71%)
[03/22 15:43:56   3254s] [0.35 - 0.40]: 73 (7.60%)
[03/22 15:43:56   3254s] [0.30 - 0.35]: 210 (21.85%)
[03/22 15:43:56   3254s] [0.25 - 0.30]: 195 (20.29%)
[03/22 15:43:56   3254s] [0.20 - 0.25]: 39 (4.06%)
[03/22 15:43:56   3254s] [0.15 - 0.20]: 37 (3.85%)
[03/22 15:43:56   3254s] [0.10 - 0.15]: 56 (5.83%)
[03/22 15:43:56   3254s] [0.05 - 0.10]: 13 (1.35%)
[03/22 15:43:56   3254s] [0.00 - 0.05]: 2 (0.21%)
[03/22 15:43:56   3254s] Begin: Area Reclaim Optimization
[03/22 15:43:56   3254s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:54:14.2/0:16:02.1 (3.4), mem = 3607.9M
[03/22 15:43:56   3254s] (I,S,L,T): WC_VIEW: 103.633, 27.4643, 1.26471, 132.362
[03/22 15:43:57   3255s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3607.9M
[03/22 15:43:57   3255s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:3607.9M
[03/22 15:43:58   3256s] Reclaim Optimization WNS Slack -1.435  TNS Slack -32.403 Density 53.92
[03/22 15:43:58   3256s] +----------+---------+--------+--------+------------+--------+
[03/22 15:43:58   3256s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 15:43:58   3256s] +----------+---------+--------+--------+------------+--------+
[03/22 15:43:58   3256s] |    53.92%|        -|  -1.435| -32.403|   0:00:00.0| 3607.9M|
[03/22 15:43:58   3256s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:43:59   3259s] |    53.91%|       20|  -1.434| -32.643|   0:00:01.0| 3607.9M|
[03/22 15:44:09   3287s] |    53.75%|      643|  -1.417| -32.455|   0:00:10.0| 3607.9M|
[03/22 15:44:09   3288s] |    53.75%|       11|  -1.417| -32.451|   0:00:00.0| 3607.9M|
[03/22 15:44:10   3288s] |    53.75%|        0|  -1.417| -32.451|   0:00:01.0| 3607.9M|
[03/22 15:44:10   3288s] +----------+---------+--------+--------+------------+--------+
[03/22 15:44:10   3288s] Reclaim Optimization End WNS Slack -1.417  TNS Slack -32.451 Density 53.75
[03/22 15:44:10   3288s] 
[03/22 15:44:10   3288s] ** Summary: Restruct = 0 Buffer Deletion = 11 Declone = 10 Resize = 510 **
[03/22 15:44:10   3288s] --------------------------------------------------------------
[03/22 15:44:10   3288s] |                                   | Total     | Sequential |
[03/22 15:44:10   3288s] --------------------------------------------------------------
[03/22 15:44:10   3288s] | Num insts resized                 |     499  |       1    |
[03/22 15:44:10   3288s] | Num insts undone                  |     144  |       0    |
[03/22 15:44:10   3288s] | Num insts Downsized               |     499  |       1    |
[03/22 15:44:10   3288s] | Num insts Samesized               |       0  |       0    |
[03/22 15:44:10   3288s] | Num insts Upsized                 |       0  |       0    |
[03/22 15:44:10   3288s] | Num multiple commits+uncommits    |      11  |       -    |
[03/22 15:44:10   3288s] --------------------------------------------------------------
[03/22 15:44:10   3288s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:44:10   3288s] Layer 7 has 193 constrained nets 
[03/22 15:44:10   3288s] **** End NDR-Layer Usage Statistics ****
[03/22 15:44:10   3288s] End: Core Area Reclaim Optimization (cpu = 0:00:34.7) (real = 0:00:14.0) **
[03/22 15:44:10   3289s] (I,S,L,T): WC_VIEW: 103.41, 27.2655, 1.25713, 131.933
[03/22 15:44:10   3289s] *** AreaOpt [finish] : cpu/real = 0:00:34.9/0:00:14.1 (2.5), totSession cpu/real = 0:54:49.2/0:16:16.3 (3.4), mem = 3607.9M
[03/22 15:44:10   3289s] 
[03/22 15:44:10   3289s] =============================================================================================
[03/22 15:44:10   3289s]  Step TAT Report for AreaOpt #5
[03/22 15:44:10   3289s] =============================================================================================
[03/22 15:44:10   3289s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:44:10   3289s] ---------------------------------------------------------------------------------------------
[03/22 15:44:10   3289s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:44:10   3289s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:44:10   3289s] [ OptSingleIteration     ]      4   0:00:00.4  (   2.9 % )     0:00:11.5 /  0:00:32.3    2.8
[03/22 15:44:10   3289s] [ OptGetWeight           ]    432   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:44:10   3289s] [ OptEval                ]    432   0:00:01.3  (   9.5 % )     0:00:01.3 /  0:00:07.9    5.8
[03/22 15:44:10   3289s] [ OptCommit              ]    432   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/22 15:44:10   3289s] [ IncrTimingUpdate       ]    184   0:00:08.6  (  61.1 % )     0:00:08.6 /  0:00:21.8    2.5
[03/22 15:44:10   3289s] [ PostCommitDelayUpdate  ]    493   0:00:00.4  (   2.8 % )     0:00:00.9 /  0:00:02.1    2.4
[03/22 15:44:10   3289s] [ IncrDelayCalc          ]    594   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:01.7    3.5
[03/22 15:44:10   3289s] [ MISC                   ]          0:00:02.4  (  16.9 % )     0:00:02.4 /  0:00:02.3    1.0
[03/22 15:44:10   3289s] ---------------------------------------------------------------------------------------------
[03/22 15:44:10   3289s]  AreaOpt #5 TOTAL                   0:00:14.1  ( 100.0 % )     0:00:14.1 /  0:00:34.9    2.5
[03/22 15:44:10   3289s] ---------------------------------------------------------------------------------------------
[03/22 15:44:10   3289s] 
[03/22 15:44:10   3289s] End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:14, mem=3476.94M, totSessionCpu=0:54:49).
[03/22 15:44:10   3289s] Placement Snapshot: Density distribution:
[03/22 15:44:10   3289s] [1.00 -  +++]: 228 (23.73%)
[03/22 15:44:10   3289s] [0.95 - 1.00]: 9 (0.94%)
[03/22 15:44:10   3289s] [0.90 - 0.95]: 4 (0.42%)
[03/22 15:44:10   3289s] [0.85 - 0.90]: 7 (0.73%)
[03/22 15:44:10   3289s] [0.80 - 0.85]: 6 (0.62%)
[03/22 15:44:10   3289s] [0.75 - 0.80]: 8 (0.83%)
[03/22 15:44:10   3289s] [0.70 - 0.75]: 3 (0.31%)
[03/22 15:44:10   3289s] [0.65 - 0.70]: 6 (0.62%)
[03/22 15:44:10   3289s] [0.60 - 0.65]: 5 (0.52%)
[03/22 15:44:10   3289s] [0.55 - 0.60]: 10 (1.04%)
[03/22 15:44:10   3289s] [0.50 - 0.55]: 13 (1.35%)
[03/22 15:44:10   3289s] [0.45 - 0.50]: 11 (1.14%)
[03/22 15:44:10   3289s] [0.40 - 0.45]: 26 (2.71%)
[03/22 15:44:10   3289s] [0.35 - 0.40]: 73 (7.60%)
[03/22 15:44:10   3289s] [0.30 - 0.35]: 213 (22.16%)
[03/22 15:44:10   3289s] [0.25 - 0.30]: 196 (20.40%)
[03/22 15:44:10   3289s] [0.20 - 0.25]: 38 (3.95%)
[03/22 15:44:10   3289s] [0.15 - 0.20]: 58 (6.04%)
[03/22 15:44:10   3289s] [0.10 - 0.15]: 41 (4.27%)
[03/22 15:44:10   3289s] [0.05 - 0.10]: 6 (0.62%)
[03/22 15:44:10   3289s] [0.00 - 0.05]: 0 (0.00%)
[03/22 15:44:10   3289s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.4
[03/22 15:44:10   3289s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3476.9M
[03/22 15:44:10   3289s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.045, MEM:3476.9M
[03/22 15:44:10   3289s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3476.9M
[03/22 15:44:10   3289s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3476.9M
[03/22 15:44:10   3289s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3476.9M
[03/22 15:44:10   3289s] OPERPROF:       Starting CMU at level 4, MEM:3476.9M
[03/22 15:44:10   3289s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:3476.9M
[03/22 15:44:10   3289s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.112, MEM:3476.9M
[03/22 15:44:10   3289s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.170, REAL:0.170, MEM:3476.9M
[03/22 15:44:10   3289s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.170, REAL:0.170, MEM:3476.9M
[03/22 15:44:10   3289s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.6
[03/22 15:44:10   3289s] OPERPROF: Starting RefinePlace at level 1, MEM:3476.9M
[03/22 15:44:10   3289s] *** Starting refinePlace (0:54:50 mem=3476.9M) ***
[03/22 15:44:10   3289s] Total net bbox length = 4.980e+05 (2.355e+05 2.624e+05) (ext = 2.680e+04)
[03/22 15:44:10   3289s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:44:10   3289s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:44:10   3289s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3476.9M
[03/22 15:44:10   3289s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3476.9M
[03/22 15:44:10   3289s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.022, MEM:3476.9M
[03/22 15:44:10   3289s] default core: bins with density > 0.750 = 32.42 % ( 332 / 1024 )
[03/22 15:44:10   3289s] Density distribution unevenness ratio = 28.102%
[03/22 15:44:10   3289s] RPlace IncrNP Skipped
[03/22 15:44:10   3289s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3476.9MB) @(0:54:50 - 0:54:50).
[03/22 15:44:10   3289s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.031, MEM:3476.9M
[03/22 15:44:10   3289s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:44:10   3289s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3476.9MB
[03/22 15:44:10   3289s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3476.9M
[03/22 15:44:10   3289s] Starting refinePlace ...
[03/22 15:44:11   3289s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:44:11   3289s]    Spread Effort: high, pre-route mode, useDDP on.
[03/22 15:44:11   3291s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3491.7MB) @(0:54:50 - 0:54:51).
[03/22 15:44:11   3291s] Move report: preRPlace moves 4921 insts, mean move: 0.54 um, max move: 4.00 um
[03/22 15:44:11   3291s] 	Max move on inst (normalizer_inst/U1105): (457.60, 226.00) --> (459.80, 227.80)
[03/22 15:44:11   3291s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND2D4
[03/22 15:44:11   3291s] Move report: Detail placement moves 4921 insts, mean move: 0.54 um, max move: 4.00 um
[03/22 15:44:11   3291s] 	Max move on inst (normalizer_inst/U1105): (457.60, 226.00) --> (459.80, 227.80)
[03/22 15:44:11   3291s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3491.7MB
[03/22 15:44:11   3291s] Statistics of distance of Instance movement in refine placement:
[03/22 15:44:11   3291s]   maximum (X+Y) =         4.00 um
[03/22 15:44:11   3291s]   inst (normalizer_inst/U1105) with max move: (457.6, 226) -> (459.8, 227.8)
[03/22 15:44:11   3291s]   mean    (X+Y) =         0.54 um
[03/22 15:44:11   3291s] Summary Report:
[03/22 15:44:11   3291s] Instances move: 4921 (out of 39082 movable)
[03/22 15:44:11   3291s] Instances flipped: 0
[03/22 15:44:11   3291s] Mean displacement: 0.54 um
[03/22 15:44:11   3291s] Max displacement: 4.00 um (Instance: normalizer_inst/U1105) (457.6, 226) -> (459.8, 227.8)
[03/22 15:44:11   3291s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND2D4
[03/22 15:44:11   3291s] Total instances moved : 4921
[03/22 15:44:11   3291s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.280, REAL:0.460, MEM:3491.7M
[03/22 15:44:11   3291s] Total net bbox length = 4.990e+05 (2.363e+05 2.627e+05) (ext = 2.681e+04)
[03/22 15:44:11   3291s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3491.7MB
[03/22 15:44:11   3291s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=3491.7MB) @(0:54:50 - 0:54:51).
[03/22 15:44:11   3291s] *** Finished refinePlace (0:54:51 mem=3491.7M) ***
[03/22 15:44:11   3291s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.6
[03/22 15:44:11   3291s] OPERPROF: Finished RefinePlace at level 1, CPU:1.450, REAL:0.635, MEM:3491.7M
[03/22 15:44:11   3291s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3491.7M
[03/22 15:44:11   3291s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.036, MEM:3491.7M
[03/22 15:44:11   3291s] Finished re-routing un-routed nets (0:00:00.0 3491.7M)
[03/22 15:44:11   3291s] 
[03/22 15:44:11   3291s] TotalInstCnt at stopUpdate before init: 39,082
[03/22 15:44:11   3291s] OPERPROF: Starting DPlace-Init at level 1, MEM:3491.7M
[03/22 15:44:11   3291s] z: 2, totalTracks: 1
[03/22 15:44:11   3291s] z: 4, totalTracks: 1
[03/22 15:44:11   3291s] z: 6, totalTracks: 1
[03/22 15:44:11   3291s] z: 8, totalTracks: 1
[03/22 15:44:11   3291s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:44:11   3291s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3491.7M
[03/22 15:44:11   3291s] OPERPROF:     Starting CMU at level 3, MEM:3491.7M
[03/22 15:44:11   3291s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:3491.7M
[03/22 15:44:11   3291s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:3491.7M
[03/22 15:44:11   3291s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3491.7MB).
[03/22 15:44:11   3291s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.173, MEM:3491.7M
[03/22 15:44:12   3292s] 
[03/22 15:44:12   3292s] Density : 0.5375
[03/22 15:44:12   3292s] Max route overflow : 0.0000
[03/22 15:44:12   3292s] 
[03/22 15:44:12   3292s] TotalInstCnt at stopUpdate after init: 39,082
[03/22 15:44:12   3292s] 
[03/22 15:44:12   3292s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=3491.7M) ***
[03/22 15:44:12   3292s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.4
[03/22 15:44:12   3292s] ** GigaOpt Optimizer WNS Slack -1.418 TNS Slack -32.497 Density 53.75
[03/22 15:44:12   3292s] Optimizer WNS Pass 3
[03/22 15:44:12   3292s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.418|-32.497|
|HEPG      |-1.418|-32.497|
|All Paths |-1.418|-32.497|
+----------+------+-------+

[03/22 15:44:12   3292s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3491.7M
[03/22 15:44:12   3292s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3491.7M
[03/22 15:44:12   3292s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:44:12   3292s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:44:12   3292s] Active Path Group: reg2cgate reg2reg  
[03/22 15:44:12   3292s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:44:12   3292s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:44:12   3292s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:44:13   3292s] |  -1.418|   -1.418| -32.497|  -32.497|    53.75%|   0:00:01.0| 3491.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:34   3415s] |  -1.416|   -1.416| -32.149|  -32.149|    53.83%|   0:00:21.0| 3683.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:35   3417s] |  -1.415|   -1.415| -32.139|  -32.139|    53.84%|   0:00:01.0| 3683.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:35   3419s] |  -1.415|   -1.415| -32.130|  -32.130|    53.85%|   0:00:00.0| 3683.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:46   3468s] |  -1.415|   -1.415| -32.404|  -32.404|    53.97%|   0:00:11.0| 3683.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:50   3477s] |  -1.415|   -1.415| -32.343|  -32.343|    53.97%|   0:00:04.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:51   3478s] |  -1.413|   -1.413| -32.309|  -32.309|    53.97%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:52   3482s] |  -1.412|   -1.412| -32.267|  -32.267|    53.97%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:52   3483s] |  -1.410|   -1.410| -32.251|  -32.251|    53.97%|   0:00:00.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:53   3485s] |  -1.410|   -1.410| -32.204|  -32.204|    53.97%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:53   3486s] |  -1.407|   -1.407| -32.156|  -32.156|    53.97%|   0:00:00.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:56   3494s] |  -1.406|   -1.406| -32.119|  -32.119|    53.98%|   0:00:03.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:58   3497s] |  -1.406|   -1.406| -32.104|  -32.104|    53.98%|   0:00:02.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:58   3498s] |  -1.406|   -1.406| -32.092|  -32.092|    53.98%|   0:00:00.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:44:59   3505s] |  -1.406|   -1.406| -32.096|  -32.096|    54.08%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:00   3510s] |  -1.407|   -1.407| -32.090|  -32.090|    54.16%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:01   3511s] |  -1.407|   -1.407| -32.082|  -32.082|    54.16%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:02   3515s] |  -1.406|   -1.406| -31.974|  -31.974|    54.21%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:03   3518s] |  -1.407|   -1.407| -31.999|  -31.999|    54.23%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:03   3518s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:45:03   3518s] 
[03/22 15:45:03   3518s] *** Finish Core Optimize Step (cpu=0:03:45 real=0:00:51.0 mem=3705.2M) ***
[03/22 15:45:03   3518s] Active Path Group: default 
[03/22 15:45:03   3518s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:45:03   3518s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:45:03   3518s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:45:03   3518s] |   0.002|   -1.407|   0.000|  -31.999|    54.23%|   0:00:00.0| 3705.2M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_23_/D               |
[03/22 15:45:04   3519s] |   0.009|   -1.407|   0.000|  -31.999|    54.24%|   0:00:01.0| 3705.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_64_/D           |
[03/22 15:45:04   3520s] |   0.012|   -1.407|   0.000|  -31.999|    54.24%|   0:00:00.0| 3705.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_64_/D           |
[03/22 15:45:04   3521s] |   0.015|   -1.407|   0.000|  -31.999|    54.24%|   0:00:00.0| 3705.2M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
[03/22 15:45:04   3521s] |   0.015|   -1.407|   0.000|  -31.999|    54.24%|   0:00:00.0| 3705.2M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
[03/22 15:45:04   3521s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:45:04   3521s] 
[03/22 15:45:04   3521s] *** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:01.0 mem=3705.2M) ***
[03/22 15:45:04   3521s] 
[03/22 15:45:04   3521s] *** Finished Optimize Step Cumulative (cpu=0:03:49 real=0:00:52.0 mem=3705.2M) ***
[03/22 15:45:04   3521s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.407|-31.999|
|HEPG      |-1.407|-31.999|
|All Paths |-1.407|-31.999|
+----------+------+-------+

[03/22 15:45:04   3521s] ** GigaOpt Optimizer WNS Slack -1.407 TNS Slack -31.999 Density 54.24
[03/22 15:45:04   3521s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.5
[03/22 15:45:04   3521s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3705.2M
[03/22 15:45:04   3521s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.039, MEM:3705.2M
[03/22 15:45:05   3521s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3705.2M
[03/22 15:45:05   3521s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3705.2M
[03/22 15:45:05   3521s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3705.2M
[03/22 15:45:05   3522s] OPERPROF:       Starting CMU at level 4, MEM:3705.2M
[03/22 15:45:05   3522s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.007, MEM:3705.2M
[03/22 15:45:05   3522s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.120, MEM:3705.2M
[03/22 15:45:05   3522s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.188, MEM:3705.2M
[03/22 15:45:05   3522s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.188, MEM:3705.2M
[03/22 15:45:05   3522s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.7
[03/22 15:45:05   3522s] OPERPROF: Starting RefinePlace at level 1, MEM:3705.2M
[03/22 15:45:05   3522s] *** Starting refinePlace (0:58:42 mem=3705.2M) ***
[03/22 15:45:05   3522s] Total net bbox length = 5.006e+05 (2.372e+05 2.634e+05) (ext = 2.681e+04)
[03/22 15:45:05   3522s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:45:05   3522s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:45:05   3522s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3705.2M
[03/22 15:45:05   3522s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3705.2M
[03/22 15:45:05   3522s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.022, MEM:3705.2M
[03/22 15:45:05   3522s] default core: bins with density > 0.750 = 32.62 % ( 334 / 1024 )
[03/22 15:45:05   3522s] Density distribution unevenness ratio = 28.138%
[03/22 15:45:05   3522s] RPlace IncrNP: Rollback Lev = -3
[03/22 15:45:05   3522s] RPlace: Density =1.157778, incremental np is triggered.
[03/22 15:45:05   3522s] OPERPROF:     Starting spMPad at level 3, MEM:3705.2M
[03/22 15:45:05   3522s] OPERPROF:       Starting spContextMPad at level 4, MEM:3705.2M
[03/22 15:45:05   3522s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3705.2M
[03/22 15:45:05   3522s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.012, MEM:3705.2M
[03/22 15:45:05   3522s] nrCritNet: 2.00% ( 820 / 41046 ) cutoffSlk: -1418.1ps stdDelay: 14.5ps
[03/22 15:45:05   3522s] incrNP running in 8 threads.
[03/22 15:45:05   3522s] OPERPROF:     Starting npMain at level 3, MEM:3705.2M
[03/22 15:45:05   3522s] incrNP th 1.000, 0.100
[03/22 15:45:06   3523s] limitMaxMove -1, priorityInstMaxMove 7
[03/22 15:45:06   3523s] SP #FI/SF FL/PI 0/25206 13885/103
[03/22 15:45:06   3523s] OPERPROF:       Starting npPlace at level 4, MEM:3801.2M
[03/22 15:45:06   3523s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 15:45:06   3523s] No instances found in the vector
[03/22 15:45:06   3523s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3801.2M, DRC: 0)
[03/22 15:45:06   3523s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:45:08   3528s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 15:45:08   3528s] No instances found in the vector
[03/22 15:45:08   3528s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3961.2M, DRC: 0)
[03/22 15:45:08   3528s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:45:09   3531s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 15:45:09   3531s] No instances found in the vector
[03/22 15:45:09   3531s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3961.2M, DRC: 0)
[03/22 15:45:09   3531s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:45:10   3536s] OPERPROF:       Finished npPlace at level 4, CPU:12.940, REAL:4.645, MEM:3833.2M
[03/22 15:45:10   3536s] OPERPROF:     Finished npMain at level 3, CPU:13.760, REAL:5.235, MEM:3705.2M
[03/22 15:45:10   3536s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3705.2M
[03/22 15:45:10   3536s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.041, MEM:3705.2M
[03/22 15:45:10   3536s] default core: bins with density > 0.750 = 35.06 % ( 359 / 1024 )
[03/22 15:45:10   3536s] Density distribution unevenness ratio = 28.089%
[03/22 15:45:10   3536s] RPlace postIncrNP: Density = 1.157778 -> 0.964444.
[03/22 15:45:10   3536s] RPlace postIncrNP Info: Density distribution changes:
[03/22 15:45:10   3536s] [1.10+      ] :	 1 (0.10%) -> 0 (0.00%)
[03/22 15:45:10   3536s] [1.05 - 1.10] :	 2 (0.20%) -> 0 (0.00%)
[03/22 15:45:10   3536s] [1.00 - 1.05] :	 8 (0.78%) -> 0 (0.00%)
[03/22 15:45:10   3536s] [0.95 - 1.00] :	 25 (2.44%) -> 3 (0.29%)
[03/22 15:45:10   3536s] [0.90 - 0.95] :	 54 (5.27%) -> 40 (3.91%)
[03/22 15:45:10   3536s] [0.85 - 0.90] :	 25 (2.44%) -> 83 (8.11%)
[03/22 15:45:10   3536s] [0.80 - 0.85] :	 31 (3.03%) -> 49 (4.79%)
[03/22 15:45:10   3536s] [CPU] RefinePlace/IncrNP (cpu=0:00:14.1, real=0:00:05.0, mem=3705.2MB) @(0:58:42 - 0:58:56).
[03/22 15:45:10   3536s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:14.130, REAL:5.623, MEM:3705.2M
[03/22 15:45:10   3536s] Move report: incrNP moves 13816 insts, mean move: 3.74 um, max move: 46.80 um
[03/22 15:45:10   3536s] 	Max move on inst (normalizer_inst/FE_RC_1008_0): (350.00, 222.40) --> (377.00, 242.20)
[03/22 15:45:10   3536s] Move report: Timing Driven Placement moves 13816 insts, mean move: 3.74 um, max move: 46.80 um
[03/22 15:45:10   3536s] 	Max move on inst (normalizer_inst/FE_RC_1008_0): (350.00, 222.40) --> (377.00, 242.20)
[03/22 15:45:10   3536s] 	Runtime: CPU: 0:00:14.2 REAL: 0:00:05.0 MEM: 3705.2MB
[03/22 15:45:10   3536s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3705.2M
[03/22 15:45:10   3536s] Starting refinePlace ...
[03/22 15:45:11   3536s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:45:11   3536s]    Spread Effort: high, pre-route mode, useDDP on.
[03/22 15:45:11   3538s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:01.0, mem=3705.2MB) @(0:58:56 - 0:58:58).
[03/22 15:45:11   3538s] Move report: preRPlace moves 6691 insts, mean move: 0.47 um, max move: 3.60 um
[03/22 15:45:11   3538s] 	Max move on inst (core2_inst/psum_mem_instance/U434): (386.00, 103.60) --> (387.80, 105.40)
[03/22 15:45:11   3538s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
[03/22 15:45:11   3538s] Move report: Detail placement moves 6691 insts, mean move: 0.47 um, max move: 3.60 um
[03/22 15:45:11   3538s] 	Max move on inst (core2_inst/psum_mem_instance/U434): (386.00, 103.60) --> (387.80, 105.40)
[03/22 15:45:11   3538s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3705.2MB
[03/22 15:45:11   3538s] Statistics of distance of Instance movement in refine placement:
[03/22 15:45:11   3538s]   maximum (X+Y) =        46.80 um
[03/22 15:45:11   3538s]   inst (normalizer_inst/FE_RC_1008_0) with max move: (350, 222.4) -> (377, 242.2)
[03/22 15:45:11   3538s]   mean    (X+Y) =         3.62 um
[03/22 15:45:11   3538s] Total instances flipped for legalization: 20
[03/22 15:45:11   3538s] Summary Report:
[03/22 15:45:11   3538s] Instances move: 14476 (out of 39194 movable)
[03/22 15:45:11   3538s] Instances flipped: 20
[03/22 15:45:11   3538s] Mean displacement: 3.62 um
[03/22 15:45:11   3538s] Max displacement: 46.80 um (Instance: normalizer_inst/FE_RC_1008_0) (350, 222.4) -> (377, 242.2)
[03/22 15:45:11   3538s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/22 15:45:11   3538s] Total instances moved : 14476
[03/22 15:45:11   3538s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.690, REAL:0.679, MEM:3705.2M
[03/22 15:45:11   3538s] Total net bbox length = 5.030e+05 (2.384e+05 2.646e+05) (ext = 2.682e+04)
[03/22 15:45:11   3538s] Runtime: CPU: 0:00:16.0 REAL: 0:00:06.0 MEM: 3705.2MB
[03/22 15:45:11   3538s] [CPU] RefinePlace/total (cpu=0:00:16.0, real=0:00:06.0, mem=3705.2MB) @(0:58:42 - 0:58:58).
[03/22 15:45:11   3538s] *** Finished refinePlace (0:58:58 mem=3705.2M) ***
[03/22 15:45:11   3538s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.7
[03/22 15:45:11   3538s] OPERPROF: Finished RefinePlace at level 1, CPU:16.010, REAL:6.494, MEM:3705.2M
[03/22 15:45:11   3538s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3705.2M
[03/22 15:45:12   3538s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.040, MEM:3705.2M
[03/22 15:45:12   3538s] Finished re-routing un-routed nets (0:00:00.2 3705.2M)
[03/22 15:45:12   3538s] 
[03/22 15:45:12   3540s] TotalInstCnt at stopUpdate before init: 39,194
[03/22 15:45:12   3540s] OPERPROF: Starting DPlace-Init at level 1, MEM:3705.2M
[03/22 15:45:12   3540s] z: 2, totalTracks: 1
[03/22 15:45:12   3540s] z: 4, totalTracks: 1
[03/22 15:45:12   3540s] z: 6, totalTracks: 1
[03/22 15:45:12   3540s] z: 8, totalTracks: 1
[03/22 15:45:12   3540s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:45:12   3540s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3705.2M
[03/22 15:45:12   3540s] OPERPROF:     Starting CMU at level 3, MEM:3705.2M
[03/22 15:45:12   3540s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:3705.2M
[03/22 15:45:12   3540s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:3705.2M
[03/22 15:45:12   3540s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3705.2MB).
[03/22 15:45:12   3540s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.171, MEM:3705.2M
[03/22 15:45:13   3540s] 
[03/22 15:45:13   3540s] Density : 0.5424
[03/22 15:45:13   3540s] Max route overflow : 0.0000
[03/22 15:45:13   3540s] 
[03/22 15:45:13   3540s] TotalInstCnt at stopUpdate after init: 39,194
[03/22 15:45:13   3540s] 
[03/22 15:45:13   3540s] *** Finish Physical Update (cpu=0:00:19.1 real=0:00:09.0 mem=3705.2M) ***
[03/22 15:45:13   3540s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.5
[03/22 15:45:13   3541s] ** GigaOpt Optimizer WNS Slack -1.427 TNS Slack -32.534 Density 54.24
[03/22 15:45:13   3541s] Skipped Place ECO bump recovery (WNS opt)
[03/22 15:45:13   3541s] Optimizer WNS Pass 4
[03/22 15:45:13   3541s] OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.427|-32.534|
|HEPG      |-1.427|-32.534|
|All Paths |-1.427|-32.534|
+----------+------+-------+

[03/22 15:45:13   3541s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3705.2M
[03/22 15:45:13   3541s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3705.2M
[03/22 15:45:14   3541s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:45:14   3541s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:45:14   3541s] Active Path Group: reg2cgate reg2reg  
[03/22 15:45:14   3541s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:45:14   3541s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:45:14   3541s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:45:14   3542s] |  -1.427|   -1.427| -32.534|  -32.534|    54.24%|   0:00:00.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:45:27   3620s] |  -1.407|   -1.407| -32.271|  -32.271|    54.27%|   0:00:13.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:29   3631s] |  -1.401|   -1.401| -32.188|  -32.188|    54.29%|   0:00:02.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:32   3652s] |  -1.401|   -1.401| -32.155|  -32.155|    54.29%|   0:00:03.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:32   3653s] |  -1.400|   -1.400| -32.094|  -32.094|    54.30%|   0:00:00.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:33   3658s] |  -1.399|   -1.399| -32.051|  -32.051|    54.32%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:33   3659s] |  -1.395|   -1.395| -32.009|  -32.009|    54.33%|   0:00:00.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:36   3677s] |  -1.394|   -1.394| -31.983|  -31.983|    54.33%|   0:00:03.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:38   3697s] |  -1.394|   -1.394| -31.964|  -31.964|    54.32%|   0:00:02.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:39   3698s] |  -1.394|   -1.394| -31.940|  -31.940|    54.32%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:39   3700s] |  -1.391|   -1.391| -31.854|  -31.854|    54.36%|   0:00:00.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:45:40   3702s] |  -1.391|   -1.391| -31.848|  -31.848|    54.36%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:45:41   3704s] |  -1.389|   -1.389| -31.787|  -31.787|    54.39%|   0:00:01.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:45:41   3705s] |  -1.389|   -1.389| -31.780|  -31.780|    54.39%|   0:00:00.0| 3705.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:45:48   3718s] |  -1.385|   -1.385| -31.785|  -31.785|    54.42%|   0:00:07.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:45:49   3722s] |  -1.385|   -1.385| -31.726|  -31.726|    54.45%|   0:00:01.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:45:52   3736s] |  -1.384|   -1.384| -31.680|  -31.680|    54.48%|   0:00:03.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:53   3738s] |  -1.383|   -1.383| -31.669|  -31.669|    54.50%|   0:00:01.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:45:53   3741s] |  -1.381|   -1.381| -31.589|  -31.589|    54.51%|   0:00:00.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:45:54   3742s] |  -1.380|   -1.380| -31.588|  -31.588|    54.51%|   0:00:01.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:45:55   3745s] |  -1.379|   -1.379| -31.564|  -31.564|    54.53%|   0:00:01.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:56   3750s] |  -1.376|   -1.376| -31.531|  -31.531|    54.54%|   0:00:01.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:45:56   3751s] |  -1.376|   -1.376| -31.531|  -31.531|    54.54%|   0:00:00.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:45:57   3753s] |  -1.375|   -1.375| -31.448|  -31.448|    54.56%|   0:00:01.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:58   3760s] |  -1.373|   -1.373| -31.428|  -31.428|    54.58%|   0:00:01.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:58   3761s] |  -1.373|   -1.373| -31.422|  -31.422|    54.58%|   0:00:00.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:45:59   3765s] |  -1.372|   -1.372| -31.366|  -31.366|    54.60%|   0:00:01.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:46:06   3799s] |  -1.378|   -1.378| -31.716|  -31.716|    54.83%|   0:00:07.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:46:08   3807s] |  -1.380|   -1.380| -31.754|  -31.754|    54.94%|   0:00:02.0| 3784.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:46:08   3807s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:46:08   3807s] 
[03/22 15:46:08   3807s] *** Finish Core Optimize Step (cpu=0:04:26 real=0:00:54.0 mem=3784.3M) ***
[03/22 15:46:08   3807s] 
[03/22 15:46:08   3807s] *** Finished Optimize Step Cumulative (cpu=0:04:26 real=0:00:54.0 mem=3784.3M) ***
[03/22 15:46:08   3807s] OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.380|-31.754|
|HEPG      |-1.380|-31.754|
|All Paths |-1.380|-31.754|
+----------+------+-------+

[03/22 15:46:08   3807s] ** GigaOpt Optimizer WNS Slack -1.380 TNS Slack -31.754 Density 54.94
[03/22 15:46:08   3807s] Placement Snapshot: Density distribution:
[03/22 15:46:08   3807s] [1.00 -  +++]: 228 (23.73%)
[03/22 15:46:08   3807s] [0.95 - 1.00]: 9 (0.94%)
[03/22 15:46:08   3807s] [0.90 - 0.95]: 3 (0.31%)
[03/22 15:46:08   3807s] [0.85 - 0.90]: 7 (0.73%)
[03/22 15:46:08   3807s] [0.80 - 0.85]: 7 (0.73%)
[03/22 15:46:08   3807s] [0.75 - 0.80]: 8 (0.83%)
[03/22 15:46:08   3807s] [0.70 - 0.75]: 3 (0.31%)
[03/22 15:46:08   3807s] [0.65 - 0.70]: 6 (0.62%)
[03/22 15:46:08   3807s] [0.60 - 0.65]: 4 (0.42%)
[03/22 15:46:08   3807s] [0.55 - 0.60]: 10 (1.04%)
[03/22 15:46:08   3807s] [0.50 - 0.55]: 12 (1.25%)
[03/22 15:46:08   3807s] [0.45 - 0.50]: 9 (0.94%)
[03/22 15:46:08   3807s] [0.40 - 0.45]: 25 (2.60%)
[03/22 15:46:08   3807s] [0.35 - 0.40]: 67 (6.97%)
[03/22 15:46:08   3807s] [0.30 - 0.35]: 197 (20.50%)
[03/22 15:46:08   3807s] [0.25 - 0.30]: 188 (19.56%)
[03/22 15:46:08   3807s] [0.20 - 0.25]: 40 (4.16%)
[03/22 15:46:08   3807s] [0.15 - 0.20]: 28 (2.91%)
[03/22 15:46:08   3807s] [0.10 - 0.15]: 59 (6.14%)
[03/22 15:46:08   3807s] [0.05 - 0.10]: 40 (4.16%)
[03/22 15:46:08   3807s] [0.00 - 0.05]: 11 (1.14%)
[03/22 15:46:08   3807s] Begin: Area Reclaim Optimization
[03/22 15:46:08   3807s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:03:27.4/0:18:14.2 (3.5), mem = 3784.3M
[03/22 15:46:08   3807s] (I,S,L,T): WC_VIEW: 105.266, 29.0521, 1.3062, 135.624
[03/22 15:46:09   3808s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3784.3M
[03/22 15:46:09   3808s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3784.3M
[03/22 15:46:10   3809s] Reclaim Optimization WNS Slack -1.380  TNS Slack -31.754 Density 54.94
[03/22 15:46:10   3809s] +----------+---------+--------+--------+------------+--------+
[03/22 15:46:10   3809s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 15:46:10   3809s] +----------+---------+--------+--------+------------+--------+
[03/22 15:46:10   3809s] |    54.94%|        -|  -1.380| -31.754|   0:00:00.0| 3784.3M|
[03/22 15:46:10   3809s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:46:11   3812s] |    54.92%|       23|  -1.385| -31.694|   0:00:01.0| 3784.3M|
[03/22 15:46:22   3842s] |    54.67%|      916|  -1.364| -31.236|   0:00:11.0| 3784.3M|
[03/22 15:46:22   3843s] |    54.67%|        5|  -1.364| -31.236|   0:00:00.0| 3784.3M|
[03/22 15:46:22   3843s] |    54.67%|        0|  -1.364| -31.236|   0:00:00.0| 3784.3M|
[03/22 15:46:22   3843s] +----------+---------+--------+--------+------------+--------+
[03/22 15:46:22   3843s] Reclaim Optimization End WNS Slack -1.364  TNS Slack -31.236 Density 54.67
[03/22 15:46:22   3843s] 
[03/22 15:46:22   3843s] ** Summary: Restruct = 0 Buffer Deletion = 20 Declone = 4 Resize = 732 **
[03/22 15:46:22   3843s] --------------------------------------------------------------
[03/22 15:46:22   3843s] |                                   | Total     | Sequential |
[03/22 15:46:22   3843s] --------------------------------------------------------------
[03/22 15:46:22   3843s] | Num insts resized                 |     727  |       0    |
[03/22 15:46:22   3843s] | Num insts undone                  |     189  |       0    |
[03/22 15:46:22   3843s] | Num insts Downsized               |     727  |       0    |
[03/22 15:46:22   3843s] | Num insts Samesized               |       0  |       0    |
[03/22 15:46:22   3843s] | Num insts Upsized                 |       0  |       0    |
[03/22 15:46:22   3843s] | Num multiple commits+uncommits    |       5  |       -    |
[03/22 15:46:22   3843s] --------------------------------------------------------------
[03/22 15:46:22   3843s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:46:22   3843s] Layer 7 has 208 constrained nets 
[03/22 15:46:22   3843s] **** End NDR-Layer Usage Statistics ****
[03/22 15:46:22   3843s] End: Core Area Reclaim Optimization (cpu = 0:00:36.6) (real = 0:00:14.0) **
[03/22 15:46:22   3844s] (I,S,L,T): WC_VIEW: 104.901, 28.7526, 1.2943, 134.948
[03/22 15:46:22   3844s] *** AreaOpt [finish] : cpu/real = 0:00:36.8/0:00:14.5 (2.5), totSession cpu/real = 1:04:04.2/0:18:28.7 (3.5), mem = 3784.3M
[03/22 15:46:22   3844s] 
[03/22 15:46:22   3844s] =============================================================================================
[03/22 15:46:22   3844s]  Step TAT Report for AreaOpt #6
[03/22 15:46:22   3844s] =============================================================================================
[03/22 15:46:22   3844s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:46:22   3844s] ---------------------------------------------------------------------------------------------
[03/22 15:46:22   3844s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:46:22   3844s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    6.8
[03/22 15:46:22   3844s] [ OptSingleIteration     ]      4   0:00:00.4  (   2.6 % )     0:00:12.0 /  0:00:34.3    2.9
[03/22 15:46:22   3844s] [ OptGetWeight           ]    435   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.3
[03/22 15:46:22   3844s] [ OptEval                ]    435   0:00:01.3  (   9.0 % )     0:00:01.3 /  0:00:07.9    6.0
[03/22 15:46:22   3844s] [ OptCommit              ]    435   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.1    0.7
[03/22 15:46:22   3844s] [ IncrTimingUpdate       ]    193   0:00:09.2  (  63.2 % )     0:00:09.2 /  0:00:23.4    2.5
[03/22 15:46:22   3844s] [ PostCommitDelayUpdate  ]    506   0:00:00.4  (   2.9 % )     0:00:00.9 /  0:00:02.5    2.7
[03/22 15:46:22   3844s] [ IncrDelayCalc          ]    637   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:02.1    4.3
[03/22 15:46:22   3844s] [ MISC                   ]          0:00:02.3  (  15.6 % )     0:00:02.3 /  0:00:02.2    1.0
[03/22 15:46:22   3844s] ---------------------------------------------------------------------------------------------
[03/22 15:46:22   3844s]  AreaOpt #6 TOTAL                   0:00:14.5  ( 100.0 % )     0:00:14.5 /  0:00:36.8    2.5
[03/22 15:46:22   3844s] ---------------------------------------------------------------------------------------------
[03/22 15:46:22   3844s] 
[03/22 15:46:23   3844s] End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:14, mem=3609.32M, totSessionCpu=1:04:04).
[03/22 15:46:23   3844s] Placement Snapshot: Density distribution:
[03/22 15:46:23   3844s] [1.00 -  +++]: 228 (23.73%)
[03/22 15:46:23   3844s] [0.95 - 1.00]: 9 (0.94%)
[03/22 15:46:23   3844s] [0.90 - 0.95]: 3 (0.31%)
[03/22 15:46:23   3844s] [0.85 - 0.90]: 7 (0.73%)
[03/22 15:46:23   3844s] [0.80 - 0.85]: 7 (0.73%)
[03/22 15:46:23   3844s] [0.75 - 0.80]: 8 (0.83%)
[03/22 15:46:23   3844s] [0.70 - 0.75]: 3 (0.31%)
[03/22 15:46:23   3844s] [0.65 - 0.70]: 6 (0.62%)
[03/22 15:46:23   3844s] [0.60 - 0.65]: 4 (0.42%)
[03/22 15:46:23   3844s] [0.55 - 0.60]: 10 (1.04%)
[03/22 15:46:23   3844s] [0.50 - 0.55]: 12 (1.25%)
[03/22 15:46:23   3844s] [0.45 - 0.50]: 9 (0.94%)
[03/22 15:46:23   3844s] [0.40 - 0.45]: 25 (2.60%)
[03/22 15:46:23   3844s] [0.35 - 0.40]: 67 (6.97%)
[03/22 15:46:23   3844s] [0.30 - 0.35]: 199 (20.71%)
[03/22 15:46:23   3844s] [0.25 - 0.30]: 187 (19.46%)
[03/22 15:46:23   3844s] [0.20 - 0.25]: 41 (4.27%)
[03/22 15:46:23   3844s] [0.15 - 0.20]: 42 (4.37%)
[03/22 15:46:23   3844s] [0.10 - 0.15]: 63 (6.56%)
[03/22 15:46:23   3844s] [0.05 - 0.10]: 28 (2.91%)
[03/22 15:46:23   3844s] [0.00 - 0.05]: 3 (0.31%)
[03/22 15:46:23   3844s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.6
[03/22 15:46:23   3844s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.038, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF:       Starting CMU at level 4, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.107, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.160, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.161, MEM:3609.3M
[03/22 15:46:23   3844s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.8
[03/22 15:46:23   3844s] OPERPROF: Starting RefinePlace at level 1, MEM:3609.3M
[03/22 15:46:23   3844s] *** Starting refinePlace (1:04:05 mem=3609.3M) ***
[03/22 15:46:23   3844s] Total net bbox length = 5.039e+05 (2.389e+05 2.649e+05) (ext = 2.682e+04)
[03/22 15:46:23   3844s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:46:23   3844s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:46:23   3844s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.022, MEM:3609.3M
[03/22 15:46:23   3844s] default core: bins with density > 0.750 = 34.96 % ( 358 / 1024 )
[03/22 15:46:23   3844s] Density distribution unevenness ratio = 28.118%
[03/22 15:46:23   3844s] RPlace IncrNP: Rollback Lev = -3
[03/22 15:46:23   3844s] RPlace: Density =1.026667, incremental np is triggered.
[03/22 15:46:23   3844s] OPERPROF:     Starting spMPad at level 3, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF:       Starting spContextMPad at level 4, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3609.3M
[03/22 15:46:23   3844s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.008, MEM:3609.3M
[03/22 15:46:23   3845s] nrCritNet: 1.90% ( 779 / 41099 ) cutoffSlk: -1381.0ps stdDelay: 14.5ps
[03/22 15:46:23   3845s] incrNP running in 8 threads.
[03/22 15:46:23   3845s] OPERPROF:     Starting npMain at level 3, MEM:3609.3M
[03/22 15:46:23   3845s] incrNP th 1.000, 0.100
[03/22 15:46:24   3845s] limitMaxMove -1, priorityInstMaxMove 7
[03/22 15:46:24   3845s] SP #FI/SF FL/PI 0/30733 8489/25
[03/22 15:46:24   3845s] OPERPROF:       Starting npPlace at level 4, MEM:3721.4M
[03/22 15:46:24   3845s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 15:46:24   3845s] No instances found in the vector
[03/22 15:46:24   3845s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3741.4M, DRC: 0)
[03/22 15:46:24   3845s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:46:25   3849s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 15:46:25   3849s] No instances found in the vector
[03/22 15:46:25   3849s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3904.5M, DRC: 0)
[03/22 15:46:25   3849s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:46:26   3851s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 15:46:26   3851s] No instances found in the vector
[03/22 15:46:26   3851s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3904.5M, DRC: 0)
[03/22 15:46:26   3851s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:46:27   3854s] OPERPROF:       Finished npPlace at level 4, CPU:8.680, REAL:3.410, MEM:3776.5M
[03/22 15:46:27   3854s] OPERPROF:     Finished npMain at level 3, CPU:9.450, REAL:3.941, MEM:3648.5M
[03/22 15:46:27   3854s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3648.5M
[03/22 15:46:27   3854s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.021, MEM:3648.5M
[03/22 15:46:27   3854s] default core: bins with density > 0.750 = 36.91 % ( 378 / 1024 )
[03/22 15:46:27   3854s] Density distribution unevenness ratio = 28.041%
[03/22 15:46:27   3854s] RPlace postIncrNP: Density = 1.026667 -> 0.997778.
[03/22 15:46:27   3854s] RPlace postIncrNP Info: Density distribution changes:
[03/22 15:46:27   3854s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:46:27   3854s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:46:27   3854s] [1.00 - 1.05] :	 3 (0.29%) -> 0 (0.00%)
[03/22 15:46:27   3854s] [0.95 - 1.00] :	 26 (2.54%) -> 12 (1.17%)
[03/22 15:46:27   3854s] [0.90 - 0.95] :	 60 (5.86%) -> 46 (4.49%)
[03/22 15:46:27   3854s] [0.85 - 0.90] :	 45 (4.39%) -> 79 (7.71%)
[03/22 15:46:27   3854s] [0.80 - 0.85] :	 43 (4.20%) -> 60 (5.86%)
[03/22 15:46:27   3854s] [CPU] RefinePlace/IncrNP (cpu=0:00:09.8, real=0:00:04.0, mem=3648.5MB) @(1:04:05 - 1:04:15).
[03/22 15:46:27   3854s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:9.780, REAL:4.277, MEM:3648.5M
[03/22 15:46:27   3854s] Move report: incrNP moves 8355 insts, mean move: 3.41 um, max move: 31.40 um
[03/22 15:46:27   3854s] 	Max move on inst (normalizer_inst/FE_RC_1489_0): (412.60, 200.80) --> (435.00, 191.80)
[03/22 15:46:27   3854s] Move report: Timing Driven Placement moves 8355 insts, mean move: 3.41 um, max move: 31.40 um
[03/22 15:46:27   3854s] 	Max move on inst (normalizer_inst/FE_RC_1489_0): (412.60, 200.80) --> (435.00, 191.80)
[03/22 15:46:27   3854s] 	Runtime: CPU: 0:00:09.8 REAL: 0:00:04.0 MEM: 3648.5MB
[03/22 15:46:27   3854s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3648.5M
[03/22 15:46:27   3854s] Starting refinePlace ...
[03/22 15:46:27   3854s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:46:27   3854s]    Spread Effort: high, pre-route mode, useDDP on.
[03/22 15:46:28   3855s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3648.5MB) @(1:04:15 - 1:04:16).
[03/22 15:46:28   3855s] Move report: preRPlace moves 6315 insts, mean move: 0.51 um, max move: 5.00 um
[03/22 15:46:28   3855s] 	Max move on inst (normalizer_inst/U10533): (370.40, 251.20) --> (369.00, 247.60)
[03/22 15:46:28   3855s] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
[03/22 15:46:28   3855s] Move report: Detail placement moves 6315 insts, mean move: 0.51 um, max move: 5.00 um
[03/22 15:46:28   3855s] 	Max move on inst (normalizer_inst/U10533): (370.40, 251.20) --> (369.00, 247.60)
[03/22 15:46:28   3855s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3648.5MB
[03/22 15:46:28   3855s] Statistics of distance of Instance movement in refine placement:
[03/22 15:46:28   3855s]   maximum (X+Y) =        31.20 um
[03/22 15:46:28   3855s]   inst (normalizer_inst/FE_RC_1489_0) with max move: (412.6, 200.8) -> (434.8, 191.8)
[03/22 15:46:28   3855s]   mean    (X+Y) =         2.65 um
[03/22 15:46:28   3855s] Total instances flipped for legalization: 14
[03/22 15:46:28   3855s] Summary Report:
[03/22 15:46:28   3855s] Instances move: 11477 (out of 39247 movable)
[03/22 15:46:28   3855s] Instances flipped: 14
[03/22 15:46:28   3855s] Mean displacement: 2.65 um
[03/22 15:46:28   3855s] Max displacement: 31.20 um (Instance: normalizer_inst/FE_RC_1489_0) (412.6, 200.8) -> (434.8, 191.8)
[03/22 15:46:28   3855s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/22 15:46:28   3855s] Total instances moved : 11477
[03/22 15:46:28   3855s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.250, REAL:0.499, MEM:3648.5M
[03/22 15:46:28   3855s] Total net bbox length = 5.060e+05 (2.402e+05 2.658e+05) (ext = 2.682e+04)
[03/22 15:46:28   3855s] Runtime: CPU: 0:00:11.2 REAL: 0:00:05.0 MEM: 3648.5MB
[03/22 15:46:28   3855s] [CPU] RefinePlace/total (cpu=0:00:11.2, real=0:00:05.0, mem=3648.5MB) @(1:04:05 - 1:04:16).
[03/22 15:46:28   3855s] *** Finished refinePlace (1:04:16 mem=3648.5M) ***
[03/22 15:46:28   3855s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.8
[03/22 15:46:28   3855s] OPERPROF: Finished RefinePlace at level 1, CPU:11.180, REAL:4.915, MEM:3648.5M
[03/22 15:46:28   3856s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3648.5M
[03/22 15:46:28   3856s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.032, MEM:3648.5M
[03/22 15:46:28   3856s] Finished re-routing un-routed nets (0:00:00.1 3648.5M)
[03/22 15:46:28   3856s] 
[03/22 15:46:28   3856s] TotalInstCnt at stopUpdate before init: 39,247
[03/22 15:46:28   3856s] OPERPROF: Starting DPlace-Init at level 1, MEM:3648.5M
[03/22 15:46:28   3856s] z: 2, totalTracks: 1
[03/22 15:46:28   3856s] z: 4, totalTracks: 1
[03/22 15:46:28   3856s] z: 6, totalTracks: 1
[03/22 15:46:28   3856s] z: 8, totalTracks: 1
[03/22 15:46:28   3856s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:46:28   3856s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3648.5M
[03/22 15:46:28   3857s] OPERPROF:     Starting CMU at level 3, MEM:3648.5M
[03/22 15:46:28   3857s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:3648.5M
[03/22 15:46:28   3857s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.096, MEM:3648.5M
[03/22 15:46:28   3857s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3648.5MB).
[03/22 15:46:28   3857s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.154, MEM:3648.5M
[03/22 15:46:29   3857s] 
[03/22 15:46:29   3857s] Density : 0.5467
[03/22 15:46:29   3857s] Max route overflow : 0.0000
[03/22 15:46:29   3857s] 
[03/22 15:46:29   3857s] TotalInstCnt at stopUpdate after init: 39,247
[03/22 15:46:29   3857s] 
[03/22 15:46:29   3857s] *** Finish Physical Update (cpu=0:00:13.2 real=0:00:06.0 mem=3648.5M) ***
[03/22 15:46:29   3857s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.6
[03/22 15:46:29   3857s] ** GigaOpt Optimizer WNS Slack -1.391 TNS Slack -31.604 Density 54.67
[03/22 15:46:29   3857s] Skipped Place ECO bump recovery (WNS opt)
[03/22 15:46:29   3857s] Optimizer WNS Pass 5
[03/22 15:46:29   3857s] OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.391|-31.604|
|HEPG      |-1.391|-31.604|
|All Paths |-1.391|-31.604|
+----------+------+-------+

[03/22 15:46:29   3857s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3648.5M
[03/22 15:46:29   3857s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3648.5M
[03/22 15:46:29   3858s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:46:29   3858s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:46:29   3858s] Active Path Group: reg2cgate reg2reg  
[03/22 15:46:29   3858s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:46:29   3858s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:46:29   3858s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:46:30   3858s] |  -1.391|   -1.391| -31.604|  -31.604|    54.67%|   0:00:01.0| 3648.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:46:45   3963s] |  -1.369|   -1.369| -31.395|  -31.395|    54.71%|   0:00:15.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:46:46   3968s] |  -1.369|   -1.369| -31.392|  -31.392|    54.71%|   0:00:01.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:46:46   3968s] |  -1.369|   -1.369| -31.379|  -31.379|    54.71%|   0:00:00.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:46:47   3970s] |  -1.368|   -1.368| -31.339|  -31.339|    54.75%|   0:00:01.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:46:50   3992s] |  -1.369|   -1.369| -31.318|  -31.318|    54.79%|   0:00:03.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:46:51   3994s] |  -1.364|   -1.364| -31.251|  -31.251|    54.80%|   0:00:01.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:46:54   4012s] |  -1.364|   -1.364| -31.237|  -31.237|    54.80%|   0:00:03.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:46:54   4016s] |  -1.364|   -1.364| -31.225|  -31.225|    54.80%|   0:00:00.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:46:55   4018s] |  -1.362|   -1.362| -31.135|  -31.135|    54.82%|   0:00:01.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:46:57   4031s] |  -1.362|   -1.362| -31.131|  -31.131|    54.82%|   0:00:02.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:46:57   4032s] |  -1.359|   -1.359| -31.028|  -31.028|    54.84%|   0:00:00.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:00   4047s] |  -1.361|   -1.361| -31.025|  -31.025|    54.86%|   0:00:03.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:00   4049s] |  -1.359|   -1.359| -31.084|  -31.084|    54.88%|   0:00:00.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:01   4053s] |  -1.359|   -1.359| -31.042|  -31.042|    54.88%|   0:00:01.0| 3743.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:11   4091s] |  -1.364|   -1.364| -31.028|  -31.028|    55.05%|   0:00:10.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:12   4097s] |  -1.362|   -1.362| -31.016|  -31.016|    55.05%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:13   4097s] Starting generalSmallTnsOpt
[03/22 15:47:13   4097s] Ending generalSmallTnsOpt End
[03/22 15:47:13   4098s] Analyzing useful skew in preCTS mode ...
[03/22 15:47:13   4098s] The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.514993)
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_5_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_7_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_0_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_6_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_3_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_2_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_1_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_4_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_0__8_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_11_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_13_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_12_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_10_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_0__9_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_8_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/sum_reg_9_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_0__7_/CP
[03/22 15:47:13   4098s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_0__10_/CP
[03/22 15:47:13   4098s]  ** Useful skew failure reasons **
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:13   4098s] Finish useful skew analysis
[03/22 15:47:13   4098s] |  -1.320|   -1.320| -34.647|  -34.647|    55.05%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:14   4103s] |  -1.318|   -1.318| -34.435|  -34.435|    55.05%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:15   4105s] |  -1.313|   -1.313| -34.318|  -34.318|    55.05%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:15   4106s] |  -1.313|   -1.313| -34.193|  -34.193|    55.05%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:15   4106s] |  -1.311|   -1.311| -34.176|  -34.176|    55.05%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:16   4107s] |  -1.304|   -1.304| -34.118|  -34.118|    55.06%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:16   4108s] |  -1.304|   -1.304| -34.031|  -34.031|    55.06%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:16   4109s] |  -1.298|   -1.298| -33.988|  -33.988|    55.06%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:17   4110s] |  -1.293|   -1.293| -33.551|  -33.551|    55.06%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:18   4114s] |  -1.293|   -1.293| -33.214|  -33.214|    55.06%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:18   4115s] |  -1.291|   -1.291| -33.200|  -33.200|    55.06%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:18   4116s] |  -1.288|   -1.288| -33.176|  -33.176|    55.06%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:19   4117s] |  -1.285|   -1.285| -33.153|  -33.153|    55.06%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:19   4119s] |  -1.282|   -1.282| -33.132|  -33.132|    55.06%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:20   4121s] |  -1.279|   -1.279| -33.104|  -33.104|    55.06%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:21   4123s] |  -1.274|   -1.274| -33.066|  -33.066|    55.06%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:21   4126s] |  -1.274|   -1.274| -33.044|  -33.044|    55.06%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:22   4127s] |  -1.274|   -1.274| -33.003|  -33.003|    55.06%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:22   4127s] |  -1.274|   -1.274| -33.002|  -33.002|    55.06%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:22   4128s] |  -1.269|   -1.269| -32.960|  -32.960|    55.06%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:22   4129s] |  -1.269|   -1.269| -32.893|  -32.893|    55.06%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:23   4130s] |  -1.265|   -1.265| -32.814|  -32.814|    55.06%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:23   4133s] |  -1.263|   -1.263| -32.757|  -32.757|    55.07%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:24   4134s] |  -1.258|   -1.258| -32.715|  -32.715|    55.07%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:24   4136s] |  -1.257|   -1.257| -32.706|  -32.706|    55.07%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:26   4145s] |  -1.257|   -1.257| -32.706|  -32.706|    55.07%|   0:00:02.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:26   4146s] |  -1.257|   -1.257| -32.516|  -32.516|    55.08%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:26   4147s] |  -1.253|   -1.253| -32.481|  -32.481|    55.09%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:27   4149s] |  -1.253|   -1.253| -32.478|  -32.478|    55.09%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:27   4150s] |  -1.253|   -1.253| -32.424|  -32.424|    55.10%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:27   4150s] |  -1.249|   -1.249| -32.391|  -32.391|    55.10%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:28   4151s] |  -1.249|   -1.249| -32.348|  -32.348|    55.10%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:28   4152s] |  -1.248|   -1.248| -32.335|  -32.335|    55.11%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:28   4153s] |  -1.248|   -1.248| -32.333|  -32.333|    55.11%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:29   4153s] |  -1.246|   -1.246| -32.285|  -32.285|    55.12%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:29   4154s] |  -1.246|   -1.246| -32.256|  -32.256|    55.12%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:31   4162s] Starting generalSmallTnsOpt
[03/22 15:47:31   4163s] |  -1.240|   -1.240| -32.224|  -32.224|    55.15%|   0:00:02.0| 3814.1M|   WC_VIEW|  default| normalizer_inst/div_in_1_reg_0__7_/Q               |
[03/22 15:47:31   4163s] |  -1.240|   -1.240| -32.217|  -32.217|    55.15%|   0:00:00.0| 3814.1M|   WC_VIEW|  default| normalizer_inst/div_in_1_reg_0__7_/Q               |
[03/22 15:47:32   4164s] |  -1.239|   -1.239| -32.209|  -32.209|    55.15%|   0:00:01.0| 3814.1M|   WC_VIEW|  default| normalizer_inst/div_in_1_reg_0__7_/Q               |
[03/22 15:47:32   4166s] |  -1.239|   -1.239| -31.941|  -31.941|    55.17%|   0:00:00.0| 3814.1M|   WC_VIEW|  default| normalizer_inst/div_in_1_reg_0__7_/Q               |
[03/22 15:47:33   4167s] Ending generalSmallTnsOpt End
[03/22 15:47:33   4167s] Analyzing useful skew in preCTS mode ...
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_0__7_/CP
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_0__8_/CP
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_0__10_/CP
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_0__6_/CP
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_1__9_/CP
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_1__8_/CP
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_0__9_/CP
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_1__7_/CP
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_1__8_/CP
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_1__4_/CP
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_1__9_/CP
[03/22 15:47:33   4167s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_1__10_/CP
[03/22 15:47:33   4167s]  ** Useful skew failure reasons **
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s]  ** Useful skew failure reasons **
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s]  ** Useful skew failure reasons **
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:33   4167s] Finish useful skew analysis
[03/22 15:47:35   4178s] |  -1.202|   -1.202| -32.771|  -32.771|    55.16%|   0:00:03.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:47:36   4184s] |  -1.195|   -1.195| -32.662|  -32.662|    55.17%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:47:38   4198s] |  -1.195|   -1.195| -32.579|  -32.579|    55.17%|   0:00:02.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:47:38   4199s] |  -1.185|   -1.185| -32.544|  -32.544|    55.19%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:47:41   4211s] |  -1.185|   -1.185| -32.535|  -32.535|    55.19%|   0:00:03.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:47:43   4223s] |  -1.183|   -1.183| -32.375|  -32.375|    55.19%|   0:00:02.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:47:44   4229s] |  -1.180|   -1.180| -32.311|  -32.311|    55.21%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:47:45   4233s] |  -1.180|   -1.180| -32.234|  -32.234|    55.20%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:47:45   4234s] |  -1.179|   -1.179| -32.208|  -32.208|    55.22%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:47:46   4236s] |  -1.174|   -1.174| -32.165|  -32.165|    55.22%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:48   4248s] |  -1.173|   -1.173| -32.151|  -32.151|    55.22%|   0:00:02.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:47:49   4249s] |  -1.170|   -1.170| -32.104|  -32.104|    55.22%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:49   4251s] |  -1.170|   -1.170| -32.085|  -32.085|    55.22%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:49   4251s] |  -1.166|   -1.166| -31.986|  -31.986|    55.23%|   0:00:00.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:51   4256s] |  -1.166|   -1.166| -31.961|  -31.961|    55.23%|   0:00:02.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:52   4256s] |  -1.165|   -1.165| -31.943|  -31.943|    55.24%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:47:53   4263s] |  -1.163|   -1.163| -31.889|  -31.889|    55.25%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:54   4266s] |  -1.160|   -1.160| -31.817|  -31.817|    55.26%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:57   4277s] Starting generalSmallTnsOpt
[03/22 15:47:57   4278s] |  -1.162|   -1.162| -31.917|  -31.917|    55.32%|   0:00:03.0| 3814.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
[03/22 15:47:58   4278s] Ending generalSmallTnsOpt End
[03/22 15:47:58   4278s] Analyzing useful skew in preCTS mode ...
[03/22 15:47:58   4278s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_1__10_/CP
[03/22 15:47:58   4278s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_1__5_/CP
[03/22 15:47:58   4278s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:47:58   4278s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_1__7_/CP
[03/22 15:47:58   4278s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_0__4_/CP
[03/22 15:47:58   4278s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_0__5_/CP
[03/22 15:47:58   4278s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_0__4_/CP
[03/22 15:47:58   4278s] skewClock is  advancing: -200ps, normalizer_inst/div_in_2_reg_0__6_/CP
[03/22 15:47:58   4278s]  ** Useful skew failure reasons **
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4278s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s]  ** Useful skew failure reasons **
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s]  ** Useful skew failure reasons **
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:47:58   4279s] Finish useful skew analysis
[03/22 15:47:58   4280s] |  -1.162|   -1.162| -33.237|  -33.237|    55.32%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:59   4282s] |  -1.162|   -1.162| -33.239|  -33.239|    55.33%|   0:00:01.0| 3814.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:47:59   4282s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:47:59   4282s] 
[03/22 15:47:59   4282s] *** Finish Core Optimize Step (cpu=0:07:04 real=0:01:30 mem=3814.1M) ***
[03/22 15:47:59   4282s] Active Path Group: default 
[03/22 15:47:59   4282s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:47:59   4282s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:47:59   4282s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:47:59   4282s] |  -0.126|   -1.162|  -2.806|  -33.239|    55.33%|   0:00:00.0| 3814.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/D                       |
[03/22 15:48:00   4282s] |  -0.084|   -1.162|  -1.651|  -32.596|    55.33%|   0:00:01.0| 3814.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/D                       |
[03/22 15:48:00   4283s] |  -0.074|   -1.162|  -1.512|  -32.614|    55.33%|   0:00:00.0| 3814.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/D                       |
[03/22 15:48:00   4283s] |  -0.061|   -1.162|  -1.195|  -32.633|    55.33%|   0:00:00.0| 3814.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/D                       |
[03/22 15:48:00   4283s] |  -0.050|   -1.162|  -0.974|  -32.564|    55.33%|   0:00:00.0| 3814.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_0_/D                       |
[03/22 15:48:01   4284s] |  -0.035|   -1.162|  -1.695|  -33.615|    55.33%|   0:00:01.0| 3814.1M|   WC_VIEW|  default| normalizer_inst/sum_reg_3_/D                       |
[03/22 15:48:01   4285s] |  -0.007|   -1.162|  -0.034|  -32.526|    55.33%|   0:00:00.0| 3814.1M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
[03/22 15:48:01   4285s] |        |         |        |         |          |            |        |          |         | reg_2_/D                                           |
[03/22 15:48:01   4285s] |   0.001|   -1.162|   0.000|  -32.491|    55.33%|   0:00:00.0| 3814.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_71_/D           |
[03/22 15:48:01   4286s] |   0.008|   -1.162|   0.000|  -32.491|    55.34%|   0:00:00.0| 3814.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/memory1_reg_64_/E     |
[03/22 15:48:02   4287s] |   0.015|   -1.162|   0.000|  -32.492|    55.34%|   0:00:01.0| 3814.1M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
[03/22 15:48:02   4287s] |   0.015|   -1.162|   0.000|  -32.492|    55.34%|   0:00:00.0| 3814.1M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
[03/22 15:48:02   4287s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:48:02   4287s] 
[03/22 15:48:02   4287s] *** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:03.0 mem=3814.1M) ***
[03/22 15:48:02   4287s] 
[03/22 15:48:02   4287s] *** Finished Optimize Step Cumulative (cpu=0:07:09 real=0:01:33 mem=3814.1M) ***
[03/22 15:48:02   4287s] OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.162|-32.492|
|HEPG      |-1.162|-32.492|
|All Paths |-1.162|-32.492|
+----------+------+-------+

[03/22 15:48:02   4287s] ** GigaOpt Optimizer WNS Slack -1.162 TNS Slack -32.492 Density 55.34
[03/22 15:48:02   4287s] Placement Snapshot: Density distribution:
[03/22 15:48:02   4287s] [1.00 -  +++]: 228 (23.73%)
[03/22 15:48:02   4287s] [0.95 - 1.00]: 9 (0.94%)
[03/22 15:48:02   4287s] [0.90 - 0.95]: 3 (0.31%)
[03/22 15:48:02   4287s] [0.85 - 0.90]: 6 (0.62%)
[03/22 15:48:02   4287s] [0.80 - 0.85]: 6 (0.62%)
[03/22 15:48:02   4287s] [0.75 - 0.80]: 7 (0.73%)
[03/22 15:48:02   4287s] [0.70 - 0.75]: 5 (0.52%)
[03/22 15:48:02   4287s] [0.65 - 0.70]: 6 (0.62%)
[03/22 15:48:02   4287s] [0.60 - 0.65]: 5 (0.52%)
[03/22 15:48:02   4287s] [0.55 - 0.60]: 9 (0.94%)
[03/22 15:48:02   4287s] [0.50 - 0.55]: 13 (1.35%)
[03/22 15:48:02   4287s] [0.45 - 0.50]: 9 (0.94%)
[03/22 15:48:02   4287s] [0.40 - 0.45]: 22 (2.29%)
[03/22 15:48:02   4287s] [0.35 - 0.40]: 64 (6.66%)
[03/22 15:48:02   4287s] [0.30 - 0.35]: 184 (19.15%)
[03/22 15:48:02   4287s] [0.25 - 0.30]: 185 (19.25%)
[03/22 15:48:02   4287s] [0.20 - 0.25]: 52 (5.41%)
[03/22 15:48:02   4287s] [0.15 - 0.20]: 44 (4.58%)
[03/22 15:48:02   4287s] [0.10 - 0.15]: 43 (4.47%)
[03/22 15:48:02   4287s] [0.05 - 0.10]: 41 (4.27%)
[03/22 15:48:02   4287s] [0.00 - 0.05]: 20 (2.08%)
[03/22 15:48:02   4287s] Begin: Area Reclaim Optimization
[03/22 15:48:02   4287s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:11:27.2/0:20:08.1 (3.5), mem = 3814.1M
[03/22 15:48:02   4287s] (I,S,L,T): WC_VIEW: 105.898, 29.5938, 1.32145, 136.813
[03/22 15:48:03   4288s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3814.1M
[03/22 15:48:03   4288s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3814.1M
[03/22 15:48:04   4289s] Reclaim Optimization WNS Slack -1.162  TNS Slack -32.492 Density 55.34
[03/22 15:48:04   4289s] +----------+---------+--------+--------+------------+--------+
[03/22 15:48:04   4289s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 15:48:04   4289s] +----------+---------+--------+--------+------------+--------+
[03/22 15:48:04   4289s] |    55.34%|        -|  -1.162| -32.492|   0:00:00.0| 3814.1M|
[03/22 15:48:04   4289s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:48:05   4292s] |    55.32%|       31|  -1.162| -32.490|   0:00:01.0| 3814.1M|
[03/22 15:48:16   4319s] |    55.09%|      942|  -1.142| -32.189|   0:00:11.0| 3814.1M|
[03/22 15:48:16   4320s] |    55.09%|        6|  -1.142| -32.189|   0:00:00.0| 3814.1M|
[03/22 15:48:16   4321s] |    55.09%|        0|  -1.142| -32.189|   0:00:00.0| 3814.1M|
[03/22 15:48:16   4321s] +----------+---------+--------+--------+------------+--------+
[03/22 15:48:16   4321s] Reclaim Optimization End WNS Slack -1.142  TNS Slack -32.189 Density 55.09
[03/22 15:48:16   4321s] 
[03/22 15:48:16   4321s] ** Summary: Restruct = 0 Buffer Deletion = 24 Declone = 8 Resize = 730 **
[03/22 15:48:16   4321s] --------------------------------------------------------------
[03/22 15:48:16   4321s] |                                   | Total     | Sequential |
[03/22 15:48:16   4321s] --------------------------------------------------------------
[03/22 15:48:16   4321s] | Num insts resized                 |     724  |       1    |
[03/22 15:48:16   4321s] | Num insts undone                  |     218  |       0    |
[03/22 15:48:16   4321s] | Num insts Downsized               |     724  |       1    |
[03/22 15:48:16   4321s] | Num insts Samesized               |       0  |       0    |
[03/22 15:48:16   4321s] | Num insts Upsized                 |       0  |       0    |
[03/22 15:48:16   4321s] | Num multiple commits+uncommits    |       6  |       -    |
[03/22 15:48:16   4321s] --------------------------------------------------------------
[03/22 15:48:16   4321s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:48:16   4321s] Layer 7 has 226 constrained nets 
[03/22 15:48:16   4321s] **** End NDR-Layer Usage Statistics ****
[03/22 15:48:16   4321s] End: Core Area Reclaim Optimization (cpu = 0:00:34.1) (real = 0:00:14.0) **
[03/22 15:48:17   4321s] (I,S,L,T): WC_VIEW: 105.529, 29.2888, 1.31005, 136.128
[03/22 15:48:17   4321s] *** AreaOpt [finish] : cpu/real = 0:00:34.3/0:00:14.8 (2.3), totSession cpu/real = 1:12:01.5/0:20:22.9 (3.5), mem = 3814.1M
[03/22 15:48:17   4321s] 
[03/22 15:48:17   4321s] =============================================================================================
[03/22 15:48:17   4321s]  Step TAT Report for AreaOpt #7
[03/22 15:48:17   4321s] =============================================================================================
[03/22 15:48:17   4321s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:48:17   4321s] ---------------------------------------------------------------------------------------------
[03/22 15:48:17   4321s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:48:17   4321s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:48:17   4321s] [ OptSingleIteration     ]      4   0:00:00.4  (   2.8 % )     0:00:12.0 /  0:00:31.7    2.6
[03/22 15:48:17   4321s] [ OptGetWeight           ]    447   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/22 15:48:17   4321s] [ OptEval                ]    447   0:00:01.7  (  11.4 % )     0:00:01.7 /  0:00:07.8    4.6
[03/22 15:48:17   4321s] [ OptCommit              ]    447   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.1    0.6
[03/22 15:48:17   4321s] [ IncrTimingUpdate       ]    198   0:00:08.7  (  58.6 % )     0:00:08.7 /  0:00:20.9    2.4
[03/22 15:48:17   4321s] [ PostCommitDelayUpdate  ]    521   0:00:00.4  (   3.0 % )     0:00:01.0 /  0:00:02.2    2.2
[03/22 15:48:17   4321s] [ IncrDelayCalc          ]    666   0:00:00.6  (   3.8 % )     0:00:00.6 /  0:00:01.7    3.0
[03/22 15:48:17   4321s] [ MISC                   ]          0:00:02.5  (  16.9 % )     0:00:02.5 /  0:00:02.3    0.9
[03/22 15:48:17   4321s] ---------------------------------------------------------------------------------------------
[03/22 15:48:17   4321s]  AreaOpt #7 TOTAL                   0:00:14.8  ( 100.0 % )     0:00:14.8 /  0:00:34.3    2.3
[03/22 15:48:17   4321s] ---------------------------------------------------------------------------------------------
[03/22 15:48:17   4321s] 
[03/22 15:48:17   4321s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:15, mem=3693.09M, totSessionCpu=1:12:02).
[03/22 15:48:17   4321s] Placement Snapshot: Density distribution:
[03/22 15:48:17   4321s] [1.00 -  +++]: 228 (23.73%)
[03/22 15:48:17   4321s] [0.95 - 1.00]: 9 (0.94%)
[03/22 15:48:17   4321s] [0.90 - 0.95]: 3 (0.31%)
[03/22 15:48:17   4321s] [0.85 - 0.90]: 6 (0.62%)
[03/22 15:48:17   4321s] [0.80 - 0.85]: 6 (0.62%)
[03/22 15:48:17   4321s] [0.75 - 0.80]: 7 (0.73%)
[03/22 15:48:17   4321s] [0.70 - 0.75]: 5 (0.52%)
[03/22 15:48:17   4321s] [0.65 - 0.70]: 6 (0.62%)
[03/22 15:48:17   4321s] [0.60 - 0.65]: 5 (0.52%)
[03/22 15:48:17   4321s] [0.55 - 0.60]: 9 (0.94%)
[03/22 15:48:17   4321s] [0.50 - 0.55]: 13 (1.35%)
[03/22 15:48:17   4321s] [0.45 - 0.50]: 9 (0.94%)
[03/22 15:48:17   4321s] [0.40 - 0.45]: 22 (2.29%)
[03/22 15:48:17   4321s] [0.35 - 0.40]: 65 (6.76%)
[03/22 15:48:17   4321s] [0.30 - 0.35]: 184 (19.15%)
[03/22 15:48:17   4321s] [0.25 - 0.30]: 186 (19.35%)
[03/22 15:48:17   4321s] [0.20 - 0.25]: 54 (5.62%)
[03/22 15:48:17   4321s] [0.15 - 0.20]: 46 (4.79%)
[03/22 15:48:17   4321s] [0.10 - 0.15]: 63 (6.56%)
[03/22 15:48:17   4321s] [0.05 - 0.10]: 24 (2.50%)
[03/22 15:48:17   4321s] [0.00 - 0.05]: 11 (1.14%)
[03/22 15:48:17   4321s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.7
[03/22 15:48:17   4321s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3693.1M
[03/22 15:48:17   4321s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.039, MEM:3693.1M
[03/22 15:48:17   4321s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3693.1M
[03/22 15:48:17   4321s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3693.1M
[03/22 15:48:17   4321s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3693.1M
[03/22 15:48:17   4321s] OPERPROF:       Starting CMU at level 4, MEM:3693.1M
[03/22 15:48:17   4321s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:3693.1M
[03/22 15:48:17   4321s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.104, MEM:3693.1M
[03/22 15:48:17   4321s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.157, MEM:3693.1M
[03/22 15:48:17   4321s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.158, MEM:3693.1M
[03/22 15:48:17   4321s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.9
[03/22 15:48:17   4321s] OPERPROF: Starting RefinePlace at level 1, MEM:3693.1M
[03/22 15:48:17   4321s] *** Starting refinePlace (1:12:02 mem=3693.1M) ***
[03/22 15:48:17   4322s] Total net bbox length = 5.079e+05 (2.412e+05 2.667e+05) (ext = 2.683e+04)
[03/22 15:48:17   4322s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:48:17   4322s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:48:17   4322s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3693.1M
[03/22 15:48:17   4322s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3693.1M
[03/22 15:48:17   4322s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.020, MEM:3693.1M
[03/22 15:48:17   4322s] default core: bins with density > 0.750 = 37.01 % ( 379 / 1024 )
[03/22 15:48:17   4322s] Density distribution unevenness ratio = 28.070%
[03/22 15:48:17   4322s] RPlace IncrNP: Rollback Lev = -3
[03/22 15:48:17   4322s] RPlace: Density =1.054444, incremental np is triggered.
[03/22 15:48:17   4322s] OPERPROF:     Starting spMPad at level 3, MEM:3693.1M
[03/22 15:48:17   4322s] OPERPROF:       Starting spContextMPad at level 4, MEM:3693.1M
[03/22 15:48:17   4322s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3693.1M
[03/22 15:48:17   4322s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.007, MEM:3693.1M
[03/22 15:48:17   4322s] nrCritNet: 1.96% ( 811 / 41308 ) cutoffSlk: -1161.7ps stdDelay: 14.5ps
[03/22 15:48:17   4322s] incrNP running in 8 threads.
[03/22 15:48:17   4322s] OPERPROF:     Starting npMain at level 3, MEM:3693.1M
[03/22 15:48:17   4322s] incrNP th 1.000, 0.100
[03/22 15:48:18   4322s] limitMaxMove -1, priorityInstMaxMove 7
[03/22 15:48:18   4322s] SP #FI/SF FL/PI 0/24080 15271/105
[03/22 15:48:18   4322s] OPERPROF:       Starting npPlace at level 4, MEM:3805.2M
[03/22 15:48:18   4323s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 15:48:18   4323s] No instances found in the vector
[03/22 15:48:18   4323s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3825.2M, DRC: 0)
[03/22 15:48:18   4323s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:48:19   4327s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 15:48:19   4327s] No instances found in the vector
[03/22 15:48:19   4327s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3990.8M, DRC: 0)
[03/22 15:48:19   4327s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:48:20   4329s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 15:48:20   4329s] No instances found in the vector
[03/22 15:48:20   4329s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3990.8M, DRC: 0)
[03/22 15:48:20   4329s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:48:22   4332s] OPERPROF:       Finished npPlace at level 4, CPU:9.750, REAL:3.811, MEM:3864.3M
[03/22 15:48:22   4332s] OPERPROF:     Finished npMain at level 3, CPU:10.490, REAL:4.331, MEM:3736.3M
[03/22 15:48:22   4332s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3736.3M
[03/22 15:48:22   4332s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.020, MEM:3736.3M
[03/22 15:48:22   4332s] default core: bins with density > 0.750 = 39.26 % ( 402 / 1024 )
[03/22 15:48:22   4332s] Density distribution unevenness ratio = 27.944%
[03/22 15:48:22   4332s] RPlace postIncrNP: Density = 1.054444 -> 0.965556.
[03/22 15:48:22   4332s] RPlace postIncrNP Info: Density distribution changes:
[03/22 15:48:22   4332s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:48:22   4332s] [1.05 - 1.10] :	 1 (0.10%) -> 0 (0.00%)
[03/22 15:48:22   4332s] [1.00 - 1.05] :	 9 (0.88%) -> 0 (0.00%)
[03/22 15:48:22   4332s] [0.95 - 1.00] :	 26 (2.54%) -> 1 (0.10%)
[03/22 15:48:22   4332s] [0.90 - 0.95] :	 62 (6.05%) -> 44 (4.30%)
[03/22 15:48:22   4332s] [0.85 - 0.90] :	 44 (4.30%) -> 103 (10.06%)
[03/22 15:48:22   4332s] [0.80 - 0.85] :	 55 (5.37%) -> 78 (7.62%)
[03/22 15:48:22   4332s] [CPU] RefinePlace/IncrNP (cpu=0:00:10.8, real=0:00:05.0, mem=3736.3MB) @(1:12:02 - 1:12:13).
[03/22 15:48:22   4332s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:10.820, REAL:4.660, MEM:3736.3M
[03/22 15:48:22   4332s] Move report: incrNP moves 15081 insts, mean move: 3.61 um, max move: 30.00 um
[03/22 15:48:22   4332s] 	Max move on inst (normalizer_inst/FE_RC_1490_0): (372.60, 211.60) --> (391.80, 200.80)
[03/22 15:48:22   4332s] Move report: Timing Driven Placement moves 15081 insts, mean move: 3.61 um, max move: 30.00 um
[03/22 15:48:22   4332s] 	Max move on inst (normalizer_inst/FE_RC_1490_0): (372.60, 211.60) --> (391.80, 200.80)
[03/22 15:48:22   4332s] 	Runtime: CPU: 0:00:10.8 REAL: 0:00:05.0 MEM: 3736.3MB
[03/22 15:48:22   4332s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3736.3M
[03/22 15:48:22   4332s] Starting refinePlace ...
[03/22 15:48:22   4333s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:48:22   4333s]    Spread Effort: high, pre-route mode, useDDP on.
[03/22 15:48:22   4334s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:00.0, mem=3736.3MB) @(1:12:13 - 1:12:14).
[03/22 15:48:22   4334s] Move report: preRPlace moves 6898 insts, mean move: 0.49 um, max move: 3.80 um
[03/22 15:48:22   4334s] 	Max move on inst (normalizer_inst/U3157_dup): (460.20, 262.00) --> (458.20, 260.20)
[03/22 15:48:22   4334s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/22 15:48:22   4334s] Move report: Detail placement moves 6898 insts, mean move: 0.49 um, max move: 3.80 um
[03/22 15:48:22   4334s] 	Max move on inst (normalizer_inst/U3157_dup): (460.20, 262.00) --> (458.20, 260.20)
[03/22 15:48:22   4334s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3736.3MB
[03/22 15:48:22   4334s] Statistics of distance of Instance movement in refine placement:
[03/22 15:48:22   4334s]   maximum (X+Y) =        30.00 um
[03/22 15:48:22   4334s]   inst (normalizer_inst/FE_RC_1490_0) with max move: (372.6, 211.6) -> (391.8, 200.8)
[03/22 15:48:22   4334s]   mean    (X+Y) =         3.49 um
[03/22 15:48:22   4334s] Total instances flipped for legalization: 37
[03/22 15:48:22   4334s] Summary Report:
[03/22 15:48:22   4334s] Instances move: 15894 (out of 39456 movable)
[03/22 15:48:22   4334s] Instances flipped: 37
[03/22 15:48:22   4334s] Mean displacement: 3.49 um
[03/22 15:48:22   4334s] Max displacement: 30.00 um (Instance: normalizer_inst/FE_RC_1490_0) (372.6, 211.6) -> (391.8, 200.8)
[03/22 15:48:22   4334s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
[03/22 15:48:22   4334s] Total instances moved : 15894
[03/22 15:48:22   4334s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.140, REAL:0.453, MEM:3736.3M
[03/22 15:48:22   4334s] Total net bbox length = 5.098e+05 (2.429e+05 2.669e+05) (ext = 2.679e+04)
[03/22 15:48:22   4334s] Runtime: CPU: 0:00:12.1 REAL: 0:00:05.0 MEM: 3736.3MB
[03/22 15:48:22   4334s] [CPU] RefinePlace/total (cpu=0:00:12.1, real=0:00:05.0, mem=3736.3MB) @(1:12:02 - 1:12:14).
[03/22 15:48:22   4334s] *** Finished refinePlace (1:12:14 mem=3736.3M) ***
[03/22 15:48:22   4334s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.9
[03/22 15:48:22   4334s] OPERPROF: Finished RefinePlace at level 1, CPU:12.090, REAL:5.256, MEM:3736.3M
[03/22 15:48:22   4334s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3736.3M
[03/22 15:48:22   4334s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.037, MEM:3736.3M
[03/22 15:48:23   4334s] Finished re-routing un-routed nets (0:00:00.1 3736.3M)
[03/22 15:48:23   4334s] 
[03/22 15:48:23   4335s] TotalInstCnt at stopUpdate before init: 39,456
[03/22 15:48:23   4335s] OPERPROF: Starting DPlace-Init at level 1, MEM:3736.3M
[03/22 15:48:23   4335s] z: 2, totalTracks: 1
[03/22 15:48:23   4335s] z: 4, totalTracks: 1
[03/22 15:48:23   4335s] z: 6, totalTracks: 1
[03/22 15:48:23   4335s] z: 8, totalTracks: 1
[03/22 15:48:23   4335s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:48:23   4335s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3736.3M
[03/22 15:48:23   4335s] OPERPROF:     Starting CMU at level 3, MEM:3736.3M
[03/22 15:48:23   4335s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:3736.3M
[03/22 15:48:23   4335s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.093, MEM:3736.3M
[03/22 15:48:23   4335s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3736.3MB).
[03/22 15:48:23   4335s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.149, MEM:3736.3M
[03/22 15:48:23   4336s] 
[03/22 15:48:23   4336s] Density : 0.5509
[03/22 15:48:23   4336s] Max route overflow : 0.0000
[03/22 15:48:23   4336s] 
[03/22 15:48:23   4336s] TotalInstCnt at stopUpdate after init: 39,456
[03/22 15:48:23   4336s] 
[03/22 15:48:23   4336s] *** Finish Physical Update (cpu=0:00:14.7 real=0:00:06.0 mem=3736.3M) ***
[03/22 15:48:23   4336s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.7
[03/22 15:48:24   4336s] ** GigaOpt Optimizer WNS Slack -1.187 TNS Slack -32.571 Density 55.09
[03/22 15:48:24   4336s] Skipped Place ECO bump recovery (WNS opt)
[03/22 15:48:24   4336s] Optimizer WNS Pass 6
[03/22 15:48:24   4336s] OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.187|-32.571|
|HEPG      |-1.187|-32.571|
|All Paths |-1.187|-32.571|
+----------+------+-------+

[03/22 15:48:24   4336s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3736.3M
[03/22 15:48:24   4336s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3736.3M
[03/22 15:48:24   4336s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:48:24   4337s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:48:24   4337s] Active Path Group: reg2cgate reg2reg  
[03/22 15:48:24   4337s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:48:24   4337s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:48:24   4337s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:48:24   4337s] |  -1.187|   -1.187| -32.571|  -32.571|    55.09%|   0:00:00.0| 3736.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:48:47   4468s] |  -1.156|   -1.156| -32.220|  -32.220|    55.13%|   0:00:23.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:48:47   4470s] |  -1.151|   -1.151| -32.199|  -32.199|    55.14%|   0:00:00.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:48:51   4489s] |  -1.151|   -1.151| -32.196|  -32.196|    55.14%|   0:00:04.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:48:51   4491s] |  -1.150|   -1.150| -32.163|  -32.163|    55.16%|   0:00:00.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:48:53   4498s] |  -1.147|   -1.147| -32.130|  -32.130|    55.17%|   0:00:02.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:48:55   4514s] |  -1.145|   -1.145| -32.101|  -32.101|    55.18%|   0:00:02.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:48:58   4526s] |  -1.145|   -1.145| -32.041|  -32.041|    55.21%|   0:00:03.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:48:59   4533s] |  -1.142|   -1.142| -32.059|  -32.059|    55.25%|   0:00:01.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:48:59   4534s] |  -1.142|   -1.142| -32.033|  -32.033|    55.25%|   0:00:00.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:49:01   4536s] |  -1.140|   -1.140| -31.932|  -31.932|    55.26%|   0:00:02.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:04   4555s] |  -1.140|   -1.140| -31.934|  -31.934|    55.27%|   0:00:03.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:05   4561s] |  -1.140|   -1.140| -31.934|  -31.934|    55.28%|   0:00:01.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:06   4563s] |  -1.140|   -1.140| -31.914|  -31.914|    55.28%|   0:00:01.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:08   4572s] Starting generalSmallTnsOpt
[03/22 15:49:09   4574s] |  -1.149|   -1.149| -31.967|  -31.967|    55.38%|   0:00:03.0| 3812.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
[03/22 15:49:09   4574s] Ending generalSmallTnsOpt End
[03/22 15:49:09   4574s] Analyzing useful skew in preCTS mode ...
[03/22 15:49:09   4574s] skewClock did not found any end points to delay or to advance
[03/22 15:49:09   4574s]  ** Useful skew failure reasons **
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] skewClock did not found any end points to delay or to advance
[03/22 15:49:09   4574s]  ** Useful skew failure reasons **
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] skewClock did not found any end points to delay or to advance
[03/22 15:49:09   4574s]  ** Useful skew failure reasons **
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:09   4574s] skewClock did not found any end points to delay or to advance
[03/22 15:49:09   4574s] Finish useful skew analysis
[03/22 15:49:10   4577s] |  -1.149|   -1.149| -31.967|  -31.967|    55.38%|   0:00:01.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:11   4580s] |  -1.149|   -1.149| -31.976|  -31.976|    55.40%|   0:00:01.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:11   4580s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:49:11   4580s] 
[03/22 15:49:11   4580s] *** Finish Core Optimize Step (cpu=0:04:03 real=0:00:47.0 mem=3812.6M) ***
[03/22 15:49:11   4580s] Active Path Group: default 
[03/22 15:49:11   4580s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:49:11   4580s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:49:11   4580s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:49:11   4580s] |   0.002|   -1.149|   0.000|  -31.976|    55.40%|   0:00:00.0| 3812.6M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_23_/D               |
[03/22 15:49:11   4581s] |   0.008|   -1.150|   0.000|  -31.976|    55.40%|   0:00:00.0| 3812.6M|   WC_VIEW|  default| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
[03/22 15:49:11   4581s] |        |         |        |         |          |            |        |          |         | reg_3_/E                                           |
[03/22 15:49:12   4582s] |   0.009|   -1.150|   0.000|  -31.987|    55.40%|   0:00:01.0| 3812.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_0_/E                       |
[03/22 15:49:12   4583s] |   0.015|   -1.150|   0.000|  -31.837|    55.41%|   0:00:00.0| 3812.6M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
[03/22 15:49:12   4583s] |   0.015|   -1.149|   0.000|  -31.837|    55.41%|   0:00:00.0| 3812.6M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
[03/22 15:49:12   4583s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:49:12   4583s] 
[03/22 15:49:12   4583s] *** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:01.0 mem=3812.6M) ***
[03/22 15:49:12   4583s] 
[03/22 15:49:12   4583s] *** Finished Optimize Step Cumulative (cpu=0:04:06 real=0:00:48.0 mem=3812.6M) ***
[03/22 15:49:12   4583s] OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.149|-31.837|
|HEPG      |-1.149|-31.837|
|All Paths |-1.149|-31.837|
+----------+------+-------+

[03/22 15:49:12   4583s] ** GigaOpt Optimizer WNS Slack -1.149 TNS Slack -31.837 Density 55.41
[03/22 15:49:12   4583s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.8
[03/22 15:49:12   4583s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3812.6M
[03/22 15:49:12   4583s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.044, MEM:3812.6M
[03/22 15:49:13   4583s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3812.6M
[03/22 15:49:13   4583s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3812.6M
[03/22 15:49:13   4583s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3812.6M
[03/22 15:49:13   4584s] OPERPROF:       Starting CMU at level 4, MEM:3812.6M
[03/22 15:49:13   4584s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:3812.6M
[03/22 15:49:13   4584s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.118, MEM:3812.6M
[03/22 15:49:13   4584s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:0.182, MEM:3812.6M
[03/22 15:49:13   4584s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.180, REAL:0.182, MEM:3812.6M
[03/22 15:49:13   4584s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.10
[03/22 15:49:13   4584s] OPERPROF: Starting RefinePlace at level 1, MEM:3812.6M
[03/22 15:49:13   4584s] *** Starting refinePlace (1:16:24 mem=3812.6M) ***
[03/22 15:49:13   4584s] Total net bbox length = 5.106e+05 (2.434e+05 2.672e+05) (ext = 2.679e+04)
[03/22 15:49:13   4584s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:49:13   4584s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:49:13   4584s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3812.6M
[03/22 15:49:13   4584s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3812.6M
[03/22 15:49:13   4584s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.021, MEM:3812.6M
[03/22 15:49:13   4584s] default core: bins with density > 0.750 = 39.26 % ( 402 / 1024 )
[03/22 15:49:13   4584s] Density distribution unevenness ratio = 27.963%
[03/22 15:49:13   4584s] RPlace IncrNP: Rollback Lev = -3
[03/22 15:49:13   4584s] RPlace: Density =1.046667, incremental np is triggered.
[03/22 15:49:13   4584s] OPERPROF:     Starting spMPad at level 3, MEM:3812.6M
[03/22 15:49:13   4584s] OPERPROF:       Starting spContextMPad at level 4, MEM:3812.6M
[03/22 15:49:13   4584s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3812.6M
[03/22 15:49:13   4584s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.010, MEM:3812.6M
[03/22 15:49:13   4584s] nrCritNet: 1.97% ( 814 / 41361 ) cutoffSlk: -1163.3ps stdDelay: 14.5ps
[03/22 15:49:13   4584s] incrNP running in 8 threads.
[03/22 15:49:13   4584s] OPERPROF:     Starting npMain at level 3, MEM:3812.6M
[03/22 15:49:13   4584s] incrNP th 1.000, 0.100
[03/22 15:49:14   4585s] limitMaxMove -1, priorityInstMaxMove 7
[03/22 15:49:14   4585s] SP #FI/SF FL/PI 0/32316 7129/64
[03/22 15:49:14   4585s] OPERPROF:       Starting npPlace at level 4, MEM:3908.6M
[03/22 15:49:14   4585s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 15:49:14   4585s] No instances found in the vector
[03/22 15:49:14   4585s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3908.6M, DRC: 0)
[03/22 15:49:14   4585s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:49:15   4587s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 15:49:15   4587s] No instances found in the vector
[03/22 15:49:15   4587s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4068.7M, DRC: 0)
[03/22 15:49:15   4587s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:49:16   4589s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 15:49:16   4589s] No instances found in the vector
[03/22 15:49:16   4589s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4068.7M, DRC: 0)
[03/22 15:49:16   4589s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:49:17   4592s] OPERPROF:       Finished npPlace at level 4, CPU:7.060, REAL:3.084, MEM:3940.6M
[03/22 15:49:17   4592s] OPERPROF:     Finished npMain at level 3, CPU:7.870, REAL:3.658, MEM:3812.6M
[03/22 15:49:17   4592s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3812.6M
[03/22 15:49:17   4592s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.023, MEM:3812.6M
[03/22 15:49:17   4592s] default core: bins with density > 0.750 = 39.45 % ( 404 / 1024 )
[03/22 15:49:17   4592s] Density distribution unevenness ratio = 27.958%
[03/22 15:49:17   4592s] RPlace postIncrNP: Density = 1.046667 -> 0.963333.
[03/22 15:49:17   4592s] RPlace postIncrNP Info: Density distribution changes:
[03/22 15:49:17   4592s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:49:17   4592s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:49:17   4592s] [1.00 - 1.05] :	 1 (0.10%) -> 0 (0.00%)
[03/22 15:49:17   4592s] [0.95 - 1.00] :	 15 (1.46%) -> 7 (0.68%)
[03/22 15:49:17   4592s] [0.90 - 0.95] :	 61 (5.96%) -> 62 (6.05%)
[03/22 15:49:17   4592s] [0.85 - 0.90] :	 78 (7.62%) -> 95 (9.28%)
[03/22 15:49:17   4592s] [0.80 - 0.85] :	 71 (6.93%) -> 66 (6.45%)
[03/22 15:49:17   4592s] [CPU] RefinePlace/IncrNP (cpu=0:00:08.3, real=0:00:04.0, mem=3812.6MB) @(1:16:24 - 1:16:32).
[03/22 15:49:17   4592s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:8.250, REAL:4.047, MEM:3812.6M
[03/22 15:49:17   4592s] Move report: incrNP moves 6892 insts, mean move: 2.07 um, max move: 16.60 um
[03/22 15:49:17   4592s] 	Max move on inst (normalizer_inst/FE_OFC1457_n11652): (366.80, 251.20) --> (364.60, 236.80)
[03/22 15:49:17   4592s] Move report: Timing Driven Placement moves 6892 insts, mean move: 2.07 um, max move: 16.60 um
[03/22 15:49:17   4592s] 	Max move on inst (normalizer_inst/FE_OFC1457_n11652): (366.80, 251.20) --> (364.60, 236.80)
[03/22 15:49:17   4592s] 	Runtime: CPU: 0:00:08.3 REAL: 0:00:04.0 MEM: 3812.6MB
[03/22 15:49:17   4592s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3812.6M
[03/22 15:49:17   4592s] Starting refinePlace ...
[03/22 15:49:17   4592s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:49:17   4592s]    Spread Effort: high, pre-route mode, useDDP on.
[03/22 15:49:17   4593s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:00.0, mem=3812.6MB) @(1:16:32 - 1:16:34).
[03/22 15:49:17   4593s] Move report: preRPlace moves 5424 insts, mean move: 0.51 um, max move: 4.20 um
[03/22 15:49:17   4593s] 	Max move on inst (normalizer_inst/U2203): (471.40, 168.40) --> (470.80, 164.80)
[03/22 15:49:17   4593s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: ND2D3
[03/22 15:49:17   4593s] Move report: Detail placement moves 5424 insts, mean move: 0.51 um, max move: 4.20 um
[03/22 15:49:17   4593s] 	Max move on inst (normalizer_inst/U2203): (471.40, 168.40) --> (470.80, 164.80)
[03/22 15:49:17   4593s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 3812.6MB
[03/22 15:49:17   4593s] Statistics of distance of Instance movement in refine placement:
[03/22 15:49:17   4593s]   maximum (X+Y) =        16.40 um
[03/22 15:49:17   4593s]   inst (normalizer_inst/FE_OFC1457_n11652) with max move: (366.8, 251.2) -> (364.8, 236.8)
[03/22 15:49:17   4593s]   mean    (X+Y) =         1.73 um
[03/22 15:49:17   4593s] Total instances flipped for legalization: 9
[03/22 15:49:17   4593s] Summary Report:
[03/22 15:49:17   4593s] Instances move: 9087 (out of 39509 movable)
[03/22 15:49:17   4593s] Instances flipped: 9
[03/22 15:49:17   4593s] Mean displacement: 1.73 um
[03/22 15:49:17   4593s] Max displacement: 16.40 um (Instance: normalizer_inst/FE_OFC1457_n11652) (366.8, 251.2) -> (364.8, 236.8)
[03/22 15:49:17   4593s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/22 15:49:17   4593s] Total instances moved : 9087
[03/22 15:49:17   4593s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.300, REAL:0.504, MEM:3812.6M
[03/22 15:49:17   4593s] Total net bbox length = 5.115e+05 (2.441e+05 2.674e+05) (ext = 2.676e+04)
[03/22 15:49:17   4593s] Runtime: CPU: 0:00:09.7 REAL: 0:00:04.0 MEM: 3812.6MB
[03/22 15:49:17   4593s] [CPU] RefinePlace/total (cpu=0:00:09.7, real=0:00:04.0, mem=3812.6MB) @(1:16:24 - 1:16:34).
[03/22 15:49:17   4593s] *** Finished refinePlace (1:16:34 mem=3812.6M) ***
[03/22 15:49:17   4593s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.10
[03/22 15:49:17   4593s] OPERPROF: Finished RefinePlace at level 1, CPU:9.700, REAL:4.708, MEM:3812.6M
[03/22 15:49:18   4593s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3812.6M
[03/22 15:49:18   4594s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.049, MEM:3812.6M
[03/22 15:49:18   4594s] Finished re-routing un-routed nets (0:00:00.1 3812.6M)
[03/22 15:49:18   4594s] 
[03/22 15:49:18   4594s] TotalInstCnt at stopUpdate before init: 39,509
[03/22 15:49:18   4594s] OPERPROF: Starting DPlace-Init at level 1, MEM:3812.6M
[03/22 15:49:18   4594s] z: 2, totalTracks: 1
[03/22 15:49:18   4594s] z: 4, totalTracks: 1
[03/22 15:49:18   4594s] z: 6, totalTracks: 1
[03/22 15:49:18   4594s] z: 8, totalTracks: 1
[03/22 15:49:18   4594s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:49:18   4594s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3812.6M
[03/22 15:49:18   4594s] OPERPROF:     Starting CMU at level 3, MEM:3812.6M
[03/22 15:49:18   4595s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3812.6M
[03/22 15:49:18   4595s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.095, MEM:3812.6M
[03/22 15:49:18   4595s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3812.6MB).
[03/22 15:49:18   4595s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.171, MEM:3812.6M
[03/22 15:49:18   4595s] 
[03/22 15:49:18   4595s] Density : 0.5541
[03/22 15:49:18   4595s] Max route overflow : 0.0000
[03/22 15:49:18   4595s] 
[03/22 15:49:18   4595s] TotalInstCnt at stopUpdate after init: 39,509
[03/22 15:49:18   4595s] 
[03/22 15:49:18   4595s] *** Finish Physical Update (cpu=0:00:11.9 real=0:00:06.0 mem=3812.6M) ***
[03/22 15:49:18   4595s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.8
[03/22 15:49:19   4595s] ** GigaOpt Optimizer WNS Slack -1.158 TNS Slack -32.047 Density 55.41
[03/22 15:49:19   4595s] Skipped Place ECO bump recovery (WNS opt)
[03/22 15:49:19   4595s] Optimizer WNS Pass 7
[03/22 15:49:19   4595s] OptDebug: Start of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.158|-32.047|
|HEPG      |-1.158|-32.047|
|All Paths |-1.158|-32.047|
+----------+------+-------+

[03/22 15:49:19   4595s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3812.6M
[03/22 15:49:19   4595s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3812.6M
[03/22 15:49:19   4596s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:49:19   4596s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:49:19   4596s] Active Path Group: reg2cgate reg2reg  
[03/22 15:49:19   4596s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:49:19   4596s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:49:19   4596s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:49:20   4596s] |  -1.158|   -1.158| -32.047|  -32.047|    55.41%|   0:00:01.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:28   4647s] |  -1.156|   -1.156| -31.991|  -31.991|    55.40%|   0:00:08.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:29   4652s] |  -1.153|   -1.153| -31.983|  -31.983|    55.45%|   0:00:01.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:31   4664s] |  -1.152|   -1.152| -31.977|  -31.977|    55.44%|   0:00:02.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:32   4668s] |  -1.147|   -1.147| -32.022|  -32.022|    55.46%|   0:00:01.0| 3812.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:38   4711s] |  -1.147|   -1.147| -32.011|  -32.011|    55.45%|   0:00:06.0| 3831.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:42   4726s] |  -1.148|   -1.148| -32.006|  -32.006|    55.49%|   0:00:04.0| 3819.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:43   4730s] |  -1.147|   -1.147| -31.892|  -31.892|    55.51%|   0:00:01.0| 3819.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:53   4794s] |  -1.147|   -1.147| -32.041|  -32.041|    55.68%|   0:00:10.0| 3819.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:49:53   4794s] Starting generalSmallTnsOpt
[03/22 15:49:54   4795s] |  -1.142|   -1.142| -32.010|  -32.010|    55.69%|   0:00:01.0| 3819.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
[03/22 15:49:54   4798s] |  -1.143|   -1.143| -31.990|  -31.990|    55.70%|   0:00:00.0| 3819.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
[03/22 15:49:55   4799s] |  -1.141|   -1.141| -31.982|  -31.982|    55.71%|   0:00:01.0| 3819.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
[03/22 15:49:55   4801s] |  -1.141|   -1.141| -31.968|  -31.968|    55.71%|   0:00:00.0| 3819.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
[03/22 15:49:56   4803s] |  -1.141|   -1.141| -31.967|  -31.967|    55.72%|   0:00:01.0| 3819.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
[03/22 15:49:56   4804s] |  -1.141|   -1.141| -31.966|  -31.966|    55.72%|   0:00:00.0| 3819.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
[03/22 15:49:56   4805s] Ending generalSmallTnsOpt End
[03/22 15:49:56   4805s] Analyzing useful skew in preCTS mode ...
[03/22 15:49:57   4805s] skewClock is  advancing: -200ps, normalizer_inst/div_in_1_reg_1__5_/CP
[03/22 15:49:57   4805s]  ** Useful skew failure reasons **
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s]  ** Useful skew failure reasons **
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s]  ** Useful skew failure reasons **
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:49:57   4805s] Finish useful skew analysis
[03/22 15:50:06   4856s] |  -1.144|   -1.144| -32.048|  -32.048|    55.87%|   0:00:10.0| 3819.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:50:06   4856s] Starting generalSmallTnsOpt
[03/22 15:50:06   4857s] Ending generalSmallTnsOpt End
[03/22 15:50:07   4857s] Analyzing useful skew in preCTS mode ...
[03/22 15:50:07   4857s] skewClock did not found any end points to delay or to advance
[03/22 15:50:07   4857s]  ** Useful skew failure reasons **
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] skewClock did not found any end points to delay or to advance
[03/22 15:50:07   4857s]  ** Useful skew failure reasons **
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] skewClock did not found any end points to delay or to advance
[03/22 15:50:07   4857s]  ** Useful skew failure reasons **
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 15:50:07   4857s] skewClock did not found any end points to delay or to advance
[03/22 15:50:07   4857s] Finish useful skew analysis
[03/22 15:50:09   4874s] |  -1.144|   -1.144| -32.042|  -32.042|    55.87%|   0:00:03.0| 3819.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:50:10   4875s] |  -1.144|   -1.144| -32.042|  -32.042|    55.88%|   0:00:01.0| 3819.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:50:10   4875s] |  -1.144|   -1.144| -32.037|  -32.037|    55.88%|   0:00:00.0| 3819.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:50:11   4882s] |  -1.144|   -1.144| -32.031|  -32.031|    55.91%|   0:00:01.0| 3819.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:50:12   4887s] |  -1.144|   -1.144| -32.026|  -32.026|    55.93%|   0:00:01.0| 3819.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:50:12   4887s] |  -1.144|   -1.144| -32.026|  -32.026|    55.93%|   0:00:00.0| 3819.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:50:12   4887s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:50:12   4887s] 
[03/22 15:50:12   4887s] *** Finish Core Optimize Step (cpu=0:04:52 real=0:00:53.0 mem=3819.7M) ***
[03/22 15:50:12   4887s] 
[03/22 15:50:12   4887s] *** Finished Optimize Step Cumulative (cpu=0:04:52 real=0:00:53.0 mem=3819.7M) ***
[03/22 15:50:12   4887s] OptDebug: End of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.144|-32.026|
|HEPG      |-1.144|-32.026|
|All Paths |-1.144|-32.026|
+----------+------+-------+

[03/22 15:50:12   4887s] ** GigaOpt Optimizer WNS Slack -1.144 TNS Slack -32.026 Density 55.93
[03/22 15:50:12   4887s] Placement Snapshot: Density distribution:
[03/22 15:50:12   4887s] [1.00 -  +++]: 227 (23.62%)
[03/22 15:50:12   4887s] [0.95 - 1.00]: 10 (1.04%)
[03/22 15:50:12   4887s] [0.90 - 0.95]: 3 (0.31%)
[03/22 15:50:12   4887s] [0.85 - 0.90]: 6 (0.62%)
[03/22 15:50:12   4887s] [0.80 - 0.85]: 6 (0.62%)
[03/22 15:50:12   4887s] [0.75 - 0.80]: 7 (0.73%)
[03/22 15:50:12   4887s] [0.70 - 0.75]: 3 (0.31%)
[03/22 15:50:12   4887s] [0.65 - 0.70]: 6 (0.62%)
[03/22 15:50:12   4887s] [0.60 - 0.65]: 3 (0.31%)
[03/22 15:50:12   4887s] [0.55 - 0.60]: 9 (0.94%)
[03/22 15:50:12   4887s] [0.50 - 0.55]: 13 (1.35%)
[03/22 15:50:12   4887s] [0.45 - 0.50]: 8 (0.83%)
[03/22 15:50:12   4887s] [0.40 - 0.45]: 20 (2.08%)
[03/22 15:50:12   4887s] [0.35 - 0.40]: 62 (6.45%)
[03/22 15:50:12   4887s] [0.30 - 0.35]: 169 (17.59%)
[03/22 15:50:12   4887s] [0.25 - 0.30]: 176 (18.31%)
[03/22 15:50:12   4887s] [0.20 - 0.25]: 63 (6.56%)
[03/22 15:50:12   4887s] [0.15 - 0.20]: 69 (7.18%)
[03/22 15:50:12   4887s] [0.10 - 0.15]: 46 (4.79%)
[03/22 15:50:12   4887s] [0.05 - 0.10]: 37 (3.85%)
[03/22 15:50:12   4887s] [0.00 - 0.05]: 18 (1.87%)
[03/22 15:50:12   4887s] Begin: Area Reclaim Optimization
[03/22 15:50:12   4887s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:21:27.9/0:22:18.6 (3.7), mem = 3819.7M
[03/22 15:50:13   4888s] (I,S,L,T): WC_VIEW: 106.824, 30.767, 1.34277, 138.934
[03/22 15:50:14   4889s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3819.7M
[03/22 15:50:14   4889s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:3819.7M
[03/22 15:50:14   4889s] Reclaim Optimization WNS Slack -1.144  TNS Slack -32.026 Density 55.93
[03/22 15:50:14   4889s] +----------+---------+--------+--------+------------+--------+
[03/22 15:50:14   4889s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 15:50:14   4889s] +----------+---------+--------+--------+------------+--------+
[03/22 15:50:14   4889s] |    55.93%|        -|  -1.144| -32.026|   0:00:00.0| 3819.7M|
[03/22 15:50:14   4889s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:50:16   4893s] |    55.91%|       27|  -1.141| -32.001|   0:00:02.0| 3819.7M|
[03/22 15:50:26   4920s] |    55.68%|      932|  -1.123| -31.734|   0:00:10.0| 3819.7M|
[03/22 15:50:26   4921s] |    55.68%|        3|  -1.123| -31.733|   0:00:00.0| 3819.7M|
[03/22 15:50:26   4921s] |    55.68%|        0|  -1.123| -31.733|   0:00:00.0| 3819.7M|
[03/22 15:50:26   4921s] +----------+---------+--------+--------+------------+--------+
[03/22 15:50:26   4921s] Reclaim Optimization End WNS Slack -1.123  TNS Slack -31.733 Density 55.68
[03/22 15:50:26   4921s] 
[03/22 15:50:26   4921s] ** Summary: Restruct = 0 Buffer Deletion = 20 Declone = 9 Resize = 715 **
[03/22 15:50:26   4921s] --------------------------------------------------------------
[03/22 15:50:26   4921s] |                                   | Total     | Sequential |
[03/22 15:50:26   4921s] --------------------------------------------------------------
[03/22 15:50:26   4921s] | Num insts resized                 |     712  |       1    |
[03/22 15:50:26   4921s] | Num insts undone                  |     220  |       0    |
[03/22 15:50:26   4921s] | Num insts Downsized               |     712  |       1    |
[03/22 15:50:26   4921s] | Num insts Samesized               |       0  |       0    |
[03/22 15:50:26   4921s] | Num insts Upsized                 |       0  |       0    |
[03/22 15:50:26   4921s] | Num multiple commits+uncommits    |       3  |       -    |
[03/22 15:50:26   4921s] --------------------------------------------------------------
[03/22 15:50:26   4921s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:50:26   4921s] Layer 7 has 228 constrained nets 
[03/22 15:50:26   4921s] **** End NDR-Layer Usage Statistics ****
[03/22 15:50:26   4921s] End: Core Area Reclaim Optimization (cpu = 0:00:34.1) (real = 0:00:14.0) **
[03/22 15:50:27   4922s] (I,S,L,T): WC_VIEW: 106.454, 30.4702, 1.33149, 138.256
[03/22 15:50:27   4922s] *** AreaOpt [finish] : cpu/real = 0:00:34.3/0:00:14.3 (2.4), totSession cpu/real = 1:22:02.2/0:22:32.9 (3.6), mem = 3819.7M
[03/22 15:50:27   4922s] 
[03/22 15:50:27   4922s] =============================================================================================
[03/22 15:50:27   4922s]  Step TAT Report for AreaOpt #8
[03/22 15:50:27   4922s] =============================================================================================
[03/22 15:50:27   4922s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:50:27   4922s] ---------------------------------------------------------------------------------------------
[03/22 15:50:27   4922s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:50:27   4922s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:50:27   4922s] [ OptSingleIteration     ]      4   0:00:00.5  (   3.4 % )     0:00:11.4 /  0:00:31.6    2.8
[03/22 15:50:27   4922s] [ OptGetWeight           ]    434   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[03/22 15:50:27   4922s] [ OptEval                ]    434   0:00:01.5  (  10.8 % )     0:00:01.5 /  0:00:08.3    5.3
[03/22 15:50:27   4922s] [ OptCommit              ]    434   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    0.9
[03/22 15:50:27   4922s] [ IncrTimingUpdate       ]    195   0:00:08.2  (  57.5 % )     0:00:08.2 /  0:00:20.4    2.5
[03/22 15:50:27   4922s] [ PostCommitDelayUpdate  ]    508   0:00:00.4  (   3.0 % )     0:00:01.0 /  0:00:02.2    2.3
[03/22 15:50:27   4922s] [ IncrDelayCalc          ]    657   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:01.7    3.3
[03/22 15:50:27   4922s] [ MISC                   ]          0:00:02.6  (  17.9 % )     0:00:02.6 /  0:00:02.4    0.9
[03/22 15:50:27   4922s] ---------------------------------------------------------------------------------------------
[03/22 15:50:27   4922s]  AreaOpt #8 TOTAL                   0:00:14.3  ( 100.0 % )     0:00:14.3 /  0:00:34.3    2.4
[03/22 15:50:27   4922s] ---------------------------------------------------------------------------------------------
[03/22 15:50:27   4922s] 
[03/22 15:50:27   4922s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:15, mem=3721.69M, totSessionCpu=1:22:02).
[03/22 15:50:27   4922s] Placement Snapshot: Density distribution:
[03/22 15:50:27   4922s] [1.00 -  +++]: 227 (23.62%)
[03/22 15:50:27   4922s] [0.95 - 1.00]: 10 (1.04%)
[03/22 15:50:27   4922s] [0.90 - 0.95]: 3 (0.31%)
[03/22 15:50:27   4922s] [0.85 - 0.90]: 6 (0.62%)
[03/22 15:50:27   4922s] [0.80 - 0.85]: 6 (0.62%)
[03/22 15:50:27   4922s] [0.75 - 0.80]: 7 (0.73%)
[03/22 15:50:27   4922s] [0.70 - 0.75]: 3 (0.31%)
[03/22 15:50:27   4922s] [0.65 - 0.70]: 6 (0.62%)
[03/22 15:50:27   4922s] [0.60 - 0.65]: 3 (0.31%)
[03/22 15:50:27   4922s] [0.55 - 0.60]: 9 (0.94%)
[03/22 15:50:27   4922s] [0.50 - 0.55]: 13 (1.35%)
[03/22 15:50:27   4922s] [0.45 - 0.50]: 8 (0.83%)
[03/22 15:50:27   4922s] [0.40 - 0.45]: 20 (2.08%)
[03/22 15:50:27   4922s] [0.35 - 0.40]: 62 (6.45%)
[03/22 15:50:27   4922s] [0.30 - 0.35]: 171 (17.79%)
[03/22 15:50:27   4922s] [0.25 - 0.30]: 174 (18.11%)
[03/22 15:50:27   4922s] [0.20 - 0.25]: 66 (6.87%)
[03/22 15:50:27   4922s] [0.15 - 0.20]: 78 (8.12%)
[03/22 15:50:27   4922s] [0.10 - 0.15]: 50 (5.20%)
[03/22 15:50:27   4922s] [0.05 - 0.10]: 31 (3.23%)
[03/22 15:50:27   4922s] [0.00 - 0.05]: 8 (0.83%)
[03/22 15:50:27   4922s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.9
[03/22 15:50:27   4922s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.042, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF:       Starting CMU at level 4, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.007, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.121, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:0.180, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.180, REAL:0.180, MEM:3721.7M
[03/22 15:50:27   4922s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.11
[03/22 15:50:27   4922s] OPERPROF: Starting RefinePlace at level 1, MEM:3721.7M
[03/22 15:50:27   4922s] *** Starting refinePlace (1:22:03 mem=3721.7M) ***
[03/22 15:50:27   4922s] Total net bbox length = 5.130e+05 (2.450e+05 2.681e+05) (ext = 2.676e+04)
[03/22 15:50:27   4922s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:50:27   4922s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:50:27   4922s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.022, MEM:3721.7M
[03/22 15:50:27   4922s] default core: bins with density > 0.750 = 39.26 % ( 402 / 1024 )
[03/22 15:50:27   4922s] Density distribution unevenness ratio = 27.978%
[03/22 15:50:27   4922s] RPlace IncrNP: Rollback Lev = -3
[03/22 15:50:27   4922s] RPlace: Density =1.048889, incremental np is triggered.
[03/22 15:50:27   4922s] OPERPROF:     Starting spMPad at level 3, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF:       Starting spContextMPad at level 4, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3721.7M
[03/22 15:50:27   4922s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.010, MEM:3721.7M
[03/22 15:50:27   4923s] nrCritNet: 1.96% ( 815 / 41505 ) cutoffSlk: -1140.3ps stdDelay: 14.5ps
[03/22 15:50:27   4923s] incrNP running in 8 threads.
[03/22 15:50:27   4923s] OPERPROF:     Starting npMain at level 3, MEM:3721.7M
[03/22 15:50:28   4923s] incrNP th 1.000, 0.100
[03/22 15:50:28   4923s] limitMaxMove -1, priorityInstMaxMove 7
[03/22 15:50:28   4923s] SP #FI/SF FL/PI 0/23067 16496/90
[03/22 15:50:28   4923s] OPERPROF:       Starting npPlace at level 4, MEM:3835.3M
[03/22 15:50:28   4924s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 15:50:28   4924s] No instances found in the vector
[03/22 15:50:28   4924s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3874.3M, DRC: 0)
[03/22 15:50:28   4924s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:50:30   4927s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 15:50:30   4927s] No instances found in the vector
[03/22 15:50:30   4927s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4047.9M, DRC: 0)
[03/22 15:50:30   4927s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:50:31   4931s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 15:50:31   4931s] No instances found in the vector
[03/22 15:50:31   4931s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4049.9M, DRC: 0)
[03/22 15:50:31   4931s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:50:32   4934s] OPERPROF:       Finished npPlace at level 4, CPU:10.590, REAL:4.276, MEM:3923.9M
[03/22 15:50:32   4934s] OPERPROF:     Finished npMain at level 3, CPU:11.450, REAL:4.867, MEM:3795.8M
[03/22 15:50:32   4934s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3795.8M
[03/22 15:50:32   4934s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.021, MEM:3795.8M
[03/22 15:50:32   4934s] default core: bins with density > 0.750 = 40.04 % ( 410 / 1024 )
[03/22 15:50:32   4934s] Density distribution unevenness ratio = 27.923%
[03/22 15:50:32   4934s] RPlace postIncrNP: Density = 1.048889 -> 0.978889.
[03/22 15:50:32   4934s] RPlace postIncrNP Info: Density distribution changes:
[03/22 15:50:32   4934s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:50:32   4934s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:50:32   4934s] [1.00 - 1.05] :	 5 (0.49%) -> 0 (0.00%)
[03/22 15:50:32   4934s] [0.95 - 1.00] :	 32 (3.12%) -> 3 (0.29%)
[03/22 15:50:32   4934s] [0.90 - 0.95] :	 51 (4.98%) -> 76 (7.42%)
[03/22 15:50:32   4934s] [0.85 - 0.90] :	 76 (7.42%) -> 96 (9.38%)
[03/22 15:50:32   4934s] [0.80 - 0.85] :	 66 (6.45%) -> 62 (6.05%)
[03/22 15:50:32   4934s] [CPU] RefinePlace/IncrNP (cpu=0:00:11.8, real=0:00:05.0, mem=3795.8MB) @(1:22:03 - 1:22:15).
[03/22 15:50:32   4934s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:11.850, REAL:5.280, MEM:3795.8M
[03/22 15:50:32   4934s] Move report: incrNP moves 16041 insts, mean move: 2.53 um, max move: 34.80 um
[03/22 15:50:32   4934s] 	Max move on inst (normalizer_inst/FE_RC_2050_0): (407.40, 263.80) --> (424.20, 281.80)
[03/22 15:50:32   4934s] Move report: Timing Driven Placement moves 16041 insts, mean move: 2.53 um, max move: 34.80 um
[03/22 15:50:32   4934s] 	Max move on inst (normalizer_inst/FE_RC_2050_0): (407.40, 263.80) --> (424.20, 281.80)
[03/22 15:50:32   4934s] 	Runtime: CPU: 0:00:11.9 REAL: 0:00:05.0 MEM: 3795.8MB
[03/22 15:50:32   4934s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3795.8M
[03/22 15:50:32   4934s] Starting refinePlace ...
[03/22 15:50:33   4934s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:50:33   4934s]    Spread Effort: high, pre-route mode, useDDP on.
[03/22 15:50:33   4935s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3793.8MB) @(1:22:15 - 1:22:16).
[03/22 15:50:33   4935s] Move report: preRPlace moves 8225 insts, mean move: 0.52 um, max move: 4.60 um
[03/22 15:50:33   4935s] 	Max move on inst (normalizer_inst/FE_OFC2119_n4678): (414.40, 294.40) --> (415.40, 290.80)
[03/22 15:50:33   4935s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND6
[03/22 15:50:33   4935s] wireLenOptFixPriorityInst 322 inst fixed
[03/22 15:50:33   4935s] tweakage running in 8 threads.
[03/22 15:50:33   4936s] Placement tweakage begins.
[03/22 15:50:33   4936s] wire length = 6.505e+05
[03/22 15:50:35   4939s] wire length = 6.347e+05
[03/22 15:50:35   4939s] Placement tweakage ends.
[03/22 15:50:35   4939s] Move report: tweak moves 4210 insts, mean move: 1.73 um, max move: 11.80 um
[03/22 15:50:35   4939s] 	Max move on inst (normalizer_inst/FE_RC_1490_0): (416.00, 199.00) --> (427.80, 199.00)
[03/22 15:50:35   4939s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.0, real=0:00:02.0, mem=3793.8MB) @(1:22:16 - 1:22:20).
[03/22 15:50:35   4940s] 
[03/22 15:50:35   4940s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:50:36   4941s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:50:36   4941s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:01.0, mem=3793.8MB) @(1:22:20 - 1:22:22).
[03/22 15:50:36   4941s] Move report: Detail placement moves 10289 insts, mean move: 1.00 um, max move: 11.80 um
[03/22 15:50:36   4941s] 	Max move on inst (normalizer_inst/FE_RC_1490_0): (416.00, 199.00) --> (427.80, 199.00)
[03/22 15:50:36   4941s] 	Runtime: CPU: 0:00:07.2 REAL: 0:00:04.0 MEM: 3793.8MB
[03/22 15:50:36   4941s] Statistics of distance of Instance movement in refine placement:
[03/22 15:50:36   4941s]   maximum (X+Y) =        38.80 um
[03/22 15:50:36   4941s]   inst (normalizer_inst/FE_RC_2050_0) with max move: (407.4, 263.8) -> (428.2, 281.8)
[03/22 15:50:36   4941s]   mean    (X+Y) =         2.63 um
[03/22 15:50:36   4941s] Total instances flipped for legalization: 2189
[03/22 15:50:36   4941s] Summary Report:
[03/22 15:50:36   4941s] Instances move: 17030 (out of 39653 movable)
[03/22 15:50:36   4941s] Instances flipped: 2189
[03/22 15:50:36   4941s] Mean displacement: 2.63 um
[03/22 15:50:36   4941s] Max displacement: 38.80 um (Instance: normalizer_inst/FE_RC_2050_0) (407.4, 263.8) -> (428.2, 281.8)
[03/22 15:50:36   4941s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
[03/22 15:50:36   4941s] Total instances moved : 17030
[03/22 15:50:36   4941s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.210, REAL:3.837, MEM:3793.8M
[03/22 15:50:36   4941s] Total net bbox length = 5.006e+05 (2.332e+05 2.675e+05) (ext = 2.674e+04)
[03/22 15:50:36   4941s] Runtime: CPU: 0:00:19.2 REAL: 0:00:09.0 MEM: 3793.8MB
[03/22 15:50:36   4941s] [CPU] RefinePlace/total (cpu=0:00:19.2, real=0:00:09.0, mem=3793.8MB) @(1:22:03 - 1:22:22).
[03/22 15:50:36   4941s] *** Finished refinePlace (1:22:22 mem=3793.8M) ***
[03/22 15:50:36   4941s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.11
[03/22 15:50:36   4941s] OPERPROF: Finished RefinePlace at level 1, CPU:19.200, REAL:9.263, MEM:3793.8M
[03/22 15:50:36   4942s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3793.8M
[03/22 15:50:37   4942s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.044, MEM:3793.8M
[03/22 15:50:37   4942s] Finished re-routing un-routed nets (0:00:00.1 3793.8M)
[03/22 15:50:37   4942s] 
[03/22 15:50:37   4943s] TotalInstCnt at stopUpdate before init: 39,653
[03/22 15:50:37   4943s] OPERPROF: Starting DPlace-Init at level 1, MEM:3793.8M
[03/22 15:50:37   4943s] z: 2, totalTracks: 1
[03/22 15:50:37   4943s] z: 4, totalTracks: 1
[03/22 15:50:37   4943s] z: 6, totalTracks: 1
[03/22 15:50:37   4943s] z: 8, totalTracks: 1
[03/22 15:50:37   4943s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:50:37   4943s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3793.8M
[03/22 15:50:37   4943s] OPERPROF:     Starting CMU at level 3, MEM:3793.8M
[03/22 15:50:37   4943s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3793.8M
[03/22 15:50:37   4943s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.109, MEM:3793.8M
[03/22 15:50:37   4943s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3793.8MB).
[03/22 15:50:37   4943s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.165, MEM:3793.8M
[03/22 15:50:37   4944s] 
[03/22 15:50:37   4944s] Density : 0.5568
[03/22 15:50:37   4944s] Max route overflow : 0.0000
[03/22 15:50:37   4944s] 
[03/22 15:50:37   4944s] TotalInstCnt at stopUpdate after init: 39,653
[03/22 15:50:37   4944s] 
[03/22 15:50:37   4944s] *** Finish Physical Update (cpu=0:00:21.9 real=0:00:10.0 mem=3793.8M) ***
[03/22 15:50:37   4944s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.9
[03/22 15:50:38   4944s] ** GigaOpt Optimizer WNS Slack -1.144 TNS Slack -32.170 Density 55.68
[03/22 15:50:38   4944s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.144|-32.170|
|HEPG      |-1.144|-32.170|
|All Paths |-1.144|-32.170|
+----------+------+-------+

[03/22 15:50:38   4944s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:50:38   4944s] Layer 7 has 228 constrained nets 
[03/22 15:50:38   4944s] **** End NDR-Layer Usage Statistics ****
[03/22 15:50:38   4944s] 
[03/22 15:50:38   4944s] *** Finish pre-CTS Setup Fixing (cpu=0:52:15 real=0:12:03 mem=3793.8M) ***
[03/22 15:50:38   4944s] 
[03/22 15:50:38   4944s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9874.2
[03/22 15:50:38   4944s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3584.4M
[03/22 15:50:38   4944s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.044, MEM:3585.9M
[03/22 15:50:38   4944s] TotalInstCnt at PhyDesignMc Destruction: 39,653
[03/22 15:50:38   4945s] (I,S,L,T): WC_VIEW: 106.456, 30.4684, 1.33149, 138.256
[03/22 15:50:38   4945s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.7
[03/22 15:50:38   4945s] *** SetupOpt [finish] : cpu/real = 0:52:26.6/0:12:13.6 (4.3), totSession cpu/real = 1:22:25.4/0:22:44.7 (3.6), mem = 3585.9M
[03/22 15:50:38   4945s] 
[03/22 15:50:38   4945s] =============================================================================================
[03/22 15:50:38   4945s]  Step TAT Report for WnsOpt #1
[03/22 15:50:38   4945s] =============================================================================================
[03/22 15:50:38   4945s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:50:38   4945s] ---------------------------------------------------------------------------------------------
[03/22 15:50:38   4945s] [ SkewClock              ]      6   0:00:01.3  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[03/22 15:50:38   4945s] [ AreaOpt                ]      6   0:00:14.7  (   2.0 % )     0:01:25.1 /  0:03:27.0    2.4
[03/22 15:50:38   4945s] [ RefinePlace            ]      8   0:00:50.7  (   6.9 % )     0:00:51.7 /  0:01:49.6    2.1
[03/22 15:50:38   4945s] [ SlackTraversorInit     ]     15   0:00:05.2  (   0.7 % )     0:00:05.2 /  0:00:06.1    1.2
[03/22 15:50:38   4945s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:01.2    1.0
[03/22 15:50:38   4945s] [ PowerInterfaceInit     ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[03/22 15:50:38   4945s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.6    1.5
[03/22 15:50:38   4945s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/22 15:50:38   4945s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:50:38   4945s] [ TransformInit          ]      1   0:00:08.4  (   1.1 % )     0:00:08.4 /  0:00:08.8    1.1
[03/22 15:50:38   4945s] [ SmallTnsOpt            ]      6   0:00:00.0  (   0.0 % )     0:00:06.5 /  0:00:20.4    3.1
[03/22 15:50:38   4945s] [ OptSingleIteration     ]    969   0:00:11.4  (   1.5 % )     0:10:31.8 /  0:49:38.6    4.7
[03/22 15:50:38   4945s] [ OptGetWeight           ]   3671   0:00:08.9  (   1.2 % )     0:00:08.9 /  0:00:08.8    1.0
[03/22 15:50:38   4945s] [ OptEval                ]   3671   0:06:54.2  (  56.5 % )     0:06:54.2 /  0:41:00.7    5.9
[03/22 15:50:38   4945s] [ OptCommit              ]   3671   0:00:06.0  (   0.8 % )     0:00:06.0 /  0:00:05.8    1.0
[03/22 15:50:38   4945s] [ IncrTimingUpdate       ]   1874   0:02:00.6  (  16.4 % )     0:02:00.6 /  0:05:17.3    2.6
[03/22 15:50:38   4945s] [ PostCommitDelayUpdate  ]   4079   0:00:08.2  (   1.1 % )     0:00:18.6 /  0:00:58.0    3.1
[03/22 15:50:38   4945s] [ IncrDelayCalc          ]   8184   0:00:10.4  (   1.4 % )     0:00:10.4 /  0:00:49.8    4.8
[03/22 15:50:38   4945s] [ SetupOptGetWorkingSet  ]   2059   0:00:48.1  (   6.6 % )     0:00:48.1 /  0:01:44.9    2.2
[03/22 15:50:38   4945s] [ SetupOptGetActiveNode  ]   2059   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.4
[03/22 15:50:38   4945s] [ SetupOptSlackGraph     ]    919   0:00:05.0  (   0.7 % )     0:00:05.0 /  0:00:17.9    3.6
[03/22 15:50:38   4945s] [ MISC                   ]          0:00:18.9  (   2.6 % )     0:00:18.9 /  0:00:26.1    1.4
[03/22 15:50:38   4945s] ---------------------------------------------------------------------------------------------
[03/22 15:50:38   4945s]  WnsOpt #1 TOTAL                    0:12:13.6  ( 100.0 % )     0:12:13.6 /  0:52:26.6    4.3
[03/22 15:50:38   4945s] ---------------------------------------------------------------------------------------------
[03/22 15:50:38   4945s] 
[03/22 15:50:38   4945s] End: GigaOpt Optimization in WNS mode
[03/22 15:50:39   4945s] *** Timing NOT met, worst failing slack is -1.144
[03/22 15:50:39   4945s] *** Check timing (0:00:00.0)
[03/22 15:50:39   4945s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:50:39   4945s] optDesignOneStep: Power Flow
[03/22 15:50:39   4945s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:50:39   4945s] Deleting Lib Analyzer.
[03/22 15:50:39   4945s] Begin: GigaOpt Optimization in TNS mode
[03/22 15:50:39   4946s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -pgMode all -nativePathGroupFlow -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/22 15:50:39   4946s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:50:39   4946s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:22:26.1/0:22:45.4 (3.6), mem = 3235.9M
[03/22 15:50:39   4946s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.8
[03/22 15:50:40   4946s] (I,S,L,T): WC_VIEW: 106.456, 30.4684, 1.33149, 138.256
[03/22 15:50:40   4946s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:50:40   4946s] ### Creating PhyDesignMc. totSessionCpu=1:22:27 mem=3235.9M
[03/22 15:50:40   4946s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/22 15:50:40   4946s] OPERPROF: Starting DPlace-Init at level 1, MEM:3235.9M
[03/22 15:50:40   4946s] z: 2, totalTracks: 1
[03/22 15:50:40   4946s] z: 4, totalTracks: 1
[03/22 15:50:40   4946s] z: 6, totalTracks: 1
[03/22 15:50:40   4946s] z: 8, totalTracks: 1
[03/22 15:50:40   4946s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:50:40   4946s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3235.9M
[03/22 15:50:40   4946s] OPERPROF:     Starting CMU at level 3, MEM:3235.9M
[03/22 15:50:40   4946s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:3235.9M
[03/22 15:50:40   4946s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.099, MEM:3235.9M
[03/22 15:50:40   4946s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3235.9MB).
[03/22 15:50:40   4946s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.159, MEM:3235.9M
[03/22 15:50:40   4947s] TotalInstCnt at PhyDesignMc Initialization: 39,653
[03/22 15:50:40   4947s] ### Creating PhyDesignMc, finished. totSessionCpu=1:22:27 mem=3235.9M
[03/22 15:50:40   4947s] ### Creating RouteCongInterface, started
[03/22 15:50:40   4947s] 
[03/22 15:50:40   4947s] Creating Lib Analyzer ...
[03/22 15:50:40   4947s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:50:40   4947s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:50:40   4947s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:50:40   4947s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:50:40   4947s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:50:40   4947s] 
[03/22 15:50:41   4948s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:22:28 mem=3239.9M
[03/22 15:50:41   4948s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:22:28 mem=3239.9M
[03/22 15:50:41   4948s] Creating Lib Analyzer, finished. 
[03/22 15:50:41   4948s] 
[03/22 15:50:41   4948s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 15:50:41   4948s] 
[03/22 15:50:41   4948s] #optDebug: {0, 1.200}
[03/22 15:50:41   4948s] ### Creating RouteCongInterface, finished
[03/22 15:50:41   4948s] ### Creating LA Mngr. totSessionCpu=1:22:28 mem=3239.9M
[03/22 15:50:41   4948s] ### Creating LA Mngr, finished. totSessionCpu=1:22:28 mem=3239.9M
[03/22 15:50:47   4953s] *info: 3 clock nets excluded
[03/22 15:50:47   4953s] *info: 2 special nets excluded.
[03/22 15:50:47   4953s] *info: 138 no-driver nets excluded.
[03/22 15:50:49   4955s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.3
[03/22 15:50:49   4955s] PathGroup :  reg2cgate  TargetSlack : 0.0145 
[03/22 15:50:49   4955s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/22 15:50:49   4956s] ** GigaOpt Optimizer WNS Slack -1.144 TNS Slack -32.170 Density 55.68
[03/22 15:50:49   4956s] Optimizer TNS Opt
[03/22 15:50:49   4956s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.144|-32.170|
|HEPG      |-1.144|-32.170|
|All Paths |-1.144|-32.170|
+----------+------+-------+

[03/22 15:50:49   4956s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3417.3M
[03/22 15:50:49   4956s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3417.3M
[03/22 15:50:49   4956s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:50:49   4956s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:50:49   4956s] Active Path Group: reg2reg  
[03/22 15:50:49   4956s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:50:49   4956s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:50:49   4956s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:50:50   4956s] |  -1.144|   -1.144| -32.170|  -32.170|    55.68%|   0:00:01.0| 3449.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:50:59   5009s] |  -1.135|   -1.135| -31.938|  -31.938|    55.70%|   0:00:09.0| 3889.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:51:02   5031s] |  -1.135|   -1.135| -31.923|  -31.923|    55.70%|   0:00:03.0| 3889.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:51:04   5036s] |  -1.137|   -1.137| -31.877|  -31.877|    55.72%|   0:00:02.0| 3889.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:51:04   5036s] |  -1.135|   -1.135| -31.872|  -31.872|    55.72%|   0:00:00.0| 3889.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:51:06   5049s] |  -1.133|   -1.133| -31.857|  -31.857|    55.74%|   0:00:02.0| 3889.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:51:08   5058s] |  -1.133|   -1.133| -31.853|  -31.853|    55.76%|   0:00:02.0| 3889.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:51:08   5060s] |  -1.133|   -1.133| -31.853|  -31.853|    55.76%|   0:00:00.0| 3889.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:51:10   5071s] |  -1.133|   -1.133| -31.734|  -31.734|    55.76%|   0:00:02.0| 3889.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:15   5101s] |  -1.133|   -1.133| -31.727|  -31.727|    55.76%|   0:00:05.0| 3889.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:16   5103s] |  -1.133|   -1.133| -31.629|  -31.629|    55.78%|   0:00:01.0| 3775.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
[03/22 15:51:18   5117s] |  -1.133|   -1.133| -31.620|  -31.620|    55.78%|   0:00:02.0| 3832.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
[03/22 15:51:19   5122s] |  -1.134|   -1.134| -31.536|  -31.536|    55.80%|   0:00:01.0| 3890.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
[03/22 15:51:20   5123s] |  -1.134|   -1.134| -31.505|  -31.505|    55.80%|   0:00:01.0| 3890.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
[03/22 15:51:21   5126s] |  -1.134|   -1.134| -31.495|  -31.495|    55.83%|   0:00:01.0| 3890.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
[03/22 15:51:21   5126s] |  -1.134|   -1.134| -31.490|  -31.490|    55.83%|   0:00:00.0| 3890.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
[03/22 15:51:22   5129s] |  -1.134|   -1.134| -31.403|  -31.403|    55.83%|   0:00:01.0| 3890.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:51:27   5153s] |  -1.134|   -1.134| -31.380|  -31.380|    55.83%|   0:00:05.0| 4181.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:51:27   5155s] |  -1.134|   -1.134| -31.357|  -31.357|    55.85%|   0:00:00.0| 4181.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:34   5168s] |  -1.134|   -1.134| -31.355|  -31.355|    55.85%|   0:00:07.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:34   5169s] |  -1.134|   -1.134| -31.340|  -31.340|    55.86%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:51:36   5176s] |  -1.134|   -1.134| -31.327|  -31.327|    55.88%|   0:00:02.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:39   5182s] |  -1.134|   -1.134| -31.292|  -31.292|    55.88%|   0:00:03.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:51:40   5187s] |  -1.134|   -1.134| -31.281|  -31.281|    55.89%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:42   5191s] |  -1.134|   -1.134| -31.277|  -31.277|    55.89%|   0:00:02.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:43   5198s] |  -1.134|   -1.134| -31.273|  -31.273|    55.89%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:43   5199s] |  -1.134|   -1.134| -31.217|  -31.217|    55.90%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:51:43   5200s] |  -1.134|   -1.134| -31.215|  -31.215|    55.91%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:51:49   5219s] |  -1.134|   -1.134| -31.214|  -31.214|    55.93%|   0:00:05.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:51:49   5220s] |  -1.134|   -1.134| -31.210|  -31.210|    55.94%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:51:50   5223s] |  -1.134|   -1.134| -31.190|  -31.190|    55.95%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:51   5226s] |  -1.134|   -1.134| -31.176|  -31.176|    55.95%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:51   5227s] |  -1.134|   -1.134| -31.156|  -31.156|    55.95%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
[03/22 15:51:52   5230s] |  -1.134|   -1.134| -31.143|  -31.143|    55.96%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:53   5237s] |  -1.134|   -1.134| -31.124|  -31.124|    55.97%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
[03/22 15:51:54   5238s] |  -1.134|   -1.134| -31.123|  -31.123|    55.97%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
[03/22 15:51:54   5243s] |  -1.134|   -1.134| -31.121|  -31.121|    55.97%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
[03/22 15:51:55   5245s] |  -1.134|   -1.134| -31.088|  -31.088|    55.97%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:55   5247s] |  -1.134|   -1.134| -31.079|  -31.079|    55.97%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 15:51:56   5248s] |  -1.134|   -1.134| -31.062|  -31.062|    55.98%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
[03/22 15:51:56   5250s] |  -1.134|   -1.134| -31.058|  -31.058|    55.99%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
[03/22 15:51:57   5251s] |  -1.134|   -1.134| -31.057|  -31.057|    55.99%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
[03/22 15:51:57   5253s] |  -1.134|   -1.134| -31.025|  -31.025|    55.99%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:51:58   5256s] |  -1.134|   -1.134| -31.019|  -31.019|    56.00%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:51:59   5259s] |  -1.134|   -1.134| -31.009|  -31.009|    56.01%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:52:00   5261s] |  -1.134|   -1.134| -31.002|  -31.002|    56.01%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:52:00   5263s] |  -1.134|   -1.134| -31.001|  -31.001|    56.01%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:52:01   5264s] |  -1.134|   -1.134| -30.996|  -30.996|    56.01%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:52:02   5267s] |  -1.134|   -1.134| -30.985|  -30.985|    56.02%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:52:02   5270s] |  -1.134|   -1.134| -30.981|  -30.981|    56.02%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:52:03   5272s] |  -1.134|   -1.134| -30.980|  -30.980|    56.02%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
[03/22 15:52:05   5278s] |  -1.134|   -1.134| -30.962|  -30.962|    56.03%|   0:00:02.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/22 15:52:05   5280s] |  -1.134|   -1.134| -30.961|  -30.961|    56.03%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/22 15:52:05   5281s] |  -1.134|   -1.134| -30.959|  -30.959|    56.03%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/22 15:52:06   5282s] |  -1.134|   -1.134| -30.928|  -30.928|    56.04%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/22 15:52:07   5289s] |  -1.134|   -1.134| -30.925|  -30.925|    56.04%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/22 15:52:13   5305s] |  -1.134|   -1.134| -30.892|  -30.892|    56.05%|   0:00:06.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
[03/22 15:52:13   5306s] |  -1.134|   -1.134| -30.868|  -30.868|    56.05%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
[03/22 15:52:14   5308s] |  -1.134|   -1.134| -30.635|  -30.635|    56.06%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
[03/22 15:52:14   5308s] |  -1.134|   -1.134| -30.602|  -30.602|    56.06%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
[03/22 15:52:15   5309s] |  -1.134|   -1.134| -30.584|  -30.584|    56.06%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
[03/22 15:52:15   5311s] |  -1.134|   -1.134| -30.583|  -30.583|    56.06%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
[03/22 15:52:16   5312s] |  -1.134|   -1.134| -30.583|  -30.583|    56.06%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
[03/22 15:52:16   5312s] |  -1.134|   -1.134| -30.445|  -30.445|    56.06%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:52:16   5314s] |  -1.134|   -1.134| -30.317|  -30.317|    56.06%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:52:16   5314s] |  -1.134|   -1.134| -30.204|  -30.204|    56.06%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
[03/22 15:52:17   5315s] |  -1.134|   -1.134| -30.167|  -30.167|    56.06%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
[03/22 15:52:17   5316s] |  -1.134|   -1.134| -30.055|  -30.055|    56.07%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
[03/22 15:52:17   5316s] |  -1.134|   -1.134| -30.052|  -30.052|    56.07%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
[03/22 15:52:17   5317s] |  -1.134|   -1.134| -30.009|  -30.009|    56.07%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
[03/22 15:52:18   5318s] |  -1.134|   -1.134| -29.937|  -29.937|    56.07%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:52:18   5318s] |  -1.134|   -1.134| -29.830|  -29.830|    56.07%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:52:20   5324s] |  -1.134|   -1.134| -29.717|  -29.717|    56.07%|   0:00:02.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:52:20   5324s] |  -1.134|   -1.134| -29.661|  -29.661|    56.07%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:52:22   5334s] |  -1.134|   -1.134| -29.623|  -29.623|    56.07%|   0:00:02.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:52:25   5343s] |  -1.134|   -1.134| -29.604|  -29.604|    56.08%|   0:00:03.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
[03/22 15:52:26   5344s] |  -1.134|   -1.134| -29.560|  -29.560|    56.08%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
[03/22 15:52:26   5344s] |  -1.134|   -1.134| -29.518|  -29.518|    56.08%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
[03/22 15:52:27   5345s] |  -1.134|   -1.134| -29.449|  -29.449|    56.08%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
[03/22 15:52:28   5347s] |  -1.134|   -1.134| -29.440|  -29.440|    56.08%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
[03/22 15:52:34   5359s] |  -1.134|   -1.134| -29.532|  -29.532|    56.08%|   0:00:06.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
[03/22 15:52:34   5360s] |  -1.134|   -1.134| -29.455|  -29.455|    56.09%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
[03/22 15:52:34   5361s] |  -1.134|   -1.134| -29.430|  -29.430|    56.09%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
[03/22 15:52:35   5362s] |  -1.134|   -1.134| -29.426|  -29.426|    56.09%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
[03/22 15:52:35   5364s] |  -1.134|   -1.134| -29.425|  -29.425|    56.09%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
[03/22 15:52:35   5364s] |  -1.134|   -1.134| -29.420|  -29.420|    56.09%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
[03/22 15:52:36   5364s] |  -1.134|   -1.134| -29.416|  -29.416|    56.09%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
[03/22 15:52:37   5367s] |  -1.134|   -1.134| -29.386|  -29.386|    56.09%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:52:37   5370s] |  -1.134|   -1.134| -29.383|  -29.383|    56.10%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:52:37   5370s] |  -1.134|   -1.134| -29.305|  -29.305|    56.10%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
[03/22 15:52:38   5371s] |  -1.134|   -1.134| -29.273|  -29.273|    56.10%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
[03/22 15:52:38   5371s] |  -1.134|   -1.134| -29.272|  -29.272|    56.10%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:52:38   5372s] |  -1.134|   -1.134| -29.204|  -29.204|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 15:52:39   5373s] |  -1.134|   -1.134| -29.197|  -29.197|    56.10%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
[03/22 15:52:39   5373s] |  -1.134|   -1.134| -29.184|  -29.184|    56.10%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
[03/22 15:52:39   5373s] |  -1.134|   -1.134| -29.173|  -29.173|    56.10%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
[03/22 15:52:39   5373s] |  -1.134|   -1.134| -29.171|  -29.171|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
[03/22 15:52:39   5374s] |  -1.134|   -1.134| -29.145|  -29.145|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
[03/22 15:52:40   5375s] |  -1.134|   -1.134| -29.140|  -29.140|    56.11%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
[03/22 15:52:40   5375s] |  -1.134|   -1.134| -29.137|  -29.137|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
[03/22 15:52:40   5376s] |  -1.134|   -1.134| -29.134|  -29.134|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
[03/22 15:52:40   5376s] |  -1.134|   -1.134| -29.123|  -29.123|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
[03/22 15:52:41   5377s] |  -1.134|   -1.134| -29.116|  -29.116|    56.11%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
[03/22 15:52:41   5377s] |  -1.134|   -1.134| -29.110|  -29.110|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
[03/22 15:52:41   5378s] |  -1.134|   -1.134| -28.259|  -28.259|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
[03/22 15:52:41   5379s] |  -1.134|   -1.134| -28.230|  -28.230|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
[03/22 15:52:41   5379s] |  -1.134|   -1.134| -28.139|  -28.139|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
[03/22 15:52:41   5379s] |  -1.134|   -1.134| -27.896|  -27.896|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
[03/22 15:52:42   5379s] |  -1.134|   -1.134| -27.703|  -27.703|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
[03/22 15:52:42   5380s] |  -1.134|   -1.134| -27.465|  -27.465|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
[03/22 15:52:42   5380s] |  -1.134|   -1.134| -27.222|  -27.222|    56.11%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
[03/22 15:52:42   5380s] |  -1.134|   -1.134| -26.842|  -26.842|    56.12%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__4_/E               |
[03/22 15:52:43   5384s] |  -1.135|   -1.135| -25.097|  -25.097|    56.12%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
[03/22 15:52:43   5384s] |  -1.135|   -1.135| -23.157|  -23.157|    56.12%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
[03/22 15:52:44   5385s] |  -1.135|   -1.135| -22.711|  -22.711|    56.12%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
[03/22 15:52:44   5385s] |  -1.135|   -1.135| -22.360|  -22.360|    56.12%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
[03/22 15:52:44   5386s] |  -1.135|   -1.135| -22.215|  -22.215|    56.13%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
[03/22 15:52:44   5386s] |  -1.135|   -1.135| -22.188|  -22.188|    56.13%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
[03/22 15:52:45   5389s] |  -1.135|   -1.135| -22.047|  -22.047|    56.13%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
[03/22 15:52:45   5389s] |  -1.135|   -1.135| -22.029|  -22.029|    56.13%|   0:00:00.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
[03/22 15:52:47   5396s] |  -1.135|   -1.135| -21.493|  -21.493|    56.16%|   0:00:02.0| 4179.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ |
[03/22 15:52:47   5396s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:52:49   5401s] |  -1.135|   -1.135| -21.375|  -21.375|    56.17%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ |
[03/22 15:52:49   5401s] |        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
[03/22 15:52:51   5408s] |  -1.135|   -1.135| -21.055|  -21.055|    56.18%|   0:00:02.0| 4179.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
[03/22 15:52:51   5408s] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/22 15:52:53   5418s] |  -1.135|   -1.135| -21.012|  -21.012|    56.19%|   0:00:02.0| 4179.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
[03/22 15:52:53   5418s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:52:56   5434s] |  -1.135|   -1.135| -20.924|  -20.924|    56.19%|   0:00:03.0| 4179.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
[03/22 15:52:56   5434s] |        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
[03/22 15:52:57   5436s] |  -1.135|   -1.135| -20.910|  -20.910|    56.20%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ |
[03/22 15:52:57   5436s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:52:58   5440s] |  -1.135|   -1.135| -20.883|  -20.883|    56.21%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
[03/22 15:52:58   5440s] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/22 15:53:00   5452s] |  -1.135|   -1.135| -20.872|  -20.872|    56.22%|   0:00:02.0| 4179.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
[03/22 15:53:00   5452s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:53:01   5456s] |  -1.135|   -1.135| -20.835|  -20.835|    56.22%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
[03/22 15:53:01   5456s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:53:03   5461s] |  -1.135|   -1.135| -20.826|  -20.826|    56.24%|   0:00:02.0| 4179.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ |
[03/22 15:53:03   5461s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:53:04   5464s] |  -1.135|   -1.135| -20.815|  -20.815|    56.24%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
[03/22 15:53:04   5464s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 15:53:06   5471s] |  -1.135|   -1.135| -20.813|  -20.813|    56.25%|   0:00:02.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
[03/22 15:53:17   5531s] |  -1.135|   -1.135| -20.802|  -20.802|    56.30%|   0:00:11.0| 4179.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ |
[03/22 15:53:17   5531s] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/22 15:53:24   5565s] |  -1.135|   -1.135| -20.802|  -20.802|    56.34%|   0:00:07.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
[03/22 15:53:25   5565s] |  -1.135|   -1.135| -20.802|  -20.802|    56.34%|   0:00:01.0| 4179.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:53:25   5565s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:53:25   5565s] 
[03/22 15:53:25   5565s] *** Finish Core Optimize Step (cpu=0:10:09 real=0:02:36 mem=4179.5M) ***
[03/22 15:53:25   5565s] Active Path Group: default 
[03/22 15:53:25   5565s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:53:25   5565s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:53:25   5565s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:53:25   5565s] |   0.002|   -1.135|   0.000|  -20.802|    56.34%|   0:00:00.0| 4179.5M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_23_/D               |
[03/22 15:53:26   5567s] |   0.012|   -1.135|   0.000|  -20.802|    56.34%|   0:00:01.0| 4179.5M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_23_/D               |
[03/22 15:53:26   5568s] |   0.022|   -1.135|   0.000|  -20.802|    56.35%|   0:00:00.0| 4179.5M|        NA|       NA| NA                                                 |
[03/22 15:53:26   5568s] |   0.022|   -1.135|   0.000|  -20.802|    56.35%|   0:00:00.0| 4179.5M|   WC_VIEW|       NA| NA                                                 |
[03/22 15:53:26   5568s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:53:26   5568s] 
[03/22 15:53:26   5568s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:01.0 mem=4179.5M) ***
[03/22 15:53:26   5568s] 
[03/22 15:53:26   5568s] *** Finished Optimize Step Cumulative (cpu=0:10:12 real=0:02:37 mem=4179.5M) ***
[03/22 15:53:26   5568s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.022|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.135|-20.802|
|HEPG      |-1.135|-20.802|
|All Paths |-1.135|-20.802|
+----------+------+-------+

[03/22 15:53:26   5568s] ** GigaOpt Optimizer WNS Slack -1.135 TNS Slack -20.802 Density 56.35
[03/22 15:53:26   5568s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.10
[03/22 15:53:26   5568s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.035, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF:       Starting CMU at level 4, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.115, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.170, REAL:0.173, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.170, REAL:0.174, MEM:4179.5M
[03/22 15:53:26   5568s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.12
[03/22 15:53:26   5568s] OPERPROF: Starting RefinePlace at level 1, MEM:4179.5M
[03/22 15:53:26   5568s] *** Starting refinePlace (1:32:49 mem=4179.5M) ***
[03/22 15:53:26   5568s] Total net bbox length = 5.042e+05 (2.349e+05 2.693e+05) (ext = 2.674e+04)
[03/22 15:53:26   5568s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:53:26   5568s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:53:26   5568s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.024, MEM:4179.5M
[03/22 15:53:26   5568s] default core: bins with density > 0.750 = 41.70 % ( 427 / 1024 )
[03/22 15:53:26   5568s] Density distribution unevenness ratio = 27.954%
[03/22 15:53:26   5568s] RPlace IncrNP: Rollback Lev = -3
[03/22 15:53:26   5568s] RPlace: Density =1.038889, incremental np is triggered.
[03/22 15:53:26   5568s] OPERPROF:     Starting spMPad at level 3, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF:       Starting spContextMPad at level 4, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:4179.5M
[03/22 15:53:26   5568s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.009, MEM:4179.5M
[03/22 15:53:27   5569s] nrCritNet: 1.97% ( 827 / 41881 ) cutoffSlk: -1148.1ps stdDelay: 14.5ps
[03/22 15:53:27   5569s] incrNP running in 8 threads.
[03/22 15:53:27   5569s] OPERPROF:     Starting npMain at level 3, MEM:4179.5M
[03/22 15:53:27   5569s] incrNP th 1.000, 0.100
[03/22 15:53:27   5569s] limitMaxMove -1, priorityInstMaxMove 7
[03/22 15:53:27   5569s] SP #FI/SF FL/PI 0/22738 17219/96
[03/22 15:53:27   5569s] OPERPROF:       Starting npPlace at level 4, MEM:4275.5M
[03/22 15:53:27   5570s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 15:53:27   5570s] No instances found in the vector
[03/22 15:53:27   5570s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4275.5M, DRC: 0)
[03/22 15:53:27   5570s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:53:29   5573s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 15:53:29   5573s] No instances found in the vector
[03/22 15:53:29   5573s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4435.5M, DRC: 0)
[03/22 15:53:29   5573s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:53:30   5576s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 15:53:30   5576s] No instances found in the vector
[03/22 15:53:30   5576s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4435.5M, DRC: 0)
[03/22 15:53:30   5576s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:53:31   5580s] OPERPROF:       Finished npPlace at level 4, CPU:10.940, REAL:4.325, MEM:4307.5M
[03/22 15:53:31   5581s] OPERPROF:     Finished npMain at level 3, CPU:11.760, REAL:4.917, MEM:4179.5M
[03/22 15:53:31   5581s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4179.5M
[03/22 15:53:31   5581s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.023, MEM:4179.5M
[03/22 15:53:31   5581s] default core: bins with density > 0.750 = 42.68 % ( 437 / 1024 )
[03/22 15:53:31   5581s] Density distribution unevenness ratio = 27.939%
[03/22 15:53:31   5581s] RPlace postIncrNP: Density = 1.038889 -> 0.985556.
[03/22 15:53:31   5581s] RPlace postIncrNP Info: Density distribution changes:
[03/22 15:53:32   5581s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:53:32   5581s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 15:53:32   5581s] [1.00 - 1.05] :	 9 (0.88%) -> 0 (0.00%)
[03/22 15:53:32   5581s] [0.95 - 1.00] :	 33 (3.22%) -> 8 (0.78%)
[03/22 15:53:32   5581s] [0.90 - 0.95] :	 74 (7.23%) -> 84 (8.20%)
[03/22 15:53:32   5581s] [0.85 - 0.90] :	 76 (7.42%) -> 115 (11.23%)
[03/22 15:53:32   5581s] [0.80 - 0.85] :	 59 (5.76%) -> 64 (6.25%)
[03/22 15:53:32   5581s] [CPU] RefinePlace/IncrNP (cpu=0:00:12.1, real=0:00:05.0, mem=4179.5MB) @(1:32:49 - 1:33:01).
[03/22 15:53:32   5581s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:12.130, REAL:5.285, MEM:4179.5M
[03/22 15:53:32   5581s] Move report: incrNP moves 16752 insts, mean move: 2.55 um, max move: 24.80 um
[03/22 15:53:32   5581s] 	Max move on inst (normalizer_inst/FE_RC_2252_0): (399.80, 256.60) --> (385.80, 267.40)
[03/22 15:53:32   5581s] Move report: Timing Driven Placement moves 16752 insts, mean move: 2.55 um, max move: 24.80 um
[03/22 15:53:32   5581s] 	Max move on inst (normalizer_inst/FE_RC_2252_0): (399.80, 256.60) --> (385.80, 267.40)
[03/22 15:53:32   5581s] 	Runtime: CPU: 0:00:12.2 REAL: 0:00:06.0 MEM: 4179.5MB
[03/22 15:53:32   5581s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4179.5M
[03/22 15:53:32   5581s] Starting refinePlace ...
[03/22 15:53:32   5581s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:53:32   5581s]    Spread Effort: high, pre-route mode, useDDP on.
[03/22 15:53:32   5582s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=4179.5MB) @(1:33:01 - 1:33:02).
[03/22 15:53:32   5582s] Move report: preRPlace moves 8342 insts, mean move: 0.60 um, max move: 5.80 um
[03/22 15:53:32   5582s] 	Max move on inst (core1_inst/mac_array_instance/col_idx_4__mac_col_inst/FE_RC_2420_0): (218.00, 172.00) --> (214.00, 170.20)
[03/22 15:53:32   5582s] 	Length: 16 sites, height: 1 rows, site name: core, cell type: IND2D4
[03/22 15:53:32   5582s] wireLenOptFixPriorityInst 322 inst fixed
[03/22 15:53:32   5582s] tweakage running in 8 threads.
[03/22 15:53:32   5582s] Placement tweakage begins.
[03/22 15:53:32   5582s] wire length = 6.525e+05
[03/22 15:53:34   5585s] wire length = 6.388e+05
[03/22 15:53:34   5586s] Placement tweakage ends.
[03/22 15:53:34   5586s] Move report: tweak moves 3918 insts, mean move: 1.70 um, max move: 11.00 um
[03/22 15:53:34   5586s] 	Max move on inst (normalizer_inst/FE_RC_1490_0): (442.20, 200.80) --> (453.20, 200.80)
[03/22 15:53:34   5586s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.8, real=0:00:02.0, mem=4179.5MB) @(1:33:02 - 1:33:06).
[03/22 15:53:34   5586s] 
[03/22 15:53:34   5586s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:53:35   5588s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:53:35   5588s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:01.0, mem=4179.5MB) @(1:33:06 - 1:33:08).
[03/22 15:53:35   5588s] Move report: Detail placement moves 9986 insts, mean move: 1.01 um, max move: 12.40 um
[03/22 15:53:35   5588s] 	Max move on inst (normalizer_inst/FE_RC_1490_0): (440.80, 200.80) --> (453.20, 200.80)
[03/22 15:53:35   5588s] 	Runtime: CPU: 0:00:07.0 REAL: 0:00:03.0 MEM: 4179.5MB
[03/22 15:53:35   5588s] Statistics of distance of Instance movement in refine placement:
[03/22 15:53:35   5588s]   maximum (X+Y) =        32.00 um
[03/22 15:53:35   5588s]   inst (normalizer_inst/FE_RC_2252_0) with max move: (399.8, 256.6) -> (378.6, 267.4)
[03/22 15:53:35   5588s]   mean    (X+Y) =         2.60 um
[03/22 15:53:35   5588s] Total instances flipped for legalization: 247
[03/22 15:53:35   5588s] Summary Report:
[03/22 15:53:35   5588s] Instances move: 17860 (out of 40053 movable)
[03/22 15:53:35   5588s] Instances flipped: 247
[03/22 15:53:35   5588s] Mean displacement: 2.60 um
[03/22 15:53:35   5588s] Max displacement: 32.00 um (Instance: normalizer_inst/FE_RC_2252_0) (399.8, 256.6) -> (378.6, 267.4)
[03/22 15:53:35   5588s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/22 15:53:35   5588s] Total instances moved : 17860
[03/22 15:53:35   5588s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.010, REAL:3.645, MEM:4179.5M
[03/22 15:53:35   5588s] Total net bbox length = 5.042e+05 (2.343e+05 2.699e+05) (ext = 2.675e+04)
[03/22 15:53:35   5588s] Runtime: CPU: 0:00:19.3 REAL: 0:00:09.0 MEM: 4179.5MB
[03/22 15:53:35   5588s] [CPU] RefinePlace/total (cpu=0:00:19.3, real=0:00:09.0, mem=4179.5MB) @(1:32:49 - 1:33:08).
[03/22 15:53:35   5588s] *** Finished refinePlace (1:33:08 mem=4179.5M) ***
[03/22 15:53:35   5588s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.12
[03/22 15:53:35   5588s] OPERPROF: Finished RefinePlace at level 1, CPU:19.280, REAL:9.079, MEM:4179.5M
[03/22 15:53:35   5588s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4179.5M
[03/22 15:53:35   5588s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.053, MEM:4179.5M
[03/22 15:53:36   5588s] Finished re-routing un-routed nets (0:00:00.1 4179.5M)
[03/22 15:53:36   5588s] 
[03/22 15:53:36   5589s] TotalInstCnt at stopUpdate before init: 40,053
[03/22 15:53:36   5589s] OPERPROF: Starting DPlace-Init at level 1, MEM:4179.5M
[03/22 15:53:36   5589s] z: 2, totalTracks: 1
[03/22 15:53:36   5589s] z: 4, totalTracks: 1
[03/22 15:53:36   5589s] z: 6, totalTracks: 1
[03/22 15:53:36   5589s] z: 8, totalTracks: 1
[03/22 15:53:36   5589s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:53:36   5589s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4179.5M
[03/22 15:53:36   5589s] OPERPROF:     Starting CMU at level 3, MEM:4179.5M
[03/22 15:53:36   5589s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:4179.5M
[03/22 15:53:36   5589s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:4179.5M
[03/22 15:53:36   5589s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4179.5MB).
[03/22 15:53:36   5589s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.164, MEM:4179.5M
[03/22 15:53:36   5589s] 
[03/22 15:53:36   5589s] Density : 0.5635
[03/22 15:53:36   5589s] Max route overflow : 0.0000
[03/22 15:53:36   5589s] 
[03/22 15:53:36   5589s] TotalInstCnt at stopUpdate after init: 40,053
[03/22 15:53:36   5589s] 
[03/22 15:53:36   5589s] *** Finish Physical Update (cpu=0:00:21.7 real=0:00:10.0 mem=4179.5M) ***
[03/22 15:53:36   5589s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.10
[03/22 15:53:37   5590s] ** GigaOpt Optimizer WNS Slack -1.135 TNS Slack -21.003 Density 56.35
[03/22 15:53:37   5590s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.022|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.135|-21.003|
|HEPG      |-1.135|-21.003|
|All Paths |-1.135|-21.003|
+----------+------+-------+

[03/22 15:53:37   5590s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:53:37   5590s] Layer 7 has 352 constrained nets 
[03/22 15:53:37   5590s] **** End NDR-Layer Usage Statistics ****
[03/22 15:53:37   5590s] 
[03/22 15:53:37   5590s] *** Finish pre-CTS Setup Fixing (cpu=0:10:35 real=0:02:48 mem=4179.5M) ***
[03/22 15:53:37   5590s] 
[03/22 15:53:37   5590s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9874.3
[03/22 15:53:37   5590s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3968.6M
[03/22 15:53:37   5590s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.270, REAL:0.143, MEM:3322.0M
[03/22 15:53:37   5590s] TotalInstCnt at PhyDesignMc Destruction: 40,053
[03/22 15:53:37   5591s] (I,S,L,T): WC_VIEW: 107.224, 31.0957, 1.35976, 139.68
[03/22 15:53:37   5591s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.8
[03/22 15:53:37   5591s] *** SetupOpt [finish] : cpu/real = 0:10:45.0/0:02:58.0 (3.6), totSession cpu/real = 1:33:11.2/0:25:43.4 (3.6), mem = 3322.0M
[03/22 15:53:37   5591s] 
[03/22 15:53:37   5591s] =============================================================================================
[03/22 15:53:37   5591s]  Step TAT Report for TnsOpt #2
[03/22 15:53:37   5591s] =============================================================================================
[03/22 15:53:37   5591s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:53:37   5591s] ---------------------------------------------------------------------------------------------
[03/22 15:53:37   5591s] [ RefinePlace            ]      1   0:00:10.3  (   5.8 % )     0:00:10.5 /  0:00:21.7    2.1
[03/22 15:53:37   5591s] [ SlackTraversorInit     ]      2   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.9    1.3
[03/22 15:53:37   5591s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   0.6 % )     0:00:01.0 /  0:00:01.0    1.0
[03/22 15:53:37   5591s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:53:37   5591s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.1
[03/22 15:53:37   5591s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:01.1 /  0:00:01.2    1.0
[03/22 15:53:37   5591s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:53:37   5591s] [ TransformInit          ]      1   0:00:07.6  (   4.3 % )     0:00:07.6 /  0:00:07.6    1.0
[03/22 15:53:37   5591s] [ OptSingleIteration     ]    310   0:00:02.9  (   1.6 % )     0:02:31.9 /  0:10:01.7    4.0
[03/22 15:53:37   5591s] [ OptGetWeight           ]    310   0:00:01.6  (   0.9 % )     0:00:01.6 /  0:00:01.5    1.0
[03/22 15:53:37   5591s] [ OptEval                ]    310   0:01:58.9  (  66.8 % )     0:01:58.9 /  0:08:51.7    4.5
[03/22 15:53:37   5591s] [ OptCommit              ]    310   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.0
[03/22 15:53:37   5591s] [ IncrTimingUpdate       ]    232   0:00:11.0  (   6.2 % )     0:00:11.0 /  0:00:28.8    2.6
[03/22 15:53:37   5591s] [ PostCommitDelayUpdate  ]    311   0:00:01.0  (   0.6 % )     0:00:02.3 /  0:00:06.3    2.7
[03/22 15:53:37   5591s] [ IncrDelayCalc          ]    877   0:00:01.4  (   0.8 % )     0:00:01.4 /  0:00:05.3    3.9
[03/22 15:53:37   5591s] [ SetupOptGetWorkingSet  ]    904   0:00:13.5  (   7.6 % )     0:00:13.5 /  0:00:28.5    2.1
[03/22 15:53:37   5591s] [ SetupOptGetActiveNode  ]    904   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.3
[03/22 15:53:37   5591s] [ SetupOptSlackGraph     ]    310   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:03.2    3.5
[03/22 15:53:37   5591s] [ MISC                   ]          0:00:05.8  (   3.2 % )     0:00:05.8 /  0:00:11.5    2.0
[03/22 15:53:37   5591s] ---------------------------------------------------------------------------------------------
[03/22 15:53:37   5591s]  TnsOpt #2 TOTAL                    0:02:58.0  ( 100.0 % )     0:02:58.0 /  0:10:45.0    3.6
[03/22 15:53:37   5591s] ---------------------------------------------------------------------------------------------
[03/22 15:53:37   5591s] 
[03/22 15:53:37   5591s] End: GigaOpt Optimization in TNS mode
[03/22 15:53:38   5591s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/22 15:53:38   5591s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:53:38   5591s] ### Creating LA Mngr. totSessionCpu=1:33:12 mem=3322.0M
[03/22 15:53:38   5591s] ### Creating LA Mngr, finished. totSessionCpu=1:33:12 mem=3322.0M
[03/22 15:53:38   5591s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:53:38   5591s] ### Creating PhyDesignMc. totSessionCpu=1:33:12 mem=3530.0M
[03/22 15:53:38   5591s] OPERPROF: Starting DPlace-Init at level 1, MEM:3530.0M
[03/22 15:53:38   5591s] z: 2, totalTracks: 1
[03/22 15:53:38   5591s] z: 4, totalTracks: 1
[03/22 15:53:38   5591s] z: 6, totalTracks: 1
[03/22 15:53:38   5591s] z: 8, totalTracks: 1
[03/22 15:53:38   5591s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:53:38   5591s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3530.0M
[03/22 15:53:38   5591s] OPERPROF:     Starting CMU at level 3, MEM:3530.0M
[03/22 15:53:38   5591s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3530.0M
[03/22 15:53:38   5591s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.096, MEM:3530.0M
[03/22 15:53:38   5591s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3530.0MB).
[03/22 15:53:38   5591s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.160, MEM:3530.0M
[03/22 15:53:38   5592s] TotalInstCnt at PhyDesignMc Initialization: 40,053
[03/22 15:53:38   5592s] ### Creating PhyDesignMc, finished. totSessionCpu=1:33:12 mem=3530.0M
[03/22 15:53:38   5592s] Begin: Area Reclaim Optimization
[03/22 15:53:38   5592s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:33:12.1/0:25:44.3 (3.6), mem = 3530.0M
[03/22 15:53:38   5592s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.9
[03/22 15:53:39   5592s] (I,S,L,T): WC_VIEW: 107.224, 31.0957, 1.35976, 139.68
[03/22 15:53:39   5592s] ### Creating RouteCongInterface, started
[03/22 15:53:39   5592s] 
[03/22 15:53:39   5592s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/22 15:53:39   5592s] 
[03/22 15:53:39   5592s] #optDebug: {0, 1.200}
[03/22 15:53:39   5592s] ### Creating RouteCongInterface, finished
[03/22 15:53:39   5592s] ### Creating LA Mngr. totSessionCpu=1:33:13 mem=3530.0M
[03/22 15:53:39   5592s] ### Creating LA Mngr, finished. totSessionCpu=1:33:13 mem=3530.0M
[03/22 15:53:40   5593s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3530.0M
[03/22 15:53:40   5593s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3530.0M
[03/22 15:53:40   5594s] Reclaim Optimization WNS Slack -1.135  TNS Slack -21.003 Density 56.35
[03/22 15:53:40   5594s] +----------+---------+--------+--------+------------+--------+
[03/22 15:53:40   5594s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 15:53:40   5594s] +----------+---------+--------+--------+------------+--------+
[03/22 15:53:40   5594s] |    56.35%|        -|  -1.135| -21.003|   0:00:00.0| 3530.0M|
[03/22 15:53:40   5594s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:53:41   5595s] |    56.35%|       44|  -1.133| -20.997|   0:00:01.0| 3835.3M|
[03/22 15:53:43   5600s] |    56.29%|       91|  -1.133| -20.934|   0:00:02.0| 3835.3M|
[03/22 15:53:54   5631s] |    55.91%|     1347|  -1.123| -20.897|   0:00:11.0| 3835.3M|
[03/22 15:53:54   5633s] |    55.90%|       43|  -1.123| -20.893|   0:00:00.0| 3835.3M|
[03/22 15:53:55   5633s] |    55.90%|        2|  -1.123| -20.893|   0:00:01.0| 3835.3M|
[03/22 15:53:55   5634s] |    55.90%|        0|  -1.123| -20.893|   0:00:00.0| 3835.3M|
[03/22 15:53:55   5634s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:53:56   5635s] |    55.90%|        2|  -1.123| -20.893|   0:00:01.0| 3835.3M|
[03/22 15:53:56   5635s] +----------+---------+--------+--------+------------+--------+
[03/22 15:53:56   5635s] Reclaim Optimization End WNS Slack -1.123  TNS Slack -20.893 Density 55.90
[03/22 15:53:56   5635s] 
[03/22 15:53:56   5635s] ** Summary: Restruct = 0 Buffer Deletion = 49 Declone = 53 Resize = 1162 **
[03/22 15:53:56   5635s] --------------------------------------------------------------
[03/22 15:53:56   5635s] |                                   | Total     | Sequential |
[03/22 15:53:56   5635s] --------------------------------------------------------------
[03/22 15:53:56   5635s] | Num insts resized                 |    1135  |     119    |
[03/22 15:53:56   5635s] | Num insts undone                  |     230  |       0    |
[03/22 15:53:56   5635s] | Num insts Downsized               |    1135  |     119    |
[03/22 15:53:56   5635s] | Num insts Samesized               |       0  |       0    |
[03/22 15:53:56   5635s] | Num insts Upsized                 |       0  |       0    |
[03/22 15:53:56   5635s] | Num multiple commits+uncommits    |      27  |       -    |
[03/22 15:53:56   5635s] --------------------------------------------------------------
[03/22 15:53:56   5635s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:53:56   5635s] Layer 7 has 305 constrained nets 
[03/22 15:53:56   5635s] **** End NDR-Layer Usage Statistics ****
[03/22 15:53:56   5635s] End: Core Area Reclaim Optimization (cpu = 0:00:43.3) (real = 0:00:18.0) **
[03/22 15:53:56   5635s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3835.3M
[03/22 15:53:56   5635s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.039, MEM:3835.3M
[03/22 15:53:56   5635s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3835.3M
[03/22 15:53:56   5635s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3835.3M
[03/22 15:53:56   5635s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3835.3M
[03/22 15:53:56   5635s] OPERPROF:       Starting CMU at level 4, MEM:3835.3M
[03/22 15:53:56   5635s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:3835.3M
[03/22 15:53:56   5635s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.108, MEM:3835.3M
[03/22 15:53:56   5635s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3835.3M
[03/22 15:53:56   5635s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:3835.3M
[03/22 15:53:56   5635s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.165, MEM:3835.3M
[03/22 15:53:56   5635s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.166, MEM:3835.3M
[03/22 15:53:56   5635s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.13
[03/22 15:53:56   5635s] OPERPROF: Starting RefinePlace at level 1, MEM:3835.3M
[03/22 15:53:56   5635s] *** Starting refinePlace (1:33:56 mem=3835.3M) ***
[03/22 15:53:56   5636s] Total net bbox length = 5.047e+05 (2.347e+05 2.700e+05) (ext = 2.675e+04)
[03/22 15:53:56   5636s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:53:56   5636s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3835.3M
[03/22 15:53:56   5636s] Starting refinePlace ...
[03/22 15:53:56   5636s] 
[03/22 15:53:56   5636s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:53:57   5637s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:53:57   5637s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3835.3MB) @(1:33:56 - 1:33:58).
[03/22 15:53:57   5637s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:53:57   5637s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3835.3MB
[03/22 15:53:57   5637s] Statistics of distance of Instance movement in refine placement:
[03/22 15:53:57   5637s]   maximum (X+Y) =         0.00 um
[03/22 15:53:57   5637s]   mean    (X+Y) =         0.00 um
[03/22 15:53:57   5637s] Summary Report:
[03/22 15:53:57   5637s] Instances move: 0 (out of 39951 movable)
[03/22 15:53:57   5637s] Instances flipped: 0
[03/22 15:53:57   5637s] Mean displacement: 0.00 um
[03/22 15:53:57   5637s] Max displacement: 0.00 um 
[03/22 15:53:57   5637s] Total instances moved : 0
[03/22 15:53:57   5637s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.460, REAL:0.874, MEM:3835.3M
[03/22 15:53:57   5637s] Total net bbox length = 5.047e+05 (2.347e+05 2.700e+05) (ext = 2.675e+04)
[03/22 15:53:57   5637s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3835.3MB
[03/22 15:53:57   5637s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=3835.3MB) @(1:33:56 - 1:33:58).
[03/22 15:53:57   5637s] *** Finished refinePlace (1:33:58 mem=3835.3M) ***
[03/22 15:53:57   5637s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.13
[03/22 15:53:57   5637s] OPERPROF: Finished RefinePlace at level 1, CPU:1.590, REAL:0.994, MEM:3835.3M
[03/22 15:53:57   5637s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3835.3M
[03/22 15:53:57   5637s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.041, MEM:3835.3M
[03/22 15:53:57   5637s] Finished re-routing un-routed nets (0:00:00.0 3835.3M)
[03/22 15:53:57   5637s] 
[03/22 15:53:57   5638s] TotalInstCnt at stopUpdate before init: 39,951
[03/22 15:53:57   5638s] OPERPROF: Starting DPlace-Init at level 1, MEM:3835.3M
[03/22 15:53:57   5638s] z: 2, totalTracks: 1
[03/22 15:53:57   5638s] z: 4, totalTracks: 1
[03/22 15:53:57   5638s] z: 6, totalTracks: 1
[03/22 15:53:57   5638s] z: 8, totalTracks: 1
[03/22 15:53:57   5638s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:53:57   5638s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3835.3M
[03/22 15:53:57   5638s] OPERPROF:     Starting CMU at level 3, MEM:3835.3M
[03/22 15:53:57   5638s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3835.3M
[03/22 15:53:57   5638s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.118, MEM:3835.3M
[03/22 15:53:57   5638s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3835.3M
[03/22 15:53:57   5638s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:3835.3M
[03/22 15:53:57   5638s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3835.3MB).
[03/22 15:53:57   5638s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.184, MEM:3835.3M
[03/22 15:53:58   5638s] 
[03/22 15:53:58   5638s] Density : 0.5590
[03/22 15:53:58   5638s] Max route overflow : 0.0000
[03/22 15:53:58   5638s] 
[03/22 15:53:58   5638s] TotalInstCnt at stopUpdate after init: 39,951
[03/22 15:53:58   5638s] 
[03/22 15:53:58   5638s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3835.3M) ***
[03/22 15:53:58   5638s] (I,S,L,T): WC_VIEW: 106.569, 30.6771, 1.33403, 138.58
[03/22 15:53:58   5638s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.9
[03/22 15:53:58   5638s] *** AreaOpt [finish] : cpu/real = 0:00:46.6/0:00:19.9 (2.3), totSession cpu/real = 1:33:58.7/0:26:04.2 (3.6), mem = 3835.3M
[03/22 15:53:58   5638s] 
[03/22 15:53:58   5638s] =============================================================================================
[03/22 15:53:58   5638s]  Step TAT Report for AreaOpt #9
[03/22 15:53:58   5638s] =============================================================================================
[03/22 15:53:58   5638s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:53:58   5638s] ---------------------------------------------------------------------------------------------
[03/22 15:53:58   5638s] [ RefinePlace            ]      1   0:00:02.0  (  10.2 % )     0:00:02.0 /  0:00:03.0    1.5
[03/22 15:53:58   5638s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:53:58   5638s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:53:58   5638s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.3
[03/22 15:53:58   5638s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:53:58   5638s] [ OptSingleIteration     ]      7   0:00:00.7  (   3.3 % )     0:00:14.3 /  0:00:40.1    2.8
[03/22 15:53:58   5638s] [ OptGetWeight           ]    714   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.5
[03/22 15:53:58   5638s] [ OptEval                ]    714   0:00:02.5  (  12.4 % )     0:00:02.5 /  0:00:11.6    4.7
[03/22 15:53:58   5638s] [ OptCommit              ]    714   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    0.9
[03/22 15:53:58   5638s] [ IncrTimingUpdate       ]    260   0:00:09.3  (  46.9 % )     0:00:09.3 /  0:00:23.5    2.5
[03/22 15:53:58   5638s] [ PostCommitDelayUpdate  ]    792   0:00:00.7  (   3.4 % )     0:00:01.5 /  0:00:03.8    2.6
[03/22 15:53:58   5638s] [ IncrDelayCalc          ]    837   0:00:00.8  (   3.9 % )     0:00:00.8 /  0:00:02.9    3.8
[03/22 15:53:58   5638s] [ MISC                   ]          0:00:03.1  (  15.8 % )     0:00:03.1 /  0:00:03.0    1.0
[03/22 15:53:58   5638s] ---------------------------------------------------------------------------------------------
[03/22 15:53:58   5638s]  AreaOpt #9 TOTAL                   0:00:19.9  ( 100.0 % )     0:00:19.9 /  0:00:46.6    2.3
[03/22 15:53:58   5638s] ---------------------------------------------------------------------------------------------
[03/22 15:53:58   5638s] 
[03/22 15:53:58   5638s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3625.8M
[03/22 15:53:58   5638s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.040, MEM:3627.3M
[03/22 15:53:58   5638s] TotalInstCnt at PhyDesignMc Destruction: 39,951
[03/22 15:53:58   5638s] End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:20, mem=3323.29M, totSessionCpu=1:33:59).
[03/22 15:53:59   5639s] GigaOpt: WNS changes during reclaim: -1.135 -> -1.124 (bump -0.011, threshold 0.145) 1
[03/22 15:53:59   5639s] GigaOpt: TNS changes during reclaim: -21.003 -> -20.897 (bump -42.006, threshold 2.0) 1
[03/22 15:53:59   5639s] GigaOpt: TNS changes during reclaim: -21.003 -> -20.897 (bump -0.106, threshold 72.5) 1
[03/22 15:53:59   5639s] GigaOpt: TNS changes during reclaim: -21.003 -> -20.897 (bump -42.006, threshold 2.0) 1
[03/22 15:53:59   5639s] GigaOpt: TNS changes during reclaim: -21.003 -> -20.897 (bump -0.106, threshold 72.5) 1
[03/22 15:53:59   5639s] Begin: GigaOpt postEco DRV Optimization
[03/22 15:53:59   5639s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -maintainWNS -preCTS -max_fanout
[03/22 15:53:59   5639s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:53:59   5639s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:33:59.9/0:26:05.3 (3.6), mem = 3323.3M
[03/22 15:53:59   5639s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.10
[03/22 15:53:59   5640s] (I,S,L,T): WC_VIEW: 106.569, 30.6771, 1.33403, 138.58
[03/22 15:53:59   5640s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:53:59   5640s] ### Creating PhyDesignMc. totSessionCpu=1:34:00 mem=3323.3M
[03/22 15:53:59   5640s] OPERPROF: Starting DPlace-Init at level 1, MEM:3323.3M
[03/22 15:53:59   5640s] z: 2, totalTracks: 1
[03/22 15:53:59   5640s] z: 4, totalTracks: 1
[03/22 15:53:59   5640s] z: 6, totalTracks: 1
[03/22 15:53:59   5640s] z: 8, totalTracks: 1
[03/22 15:53:59   5640s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:54:00   5640s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3323.3M
[03/22 15:54:00   5640s] OPERPROF:     Starting CMU at level 3, MEM:3323.3M
[03/22 15:54:00   5640s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:3323.3M
[03/22 15:54:00   5640s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:3323.3M
[03/22 15:54:00   5640s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3323.3MB).
[03/22 15:54:00   5640s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.171, MEM:3323.3M
[03/22 15:54:00   5640s] TotalInstCnt at PhyDesignMc Initialization: 39,951
[03/22 15:54:00   5640s] ### Creating PhyDesignMc, finished. totSessionCpu=1:34:01 mem=3323.3M
[03/22 15:54:00   5640s] ### Creating RouteCongInterface, started
[03/22 15:54:00   5641s] 
[03/22 15:54:00   5641s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/22 15:54:00   5641s] 
[03/22 15:54:00   5641s] #optDebug: {0, 1.200}
[03/22 15:54:00   5641s] ### Creating RouteCongInterface, finished
[03/22 15:54:00   5641s] ### Creating LA Mngr. totSessionCpu=1:34:01 mem=3323.3M
[03/22 15:54:00   5641s] ### Creating LA Mngr, finished. totSessionCpu=1:34:01 mem=3323.3M
[03/22 15:54:03   5644s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3531.3M
[03/22 15:54:03   5644s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3531.3M
[03/22 15:54:03   5645s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 15:54:03   5645s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/22 15:54:03   5645s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 15:54:03   5645s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/22 15:54:03   5645s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 15:54:03   5645s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 15:54:03   5646s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 15:54:03   5646s] Info: violation cost 23.469437 (cap = 0.975082, tran = 22.494354, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 15:54:03   5646s] |    11|   192|    -0.18|     9|     9|    -0.02|     0|     0|     0|     0|    -1.12|   -20.90|       0|       0|       0|  55.90|          |         |
[03/22 15:54:04   5647s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 15:54:04   5647s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 15:54:04   5647s] Info: violation cost 0.138272 (cap = 0.000000, tran = 0.138272, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 15:54:04   5647s] |     1|    16|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.12|   -20.89|       0|       0|      11|  55.90| 0:00:01.0|  3874.7M|
[03/22 15:54:04   5647s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 15:54:04   5647s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 15:54:04   5647s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 15:54:04   5647s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.12|   -20.89|       0|       0|       1|  55.90| 0:00:00.0|  3874.7M|
[03/22 15:54:04   5647s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 15:54:04   5647s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 15:54:04   5647s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 15:54:04   5647s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.12|   -20.89|       0|       0|       0|  55.90| 0:00:00.0|  3874.7M|
[03/22 15:54:04   5647s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 15:54:04   5647s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:54:04   5647s] Layer 7 has 305 constrained nets 
[03/22 15:54:04   5647s] **** End NDR-Layer Usage Statistics ****
[03/22 15:54:04   5647s] 
[03/22 15:54:04   5647s] *** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:01.0 mem=3874.7M) ***
[03/22 15:54:04   5647s] 
[03/22 15:54:04   5647s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3874.7M
[03/22 15:54:04   5647s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.040, MEM:3874.7M
[03/22 15:54:04   5648s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3874.7M
[03/22 15:54:04   5648s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3874.7M
[03/22 15:54:04   5648s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3874.7M
[03/22 15:54:04   5648s] OPERPROF:       Starting CMU at level 4, MEM:3874.7M
[03/22 15:54:04   5648s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:3874.7M
[03/22 15:54:04   5648s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.122, MEM:3874.7M
[03/22 15:54:04   5648s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3874.7M
[03/22 15:54:04   5648s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:3874.7M
[03/22 15:54:04   5648s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.183, MEM:3874.7M
[03/22 15:54:04   5648s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.184, MEM:3874.7M
[03/22 15:54:04   5648s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.14
[03/22 15:54:04   5648s] OPERPROF: Starting RefinePlace at level 1, MEM:3874.7M
[03/22 15:54:04   5648s] *** Starting refinePlace (1:34:08 mem=3874.7M) ***
[03/22 15:54:04   5648s] Total net bbox length = 5.047e+05 (2.347e+05 2.700e+05) (ext = 2.675e+04)
[03/22 15:54:04   5648s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:54:04   5648s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3874.7M
[03/22 15:54:04   5648s] Starting refinePlace ...
[03/22 15:54:04   5648s] 
[03/22 15:54:04   5648s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:54:05   5649s] Move report: legalization moves 28 insts, mean move: 2.34 um, max move: 7.20 um
[03/22 15:54:05   5649s] 	Max move on inst (normalizer_inst/U10622): (333.00, 233.20) --> (333.00, 226.00)
[03/22 15:54:05   5649s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=3874.7MB) @(1:34:08 - 1:34:10).
[03/22 15:54:05   5649s] Move report: Detail placement moves 28 insts, mean move: 2.34 um, max move: 7.20 um
[03/22 15:54:05   5649s] 	Max move on inst (normalizer_inst/U10622): (333.00, 233.20) --> (333.00, 226.00)
[03/22 15:54:05   5649s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3874.7MB
[03/22 15:54:05   5649s] Statistics of distance of Instance movement in refine placement:
[03/22 15:54:05   5649s]   maximum (X+Y) =         7.20 um
[03/22 15:54:05   5649s]   inst (normalizer_inst/U10622) with max move: (333, 233.2) -> (333, 226)
[03/22 15:54:05   5649s]   mean    (X+Y) =         2.34 um
[03/22 15:54:05   5649s] Summary Report:
[03/22 15:54:05   5649s] Instances move: 28 (out of 39951 movable)
[03/22 15:54:05   5649s] Instances flipped: 0
[03/22 15:54:05   5649s] Mean displacement: 2.34 um
[03/22 15:54:05   5649s] Max displacement: 7.20 um (Instance: normalizer_inst/U10622) (333, 233.2) -> (333, 226)
[03/22 15:54:05   5649s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/22 15:54:05   5649s] Total instances moved : 28
[03/22 15:54:05   5649s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.630, REAL:1.021, MEM:3874.7M
[03/22 15:54:05   5649s] Total net bbox length = 5.048e+05 (2.347e+05 2.701e+05) (ext = 2.675e+04)
[03/22 15:54:05   5649s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3874.7MB
[03/22 15:54:05   5649s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=3874.7MB) @(1:34:08 - 1:34:10).
[03/22 15:54:05   5649s] *** Finished refinePlace (1:34:10 mem=3874.7M) ***
[03/22 15:54:05   5649s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.14
[03/22 15:54:05   5649s] OPERPROF: Finished RefinePlace at level 1, CPU:1.770, REAL:1.159, MEM:3874.7M
[03/22 15:54:06   5650s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3874.7M
[03/22 15:54:06   5650s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.050, MEM:3874.7M
[03/22 15:54:06   5650s] Finished re-routing un-routed nets (0:00:00.0 3874.7M)
[03/22 15:54:06   5650s] 
[03/22 15:54:06   5650s] OPERPROF: Starting DPlace-Init at level 1, MEM:3874.7M
[03/22 15:54:06   5650s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3874.7M
[03/22 15:54:06   5650s] OPERPROF:     Starting CMU at level 3, MEM:3874.7M
[03/22 15:54:06   5650s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:3874.7M
[03/22 15:54:06   5650s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.113, MEM:3874.7M
[03/22 15:54:06   5650s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3874.7M
[03/22 15:54:06   5650s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:3874.7M
[03/22 15:54:06   5650s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.179, MEM:3874.7M
[03/22 15:54:06   5650s] 
[03/22 15:54:06   5650s] Density : 0.5590
[03/22 15:54:06   5650s] Max route overflow : 0.0000
[03/22 15:54:06   5650s] 
[03/22 15:54:06   5650s] 
[03/22 15:54:06   5650s] *** Finish Physical Update (cpu=0:00:03.3 real=0:00:02.0 mem=3874.7M) ***
[03/22 15:54:06   5650s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3665.2M
[03/22 15:54:06   5651s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.043, MEM:3666.7M
[03/22 15:54:06   5651s] TotalInstCnt at PhyDesignMc Destruction: 39,951
[03/22 15:54:06   5651s] (I,S,L,T): WC_VIEW: 106.491, 30.6787, 1.33416, 138.504
[03/22 15:54:06   5651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.10
[03/22 15:54:06   5651s] *** DrvOpt [finish] : cpu/real = 0:00:11.4/0:00:07.4 (1.5), totSession cpu/real = 1:34:11.4/0:26:12.7 (3.6), mem = 3666.7M
[03/22 15:54:06   5651s] 
[03/22 15:54:06   5651s] =============================================================================================
[03/22 15:54:06   5651s]  Step TAT Report for DrvOpt #3
[03/22 15:54:06   5651s] =============================================================================================
[03/22 15:54:06   5651s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:54:06   5651s] ---------------------------------------------------------------------------------------------
[03/22 15:54:06   5651s] [ RefinePlace            ]      1   0:00:02.3  (  30.0 % )     0:00:02.3 /  0:00:03.3    1.4
[03/22 15:54:06   5651s] [ SlackTraversorInit     ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:54:06   5651s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:54:06   5651s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   5.8 % )     0:00:00.4 /  0:00:00.5    1.1
[03/22 15:54:06   5651s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.2    1.3
[03/22 15:54:06   5651s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:54:06   5651s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:01.2    2.8
[03/22 15:54:06   5651s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:54:06   5651s] [ OptEval                ]      2   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.4    2.6
[03/22 15:54:06   5651s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:54:06   5651s] [ IncrTimingUpdate       ]      2   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.6    2.8
[03/22 15:54:06   5651s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.2    3.3
[03/22 15:54:06   5651s] [ IncrDelayCalc          ]     16   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.2    5.1
[03/22 15:54:06   5651s] [ DrvFindVioNets         ]      4   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.8    5.8
[03/22 15:54:06   5651s] [ DrvComputeSummary      ]      4   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.3    1.8
[03/22 15:54:06   5651s] [ MISC                   ]          0:00:03.7  (  48.7 % )     0:00:03.7 /  0:00:05.0    1.4
[03/22 15:54:06   5651s] ---------------------------------------------------------------------------------------------
[03/22 15:54:06   5651s]  DrvOpt #3 TOTAL                    0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:11.5    1.5
[03/22 15:54:06   5651s] ---------------------------------------------------------------------------------------------
[03/22 15:54:06   5651s] 
[03/22 15:54:06   5651s] End: GigaOpt postEco DRV Optimization
[03/22 15:54:07   5652s]   Timing/DRV Snapshot: (REF)
[03/22 15:54:07   5652s]      Weighted WNS: -1.123
[03/22 15:54:07   5652s]       All  PG WNS: -1.123
[03/22 15:54:07   5652s]       High PG WNS: -1.123
[03/22 15:54:07   5652s]       All  PG TNS: -20.889
[03/22 15:54:07   5652s]       High PG TNS: -20.889
[03/22 15:54:07   5652s]          Tran DRV: 0
[03/22 15:54:07   5652s]           Cap DRV: 1
[03/22 15:54:07   5652s]        Fanout DRV: 0
[03/22 15:54:07   5652s]            Glitch: 0
[03/22 15:54:07   5652s]    Category Slack: { [L, -1.123] [H, -1.123] [H, -1.123] }
[03/22 15:54:07   5652s] 
[03/22 15:54:08   5653s] **optDesign ... cpu = 1:25:01, real = 0:22:47, mem = 2518.6M, totSessionCpu=1:34:13 **
[03/22 15:54:08   5653s] **optDesign ... cpu = 1:25:01, real = 0:22:47, mem = 2517.4M, totSessionCpu=1:34:13 **
[03/22 15:54:08   5653s] ** Profile ** Start :  cpu=0:00:00.0, mem=3322.2M
[03/22 15:54:08   5653s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3322.2M
[03/22 15:54:08   5653s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.091, MEM:3322.2M
[03/22 15:54:08   5653s] ** Profile ** Other data :  cpu=0:00:00.2, mem=3322.2M
[03/22 15:54:08   5654s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3401.6M
[03/22 15:54:08   5655s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=3401.6M
[03/22 15:54:08   5655s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.123  | -1.123  |  0.336  |  0.002  |
|           TNS (ns):| -20.888 | -20.888 |  0.000  |  0.000  |
|    Violating Paths:|   34    |   34    |    0    |    0    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.899%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3401.6M
[03/22 15:54:09   5655s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 8 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/22 15:54:09   5655s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:54:09   5655s] ### Creating LA Mngr. totSessionCpu=1:34:16 mem=3401.6M
[03/22 15:54:09   5655s] ### Creating LA Mngr, finished. totSessionCpu=1:34:16 mem=3401.6M
[03/22 15:54:09   5655s] 
[03/22 15:54:09   5655s] Begin: Power Optimization
[03/22 15:54:09   5655s] 
[03/22 15:54:09   5655s] Begin Power Analysis
[03/22 15:54:09   5655s] 
[03/22 15:54:09   5655s]              0V	    VSS
[03/22 15:54:09   5655s]            0.9V	    VDD
[03/22 15:54:09   5655s] Begin Processing Timing Library for Power Calculation
[03/22 15:54:09   5655s] 
[03/22 15:54:09   5655s] Begin Processing Timing Library for Power Calculation
[03/22 15:54:09   5655s] 
[03/22 15:54:09   5655s] 
[03/22 15:54:09   5655s] 
[03/22 15:54:09   5655s] Begin Processing Power Net/Grid for Power Calculation
[03/22 15:54:09   5655s] 
[03/22 15:54:09   5655s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2560.28MB/4649.93MB/3240.59MB)
[03/22 15:54:09   5655s] 
[03/22 15:54:09   5655s] Begin Processing Timing Window Data for Power Calculation
[03/22 15:54:09   5655s] 
[03/22 15:54:09   5656s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2560.28MB/4649.93MB/3240.59MB)
[03/22 15:54:09   5656s] 
[03/22 15:54:09   5656s] Begin Processing User Attributes
[03/22 15:54:09   5656s] 
[03/22 15:54:09   5656s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2560.28MB/4649.93MB/3240.59MB)
[03/22 15:54:09   5656s] 
[03/22 15:54:09   5656s] Begin Processing Signal Activity
[03/22 15:54:09   5656s] 
[03/22 15:54:11   5658s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2561.76MB/4649.93MB/3240.59MB)
[03/22 15:54:11   5658s] 
[03/22 15:54:11   5658s] Begin Power Computation
[03/22 15:54:11   5658s] 
[03/22 15:54:11   5658s]       ----------------------------------------------------------
[03/22 15:54:11   5658s]       # of cell(s) missing both power/leakage table: 0
[03/22 15:54:11   5658s]       # of cell(s) missing power table: 1
[03/22 15:54:11   5658s]       # of cell(s) missing leakage table: 0
[03/22 15:54:11   5658s]       # of MSMV cell(s) missing power_level: 0
[03/22 15:54:11   5658s]       ----------------------------------------------------------
[03/22 15:54:11   5658s] CellName                                  Missing Table(s)
[03/22 15:54:11   5658s] TIEL                                      internal power, 
[03/22 15:54:11   5658s] 
[03/22 15:54:11   5658s] 
[03/22 15:54:13   5661s] Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2565.73MB/4650.70MB/3240.59MB)
[03/22 15:54:13   5661s] 
[03/22 15:54:13   5661s] Begin Processing User Attributes
[03/22 15:54:13   5661s] 
[03/22 15:54:13   5661s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2565.73MB/4650.70MB/3240.59MB)
[03/22 15:54:13   5661s] 
[03/22 15:54:13   5661s] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2565.73MB/4650.70MB/3240.59MB)
[03/22 15:54:13   5661s] 
[03/22 15:54:13   5661s] *



[03/22 15:54:13   5661s] Total Power
[03/22 15:54:13   5661s] -----------------------------------------------------------------------------------------
[03/22 15:54:13   5661s] Total Internal Power:      104.91721721 	   76.7458%
[03/22 15:54:13   5661s] Total Switching Power:      30.40251181 	   22.2391%
[03/22 15:54:13   5661s] Total Leakage Power:         1.38767752 	    1.0151%
[03/22 15:54:13   5661s] Total Power:               136.70740721
[03/22 15:54:13   5661s] -----------------------------------------------------------------------------------------
[03/22 15:54:14   5662s] Processing average sequential pin duty cycle 
[03/22 15:54:14   5662s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:54:14   5662s] ### Creating PhyDesignMc. totSessionCpu=1:34:22 mem=3595.1M
[03/22 15:54:14   5662s] OPERPROF: Starting DPlace-Init at level 1, MEM:3595.1M
[03/22 15:54:14   5662s] z: 2, totalTracks: 1
[03/22 15:54:14   5662s] z: 4, totalTracks: 1
[03/22 15:54:14   5662s] z: 6, totalTracks: 1
[03/22 15:54:14   5662s] z: 8, totalTracks: 1
[03/22 15:54:14   5662s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:54:14   5662s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3595.1M
[03/22 15:54:14   5662s] OPERPROF:     Starting CMU at level 3, MEM:3595.1M
[03/22 15:54:14   5662s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3595.1M
[03/22 15:54:14   5662s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:3595.1M
[03/22 15:54:14   5662s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3595.1MB).
[03/22 15:54:14   5662s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.170, MEM:3595.1M
[03/22 15:54:14   5662s] TotalInstCnt at PhyDesignMc Initialization: 39,951
[03/22 15:54:14   5662s] ### Creating PhyDesignMc, finished. totSessionCpu=1:34:23 mem=3611.1M
[03/22 15:54:15   5662s]   Timing Snapshot: (REF)
[03/22 15:54:15   5662s]      Weighted WNS: -1.123
[03/22 15:54:15   5662s]       All  PG WNS: -1.123
[03/22 15:54:15   5662s]       High PG WNS: -1.123
[03/22 15:54:15   5662s]       All  PG TNS: -20.889
[03/22 15:54:15   5662s]       High PG TNS: -20.889
[03/22 15:54:15   5662s]    Category Slack: { [L, -1.123] [H, -1.123] [H, -1.123] }
[03/22 15:54:15   5662s] 
[03/22 15:54:17   5664s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3611.1M
[03/22 15:54:17   5664s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3611.1M
[03/22 15:54:20   5674s] 
[03/22 15:54:20   5674s] Phase 1 finished in (cpu = 0:00:08.1) (real = 0:00:02.0) **
[03/22 15:54:20   5674s]  *** Final WNS Slack -1.123  TNS Slack -30.158 
[03/22 15:54:20   5674s] +----------+---------+--------+--------+------------+--------+
[03/22 15:54:20   5674s] 
[03/22 15:54:20   5674s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 246 **
[03/22 15:54:20   5674s] --------------------------------------------------------------
[03/22 15:54:20   5674s] |                                   | Total     | Sequential |
[03/22 15:54:20   5674s] --------------------------------------------------------------
[03/22 15:54:20   5674s] | Num insts resized                 |     246  |      24    |
[03/22 15:54:20   5674s] | Num insts undone                  |       0  |       0    |
[03/22 15:54:20   5674s] | Num insts Downsized               |     200  |      24    |
[03/22 15:54:20   5674s] | Num insts Samesized               |      46  |       0    |
[03/22 15:54:20   5674s] | Num insts Upsized                 |       0  |       0    |
[03/22 15:54:20   5674s] | Num multiple commits+uncommits    |       0  |       -    |
[03/22 15:54:20   5674s] --------------------------------------------------------------
[03/22 15:54:20   5674s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:54:20   5674s] Layer 7 has 305 constrained nets 
[03/22 15:54:20   5674s] **** End NDR-Layer Usage Statistics ****
[03/22 15:54:20   5674s] 
[03/22 15:54:20   5674s] Number of insts committed for which the initial cell was dont use = 0
[03/22 15:54:20   5674s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/22 15:54:20   5674s] End: Core Power Optimization (cpu = 0:00:11.8) (real = 0:00:05.0) **
[03/22 15:54:20   5675s] (I,S,L,T): WC_VIEW: 106.139, 30.3638, 1.3267, 137.83
[03/22 15:54:20   5675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.11
[03/22 15:54:20   5675s] *** PowerOpt [finish] : cpu/real = 0:00:11.7/0:00:05.0 (2.3), totSession cpu/real = 1:34:35.1/0:26:26.5 (3.6), mem = 3878.2M
[03/22 15:54:20   5675s] 
[03/22 15:54:20   5675s] =============================================================================================
[03/22 15:54:20   5675s]  Step TAT Report for PowerOpt #1
[03/22 15:54:20   5675s] =============================================================================================
[03/22 15:54:20   5675s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:54:20   5675s] ---------------------------------------------------------------------------------------------
[03/22 15:54:20   5675s] [ SlackTraversorInit     ]      1   0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:54:20   5675s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:54:20   5675s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.2    1.3
[03/22 15:54:20   5675s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:54:20   5675s] [ BottleneckAnalyzerInit ]      1   0:00:00.8  (  16.1 % )     0:00:00.8 /  0:00:03.9    4.8
[03/22 15:54:20   5675s] [ OptSingleIteration     ]      3   0:00:00.2  (   4.3 % )     0:00:01.0 /  0:00:04.1    4.1
[03/22 15:54:20   5675s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   10.2
[03/22 15:54:20   5675s] [ OptEval                ]      3   0:00:00.4  (   7.4 % )     0:00:00.4 /  0:00:02.6    6.9
[03/22 15:54:20   5675s] [ OptCommit              ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[03/22 15:54:20   5675s] [ IncrTimingUpdate       ]      4   0:00:00.3  (   5.1 % )     0:00:00.3 /  0:00:00.7    2.8
[03/22 15:54:20   5675s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   2.5 % )     0:00:00.2 /  0:00:00.7    3.1
[03/22 15:54:20   5675s] [ IncrDelayCalc          ]     13   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.6    6.3
[03/22 15:54:20   5675s] [ DrvFindVioNets         ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.5    6.4
[03/22 15:54:20   5675s] [ MISC                   ]          0:00:02.6  (  51.9 % )     0:00:02.6 /  0:00:02.6    1.0
[03/22 15:54:20   5675s] ---------------------------------------------------------------------------------------------
[03/22 15:54:20   5675s]  PowerOpt #1 TOTAL                  0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:11.7    2.3
[03/22 15:54:20   5675s] ---------------------------------------------------------------------------------------------
[03/22 15:54:20   5675s] 
[03/22 15:54:20   5675s] Finished Timing Update in (cpu = 0:00:12.0) (real = 0:00:05.0) **
[03/22 15:54:20   5675s] OPT: Doing preprocessing before recovery...
[03/22 15:54:22   5676s]   Timing Snapshot: (TGT)
[03/22 15:54:22   5676s]      Weighted WNS: -1.123
[03/22 15:54:22   5676s]       All  PG WNS: -1.123
[03/22 15:54:22   5676s]       High PG WNS: -1.123
[03/22 15:54:22   5676s]       All  PG TNS: -30.158
[03/22 15:54:22   5676s]       High PG TNS: -26.817
[03/22 15:54:22   5676s]    Category Slack: { [L, -1.123] [H, -1.123] [H, -1.123] }
[03/22 15:54:22   5676s] 
[03/22 15:54:22   5676s] Checking setup slack degradation ...
[03/22 15:54:22   5676s] 
[03/22 15:54:22   5676s] Recovery Manager:
[03/22 15:54:22   5676s]   Low  Effort WNS Jump: 0.000 (REF: -1.123, TGT: -1.123, Threshold: 0.010) - Skip
[03/22 15:54:22   5676s]   High Effort WNS Jump: 0.000 (REF: { -1.123, -1.123 }, TGT: { -1.123, -1.123 }, Threshold: 0.010) - Skip
[03/22 15:54:22   5676s]   Low  Effort TNS Jump: 9.269 (REF: -20.889, TGT: -30.158, Threshold: 10.000) - Skip
[03/22 15:54:22   5676s]   High Effort TNS Jump: 5.929 (REF: -20.889, TGT: -26.817, Threshold: 5.000) - Trigger
[03/22 15:54:22   5676s] 
[03/22 15:54:22   5677s] Begin: GigaOpt nonLegal postEco optimization
[03/22 15:54:22   5677s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 0.9 -numThreads 8 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC 
[03/22 15:54:31   5686s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4076.6M
[03/22 15:54:31   5686s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:4076.6M
[03/22 15:54:34   5694s]   Timing Snapshot: (TGT)
[03/22 15:54:34   5694s]      Weighted WNS: -1.122
[03/22 15:54:34   5694s]       All  PG WNS: -1.122
[03/22 15:54:34   5694s]       High PG WNS: -1.122
[03/22 15:54:34   5694s]       All  PG TNS: -30.168
[03/22 15:54:34   5694s]       High PG TNS: -26.827
[03/22 15:54:34   5694s]    Category Slack: { [L, -1.122] [H, -1.122] [H, -1.122] }
[03/22 15:54:34   5694s] 
[03/22 15:54:34   5694s] Checking setup slack degradation ...
[03/22 15:54:34   5694s] 
[03/22 15:54:34   5694s] Recovery Manager:
[03/22 15:54:34   5694s]   Low  Effort WNS Jump: 0.000 (REF: -1.123, TGT: -1.122, Threshold: 0.010) - Skip
[03/22 15:54:34   5694s]   High Effort WNS Jump: 0.000 (REF: { -1.123, -1.123 }, TGT: { -1.122, -1.122 }, Threshold: 0.010) - Skip
[03/22 15:54:34   5694s]   Low  Effort TNS Jump: 9.279 (REF: -20.889, TGT: -30.168, Threshold: 10.000) - Skip
[03/22 15:54:34   5694s]   High Effort TNS Jump: 5.939 (REF: -20.889, TGT: -26.827, Threshold: 5.000) - Trigger
[03/22 15:54:34   5694s] 
[03/22 15:54:34   5694s] 
[03/22 15:54:34   5694s] =============================================================================================
[03/22 15:54:34   5694s]  Step TAT Report for WnsOpt #2
[03/22 15:54:34   5694s] =============================================================================================
[03/22 15:54:34   5694s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:54:34   5694s] ---------------------------------------------------------------------------------------------
[03/22 15:54:34   5694s] [ SlackTraversorInit     ]      2   0:00:00.6  (   4.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/22 15:54:34   5694s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.3
[03/22 15:54:34   5694s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.3
[03/22 15:54:34   5694s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:54:34   5694s] [ TransformInit          ]      1   0:00:07.8  (  64.6 % )     0:00:07.8 /  0:00:07.8    1.0
[03/22 15:54:34   5694s] [ OptSingleIteration     ]     21   0:00:00.1  (   0.5 % )     0:00:02.4 /  0:00:07.2    3.0
[03/22 15:54:34   5694s] [ OptGetWeight           ]     21   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:54:34   5694s] [ OptEval                ]     21   0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:02.9    7.1
[03/22 15:54:34   5694s] [ OptCommit              ]     21   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[03/22 15:54:34   5694s] [ IncrTimingUpdate       ]     17   0:00:01.0  (   8.4 % )     0:00:01.0 /  0:00:02.5    2.5
[03/22 15:54:34   5694s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.2    3.3
[03/22 15:54:34   5694s] [ IncrDelayCalc          ]     58   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.2    4.5
[03/22 15:54:34   5694s] [ SetupOptGetWorkingSet  ]     17   0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:00.9    2.3
[03/22 15:54:34   5694s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:54:34   5694s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    3.4
[03/22 15:54:34   5694s] [ MISC                   ]          0:00:01.2  (   9.8 % )     0:00:01.2 /  0:00:01.4    1.2
[03/22 15:54:34   5694s] ---------------------------------------------------------------------------------------------
[03/22 15:54:34   5694s]  WnsOpt #2 TOTAL                    0:00:12.0  ( 100.0 % )     0:00:12.0 /  0:00:17.2    1.4
[03/22 15:54:34   5694s] ---------------------------------------------------------------------------------------------
[03/22 15:54:34   5694s] 
[03/22 15:54:34   5694s] End: GigaOpt nonLegal postEco optimization
[03/22 15:54:35   5694s] Begin: GigaOpt TNS non-legal recovery
[03/22 15:54:35   5694s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 8 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC 
[03/22 15:54:43   5703s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4076.6M
[03/22 15:54:43   5703s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:4076.6M
[03/22 15:54:52   5729s]   Timing Snapshot: (TGT)
[03/22 15:54:52   5729s]      Weighted WNS: -1.122
[03/22 15:54:52   5729s]       All  PG WNS: -1.122
[03/22 15:54:52   5729s]       High PG WNS: -1.122
[03/22 15:54:52   5729s]       All  PG TNS: -23.980
[03/22 15:54:52   5729s]       High PG TNS: -20.639
[03/22 15:54:52   5729s]    Category Slack: { [L, -1.122] [H, -1.122] [H, -1.122] }
[03/22 15:54:52   5729s] 
[03/22 15:54:52   5729s] Checking setup slack degradation ...
[03/22 15:54:52   5729s] 
[03/22 15:54:52   5729s] Recovery Manager:
[03/22 15:54:52   5729s]   Low  Effort WNS Jump: 0.000 (REF: -1.123, TGT: -1.122, Threshold: 0.010) - Skip
[03/22 15:54:52   5729s]   High Effort WNS Jump: 0.000 (REF: { -1.123, -1.123 }, TGT: { -1.122, -1.122 }, Threshold: 0.010) - Skip
[03/22 15:54:52   5729s]   Low  Effort TNS Jump: 3.091 (REF: -20.889, TGT: -23.980, Threshold: 10.000) - Skip
[03/22 15:54:52   5729s]   High Effort TNS Jump: 0.000 (REF: -20.889, TGT: -20.639, Threshold: 5.000) - Skip
[03/22 15:54:52   5729s] 
[03/22 15:54:53   5729s] 
[03/22 15:54:53   5729s] =============================================================================================
[03/22 15:54:53   5729s]  Step TAT Report for TnsOpt #3
[03/22 15:54:53   5729s] =============================================================================================
[03/22 15:54:53   5729s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:54:53   5729s] ---------------------------------------------------------------------------------------------
[03/22 15:54:53   5729s] [ SlackTraversorInit     ]      2   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/22 15:54:53   5729s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/22 15:54:53   5729s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.3
[03/22 15:54:53   5729s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:54:53   5729s] [ TransformInit          ]      1   0:00:07.6  (  41.8 % )     0:00:07.6 /  0:00:07.6    1.0
[03/22 15:54:53   5729s] [ OptSingleIteration     ]    147   0:00:00.3  (   1.9 % )     0:00:07.9 /  0:00:22.6    2.9
[03/22 15:54:53   5729s] [ OptGetWeight           ]    147   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:00.8    1.0
[03/22 15:54:53   5729s] [ OptEval                ]    147   0:00:01.4  (   7.7 % )     0:00:01.4 /  0:00:08.4    6.1
[03/22 15:54:53   5729s] [ OptCommit              ]    147   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/22 15:54:53   5729s] [ IncrTimingUpdate       ]     75   0:00:02.1  (  11.8 % )     0:00:02.1 /  0:00:05.5    2.6
[03/22 15:54:53   5729s] [ PostCommitDelayUpdate  ]    147   0:00:00.2  (   1.3 % )     0:00:00.4 /  0:00:01.2    2.7
[03/22 15:54:53   5729s] [ IncrDelayCalc          ]    204   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.9    4.4
[03/22 15:54:53   5729s] [ SetupOptGetWorkingSet  ]    147   0:00:02.5  (  13.7 % )     0:00:02.5 /  0:00:05.3    2.2
[03/22 15:54:53   5729s] [ SetupOptGetActiveNode  ]    147   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[03/22 15:54:53   5729s] [ SetupOptSlackGraph     ]    147   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:01.0    3.9
[03/22 15:54:53   5729s] [ MISC                   ]          0:00:01.9  (  10.7 % )     0:00:01.9 /  0:00:03.6    1.8
[03/22 15:54:53   5729s] ---------------------------------------------------------------------------------------------
[03/22 15:54:53   5729s]  TnsOpt #3 TOTAL                    0:00:18.1  ( 100.0 % )     0:00:18.1 /  0:00:34.6    1.9
[03/22 15:54:53   5729s] ---------------------------------------------------------------------------------------------
[03/22 15:54:53   5729s] 
[03/22 15:54:53   5729s] End: GigaOpt TNS non-legal recovery
[03/22 15:54:53   5729s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3878.2M
[03/22 15:54:53   5730s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.040, MEM:3878.2M
[03/22 15:54:53   5730s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3878.2M
[03/22 15:54:53   5730s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3878.2M
[03/22 15:54:53   5730s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3878.2M
[03/22 15:54:53   5730s] OPERPROF:       Starting CMU at level 4, MEM:3878.2M
[03/22 15:54:53   5730s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:3878.2M
[03/22 15:54:53   5730s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.113, MEM:3878.2M
[03/22 15:54:53   5730s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.170, REAL:0.174, MEM:3878.2M
[03/22 15:54:53   5730s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.170, REAL:0.175, MEM:3878.2M
[03/22 15:54:53   5730s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.15
[03/22 15:54:53   5730s] OPERPROF: Starting RefinePlace at level 1, MEM:3878.2M
[03/22 15:54:53   5730s] *** Starting refinePlace (1:35:30 mem=3878.2M) ***
[03/22 15:54:53   5730s] Total net bbox length = 5.049e+05 (2.349e+05 2.701e+05) (ext = 2.674e+04)
[03/22 15:54:53   5730s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:54:53   5730s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3878.2M
[03/22 15:54:53   5730s] Starting refinePlace ...
[03/22 15:54:53   5730s] 
[03/22 15:54:53   5730s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:54:54   5731s] Move report: legalization moves 660 insts, mean move: 2.25 um, max move: 16.00 um
[03/22 15:54:54   5731s] 	Max move on inst (normalizer_inst/U7173): (416.00, 215.20) --> (423.00, 224.20)
[03/22 15:54:54   5731s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=3878.2MB) @(1:35:30 - 1:35:32).
[03/22 15:54:54   5731s] Move report: Detail placement moves 660 insts, mean move: 2.25 um, max move: 16.00 um
[03/22 15:54:54   5731s] 	Max move on inst (normalizer_inst/U7173): (416.00, 215.20) --> (423.00, 224.20)
[03/22 15:54:54   5731s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3878.2MB
[03/22 15:54:54   5731s] Statistics of distance of Instance movement in refine placement:
[03/22 15:54:54   5731s]   maximum (X+Y) =        16.00 um
[03/22 15:54:54   5731s]   inst (normalizer_inst/U7173) with max move: (416, 215.2) -> (423, 224.2)
[03/22 15:54:54   5731s]   mean    (X+Y) =         2.25 um
[03/22 15:54:54   5731s] Summary Report:
[03/22 15:54:54   5731s] Instances move: 660 (out of 39951 movable)
[03/22 15:54:54   5731s] Instances flipped: 0
[03/22 15:54:54   5731s] Mean displacement: 2.25 um
[03/22 15:54:54   5731s] Max displacement: 16.00 um (Instance: normalizer_inst/U7173) (416, 215.2) -> (423, 224.2)
[03/22 15:54:54   5731s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/22 15:54:54   5731s] Total instances moved : 660
[03/22 15:54:54   5731s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.620, REAL:0.921, MEM:3878.2M
[03/22 15:54:54   5731s] Total net bbox length = 5.062e+05 (2.355e+05 2.707e+05) (ext = 2.674e+04)
[03/22 15:54:54   5731s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3878.2MB
[03/22 15:54:54   5731s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=3878.2MB) @(1:35:30 - 1:35:32).
[03/22 15:54:54   5731s] *** Finished refinePlace (1:35:32 mem=3878.2M) ***
[03/22 15:54:54   5731s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.15
[03/22 15:54:54   5731s] OPERPROF: Finished RefinePlace at level 1, CPU:1.730, REAL:1.035, MEM:3878.2M
[03/22 15:54:54   5732s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3878.2M
[03/22 15:54:54   5732s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.035, MEM:3878.2M
[03/22 15:54:54   5732s] Finished re-routing un-routed nets (0:00:00.0 3878.2M)
[03/22 15:54:54   5732s] 
[03/22 15:54:54   5732s] TotalInstCnt at stopUpdate before init: 39,951
[03/22 15:54:54   5732s] OPERPROF: Starting DPlace-Init at level 1, MEM:3878.2M
[03/22 15:54:54   5732s] z: 2, totalTracks: 1
[03/22 15:54:54   5732s] z: 4, totalTracks: 1
[03/22 15:54:54   5732s] z: 6, totalTracks: 1
[03/22 15:54:54   5732s] z: 8, totalTracks: 1
[03/22 15:54:54   5732s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/22 15:54:55   5732s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3878.2M
[03/22 15:54:55   5732s] OPERPROF:     Starting CMU at level 3, MEM:3878.2M
[03/22 15:54:55   5732s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3878.2M
[03/22 15:54:55   5732s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:3878.2M
[03/22 15:54:55   5732s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3878.2MB).
[03/22 15:54:55   5732s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.170, MEM:3878.2M
[03/22 15:54:55   5733s] 
[03/22 15:54:55   5733s] Density : 0.5600
[03/22 15:54:55   5733s] Max route overflow : 0.0000
[03/22 15:54:55   5733s] 
[03/22 15:54:55   5733s] TotalInstCnt at stopUpdate after init: 39,951
[03/22 15:54:55   5733s]   Timing Snapshot: (TGT)
[03/22 15:54:55   5733s]      Weighted WNS: -1.127
[03/22 15:54:55   5733s]       All  PG WNS: -1.127
[03/22 15:54:55   5733s]       High PG WNS: -1.127
[03/22 15:54:55   5733s]       All  PG TNS: -24.007
[03/22 15:54:55   5733s]       High PG TNS: -20.666
[03/22 15:54:55   5733s]    Category Slack: { [L, -1.127] [H, -1.127] [H, -1.127] }
[03/22 15:54:55   5733s] 
[03/22 15:54:55   5733s] Checking setup slack degradation ...
[03/22 15:54:55   5733s] 
[03/22 15:54:55   5733s] Recovery Manager:
[03/22 15:54:55   5733s]   Low  Effort WNS Jump: 0.005 (REF: -1.123, TGT: -1.127, Threshold: 0.010) - Skip
[03/22 15:54:55   5733s]   High Effort WNS Jump: 0.005 (REF: { -1.123, -1.123 }, TGT: { -1.127, -1.127 }, Threshold: 0.010) - Skip
[03/22 15:54:55   5733s]   Low  Effort TNS Jump: 3.119 (REF: -20.889, TGT: -24.007, Threshold: 10.000) - Skip
[03/22 15:54:55   5733s]   High Effort TNS Jump: 0.000 (REF: -20.889, TGT: -20.666, Threshold: 5.000) - Skip
[03/22 15:54:55   5733s] 
[03/22 15:54:56   5733s]   Timing Snapshot: (TGT)
[03/22 15:54:56   5733s]      Weighted WNS: -1.127
[03/22 15:54:56   5733s]       All  PG WNS: -1.127
[03/22 15:54:56   5733s]       High PG WNS: -1.127
[03/22 15:54:56   5733s]       All  PG TNS: -24.007
[03/22 15:54:56   5733s]       High PG TNS: -20.666
[03/22 15:54:56   5733s]    Category Slack: { [L, -1.127] [H, -1.127] [H, -1.127] }
[03/22 15:54:56   5733s] 
[03/22 15:54:56   5733s] Checking setup slack degradation ...
[03/22 15:54:56   5733s] 
[03/22 15:54:56   5733s] Recovery Manager:
[03/22 15:54:56   5733s]   Low  Effort WNS Jump: 0.005 (REF: -1.123, TGT: -1.127, Threshold: 0.010) - Skip
[03/22 15:54:56   5733s]   High Effort WNS Jump: 0.005 (REF: { -1.123, -1.123 }, TGT: { -1.127, -1.127 }, Threshold: 0.010) - Skip
[03/22 15:54:56   5733s]   Low  Effort TNS Jump: 3.119 (REF: -20.889, TGT: -24.007, Threshold: 10.000) - Skip
[03/22 15:54:56   5733s]   High Effort TNS Jump: 0.000 (REF: -20.889, TGT: -20.666, Threshold: 5.000) - Skip
[03/22 15:54:56   5733s] 
[03/22 15:54:56   5733s] Begin: Core Power Optimization
[03/22 15:54:56   5733s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:33.9/0:27:01.9 (3.5), mem = 3878.2M
[03/22 15:54:56   5733s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.14
[03/22 15:54:56   5734s] (I,S,L,T): WC_VIEW: 106.4, 30.5718, 1.33562, 138.307
[03/22 15:54:56   5734s] ### Creating RouteCongInterface, started
[03/22 15:54:56   5734s] 
[03/22 15:54:56   5734s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/22 15:54:56   5734s] 
[03/22 15:54:56   5734s] #optDebug: {0, 1.200}
[03/22 15:54:56   5734s] ### Creating RouteCongInterface, finished
[03/22 15:54:56   5734s] ### Creating LA Mngr. totSessionCpu=1:35:34 mem=3878.2M
[03/22 15:54:56   5734s] ### Creating LA Mngr, finished. totSessionCpu=1:35:34 mem=3878.2M
[03/22 15:54:57   5735s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3878.2M
[03/22 15:54:57   5735s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3878.2M
[03/22 15:54:58   5735s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 15:54:58   5736s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 15:54:58   5736s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 15:54:58   5736s] Reclaim Optimization WNS Slack -1.127  TNS Slack -24.007 Density 56.00
[03/22 15:54:58   5736s] +----------+---------+--------+--------+------------+--------+
[03/22 15:54:58   5736s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 15:54:58   5736s] +----------+---------+--------+--------+------------+--------+
[03/22 15:54:58   5736s] |    56.00%|        -|  -1.127| -24.007|   0:00:00.0| 3878.2M|
[03/22 15:54:58   5736s] Running power reclaim iteration with 21.38760 cutoff 
[03/22 15:54:58   5736s] |    56.00%|        0|  -1.128| -24.007|   0:00:00.0| 3878.2M|
[03/22 15:54:58   5736s] Running power reclaim iteration with 21.38760 cutoff 
[03/22 15:55:02   5750s] |    56.00%|      370|  -1.128| -24.006|   0:00:04.0| 3916.3M|
[03/22 15:55:02   5751s] Running power reclaim iteration with 21.38760 cutoff 
[03/22 15:55:04   5758s] |    55.99%|       34|  -1.128| -24.006|   0:00:02.0| 3916.3M|
[03/22 15:55:04   5758s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 15:55:04   5759s] Running power reclaim iteration with 32.08139 cutoff 
[03/22 15:55:06   5768s] |    55.99%|        0|  -1.128| -24.006|   0:00:02.0| 3916.3M|
[03/22 15:55:06   5768s] Running power reclaim iteration with 4.27752 cutoff 
[03/22 15:55:08   5779s] |    55.99%|        0|  -1.128| -24.006|   0:00:02.0| 3916.3M|
[03/22 15:55:08   5779s] +----------+---------+--------+--------+------------+--------+
[03/22 15:55:08   5779s] Reclaim Optimization End WNS Slack -1.127  TNS Slack -24.006 Density 55.99
[03/22 15:55:08   5779s] 
[03/22 15:55:08   5779s] ** Summary: Restruct = 34 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/22 15:55:08   5779s] --------------------------------------------------------------
[03/22 15:55:08   5779s] |                                   | Total     | Sequential |
[03/22 15:55:08   5779s] --------------------------------------------------------------
[03/22 15:55:08   5779s] | Num insts resized                 |       0  |       0    |
[03/22 15:55:08   5779s] | Num insts undone                  |       0  |       0    |
[03/22 15:55:08   5779s] | Num insts Downsized               |       0  |       0    |
[03/22 15:55:08   5779s] | Num insts Samesized               |       0  |       0    |
[03/22 15:55:08   5779s] | Num insts Upsized                 |       0  |       0    |
[03/22 15:55:08   5779s] | Num multiple commits+uncommits    |       0  |       -    |
[03/22 15:55:08   5779s] --------------------------------------------------------------
[03/22 15:55:08   5779s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:55:08   5779s] Layer 7 has 305 constrained nets 
[03/22 15:55:08   5779s] **** End NDR-Layer Usage Statistics ****
[03/22 15:55:08   5779s] 
[03/22 15:55:08   5779s] 
[03/22 15:55:08   5779s] =======================================================================
[03/22 15:55:08   5779s]                 Reasons for not reclaiming further
[03/22 15:55:08   5779s] =======================================================================
[03/22 15:55:08   5779s] *info: Total 1 instance(s) which couldn't be reclaimed.
[03/22 15:55:08   5779s] 
[03/22 15:55:08   5779s] Resizing failure reasons
[03/22 15:55:08   5779s] ------------------------------------------------
[03/22 15:55:08   5779s] *info:     1 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/22 15:55:08   5779s] 
[03/22 15:55:08   5779s] 
[03/22 15:55:08   5779s] Number of insts committed for which the initial cell was dont use = 0
[03/22 15:55:08   5779s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/22 15:55:08   5779s] End: Core Power Optimization (cpu = 0:00:45.9) (real = 0:00:12.0) **
[03/22 15:55:09   5780s] (I,S,L,T): WC_VIEW: 106.396, 30.5541, 1.33544, 138.285
[03/22 15:55:09   5780s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.14
[03/22 15:55:09   5780s] *** PowerOpt [finish] : cpu/real = 0:00:46.2/0:00:12.9 (3.6), totSession cpu/real = 1:36:20.0/0:27:14.9 (3.5), mem = 3916.3M
[03/22 15:55:09   5780s] 
[03/22 15:55:09   5780s] =============================================================================================
[03/22 15:55:09   5780s]  Step TAT Report for PowerOpt #2
[03/22 15:55:09   5780s] =============================================================================================
[03/22 15:55:09   5780s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:55:09   5780s] ---------------------------------------------------------------------------------------------
[03/22 15:55:09   5780s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:55:09   5780s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:55:09   5780s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.3
[03/22 15:55:09   5780s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:55:09   5780s] [ BottleneckAnalyzerInit ]      2   0:00:01.9  (  15.0 % )     0:00:01.9 /  0:00:10.6    5.4
[03/22 15:55:09   5780s] [ OptSingleIteration     ]      7   0:00:00.9  (   7.1 % )     0:00:07.3 /  0:00:31.6    4.4
[03/22 15:55:09   5780s] [ OptGetWeight           ]     84   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/22 15:55:09   5780s] [ OptEval                ]     84   0:00:03.5  (  26.8 % )     0:00:03.5 /  0:00:26.2    7.5
[03/22 15:55:09   5780s] [ OptCommit              ]     84   0:00:01.9  (  14.9 % )     0:00:02.6 /  0:00:03.6    1.4
[03/22 15:55:09   5780s] [ IncrTimingUpdate       ]     22   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.4    2.0
[03/22 15:55:09   5780s] [ PostCommitDelayUpdate  ]    412   0:00:00.3  (   2.0 % )     0:00:00.7 /  0:00:01.1    1.5
[03/22 15:55:09   5780s] [ IncrDelayCalc          ]    831   0:00:00.5  (   3.8 % )     0:00:00.5 /  0:00:00.9    1.9
[03/22 15:55:09   5780s] [ DrvFindVioNets         ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.5    7.3
[03/22 15:55:09   5780s] [ MISC                   ]          0:00:03.2  (  25.1 % )     0:00:03.2 /  0:00:03.1    0.9
[03/22 15:55:09   5780s] ---------------------------------------------------------------------------------------------
[03/22 15:55:09   5780s]  PowerOpt #2 TOTAL                  0:00:13.0  ( 100.0 % )     0:00:13.0 /  0:00:46.2    3.6
[03/22 15:55:09   5780s] ---------------------------------------------------------------------------------------------
[03/22 15:55:09   5780s] 
[03/22 15:55:09   5780s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3916.3M
[03/22 15:55:09   5780s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.058, MEM:3916.4M
[03/22 15:55:09   5780s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3916.4M
[03/22 15:55:09   5780s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3916.4M
[03/22 15:55:09   5780s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3916.4M
[03/22 15:55:09   5780s] OPERPROF:       Starting CMU at level 4, MEM:3916.4M
[03/22 15:55:09   5780s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.009, MEM:3916.3M
[03/22 15:55:09   5780s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.190, REAL:0.183, MEM:3916.3M
[03/22 15:55:09   5780s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.270, REAL:0.275, MEM:3916.3M
[03/22 15:55:09   5780s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.270, REAL:0.276, MEM:3916.3M
[03/22 15:55:09   5780s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.16
[03/22 15:55:09   5780s] OPERPROF: Starting RefinePlace at level 1, MEM:3916.3M
[03/22 15:55:09   5780s] *** Starting refinePlace (1:36:21 mem=3916.3M) ***
[03/22 15:55:09   5780s] Total net bbox length = 5.062e+05 (2.356e+05 2.706e+05) (ext = 2.693e+04)
[03/22 15:55:09   5780s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:55:09   5780s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3916.3M
[03/22 15:55:09   5780s] Starting refinePlace ...
[03/22 15:55:09   5781s] 
[03/22 15:55:09   5781s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:55:10   5782s] Move report: legalization moves 34 insts, mean move: 2.02 um, max move: 9.60 um
[03/22 15:55:10   5782s] 	Max move on inst (normalizer_inst/FE_OFC1244_n5313): (377.60, 208.00) --> (375.20, 200.80)
[03/22 15:55:10   5782s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=3916.3MB) @(1:36:21 - 1:36:23).
[03/22 15:55:10   5782s] Move report: Detail placement moves 34 insts, mean move: 2.02 um, max move: 9.60 um
[03/22 15:55:10   5782s] 	Max move on inst (normalizer_inst/FE_OFC1244_n5313): (377.60, 208.00) --> (375.20, 200.80)
[03/22 15:55:10   5782s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3916.3MB
[03/22 15:55:10   5782s] Statistics of distance of Instance movement in refine placement:
[03/22 15:55:10   5782s]   maximum (X+Y) =         9.60 um
[03/22 15:55:10   5782s]   inst (normalizer_inst/FE_OFC1244_n5313) with max move: (377.6, 208) -> (375.2, 200.8)
[03/22 15:55:10   5782s]   mean    (X+Y) =         2.02 um
[03/22 15:55:10   5782s] Summary Report:
[03/22 15:55:10   5782s] Instances move: 34 (out of 39912 movable)
[03/22 15:55:10   5782s] Instances flipped: 0
[03/22 15:55:10   5782s] Mean displacement: 2.02 um
[03/22 15:55:10   5782s] Max displacement: 9.60 um (Instance: normalizer_inst/FE_OFC1244_n5313) (377.6, 208) -> (375.2, 200.8)
[03/22 15:55:10   5782s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/22 15:55:10   5782s] Total instances moved : 34
[03/22 15:55:10   5782s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.800, REAL:1.174, MEM:3916.3M
[03/22 15:55:10   5782s] Total net bbox length = 5.063e+05 (2.356e+05 2.707e+05) (ext = 2.693e+04)
[03/22 15:55:10   5782s] Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3916.3MB
[03/22 15:55:10   5782s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:01.0, mem=3916.3MB) @(1:36:21 - 1:36:23).
[03/22 15:55:10   5782s] *** Finished refinePlace (1:36:23 mem=3916.3M) ***
[03/22 15:55:10   5782s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.16
[03/22 15:55:10   5782s] OPERPROF: Finished RefinePlace at level 1, CPU:1.990, REAL:1.359, MEM:3916.3M
[03/22 15:55:11   5783s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3916.3M
[03/22 15:55:11   5783s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.045, MEM:3916.4M
[03/22 15:55:11   5783s] Finished re-routing un-routed nets (0:00:00.0 3916.4M)
[03/22 15:55:11   5783s] 
[03/22 15:55:11   5783s] OPERPROF: Starting DPlace-Init at level 1, MEM:3916.4M
[03/22 15:55:11   5783s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3916.4M
[03/22 15:55:11   5783s] OPERPROF:     Starting CMU at level 3, MEM:3916.4M
[03/22 15:55:11   5783s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:3916.4M
[03/22 15:55:11   5783s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.113, MEM:3916.4M
[03/22 15:55:11   5783s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.174, MEM:3916.4M
[03/22 15:55:11   5783s] 
[03/22 15:55:11   5783s] Density : 0.5599
[03/22 15:55:11   5783s] Max route overflow : 0.0000
[03/22 15:55:11   5783s] 
[03/22 15:55:11   5783s] 
[03/22 15:55:11   5783s] *** Finish Physical Update (cpu=0:00:03.7 real=0:00:02.0 mem=3916.4M) ***
[03/22 15:55:12   5784s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 15:55:12   5784s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 15:55:12   5784s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 15:55:12   5784s]   Timing Snapshot: (TGT)
[03/22 15:55:12   5784s]      Weighted WNS: -1.127
[03/22 15:55:12   5784s]       All  PG WNS: -1.127
[03/22 15:55:12   5784s]       High PG WNS: -1.127
[03/22 15:55:12   5784s]       All  PG TNS: -24.006
[03/22 15:55:12   5784s]       High PG TNS: -20.668
[03/22 15:55:12   5784s]    Category Slack: { [L, -1.127] [H, -1.127] [H, -1.127] }
[03/22 15:55:12   5784s] 
[03/22 15:55:12   5784s] Checking setup slack degradation ...
[03/22 15:55:12   5784s] 
[03/22 15:55:12   5784s] Recovery Manager:
[03/22 15:55:12   5784s]   Low  Effort WNS Jump: 0.005 (REF: -1.123, TGT: -1.127, Threshold: 0.010) - Skip
[03/22 15:55:12   5784s]   High Effort WNS Jump: 0.005 (REF: { -1.123, -1.123 }, TGT: { -1.127, -1.127 }, Threshold: 0.010) - Skip
[03/22 15:55:12   5784s]   Low  Effort TNS Jump: 3.117 (REF: -20.889, TGT: -24.006, Threshold: 10.000) - Skip
[03/22 15:55:12   5784s]   High Effort TNS Jump: 0.000 (REF: -20.889, TGT: -20.668, Threshold: 5.000) - Skip
[03/22 15:55:12   5784s] 
[03/22 15:55:13   5785s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 8 -maxIter 1 
[03/22 15:55:13   5785s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:55:13   5785s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:36:25.8/0:27:19.1 (3.5), mem = 3916.3M
[03/22 15:55:13   5785s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.15
[03/22 15:55:13   5786s] (I,S,L,T): WC_VIEW: 106.396, 30.5542, 1.33544, 138.286
[03/22 15:55:13   5786s] ### Creating RouteCongInterface, started
[03/22 15:55:13   5786s] 
[03/22 15:55:13   5786s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 15:55:13   5786s] 
[03/22 15:55:13   5786s] #optDebug: {0, 1.200}
[03/22 15:55:13   5786s] ### Creating RouteCongInterface, finished
[03/22 15:55:13   5786s] ### Creating LA Mngr. totSessionCpu=1:36:26 mem=3916.4M
[03/22 15:55:13   5786s] ### Creating LA Mngr, finished. totSessionCpu=1:36:26 mem=3916.4M
[03/22 15:55:19   5792s] Info: 3 clock nets excluded from IPO operation.
[03/22 15:55:21   5794s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4114.8M
[03/22 15:55:21   5794s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:4114.8M
[03/22 15:55:22   5794s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:55:22   5794s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:55:22   5794s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:55:22   5794s] |  -1.127|   -1.127| -24.006|  -24.006|    55.99%|   0:00:00.0| 4114.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:55:22   5795s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:55:22   5795s] 
[03/22 15:55:22   5795s] *** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4267.4M) ***
[03/22 15:55:22   5795s] 
[03/22 15:55:22   5795s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=4267.4M) ***
[03/22 15:55:22   5795s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:55:22   5795s] Layer 7 has 305 constrained nets 
[03/22 15:55:22   5795s] **** End NDR-Layer Usage Statistics ****
[03/22 15:55:22   5795s] (I,S,L,T): WC_VIEW: 106.396, 30.5542, 1.33544, 138.286
[03/22 15:55:22   5795s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.15
[03/22 15:55:22   5795s] *** SetupOpt [finish] : cpu/real = 0:00:09.6/0:00:09.6 (1.0), totSession cpu/real = 1:36:35.3/0:27:28.7 (3.5), mem = 4067.5M
[03/22 15:55:22   5795s] 
[03/22 15:55:22   5795s] =============================================================================================
[03/22 15:55:22   5795s]  Step TAT Report for HardenOpt #1
[03/22 15:55:22   5795s] =============================================================================================
[03/22 15:55:22   5795s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:55:22   5795s] ---------------------------------------------------------------------------------------------
[03/22 15:55:22   5795s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 15:55:22   5795s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:55:22   5795s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    1.3
[03/22 15:55:22   5795s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:55:22   5795s] [ TransformInit          ]      1   0:00:07.8  (  81.3 % )     0:00:07.8 /  0:00:07.8    1.0
[03/22 15:55:22   5795s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.9
[03/22 15:55:22   5795s] [ OptGetWeight           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[03/22 15:55:22   5795s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    6.9
[03/22 15:55:22   5795s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:55:22   5795s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:55:22   5795s] [ SetupOptGetWorkingSet  ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/22 15:55:22   5795s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:55:22   5795s] [ MISC                   ]          0:00:01.3  (  13.0 % )     0:00:01.3 /  0:00:01.1    0.8
[03/22 15:55:22   5795s] ---------------------------------------------------------------------------------------------
[03/22 15:55:22   5795s]  HardenOpt #1 TOTAL                 0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:09.6    1.0
[03/22 15:55:22   5795s] ---------------------------------------------------------------------------------------------
[03/22 15:55:22   5795s] 
[03/22 15:55:22   5795s] Executing incremental physical updates
[03/22 15:55:23   5795s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4069.0M
[03/22 15:55:23   5795s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.051, MEM:4069.0M
[03/22 15:55:23   5795s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4069.0M
[03/22 15:55:23   5795s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4069.0M
[03/22 15:55:23   5795s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4069.0M
[03/22 15:55:23   5795s] OPERPROF:       Starting CMU at level 4, MEM:4069.0M
[03/22 15:55:23   5795s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:4069.0M
[03/22 15:55:23   5795s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.109, MEM:4069.0M
[03/22 15:55:23   5795s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.166, MEM:4069.0M
[03/22 15:55:23   5795s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.167, MEM:4069.0M
[03/22 15:55:23   5795s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.17
[03/22 15:55:23   5795s] OPERPROF: Starting RefinePlace at level 1, MEM:4069.0M
[03/22 15:55:23   5795s] *** Starting refinePlace (1:36:36 mem=4069.0M) ***
[03/22 15:55:23   5795s] Total net bbox length = 5.063e+05 (2.356e+05 2.707e+05) (ext = 2.693e+04)
[03/22 15:55:23   5795s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:55:23   5795s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4069.0M
[03/22 15:55:23   5795s] Starting refinePlace ...
[03/22 15:55:23   5796s] 
[03/22 15:55:23   5796s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:55:24   5797s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:55:24   5797s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=4069.0MB) @(1:36:36 - 1:36:37).
[03/22 15:55:24   5797s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:55:24   5797s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4069.0MB
[03/22 15:55:24   5797s] Statistics of distance of Instance movement in refine placement:
[03/22 15:55:24   5797s]   maximum (X+Y) =         0.00 um
[03/22 15:55:24   5797s]   mean    (X+Y) =         0.00 um
[03/22 15:55:24   5797s] Summary Report:
[03/22 15:55:24   5797s] Instances move: 0 (out of 39912 movable)
[03/22 15:55:24   5797s] Instances flipped: 0
[03/22 15:55:24   5797s] Mean displacement: 0.00 um
[03/22 15:55:24   5797s] Max displacement: 0.00 um 
[03/22 15:55:24   5797s] Total instances moved : 0
[03/22 15:55:24   5797s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.500, REAL:0.837, MEM:4069.0M
[03/22 15:55:24   5797s] Total net bbox length = 5.063e+05 (2.356e+05 2.707e+05) (ext = 2.693e+04)
[03/22 15:55:24   5797s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4069.0MB
[03/22 15:55:24   5797s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=4069.0MB) @(1:36:36 - 1:36:37).
[03/22 15:55:24   5797s] *** Finished refinePlace (1:36:37 mem=4069.0M) ***
[03/22 15:55:24   5797s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.17
[03/22 15:55:24   5797s] OPERPROF: Finished RefinePlace at level 1, CPU:1.610, REAL:0.950, MEM:4069.0M
[03/22 15:55:24   5797s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4069.0M
[03/22 15:55:24   5797s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.035, MEM:4069.0M
[03/22 15:55:24   5797s] Finished re-routing un-routed nets (0:00:00.0 4069.0M)
[03/22 15:55:24   5797s] 
[03/22 15:55:24   5797s] OPERPROF: Starting DPlace-Init at level 1, MEM:4069.0M
[03/22 15:55:24   5797s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4069.0M
[03/22 15:55:24   5798s] OPERPROF:     Starting CMU at level 3, MEM:4069.0M
[03/22 15:55:24   5798s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:4069.0M
[03/22 15:55:24   5798s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.113, MEM:4069.0M
[03/22 15:55:24   5798s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.178, MEM:4069.0M
[03/22 15:55:24   5798s] 
[03/22 15:55:24   5798s] Density : 0.5599
[03/22 15:55:24   5798s] Max route overflow : 0.0000
[03/22 15:55:24   5798s] 
[03/22 15:55:24   5798s] 
[03/22 15:55:24   5798s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=4069.0M) ***
[03/22 15:55:24   5798s] 
[03/22 15:55:24   5798s] Begin Power Analysis
[03/22 15:55:24   5798s] 
[03/22 15:55:25   5798s]              0V	    VSS
[03/22 15:55:25   5798s]            0.9V	    VDD
[03/22 15:55:25   5798s] Begin Processing Timing Library for Power Calculation
[03/22 15:55:25   5798s] 
[03/22 15:55:25   5798s] Begin Processing Timing Library for Power Calculation
[03/22 15:55:25   5798s] 
[03/22 15:55:25   5798s] 
[03/22 15:55:25   5798s] 
[03/22 15:55:25   5798s] Begin Processing Power Net/Grid for Power Calculation
[03/22 15:55:25   5798s] 
[03/22 15:55:25   5798s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2698.66MB/5317.42MB/3240.59MB)
[03/22 15:55:25   5798s] 
[03/22 15:55:25   5798s] Begin Processing Timing Window Data for Power Calculation
[03/22 15:55:25   5798s] 
[03/22 15:55:25   5798s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2698.66MB/5317.42MB/3240.59MB)
[03/22 15:55:25   5798s] 
[03/22 15:55:25   5798s] Begin Processing User Attributes
[03/22 15:55:25   5798s] 
[03/22 15:55:25   5798s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2698.66MB/5317.42MB/3240.59MB)
[03/22 15:55:25   5798s] 
[03/22 15:55:25   5798s] Begin Processing Signal Activity
[03/22 15:55:25   5798s] 
[03/22 15:55:27   5800s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2699.61MB/5317.42MB/3240.59MB)
[03/22 15:55:27   5800s] 
[03/22 15:55:27   5800s] Begin Power Computation
[03/22 15:55:27   5800s] 
[03/22 15:55:27   5800s]       ----------------------------------------------------------
[03/22 15:55:27   5800s]       # of cell(s) missing both power/leakage table: 0
[03/22 15:55:27   5800s]       # of cell(s) missing power table: 1
[03/22 15:55:27   5800s]       # of cell(s) missing leakage table: 0
[03/22 15:55:27   5800s]       # of MSMV cell(s) missing power_level: 0
[03/22 15:55:27   5800s]       ----------------------------------------------------------
[03/22 15:55:27   5800s] CellName                                  Missing Table(s)
[03/22 15:55:27   5800s] TIEL                                      internal power, 
[03/22 15:55:27   5800s] 
[03/22 15:55:27   5800s] 
[03/22 15:55:29   5804s] Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2701.39MB/5387.43MB/3240.59MB)
[03/22 15:55:29   5804s] 
[03/22 15:55:29   5804s] Begin Processing User Attributes
[03/22 15:55:29   5804s] 
[03/22 15:55:29   5804s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2701.39MB/5387.43MB/3240.59MB)
[03/22 15:55:29   5804s] 
[03/22 15:55:29   5804s] Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2701.39MB/5387.43MB/3240.59MB)
[03/22 15:55:29   5804s] 
[03/22 15:55:29   5804s] *



[03/22 15:55:29   5804s] Total Power
[03/22 15:55:29   5804s] -----------------------------------------------------------------------------------------
[03/22 15:55:29   5804s] Total Internal Power:      105.01802170 	   76.6791%
[03/22 15:55:29   5804s] Total Switching Power:      30.55081011 	   22.3067%
[03/22 15:55:29   5804s] Total Leakage Power:         1.38893656 	    1.0141%
[03/22 15:55:29   5804s] Total Power:               136.95776902
[03/22 15:55:29   5804s] -----------------------------------------------------------------------------------------
[03/22 15:55:30   5805s] Processing average sequential pin duty cycle 
[03/22 15:55:30   5805s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3923.5M
[03/22 15:55:30   5805s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.035, MEM:3925.0M
[03/22 15:55:30   5805s] TotalInstCnt at PhyDesignMc Destruction: 39,912
[03/22 15:55:30   5805s] ** Power Reclaim End WNS Slack -1.127  TNS Slack -24.006 
[03/22 15:55:30   5805s] End: Power Optimization (cpu=0:02:22, real=0:01:15, mem=3389.00M, totSessionCpu=1:36:46).
[03/22 15:55:30   5805s] **optDesign ... cpu = 1:27:34, real = 0:24:09, mem = 2526.0M, totSessionCpu=1:36:46 **
[03/22 15:55:31   5806s] 
[03/22 15:55:31   5806s] Active setup views:
[03/22 15:55:31   5806s]  WC_VIEW
[03/22 15:55:31   5806s]   Dominating endpoints: 0
[03/22 15:55:31   5806s]   Dominating TNS: -0.000
[03/22 15:55:31   5806s] 
[03/22 15:55:31   5806s] Extraction called for design 'dualcore' of instances=39912 and nets=41878 using extraction engine 'preRoute' .
[03/22 15:55:31   5806s] PreRoute RC Extraction called for design dualcore.
[03/22 15:55:31   5806s] RC Extraction called in multi-corner(2) mode.
[03/22 15:55:31   5806s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 15:55:31   5806s] RCMode: PreRoute
[03/22 15:55:31   5806s]       RC Corner Indexes            0       1   
[03/22 15:55:31   5806s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 15:55:31   5806s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 15:55:31   5806s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 15:55:31   5806s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 15:55:31   5806s] Shrink Factor                : 1.00000
[03/22 15:55:31   5806s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 15:55:31   5806s] Using capacitance table file ...
[03/22 15:55:31   5806s] RC Grid backup saved.
[03/22 15:55:31   5806s] LayerId::1 widthSet size::4
[03/22 15:55:31   5806s] LayerId::2 widthSet size::4
[03/22 15:55:31   5806s] LayerId::3 widthSet size::4
[03/22 15:55:31   5806s] LayerId::4 widthSet size::4
[03/22 15:55:31   5806s] LayerId::5 widthSet size::4
[03/22 15:55:31   5806s] LayerId::6 widthSet size::4
[03/22 15:55:31   5806s] LayerId::7 widthSet size::4
[03/22 15:55:31   5806s] LayerId::8 widthSet size::4
[03/22 15:55:31   5806s] Skipped RC grid update for preRoute extraction.
[03/22 15:55:31   5806s] Initializing multi-corner capacitance tables ... 
[03/22 15:55:31   5806s] Initializing multi-corner resistance tables ...
[03/22 15:55:31   5806s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.242024 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.818300 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/22 15:55:32   5806s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3331.000M)
[03/22 15:55:32   5806s] Skewing Data Summary (End_of_FINAL)
[03/22 15:55:32   5808s] --------------------------------------------------
[03/22 15:55:32   5808s]  Total skewed count:39   (Analysis view: WC_VIEW)
[03/22 15:55:32   5808s]  Advancing count:39, Max:-200.0(ps) Min:-200.0(ps) Total:-7800.0(ps)
[03/22 15:55:32   5808s]  Delaying  count:0
[03/22 15:55:32   5808s] --------------------------------------------------
[03/22 15:55:32   5808s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3365.13 MB )
[03/22 15:55:32   5808s] (I)       Started Loading and Dumping File ( Curr Mem: 3365.13 MB )
[03/22 15:55:32   5808s] (I)       Reading DB...
[03/22 15:55:32   5808s] (I)       Read data from FE... (mem=3365.1M)
[03/22 15:55:32   5808s] (I)       Read nodes and places... (mem=3365.1M)
[03/22 15:55:32   5808s] (I)       Done Read nodes and places (cpu=0.060s, mem=3380.0M)
[03/22 15:55:32   5808s] (I)       Read nets... (mem=3380.0M)
[03/22 15:55:33   5809s] (I)       Done Read nets (cpu=0.170s, mem=3395.5M)
[03/22 15:55:33   5809s] (I)       Done Read data from FE (cpu=0.230s, mem=3395.5M)
[03/22 15:55:33   5809s] (I)       before initializing RouteDB syMemory usage = 3395.5 MB
[03/22 15:55:33   5809s] (I)       Build term to term wires: false
[03/22 15:55:33   5809s] (I)       Honor MSV route constraint: false
[03/22 15:55:33   5809s] (I)       Maximum routing layer  : 127
[03/22 15:55:33   5809s] (I)       Minimum routing layer  : 2
[03/22 15:55:33   5809s] (I)       Supply scale factor H  : 1.00
[03/22 15:55:33   5809s] (I)       Supply scale factor V  : 1.00
[03/22 15:55:33   5809s] (I)       Tracks used by clock wire: 0
[03/22 15:55:33   5809s] (I)       Reverse direction      : 
[03/22 15:55:33   5809s] (I)       Honor partition pin guides: true
[03/22 15:55:33   5809s] (I)       Route selected nets only: false
[03/22 15:55:33   5809s] (I)       Route secondary PG pins: false
[03/22 15:55:33   5809s] (I)       Second PG max fanout   : 2147483647
[03/22 15:55:33   5809s] (I)       Number threads         : 8
[03/22 15:55:33   5809s] (I)       Apply function for special wires: true
[03/22 15:55:33   5809s] (I)       Layer by layer blockage reading: true
[03/22 15:55:33   5809s] (I)       Offset calculation fix : true
[03/22 15:55:33   5809s] (I)       Route stripe layer range: 
[03/22 15:55:33   5809s] (I)       Honor partition fences : 
[03/22 15:55:33   5809s] (I)       Honor partition pin    : 
[03/22 15:55:33   5809s] (I)       Honor partition fences with feedthrough: 
[03/22 15:55:33   5809s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:55:33   5809s] (I)       Use row-based GCell size
[03/22 15:55:33   5809s] (I)       Use row-based GCell align
[03/22 15:55:33   5809s] (I)       GCell unit size   : 3600
[03/22 15:55:33   5809s] (I)       GCell multiplier  : 1
[03/22 15:55:33   5809s] (I)       GCell row height  : 3600
[03/22 15:55:33   5809s] (I)       Actual row height : 3600
[03/22 15:55:33   5809s] (I)       GCell align ref   : 20000 20000
[03/22 15:55:33   5809s] [NR-eGR] Track table information for default rule: 
[03/22 15:55:33   5809s] [NR-eGR] M1 has no routable track
[03/22 15:55:33   5809s] [NR-eGR] M2 has single uniform track structure
[03/22 15:55:33   5809s] [NR-eGR] M3 has single uniform track structure
[03/22 15:55:33   5809s] [NR-eGR] M4 has single uniform track structure
[03/22 15:55:33   5809s] [NR-eGR] M5 has single uniform track structure
[03/22 15:55:33   5809s] [NR-eGR] M6 has single uniform track structure
[03/22 15:55:33   5809s] [NR-eGR] M7 has single uniform track structure
[03/22 15:55:33   5809s] [NR-eGR] M8 has single uniform track structure
[03/22 15:55:33   5809s] (I)       ===========================================================================
[03/22 15:55:33   5809s] (I)       == Report All Rule Vias ==
[03/22 15:55:33   5809s] (I)       ===========================================================================
[03/22 15:55:33   5809s] (I)        Via Rule : (Default)
[03/22 15:55:33   5809s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:55:33   5809s] (I)       ---------------------------------------------------------------------------
[03/22 15:55:33   5809s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:55:33   5809s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:55:33   5809s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:55:33   5809s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:55:33   5809s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:55:33   5809s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:55:33   5809s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:55:33   5809s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:55:33   5809s] (I)       ===========================================================================
[03/22 15:55:33   5809s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3395.51 MB )
[03/22 15:55:33   5809s] [NR-eGR] Read 32480 PG shapes
[03/22 15:55:33   5809s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3395.51 MB )
[03/22 15:55:33   5809s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:55:33   5809s] [NR-eGR] #Instance Blockages : 0
[03/22 15:55:33   5809s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:55:33   5809s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:55:33   5809s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:55:33   5809s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:55:33   5809s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:55:33   5809s] (I)       readDataFromPlaceDB
[03/22 15:55:33   5809s] (I)       Read net information..
[03/22 15:55:33   5809s] [NR-eGR] Read numTotalNets=41740  numIgnoredNets=0
[03/22 15:55:33   5809s] (I)       Read testcase time = 0.020 seconds
[03/22 15:55:33   5809s] 
[03/22 15:55:33   5809s] (I)       early_global_route_priority property id does not exist.
[03/22 15:55:33   5809s] (I)       Start initializing grid graph
[03/22 15:55:33   5809s] (I)       End initializing grid graph
[03/22 15:55:33   5809s] (I)       Model blockages into capacity
[03/22 15:55:33   5809s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:55:33   5809s] (I)       Started Modeling ( Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Started Modeling Layer 1 ( Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Started Modeling Layer 2 ( Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:55:33   5809s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Started Modeling Layer 3 ( Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:55:33   5809s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Started Modeling Layer 4 ( Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:55:33   5809s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Started Modeling Layer 5 ( Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:55:33   5809s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Started Modeling Layer 6 ( Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:55:33   5809s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Started Modeling Layer 7 ( Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:55:33   5809s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Started Modeling Layer 8 ( Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:55:33   5809s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       -- layer congestion ratio --
[03/22 15:55:33   5809s] (I)       Layer 1 : 0.100000
[03/22 15:55:33   5809s] (I)       Layer 2 : 0.700000
[03/22 15:55:33   5809s] (I)       Layer 3 : 0.700000
[03/22 15:55:33   5809s] (I)       Layer 4 : 0.700000
[03/22 15:55:33   5809s] (I)       Layer 5 : 0.700000
[03/22 15:55:33   5809s] (I)       Layer 6 : 0.700000
[03/22 15:55:33   5809s] (I)       Layer 7 : 0.700000
[03/22 15:55:33   5809s] (I)       Layer 8 : 0.700000
[03/22 15:55:33   5809s] (I)       ----------------------------
[03/22 15:55:33   5809s] (I)       Number of ignored nets = 0
[03/22 15:55:33   5809s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:55:33   5809s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:55:33   5809s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:55:33   5809s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:55:33   5809s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:55:33   5809s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:55:33   5809s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:55:33   5809s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:55:33   5809s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:55:33   5809s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:55:33   5809s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3404.8 MB
[03/22 15:55:33   5809s] (I)       Ndr track 0 does not exist
[03/22 15:55:33   5809s] (I)       Layer1  viaCost=300.00
[03/22 15:55:33   5809s] (I)       Layer2  viaCost=100.00
[03/22 15:55:33   5809s] (I)       Layer3  viaCost=100.00
[03/22 15:55:33   5809s] (I)       Layer4  viaCost=100.00
[03/22 15:55:33   5809s] (I)       Layer5  viaCost=100.00
[03/22 15:55:33   5809s] (I)       Layer6  viaCost=200.00
[03/22 15:55:33   5809s] (I)       Layer7  viaCost=100.00
[03/22 15:55:33   5809s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:55:33   5809s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:55:33   5809s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:55:33   5809s] (I)       Site width          :   400  (dbu)
[03/22 15:55:33   5809s] (I)       Row height          :  3600  (dbu)
[03/22 15:55:33   5809s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:55:33   5809s] (I)       GCell width         :  3600  (dbu)
[03/22 15:55:33   5809s] (I)       GCell height        :  3600  (dbu)
[03/22 15:55:33   5809s] (I)       Grid                :   325   324     8
[03/22 15:55:33   5809s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:55:33   5809s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:55:33   5809s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:55:33   5809s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:55:33   5809s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:55:33   5809s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:55:33   5809s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:55:33   5809s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:55:33   5809s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:55:33   5809s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:55:33   5809s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:55:33   5809s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:55:33   5809s] (I)       --------------------------------------------------------
[03/22 15:55:33   5809s] 
[03/22 15:55:33   5809s] [NR-eGR] ============ Routing rule table ============
[03/22 15:55:33   5809s] [NR-eGR] Rule id: 0  Nets: 41740 
[03/22 15:55:33   5809s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:55:33   5809s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:55:33   5809s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:55:33   5809s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:55:33   5809s] [NR-eGR] ========================================
[03/22 15:55:33   5809s] [NR-eGR] 
[03/22 15:55:33   5809s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:55:33   5809s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 15:55:33   5809s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 15:55:33   5809s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 15:55:33   5809s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:55:33   5809s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:55:33   5809s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:55:33   5809s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:55:33   5809s] (I)       After initializing earlyGlobalRoute syMemory usage = 3404.8 MB
[03/22 15:55:33   5809s] (I)       Finished Loading and Dumping File ( CPU: 0.40 sec, Real: 0.46 sec, Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Started Global Routing ( Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       ============= Initialization =============
[03/22 15:55:33   5809s] (I)       totalPins=140535  totalGlobalPin=134255 (95.53%)
[03/22 15:55:33   5809s] (I)       Started Build MST ( Curr Mem: 3404.75 MB )
[03/22 15:55:33   5809s] (I)       Generate topology with 8 threads
[03/22 15:55:33   5809s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       total 2D Cap : 473445 = (236925 H, 236520 V)
[03/22 15:55:33   5809s] [NR-eGR] Layer group 1: route 305 net(s) in layer range [7, 8]
[03/22 15:55:33   5809s] (I)       ============  Phase 1a Route ============
[03/22 15:55:33   5809s] (I)       Started Phase 1a ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/22 15:55:33   5809s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Usage: 9652 = (4137 H, 5515 V) = (1.75% H, 2.33% V) = (7.447e+03um H, 9.927e+03um V)
[03/22 15:55:33   5809s] (I)       
[03/22 15:55:33   5809s] (I)       ============  Phase 1b Route ============
[03/22 15:55:33   5809s] (I)       Started Phase 1b ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Usage: 9654 = (4138 H, 5516 V) = (1.75% H, 2.33% V) = (7.448e+03um H, 9.929e+03um V)
[03/22 15:55:33   5809s] (I)       
[03/22 15:55:33   5809s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.737720e+04um
[03/22 15:55:33   5809s] (I)       ============  Phase 1c Route ============
[03/22 15:55:33   5809s] (I)       Started Phase 1c ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Level2 Grid: 65 x 65
[03/22 15:55:33   5809s] (I)       Started Two Level Routing ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Usage: 9654 = (4138 H, 5516 V) = (1.75% H, 2.33% V) = (7.448e+03um H, 9.929e+03um V)
[03/22 15:55:33   5809s] (I)       
[03/22 15:55:33   5809s] (I)       ============  Phase 1d Route ============
[03/22 15:55:33   5809s] (I)       Started Phase 1d ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Usage: 9655 = (4139 H, 5516 V) = (1.75% H, 2.33% V) = (7.450e+03um H, 9.929e+03um V)
[03/22 15:55:33   5809s] (I)       
[03/22 15:55:33   5809s] (I)       ============  Phase 1e Route ============
[03/22 15:55:33   5809s] (I)       Started Phase 1e ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Usage: 9655 = (4139 H, 5516 V) = (1.75% H, 2.33% V) = (7.450e+03um H, 9.929e+03um V)
[03/22 15:55:33   5809s] (I)       
[03/22 15:55:33   5809s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.737900e+04um
[03/22 15:55:33   5809s] [NR-eGR] 
[03/22 15:55:33   5809s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Running layer assignment with 8 threads
[03/22 15:55:33   5809s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Started Build MST ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Generate topology with 8 threads
[03/22 15:55:33   5809s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 15:55:33   5809s] [NR-eGR] Layer group 2: route 41435 net(s) in layer range [2, 8]
[03/22 15:55:33   5809s] (I)       ============  Phase 1a Route ============
[03/22 15:55:33   5809s] (I)       Started Phase 1a ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Usage: 343944 = (161803 H, 182141 V) = (7.73% H, 6.50% V) = (2.912e+05um H, 3.279e+05um V)
[03/22 15:55:33   5809s] (I)       
[03/22 15:55:33   5809s] (I)       ============  Phase 1b Route ============
[03/22 15:55:33   5809s] (I)       Usage: 343944 = (161803 H, 182141 V) = (7.73% H, 6.50% V) = (2.912e+05um H, 3.279e+05um V)
[03/22 15:55:33   5809s] (I)       
[03/22 15:55:33   5809s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.190992e+05um
[03/22 15:55:33   5809s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/22 15:55:33   5809s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:55:33   5809s] (I)       ============  Phase 1c Route ============
[03/22 15:55:33   5809s] (I)       Usage: 343944 = (161803 H, 182141 V) = (7.73% H, 6.50% V) = (2.912e+05um H, 3.279e+05um V)
[03/22 15:55:33   5809s] (I)       
[03/22 15:55:33   5809s] (I)       ============  Phase 1d Route ============
[03/22 15:55:33   5809s] (I)       Usage: 343944 = (161803 H, 182141 V) = (7.73% H, 6.50% V) = (2.912e+05um H, 3.279e+05um V)
[03/22 15:55:33   5809s] (I)       
[03/22 15:55:33   5809s] (I)       ============  Phase 1e Route ============
[03/22 15:55:33   5809s] (I)       Started Phase 1e ( Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Usage: 343944 = (161803 H, 182141 V) = (7.73% H, 6.50% V) = (2.912e+05um H, 3.279e+05um V)
[03/22 15:55:33   5809s] (I)       
[03/22 15:55:33   5809s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.190992e+05um
[03/22 15:55:33   5809s] [NR-eGR] 
[03/22 15:55:33   5809s] (I)       Current Phase 1l[Initialization] ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5809s] (I)       Running layer assignment with 8 threads
[03/22 15:55:33   5810s] (I)       Finished Phase 1l ( CPU: 0.65 sec, Real: 0.16 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5810s] (I)       ============  Phase 1l Route ============
[03/22 15:55:33   5810s] (I)       
[03/22 15:55:33   5810s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:55:33   5810s] [NR-eGR]                        OverCon           OverCon            
[03/22 15:55:33   5810s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/22 15:55:33   5810s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/22 15:55:33   5810s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:55:33   5810s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:55:33   5810s] [NR-eGR]      M2  (2)       137( 0.13%)         6( 0.01%)   ( 0.14%) 
[03/22 15:55:33   5810s] [NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:55:33   5810s] [NR-eGR]      M4  (4)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/22 15:55:33   5810s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:55:33   5810s] [NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:55:33   5810s] [NR-eGR]      M7  (7)        31( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/22 15:55:33   5810s] [NR-eGR]      M8  (8)        20( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/22 15:55:33   5810s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:55:33   5810s] [NR-eGR] Total              200( 0.03%)         6( 0.00%)   ( 0.03%) 
[03/22 15:55:33   5810s] [NR-eGR] 
[03/22 15:55:33   5810s] (I)       Finished Global Routing ( CPU: 0.94 sec, Real: 0.51 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5810s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 15:55:33   5810s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:55:33   5810s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:55:33   5810s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.38 sec, Real: 1.02 sec, Curr Mem: 3406.23 MB )
[03/22 15:55:33   5810s] OPERPROF: Starting HotSpotCal at level 1, MEM:3406.2M
[03/22 15:55:33   5810s] [hotspot] +------------+---------------+---------------+
[03/22 15:55:33   5810s] [hotspot] |            |   max hotspot | total hotspot |
[03/22 15:55:33   5810s] [hotspot] +------------+---------------+---------------+
[03/22 15:55:33   5810s] [hotspot] | normalized |          0.00 |          0.00 |
[03/22 15:55:33   5810s] [hotspot] +------------+---------------+---------------+
[03/22 15:55:33   5810s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 15:55:33   5810s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 15:55:33   5810s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.015, MEM:3406.2M
[03/22 15:55:33   5810s] <optDesign CMD> Restore Using all VT Cells
[03/22 15:55:33   5810s] Starting delay calculation for Setup views
[03/22 15:55:34   5810s] #################################################################################
[03/22 15:55:34   5810s] # Design Stage: PreRoute
[03/22 15:55:34   5810s] # Design Name: dualcore
[03/22 15:55:34   5810s] # Design Mode: 65nm
[03/22 15:55:34   5810s] # Analysis Mode: MMMC Non-OCV 
[03/22 15:55:34   5810s] # Parasitics Mode: No SPEF/RCDB
[03/22 15:55:34   5810s] # Signoff Settings: SI Off 
[03/22 15:55:34   5810s] #################################################################################
[03/22 15:55:34   5811s] Topological Sorting (REAL = 0:00:00.0, MEM = 3276.2M, InitMEM = 3276.2M)
[03/22 15:55:34   5811s] Calculate delays in BcWc mode...
[03/22 15:55:34   5811s] Start delay calculation (fullDC) (8 T). (MEM=3276.23)
[03/22 15:55:34   5812s] End AAE Lib Interpolated Model. (MEM=3287.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:55:36   5819s] Total number of fetched objects 41817
[03/22 15:55:36   5820s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/22 15:55:36   5820s] End delay calculation. (MEM=3640.68 CPU=0:00:06.1 REAL=0:00:01.0)
[03/22 15:55:36   5820s] End delay calculation (fullDC). (MEM=3640.68 CPU=0:00:08.3 REAL=0:00:02.0)
[03/22 15:55:36   5820s] *** CDM Built up (cpu=0:00:09.7  real=0:00:02.0  mem= 3640.7M) ***
[03/22 15:55:36   5821s] *** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:03.0 totSessionCpu=1:37:02 mem=3608.7M)
[03/22 15:55:36   5821s] 
[03/22 15:55:36   5821s] Begin Power Analysis
[03/22 15:55:36   5821s] 
[03/22 15:55:36   5821s]              0V	    VSS
[03/22 15:55:36   5821s]            0.9V	    VDD
[03/22 15:55:36   5821s] Begin Processing Timing Library for Power Calculation
[03/22 15:55:36   5821s] 
[03/22 15:55:36   5821s] Begin Processing Timing Library for Power Calculation
[03/22 15:55:36   5821s] 
[03/22 15:55:36   5821s] 
[03/22 15:55:36   5821s] 
[03/22 15:55:36   5821s] Begin Processing Power Net/Grid for Power Calculation
[03/22 15:55:36   5821s] 
[03/22 15:55:36   5821s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2603.71MB/4857.12MB/3240.59MB)
[03/22 15:55:36   5821s] 
[03/22 15:55:36   5821s] Begin Processing Timing Window Data for Power Calculation
[03/22 15:55:36   5821s] 
[03/22 15:55:37   5822s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2603.71MB/4857.12MB/3240.59MB)
[03/22 15:55:37   5822s] 
[03/22 15:55:37   5822s] Begin Processing User Attributes
[03/22 15:55:37   5822s] 
[03/22 15:55:37   5822s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2603.71MB/4857.12MB/3240.59MB)
[03/22 15:55:37   5822s] 
[03/22 15:55:37   5822s] Begin Processing Signal Activity
[03/22 15:55:37   5822s] 
[03/22 15:55:39   5824s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2604.62MB/4857.12MB/3240.59MB)
[03/22 15:55:39   5824s] 
[03/22 15:55:39   5824s] Begin Power Computation
[03/22 15:55:39   5824s] 
[03/22 15:55:39   5824s]       ----------------------------------------------------------
[03/22 15:55:39   5824s]       # of cell(s) missing both power/leakage table: 0
[03/22 15:55:39   5824s]       # of cell(s) missing power table: 1
[03/22 15:55:39   5824s]       # of cell(s) missing leakage table: 0
[03/22 15:55:39   5824s]       # of MSMV cell(s) missing power_level: 0
[03/22 15:55:39   5824s]       ----------------------------------------------------------
[03/22 15:55:39   5824s] CellName                                  Missing Table(s)
[03/22 15:55:39   5824s] TIEL                                      internal power, 
[03/22 15:55:39   5824s] 
[03/22 15:55:39   5824s] 
[03/22 15:55:40   5827s] Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2609.19MB/4937.15MB/3240.59MB)
[03/22 15:55:40   5827s] 
[03/22 15:55:40   5827s] Begin Processing User Attributes
[03/22 15:55:40   5827s] 
[03/22 15:55:40   5827s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2609.19MB/4937.15MB/3240.59MB)
[03/22 15:55:40   5827s] 
[03/22 15:55:40   5827s] Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2609.19MB/4937.15MB/3240.59MB)
[03/22 15:55:40   5827s] 
[03/22 15:55:41   5827s] *



[03/22 15:55:41   5827s] Total Power
[03/22 15:55:41   5827s] -----------------------------------------------------------------------------------------
[03/22 15:55:41   5827s] Total Internal Power:      105.01795046 	   76.6791%
[03/22 15:55:41   5827s] Total Switching Power:      30.55081011 	   22.3067%
[03/22 15:55:41   5827s] Total Leakage Power:         1.38893656 	    1.0141%
[03/22 15:55:41   5827s] Total Power:               136.95769779
[03/22 15:55:41   5827s] -----------------------------------------------------------------------------------------
[03/22 15:55:42   5828s] Processing average sequential pin duty cycle 
[03/22 15:55:42   5828s] **optDesign ... cpu = 1:27:56, real = 0:24:21, mem = 2525.5M, totSessionCpu=1:37:08 **
[03/22 15:55:42   5828s] cleaningup cpe interface
[03/22 15:55:42   5828s] Reported timing to dir ./timingReports
[03/22 15:55:42   5828s] **optDesign ... cpu = 1:27:56, real = 0:24:21, mem = 2507.6M, totSessionCpu=1:37:08 **
[03/22 15:55:42   5828s] ** Profile ** Start :  cpu=0:00:00.0, mem=3300.7M
[03/22 15:55:42   5828s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3300.7M
[03/22 15:55:42   5828s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.089, MEM:3300.7M
[03/22 15:55:42   5828s] ** Profile ** Other data :  cpu=0:00:00.2, mem=3300.7M
[03/22 15:55:42   5829s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3388.2M
[03/22 15:55:43   5829s] ** Profile ** Total reports :  cpu=0:00:00.5, mem=3312.2M
[03/22 15:55:45   5831s] ** Profile ** DRVs :  cpu=0:00:02.1, mem=3316.6M
[03/22 15:55:45   5831s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.133  | -1.133  |  0.336  | -0.085  |
|           TNS (ns):| -24.212 | -20.782 |  0.000  | -3.451  |
|    Violating Paths:|   198   |   53    |    0    |   147   |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.993%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3316.6M
[03/22 15:55:45   5831s] **optDesign ... cpu = 1:28:00, real = 0:24:24, mem = 2499.0M, totSessionCpu=1:37:12 **
[03/22 15:55:45   5831s] *** Finished optDesign ***
[03/22 15:55:45   5831s] cleaningup cpe interface
[03/22 15:55:45   5831s] 
[03/22 15:55:45   5831s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  1:28:34 real=  0:24:39)
[03/22 15:55:45   5831s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.6 real=0:00:04.9)
[03/22 15:55:45   5831s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:03:28 real=0:00:57.2)
[03/22 15:55:45   5831s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:47 real=0:00:43.8)
[03/22 15:55:45   5831s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:09:33 real=  0:03:04)
[03/22 15:55:45   5831s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:15:50 real=  0:04:51)
[03/22 15:55:45   5831s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:52:27 real=  0:12:14)
[03/22 15:55:45   5831s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:02:32 real=  0:01:23)
[03/22 15:55:45   5831s] Info: pop threads available for lower-level modules during optimization.
[03/22 15:55:45   5831s] Deleting Lib Analyzer.
[03/22 15:55:45   5831s] clean pInstBBox. size 0
[03/22 15:55:45   5831s]  *** Writing scheduling file: 'scheduling_file.cts.9874' ***
[03/22 15:55:45   5832s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 15:55:45   5832s] All LLGs are deleted
[03/22 15:55:45   5832s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3316.6M
[03/22 15:55:45   5832s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3313.0M
[03/22 15:55:45   5832s] Deleting Cell Server ...
[03/22 15:55:45   5832s] cleaningup cpe interface
[03/22 15:55:45   5832s] #optDebug: fT-D <X 1 0 0 0>
[03/22 15:55:45   5832s] VSMManager cleared!
[03/22 15:55:45   5832s] **place_opt_design ... cpu = 1:36:28, real = 0:27:05, mem = 3255.0M **
[03/22 15:55:45   5832s] *** Finished GigaPlace ***
[03/22 15:55:45   5832s] 
[03/22 15:55:45   5832s] *** Summary of all messages that are not suppressed in this session:
[03/22 15:55:45   5832s] Severity  ID               Count  Summary                                  
[03/22 15:55:45   5832s] WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
[03/22 15:55:45   5832s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/22 15:55:45   5832s] *** Message Summary: 5 warning(s), 0 error(s)
[03/22 15:55:45   5832s] 
[03/22 15:55:45   5832s] 
[03/22 15:55:45   5832s] =============================================================================================
[03/22 15:55:45   5832s]  Final TAT Report for place_opt_design
[03/22 15:55:45   5832s] =============================================================================================
[03/22 15:55:45   5832s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:55:45   5832s] ---------------------------------------------------------------------------------------------
[03/22 15:55:45   5832s] [ WnsOpt                 ]      2   0:10:07.6  (  37.4 % )     0:12:25.6 /  0:52:43.8    4.2
[03/22 15:55:45   5832s] [ TnsOpt                 ]      3   0:04:45.4  (  17.6 % )     0:05:08.7 /  0:16:23.8    3.2
[03/22 15:55:45   5832s] [ HardenOpt              ]      1   0:00:09.6  (   0.6 % )     0:00:09.6 /  0:00:09.6    1.0
[03/22 15:55:45   5832s] [ GlobalOpt              ]      1   0:00:57.1  (   3.5 % )     0:00:57.1 /  0:03:28.2    3.6
[03/22 15:55:45   5832s] [ DrvOpt                 ]      3   0:00:17.4  (   1.1 % )     0:00:19.7 /  0:00:35.9    1.8
[03/22 15:55:45   5832s] [ SimplifyNetlist        ]      1   0:00:04.9  (   0.3 % )     0:00:04.9 /  0:00:05.5    1.1
[03/22 15:55:45   5832s] [ SkewClock              ]      6   0:00:01.3  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[03/22 15:55:45   5832s] [ AreaOpt                ]      9   0:02:18.4  (   8.5 % )     0:02:20.4 /  0:05:42.9    2.4
[03/22 15:55:45   5832s] [ PowerOpt               ]      2   0:00:18.0  (   1.1 % )     0:00:18.0 /  0:00:57.9    3.2
[03/22 15:55:45   5832s] [ ViewPruning            ]      8   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[03/22 15:55:45   5832s] [ IncrReplace            ]      2   0:03:04.1  (  11.3 % )     0:03:04.1 /  0:09:32.8    3.1
[03/22 15:55:45   5832s] [ RefinePlace            ]     15   0:01:13.3  (   4.5 % )     0:01:13.3 /  0:02:27.8    2.0
[03/22 15:55:45   5832s] [ TimingUpdate           ]      6   0:00:00.5  (   0.0 % )     0:00:05.4 /  0:00:22.3    4.1
[03/22 15:55:45   5832s] [ FullDelayCalc          ]      2   0:00:04.9  (   0.3 % )     0:00:04.9 /  0:00:19.8    4.1
[03/22 15:55:45   5832s] [ OptSummaryReport       ]      3   0:00:01.1  (   0.1 % )     0:00:07.9 /  0:00:18.5    2.3
[03/22 15:55:45   5832s] [ TimingReport           ]      3   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:01.7    2.8
[03/22 15:55:45   5832s] [ DrvReport              ]      3   0:00:03.0  (   0.2 % )     0:00:03.0 /  0:00:04.6    1.5
[03/22 15:55:45   5832s] [ PowerReport            ]      3   0:00:15.8  (   1.0 % )     0:00:15.8 /  0:00:19.8    1.3
[03/22 15:55:45   5832s] [ GenerateReports        ]      1   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/22 15:55:45   5832s] [ PropagateActivity      ]      1   0:00:03.9  (   0.2 % )     0:00:03.9 /  0:00:06.1    1.6
[03/22 15:55:45   5832s] [ MISC                   ]          0:03:16.9  (  12.1 % )     0:03:16.9 /  0:09:38.2    2.9
[03/22 15:55:45   5832s] ---------------------------------------------------------------------------------------------
[03/22 15:55:45   5832s]  place_opt_design TOTAL             0:27:05.0  ( 100.0 % )     0:27:05.0 /  1:36:28.0    3.6
[03/22 15:55:45   5832s] ---------------------------------------------------------------------------------------------
[03/22 15:55:45   5832s] 
[03/22 15:55:45   5832s] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/22 15:55:45   5832s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3255.0M
[03/22 15:55:45   5832s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3255.0M
[03/22 15:55:45   5832s] z: 2, totalTracks: 1
[03/22 15:55:45   5832s] z: 4, totalTracks: 1
[03/22 15:55:45   5832s] z: 6, totalTracks: 1
[03/22 15:55:45   5832s] z: 8, totalTracks: 1
[03/22 15:55:45   5832s] #spOpts: N=65 
[03/22 15:55:45   5832s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3255.0M
[03/22 15:55:45   5832s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3255.0M
[03/22 15:55:45   5832s] Core basic site is core
[03/22 15:55:45   5832s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:55:45   5832s] SiteArray: use 3,846,144 bytes
[03/22 15:55:45   5832s] SiteArray: current memory after site array memory allocation 3258.6M
[03/22 15:55:45   5832s] SiteArray: FP blocked sites are writable
[03/22 15:55:45   5832s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:55:45   5832s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:3260.1M
[03/22 15:55:46   5833s] Process 617401 wires and vias for routing blockage analysis
[03/22 15:55:46   5833s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.320, REAL:0.204, MEM:3260.1M
[03/22 15:55:46   5833s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.450, REAL:0.313, MEM:3260.1M
[03/22 15:55:46   5833s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.460, REAL:0.328, MEM:3260.1M
[03/22 15:55:46   5833s] [CPU] DPlace-Init (cpu=0:00:01.5, real=0:00:01.0, mem=3260.1MB).
[03/22 15:55:46   5833s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.520, REAL:0.386, MEM:3260.1M
[03/22 15:55:46   5833s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3260.1M
[03/22 15:55:46   5833s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/22 15:55:46   5833s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.020, REAL:0.022, MEM:3260.1M
[03/22 15:55:46   5833s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3260.1M
[03/22 15:55:46   5833s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3260.1M
[03/22 15:55:46   5833s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3260.1M
[03/22 15:55:46   5833s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3260.1M
[03/22 15:55:46   5833s] AddFiller init all instances time CPU:0.000, REAL:0.004
[03/22 15:55:47   5835s] AddFiller main function time CPU:1.716, REAL:1.012
[03/22 15:55:47   5835s] Filler instance commit time CPU:0.501, REAL:0.498
[03/22 15:55:47   5835s] *INFO: Adding fillers to top-module.
[03/22 15:55:47   5835s] *INFO:   Added 7827 filler insts (cell DCAP32 / prefix FILLER).
[03/22 15:55:47   5835s] *INFO:   Added 1049 filler insts (cell DCAP16 / prefix FILLER).
[03/22 15:55:47   5835s] *INFO:   Added 2719 filler insts (cell DCAP8 / prefix FILLER).
[03/22 15:55:47   5835s] *INFO:   Added 6675 filler insts (cell DCAP4 / prefix FILLER).
[03/22 15:55:47   5835s] *INFO:   Added 18288 filler insts (cell DCAP / prefix FILLER).
[03/22 15:55:47   5835s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.750, REAL:1.021, MEM:3260.1M
[03/22 15:55:47   5835s] *INFO: Total 36558 filler insts added - prefix FILLER (CPU: 0:00:03.4).
[03/22 15:55:47   5835s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:1.750, REAL:1.022, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3260.1M
[03/22 15:55:47   5835s] For 36558 new insts, 36558 new pwr-pin connections were made to global net 'VDD'.
[03/22 15:55:47   5835s] 36558 new gnd-pin connections were made to global net 'VSS'.
[03/22 15:55:47   5835s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/22 15:55:47   5835s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.020, REAL:0.020, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:1.770, REAL:1.045, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:1.770, REAL:1.046, MEM:3260.1M
[03/22 15:55:47   5835s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[03/22 15:55:47   5835s] *INFO: Second pass addFiller without DRC checking.
[03/22 15:55:47   5835s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3260.1M
[03/22 15:55:47   5835s] AddFiller init all instances time CPU:0.010, REAL:0.006
[03/22 15:55:47   5835s] AddFiller main function time CPU:0.025, REAL:0.029
[03/22 15:55:47   5835s] Filler instance commit time CPU:0.000, REAL:0.000
[03/22 15:55:47   5835s] *INFO: Adding fillers to top-module.
[03/22 15:55:47   5835s] *INFO:   Added 0 filler inst of any cell-type.
[03/22 15:55:47   5835s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.060, REAL:0.045, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.060, REAL:0.047, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.060, REAL:0.050, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.060, REAL:0.050, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3260.1M
[03/22 15:55:47   5835s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.030, REAL:0.030, MEM:3256.5M
[03/22 15:55:47   5835s] All LLGs are deleted
[03/22 15:55:47   5835s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3256.5M
[03/22 15:55:47   5835s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:3256.5M
[03/22 15:55:47   5835s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.150, REAL:0.073, MEM:3256.5M
[03/22 15:55:47   5835s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:3.620, REAL:1.679, MEM:3256.5M
[03/22 15:55:47   5835s] <CMD> saveDesign placement.enc
[03/22 15:55:47   5835s] #% Begin save design ... (date=03/22 15:55:47, mem=2419.9M)
[03/22 15:55:47   5835s] % Begin Save ccopt configuration ... (date=03/22 15:55:47, mem=2419.9M)
[03/22 15:55:47   5835s] % End Save ccopt configuration ... (date=03/22 15:55:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2420.2M, current mem=2420.2M)
[03/22 15:55:47   5835s] % Begin Save netlist data ... (date=03/22 15:55:47, mem=2420.2M)
[03/22 15:55:47   5835s] Writing Binary DB to placement.enc.dat/vbin/dualcore.v.bin in multi-threaded mode...
[03/22 15:55:47   5836s] % End Save netlist data ... (date=03/22 15:55:47, total cpu=0:00:00.2, real=0:00:00.0, peak res=2420.2M, current mem=2420.2M)
[03/22 15:55:47   5836s] Saving symbol-table file in separate thread ...
[03/22 15:55:47   5836s] Saving congestion map file in separate thread ...
[03/22 15:55:47   5836s] Saving congestion map file placement.enc.dat/dualcore.route.congmap.gz ...
[03/22 15:55:47   5836s] % Begin Save AAE data ... (date=03/22 15:55:47, mem=2421.0M)
[03/22 15:55:47   5836s] Saving AAE Data ...
[03/22 15:55:47   5836s] % End Save AAE data ... (date=03/22 15:55:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2421.0M, current mem=2421.0M)
[03/22 15:55:48   5836s] Saving scheduling_file.cts.9874 in placement.enc.dat/scheduling_file.cts
[03/22 15:55:48   5836s] % Begin Save clock tree data ... (date=03/22 15:55:48, mem=2421.4M)
[03/22 15:55:48   5836s] % End Save clock tree data ... (date=03/22 15:55:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2421.4M, current mem=2421.4M)
[03/22 15:55:48   5836s] Saving preference file placement.enc.dat/gui.pref.tcl ...
[03/22 15:55:48   5836s] Saving mode setting ...
[03/22 15:55:48   5836s] Saving global file ...
[03/22 15:55:48   5836s] Saving Drc markers ...
[03/22 15:55:48   5836s] ... No Drc file written since there is no markers found.
[03/22 15:55:48   5836s] Saving floorplan file in separate thread ...
[03/22 15:55:48   5836s] Saving PG file in separate thread ...
[03/22 15:55:48   5836s] Saving placement file in separate thread ...
[03/22 15:55:48   5836s] Saving route file in separate thread ...
[03/22 15:55:48   5836s] Saving property file in separate thread ...
[03/22 15:55:48   5836s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/22 15:55:48   5836s] Saving property file placement.enc.dat/dualcore.prop
[03/22 15:55:48   5836s] Saving PG file placement.enc.dat/dualcore.pg.gz
[03/22 15:55:48   5836s] Save Adaptive View Pruing View Names to Binary file
[03/22 15:55:48   5836s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3321.5M) ***
[03/22 15:55:48   5837s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=3321.5M) ***
[03/22 15:55:48   5837s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:55:48   5837s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3313.5M) ***
[03/22 15:55:48   5837s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:55:48   5837s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:55:49   5837s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3297.5M) ***
[03/22 15:55:49   5837s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[03/22 15:55:49   5837s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:55:49   5837s] Saving rc congestion map placement.enc.dat/dualcore.congmap.gz ...
[03/22 15:55:49   5837s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:55:49   5837s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/22 15:55:49   5837s] % Begin Save power constraints data ... (date=03/22 15:55:49, mem=2422.7M)
[03/22 15:55:49   5837s] % End Save power constraints data ... (date=03/22 15:55:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2422.7M, current mem=2422.7M)
[03/22 15:55:51   5839s] Generated self-contained design placement.enc.dat
[03/22 15:55:52   5839s] #% End save design ... (date=03/22 15:55:52, total cpu=0:00:03.5, real=0:00:05.0, peak res=2424.0M, current mem=2424.0M)
[03/22 15:55:52   5839s] *** Message Summary: 0 warning(s), 0 error(s)
[03/22 15:55:52   5839s] 
[03/22 15:55:52   5839s] <CMD> set_ccopt_property -update_io_latency false
[03/22 15:55:52   5839s] <CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
[03/22 15:55:52   5839s] Creating clock tree spec for modes (timing configs): CON
[03/22 15:55:52   5839s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/22 15:55:52   5839s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/22 15:55:52   5839s] Creating Cell Server ...(0, 0, 0, 0)
[03/22 15:55:52   5839s] Summary for sequential cells identification: 
[03/22 15:55:52   5839s]   Identified SBFF number: 199
[03/22 15:55:52   5839s]   Identified MBFF number: 0
[03/22 15:55:52   5839s]   Identified SB Latch number: 0
[03/22 15:55:52   5839s]   Identified MB Latch number: 0
[03/22 15:55:52   5839s]   Not identified SBFF number: 0
[03/22 15:55:52   5839s]   Not identified MBFF number: 0
[03/22 15:55:52   5839s]   Not identified SB Latch number: 0
[03/22 15:55:52   5839s]   Not identified MB Latch number: 0
[03/22 15:55:52   5839s]   Number of sequential cells which are not FFs: 104
[03/22 15:55:52   5839s]  Visiting view : WC_VIEW
[03/22 15:55:52   5839s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/22 15:55:52   5839s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/22 15:55:52   5839s]  Visiting view : BC_VIEW
[03/22 15:55:52   5839s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/22 15:55:52   5839s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/22 15:55:52   5839s]  Setting StdDelay to 14.50
[03/22 15:55:52   5839s] Creating Cell Server, finished. 
[03/22 15:55:52   5839s] 
[03/22 15:55:52   5839s] Reset timing graph...
[03/22 15:55:52   5839s] Ignoring AAE DB Resetting ...
[03/22 15:55:52   5839s] Reset timing graph done.
[03/22 15:55:52   5839s] Ignoring AAE DB Resetting ...
[03/22 15:55:53   5841s] Analyzing clock structure...
[03/22 15:55:54   5841s] Analyzing clock structure done.
[03/22 15:55:54   5841s] Reset timing graph...
[03/22 15:55:54   5841s] Ignoring AAE DB Resetting ...
[03/22 15:55:54   5841s] Reset timing graph done.
[03/22 15:55:54   5842s] Wrote: ./constraints/dualcore.ccopt
[03/22 15:55:54   5842s] <CMD> ccopt_design
[03/22 15:55:54   5842s] #% Begin ccopt_design (date=03/22 15:55:54, mem=2316.8M)
[03/22 15:55:54   5842s] Setting ::DelayCal::PrerouteDcFastMode 0
[03/22 15:55:54   5842s] Runtime...
[03/22 15:55:54   5842s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/22 15:55:54   5842s] (ccopt_design): create_ccopt_clock_tree_spec
[03/22 15:55:54   5842s] Creating clock tree spec for modes (timing configs): CON
[03/22 15:55:54   5842s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/22 15:55:54   5842s] Reset timing graph...
[03/22 15:55:54   5842s] Ignoring AAE DB Resetting ...
[03/22 15:55:54   5842s] Reset timing graph done.
[03/22 15:55:54   5842s] Ignoring AAE DB Resetting ...
[03/22 15:55:56   5843s] Analyzing clock structure...
[03/22 15:55:56   5844s] Analyzing clock structure done.
[03/22 15:55:56   5844s] Reset timing graph...
[03/22 15:55:57   5844s] Ignoring AAE DB Resetting ...
[03/22 15:55:57   5844s] Reset timing graph done.
[03/22 15:55:57   5844s] Extracting original clock gating for clk2...
[03/22 15:55:57   5844s]   clock_tree clk2 contains 5019 sinks and 0 clock gates.
[03/22 15:55:57   5844s]   Extraction for clk2 complete.
[03/22 15:55:57   5844s] Extracting original clock gating for clk2 done.
[03/22 15:55:57   5844s] Extracting original clock gating for clk1...
[03/22 15:55:57   5844s]   clock_tree clk1 contains 5251 sinks and 0 clock gates.
[03/22 15:55:57   5844s]   Extraction for clk1 complete.
[03/22 15:55:57   5844s] Extracting original clock gating for clk1 done.
[03/22 15:55:57   5844s] The skew group clk1/CON was created. It contains 5251 sinks and 1 sources.
[03/22 15:55:57   5844s] The skew group clk2/CON was created. It contains 5019 sinks and 1 sources.
[03/22 15:55:57   5844s] Checking clock tree convergence...
[03/22 15:55:57   5844s] Checking clock tree convergence done.
[03/22 15:55:57   5844s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/22 15:55:57   5845s] Set place::cacheFPlanSiteMark to 1
[03/22 15:55:57   5845s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[03/22 15:55:57   5845s] Using CCOpt effort standard.
[03/22 15:55:57   5845s] CCOpt::Phase::Initialization...
[03/22 15:55:57   5845s] Check Prerequisites...
[03/22 15:55:57   5845s] Leaving CCOpt scope - CheckPlace...
[03/22 15:55:57   5845s] OPERPROF: Starting checkPlace at level 1, MEM:3221.0M
[03/22 15:55:57   5845s] z: 2, totalTracks: 1
[03/22 15:55:57   5845s] z: 4, totalTracks: 1
[03/22 15:55:57   5845s] z: 6, totalTracks: 1
[03/22 15:55:57   5845s] z: 8, totalTracks: 1
[03/22 15:55:57   5845s] #spOpts: N=65 
[03/22 15:55:57   5845s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3221.0M
[03/22 15:55:57   5845s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3221.0M
[03/22 15:55:57   5845s] Core basic site is core
[03/22 15:55:57   5845s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:55:57   5845s] SiteArray: use 3,846,144 bytes
[03/22 15:55:57   5845s] SiteArray: current memory after site array memory allocation 3224.7M
[03/22 15:55:57   5845s] SiteArray: FP blocked sites are writable
[03/22 15:55:57   5845s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.057, MEM:3224.7M
[03/22 15:55:57   5845s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.069, MEM:3224.7M
[03/22 15:55:57   5845s] Begin checking placement ... (start mem=3221.0M, init mem=3224.7M)
[03/22 15:55:57   5845s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3224.7M
[03/22 15:55:57   5845s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.004, MEM:3224.7M
[03/22 15:55:57   5845s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3224.7M
[03/22 15:55:57   5845s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.004, MEM:3224.7M
[03/22 15:55:57   5845s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3224.7M
[03/22 15:55:57   5845s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.230, REAL:0.226, MEM:3224.7M
[03/22 15:55:57   5845s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3224.7M
[03/22 15:55:57   5845s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.036, MEM:3224.7M
[03/22 15:55:58   5845s] *info: Placed = 76470         
[03/22 15:55:58   5845s] *info: Unplaced = 0           
[03/22 15:55:58   5845s] Placement Density:97.93%(311515/318096)
[03/22 15:55:58   5845s] Placement Density (including fixed std cells):97.93%(311515/318096)
[03/22 15:55:58   5845s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3224.7M
[03/22 15:55:58   5845s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.029, MEM:3221.0M
[03/22 15:55:58   5845s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3221.0M)
[03/22 15:55:58   5845s] OPERPROF: Finished checkPlace at level 1, CPU:0.560, REAL:0.559, MEM:3221.0M
[03/22 15:55:58   5845s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/22 15:55:58   5845s] Validating CTS configuration...
[03/22 15:55:58   5845s] Checking module port directions...
[03/22 15:55:58   5845s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/22 15:55:58   5845s] Non-default CCOpt properties:
[03/22 15:55:58   5845s] route_type is set for at least one key
[03/22 15:55:58   5845s] update_io_latency: 0 (default: true)
[03/22 15:55:58   5845s] Using cell based legalization.
[03/22 15:55:58   5845s] OPERPROF: Starting DPlace-Init at level 1, MEM:3221.0M
[03/22 15:55:58   5845s] z: 2, totalTracks: 1
[03/22 15:55:58   5845s] z: 4, totalTracks: 1
[03/22 15:55:58   5845s] z: 6, totalTracks: 1
[03/22 15:55:58   5845s] z: 8, totalTracks: 1
[03/22 15:55:58   5845s] #spOpts: N=65 
[03/22 15:55:58   5845s] All LLGs are deleted
[03/22 15:55:58   5845s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3221.0M
[03/22 15:55:58   5845s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:3221.0M
[03/22 15:55:58   5845s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3221.0M
[03/22 15:55:58   5845s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3221.0M
[03/22 15:55:58   5845s] Core basic site is core
[03/22 15:55:58   5845s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:55:58   5845s] SiteArray: use 3,846,144 bytes
[03/22 15:55:58   5845s] SiteArray: current memory after site array memory allocation 3224.7M
[03/22 15:55:58   5845s] SiteArray: FP blocked sites are writable
[03/22 15:55:58   5845s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:55:58   5845s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3224.7M
[03/22 15:55:58   5846s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:55:58   5846s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.160, REAL:0.025, MEM:3224.7M
[03/22 15:55:58   5846s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.290, REAL:0.132, MEM:3224.7M
[03/22 15:55:58   5846s] OPERPROF:     Starting CMU at level 3, MEM:3224.7M
[03/22 15:55:58   5846s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.013, MEM:3224.7M
[03/22 15:55:58   5846s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.340, REAL:0.175, MEM:3224.7M
[03/22 15:55:58   5846s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3224.7MB).
[03/22 15:55:58   5846s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.430, REAL:0.273, MEM:3224.7M
[03/22 15:55:58   5846s] (I)       Load db... (mem=3224.7M)
[03/22 15:55:58   5846s] (I)       Read data from FE... (mem=3224.7M)
[03/22 15:55:58   5846s] (I)       Read nodes and places... (mem=3224.7M)
[03/22 15:55:58   5846s] (I)       Number of ignored instance 0
[03/22 15:55:58   5846s] (I)       Number of inbound cells 0
[03/22 15:55:58   5846s] (I)       numMoveCells=76470, numMacros=0  numPads=304  numMultiRowHeightInsts=0
[03/22 15:55:58   5846s] (I)       cell height: 3600, count: 76470
[03/22 15:55:58   5846s] (I)       Done Read nodes and places (cpu=0.120s, mem=3254.4M)
[03/22 15:55:58   5846s] (I)       Read rows... (mem=3254.4M)
[03/22 15:55:58   5846s] (I)       Done Read rows (cpu=0.000s, mem=3254.4M)
[03/22 15:55:58   5846s] (I)       Done Read data from FE (cpu=0.120s, mem=3254.4M)
[03/22 15:55:58   5846s] (I)       Done Load db (cpu=0.120s, mem=3254.4M)
[03/22 15:55:58   5846s] (I)       Constructing placeable region... (mem=3254.4M)
[03/22 15:55:58   5846s] (I)       Constructing bin map
[03/22 15:55:58   5846s] (I)       Initialize bin information with width=36000 height=36000
[03/22 15:55:58   5846s] (I)       Done constructing bin map
[03/22 15:55:58   5846s] (I)       Removing 0 blocked bin with high fixed inst density
[03/22 15:55:58   5846s] (I)       Compute region effective width... (mem=3254.4M)
[03/22 15:55:58   5846s] (I)       Done Compute region effective width (cpu=0.000s, mem=3254.4M)
[03/22 15:55:58   5846s] (I)       Done Constructing placeable region (cpu=0.030s, mem=3254.4M)
[03/22 15:55:58   5846s] Route type trimming info:
[03/22 15:55:58   5846s]   No route type modifications were made.
[03/22 15:55:58   5846s] Accumulated time to calculate placeable region: 0
[03/22 15:55:58   5846s] (I)       Initializing Steiner engine. 
[03/22 15:55:59   5846s] End AAE Lib Interpolated Model. (MEM=3271.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:55:59   5846s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/22 15:55:59   5846s] Original list had 9 cells:
[03/22 15:55:59   5846s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/22 15:55:59   5846s] Library trimming was not able to trim any cells:
[03/22 15:55:59   5846s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/22 15:55:59   5846s] Accumulated time to calculate placeable region: 0
[03/22 15:55:59   5846s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/22 15:55:59   5846s] Original list had 8 cells:
[03/22 15:55:59   5846s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/22 15:55:59   5846s] Library trimming was not able to trim any cells:
[03/22 15:55:59   5846s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/22 15:55:59   5846s] Accumulated time to calculate placeable region: 0
[03/22 15:55:59   5846s] Accumulated time to calculate placeable region: 0
[03/22 15:56:00   5847s] Clock tree balancer configuration for clock_trees clk1 clk2:
[03/22 15:56:00   5847s] Non-default CCOpt properties:
[03/22 15:56:00   5847s]   route_type (leaf): default_route_type_leaf (default: default)
[03/22 15:56:00   5847s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/22 15:56:00   5847s]   route_type (top): default_route_type_nonleaf (default: default)
[03/22 15:56:00   5847s] For power domain auto-default:
[03/22 15:56:00   5847s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/22 15:56:00   5847s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/22 15:56:00   5847s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/22 15:56:00   5847s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
[03/22 15:56:00   5847s] Top Routing info:
[03/22 15:56:00   5847s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 15:56:00   5847s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/22 15:56:00   5847s] Trunk Routing info:
[03/22 15:56:00   5847s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 15:56:00   5847s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/22 15:56:00   5847s] Leaf Routing info:
[03/22 15:56:00   5847s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/22 15:56:00   5847s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/22 15:56:00   5847s] For timing_corner WC:setup, late and power domain auto-default:
[03/22 15:56:00   5847s]   Slew time target (leaf):    0.105ns
[03/22 15:56:00   5847s]   Slew time target (trunk):   0.105ns
[03/22 15:56:00   5847s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/22 15:56:00   5847s]   Buffer unit delay: 0.057ns
[03/22 15:56:00   5847s]   Buffer max distance: 562.449um
[03/22 15:56:00   5847s] Fastest wire driving cells and distances:
[03/22 15:56:00   5847s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/22 15:56:00   5847s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/22 15:56:00   5847s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/22 15:56:00   5847s] 
[03/22 15:56:00   5847s] 
[03/22 15:56:00   5847s] Logic Sizing Table:
[03/22 15:56:00   5847s] 
[03/22 15:56:00   5847s] ------------------------------------------------------------------
[03/22 15:56:00   5847s] Cell       Instance count    Source         Eligible library cells
[03/22 15:56:00   5847s] ------------------------------------------------------------------
[03/22 15:56:00   5847s] CKAN2D0          1           library set    {CKAN2D1 CKAN2D0}
[03/22 15:56:00   5847s] ------------------------------------------------------------------
[03/22 15:56:00   5847s] 
[03/22 15:56:00   5847s] 
[03/22 15:56:00   5847s] Clock tree balancer configuration for skew_group clk1/CON:
[03/22 15:56:00   5847s]   Sources:                     pin clk1
[03/22 15:56:00   5847s]   Total number of sinks:       5251
[03/22 15:56:00   5847s]   Delay constrained sinks:     5251
[03/22 15:56:00   5847s]   Non-leaf sinks:              0
[03/22 15:56:00   5847s]   Ignore pins:                 0
[03/22 15:56:00   5847s]  Timing corner WC:setup.late:
[03/22 15:56:00   5847s]   Skew target:                 0.057ns
[03/22 15:56:00   5847s] Clock tree balancer configuration for skew_group clk2/CON:
[03/22 15:56:00   5847s]   Sources:                     pin clk2
[03/22 15:56:00   5847s]   Total number of sinks:       5019
[03/22 15:56:00   5847s]   Delay constrained sinks:     5019
[03/22 15:56:00   5847s]   Non-leaf sinks:              0
[03/22 15:56:00   5847s]   Ignore pins:                 0
[03/22 15:56:00   5847s]  Timing corner WC:setup.late:
[03/22 15:56:00   5847s]   Skew target:                 0.057ns
[03/22 15:56:00   5847s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:00   5847s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:00   5847s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:00   5847s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:00   5847s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:00   5847s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:00   5848s] Primary reporting skew groups are:
[03/22 15:56:00   5848s] skew_group clk1/CON with 5251 clock sinks
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] Via Selection for Estimated Routes (rule default):
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] ----------------------------------------------------------------
[03/22 15:56:00   5848s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/22 15:56:00   5848s] Range                    (Ohm)    (fF)     (fs)     Only
[03/22 15:56:00   5848s] ----------------------------------------------------------------
[03/22 15:56:00   5848s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[03/22 15:56:00   5848s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[03/22 15:56:00   5848s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[03/22 15:56:00   5848s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[03/22 15:56:00   5848s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[03/22 15:56:00   5848s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[03/22 15:56:00   5848s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[03/22 15:56:00   5848s] ----------------------------------------------------------------
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/22 15:56:00   5848s] No ideal or dont_touch nets found in the clock tree
[03/22 15:56:00   5848s] No dont_touch hnets found in the clock tree
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] Filtering reasons for cell type: buffer
[03/22 15:56:00   5848s] =======================================
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] ----------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:00   5848s] Clock trees    Power domain    Reason                         Library cells
[03/22 15:56:00   5848s] ----------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:00   5848s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/22 15:56:00   5848s] ----------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] Filtering reasons for cell type: inverter
[03/22 15:56:00   5848s] =========================================
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] --------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:00   5848s] Clock trees    Power domain    Reason                         Library cells
[03/22 15:56:00   5848s] --------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:00   5848s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/22 15:56:00   5848s] --------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.3)
[03/22 15:56:00   5848s] CCOpt configuration status: all checks passed.
[03/22 15:56:00   5848s] External - Set all clocks to propagated mode...
[03/22 15:56:00   5848s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/22 15:56:00   5848s]  * CCOpt property update_io_latency is false
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/22 15:56:00   5848s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] 
[03/22 15:56:00   5848s] Check Prerequisites done. (took cpu=0:00:03.0 real=0:00:02.9)
[03/22 15:56:00   5848s] CCOpt::Phase::Initialization done. (took cpu=0:00:03.0 real=0:00:02.9)
[03/22 15:56:00   5848s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3309.6M
[03/22 15:56:00   5848s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.120, REAL:0.048, MEM:3309.6M
[03/22 15:56:00   5848s] #################################################################################
[03/22 15:56:00   5848s] # Design Stage: PreRoute
[03/22 15:56:00   5848s] # Design Name: dualcore
[03/22 15:56:00   5848s] # Design Mode: 65nm
[03/22 15:56:00   5848s] # Analysis Mode: MMMC Non-OCV 
[03/22 15:56:00   5848s] # Parasitics Mode: No SPEF/RCDB
[03/22 15:56:00   5848s] # Signoff Settings: SI Off 
[03/22 15:56:00   5848s] #################################################################################
[03/22 15:56:01   5850s] Topological Sorting (REAL = 0:00:00.0, MEM = 3243.6M, InitMEM = 3243.6M)
[03/22 15:56:01   5850s] *** CDM Built up (cpu=0:00:02.0  real=0:00:01.0  mem= 3243.6M) ***
[03/22 15:56:01   5851s]              0V	    VSS
[03/22 15:56:01   5851s]            0.9V	    VDD
[03/22 15:56:04   5854s] Processing average sequential pin duty cycle 
[03/22 15:56:04   5854s] Processing average sequential pin duty cycle 
[03/22 15:56:04   5854s] Initializing cpe interface
[03/22 15:56:05   5855s] Executing ccopt post-processing.
[03/22 15:56:05   5855s] Synthesizing clock trees with CCOpt...
[03/22 15:56:05   5855s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 15:56:05   5855s] CCOpt::Phase::PreparingToBalance...
[03/22 15:56:05   5855s] Leaving CCOpt scope - Initializing power interface...
[03/22 15:56:05   5855s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/22 15:56:05   5855s] Leaving CCOpt scope - Initializing activity data...
[03/22 15:56:05   5855s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/22 15:56:05   5855s] 
[03/22 15:56:05   5855s] Positive (advancing) pin insertion delays
[03/22 15:56:05   5855s] =========================================
[03/22 15:56:05   5855s] 
[03/22 15:56:05   5855s] -----------------------------
[03/22 15:56:05   5855s] From (ns)    To (ns)    Count
[03/22 15:56:05   5855s] -----------------------------
[03/22 15:56:05   5855s] below         0.200      39
[03/22 15:56:05   5855s]   0.200       0.210       0
[03/22 15:56:05   5855s] -----------------------------
[03/22 15:56:05   5855s] 
[03/22 15:56:05   5855s] Total            : 7.800ns
[03/22 15:56:05   5855s] Mean             : 0.200ns
[03/22 15:56:05   5855s] Std.Dev          : 0.000ns
[03/22 15:56:05   5855s]                     
[03/22 15:56:05   5855s] Smallest advance : 0.200ns at normalizer_inst/div_in_1_reg_0__6_/CP
[03/22 15:56:05   5855s] Largest advance  : 0.200ns at normalizer_inst/div_in_1_reg_0__6_/CP
[03/22 15:56:05   5855s] 
[03/22 15:56:05   5855s] Found 39 advancing pin insertion delay (0.380% of 10270 clock tree sinks)
[03/22 15:56:05   5855s] 
[03/22 15:56:05   5855s] Negative (delaying) pin insertion delays
[03/22 15:56:05   5855s] ========================================
[03/22 15:56:05   5855s] 
[03/22 15:56:05   5855s] Found 0 delaying pin insertion delay (0.000% of 10270 clock tree sinks)
[03/22 15:56:05   5855s] Notify start of optimization...
[03/22 15:56:05   5855s] Notify start of optimization done.
[03/22 15:56:05   5855s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/22 15:56:05   5855s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3422.2M
[03/22 15:56:05   5855s] All LLGs are deleted
[03/22 15:56:05   5855s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3422.2M
[03/22 15:56:05   5855s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3418.5M
[03/22 15:56:05   5855s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3418.5M
[03/22 15:56:05   5855s] ### Creating LA Mngr. totSessionCpu=1:37:35 mem=3418.5M
[03/22 15:56:05   5855s] ### Creating LA Mngr, finished. totSessionCpu=1:37:35 mem=3418.5M
[03/22 15:56:05   5855s] (I)       Started Loading and Dumping File ( Curr Mem: 3418.49 MB )
[03/22 15:56:05   5855s] (I)       Reading DB...
[03/22 15:56:05   5855s] (I)       Read data from FE... (mem=3418.5M)
[03/22 15:56:05   5855s] (I)       Read nodes and places... (mem=3418.5M)
[03/22 15:56:05   5855s] (I)       Done Read nodes and places (cpu=0.110s, mem=3450.4M)
[03/22 15:56:05   5855s] (I)       Read nets... (mem=3450.4M)
[03/22 15:56:05   5855s] (I)       Done Read nets (cpu=0.150s, mem=3458.4M)
[03/22 15:56:05   5855s] (I)       Done Read data from FE (cpu=0.260s, mem=3458.4M)
[03/22 15:56:05   5855s] (I)       before initializing RouteDB syMemory usage = 3458.4 MB
[03/22 15:56:05   5855s] (I)       Honor MSV route constraint: false
[03/22 15:56:05   5855s] (I)       Maximum routing layer  : 127
[03/22 15:56:05   5855s] (I)       Minimum routing layer  : 2
[03/22 15:56:05   5855s] (I)       Supply scale factor H  : 1.00
[03/22 15:56:05   5855s] (I)       Supply scale factor V  : 1.00
[03/22 15:56:05   5855s] (I)       Tracks used by clock wire: 0
[03/22 15:56:05   5855s] (I)       Reverse direction      : 
[03/22 15:56:05   5855s] (I)       Honor partition pin guides: true
[03/22 15:56:05   5855s] (I)       Route selected nets only: false
[03/22 15:56:05   5855s] (I)       Route secondary PG pins: false
[03/22 15:56:05   5855s] (I)       Second PG max fanout   : 2147483647
[03/22 15:56:05   5855s] (I)       Number threads         : 8
[03/22 15:56:05   5855s] (I)       Apply function for special wires: true
[03/22 15:56:05   5855s] (I)       Layer by layer blockage reading: true
[03/22 15:56:05   5855s] (I)       Offset calculation fix : true
[03/22 15:56:05   5855s] (I)       Route stripe layer range: 
[03/22 15:56:05   5855s] (I)       Honor partition fences : 
[03/22 15:56:05   5855s] (I)       Honor partition pin    : 
[03/22 15:56:05   5855s] (I)       Honor partition fences with feedthrough: 
[03/22 15:56:05   5855s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:56:05   5855s] (I)       Use row-based GCell size
[03/22 15:56:05   5855s] (I)       Use row-based GCell align
[03/22 15:56:05   5855s] (I)       GCell unit size   : 3600
[03/22 15:56:05   5855s] (I)       GCell multiplier  : 1
[03/22 15:56:05   5855s] (I)       GCell row height  : 3600
[03/22 15:56:05   5855s] (I)       Actual row height : 3600
[03/22 15:56:05   5855s] (I)       GCell align ref   : 20000 20000
[03/22 15:56:05   5855s] [NR-eGR] Track table information for default rule: 
[03/22 15:56:05   5855s] [NR-eGR] M1 has no routable track
[03/22 15:56:05   5855s] [NR-eGR] M2 has single uniform track structure
[03/22 15:56:05   5855s] [NR-eGR] M3 has single uniform track structure
[03/22 15:56:05   5855s] [NR-eGR] M4 has single uniform track structure
[03/22 15:56:05   5855s] [NR-eGR] M5 has single uniform track structure
[03/22 15:56:05   5855s] [NR-eGR] M6 has single uniform track structure
[03/22 15:56:05   5855s] [NR-eGR] M7 has single uniform track structure
[03/22 15:56:05   5855s] [NR-eGR] M8 has single uniform track structure
[03/22 15:56:05   5855s] (I)       ===========================================================================
[03/22 15:56:05   5855s] (I)       == Report All Rule Vias ==
[03/22 15:56:05   5855s] (I)       ===========================================================================
[03/22 15:56:05   5855s] (I)        Via Rule : (Default)
[03/22 15:56:05   5855s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:56:05   5855s] (I)       ---------------------------------------------------------------------------
[03/22 15:56:05   5855s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:56:05   5855s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:56:05   5855s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:56:05   5855s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:56:05   5855s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:56:05   5855s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:56:05   5855s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:56:05   5855s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:56:05   5855s] (I)       ===========================================================================
[03/22 15:56:05   5855s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3458.37 MB )
[03/22 15:56:05   5855s] [NR-eGR] Read 32480 PG shapes
[03/22 15:56:05   5855s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3458.37 MB )
[03/22 15:56:05   5855s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:56:05   5855s] [NR-eGR] #Instance Blockages : 0
[03/22 15:56:05   5855s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:56:05   5855s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:56:05   5855s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:56:05   5855s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:56:05   5855s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:56:05   5855s] (I)       readDataFromPlaceDB
[03/22 15:56:05   5855s] (I)       Read net information..
[03/22 15:56:05   5855s] [NR-eGR] Read numTotalNets=41740  numIgnoredNets=0
[03/22 15:56:05   5855s] (I)       Read testcase time = 0.020 seconds
[03/22 15:56:05   5855s] 
[03/22 15:56:05   5855s] (I)       early_global_route_priority property id does not exist.
[03/22 15:56:05   5855s] (I)       Start initializing grid graph
[03/22 15:56:05   5855s] (I)       End initializing grid graph
[03/22 15:56:05   5855s] (I)       Model blockages into capacity
[03/22 15:56:05   5855s] (I)       Read Num Blocks=32480  Num Prerouted Wires=0  Num CS=0
[03/22 15:56:05   5855s] (I)       Started Modeling ( Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Started Modeling Layer 1 ( Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Started Modeling Layer 2 ( Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 0
[03/22 15:56:05   5855s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Started Modeling Layer 3 ( Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 0
[03/22 15:56:05   5855s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Started Modeling Layer 4 ( Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 0
[03/22 15:56:05   5855s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Started Modeling Layer 5 ( Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:56:05   5855s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Started Modeling Layer 6 ( Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:56:05   5855s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Started Modeling Layer 7 ( Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:56:05   5855s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Started Modeling Layer 8 ( Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:56:05   5855s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       -- layer congestion ratio --
[03/22 15:56:05   5855s] (I)       Layer 1 : 0.100000
[03/22 15:56:05   5855s] (I)       Layer 2 : 0.700000
[03/22 15:56:05   5855s] (I)       Layer 3 : 0.700000
[03/22 15:56:05   5855s] (I)       Layer 4 : 0.700000
[03/22 15:56:05   5855s] (I)       Layer 5 : 0.700000
[03/22 15:56:05   5855s] (I)       Layer 6 : 0.700000
[03/22 15:56:05   5855s] (I)       Layer 7 : 0.700000
[03/22 15:56:05   5855s] (I)       Layer 8 : 0.700000
[03/22 15:56:05   5855s] (I)       ----------------------------
[03/22 15:56:05   5855s] (I)       Number of ignored nets = 0
[03/22 15:56:05   5855s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:56:05   5855s] (I)       Number of clock nets = 3.  Ignored: No
[03/22 15:56:05   5855s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:56:05   5855s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:56:05   5855s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:56:05   5855s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:56:05   5855s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:56:05   5855s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:56:05   5855s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:56:05   5855s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[03/22 15:56:05   5855s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3467.6 MB
[03/22 15:56:05   5855s] (I)       Ndr track 0 does not exist
[03/22 15:56:05   5855s] (I)       Layer1  viaCost=300.00
[03/22 15:56:05   5855s] (I)       Layer2  viaCost=100.00
[03/22 15:56:05   5855s] (I)       Layer3  viaCost=100.00
[03/22 15:56:05   5855s] (I)       Layer4  viaCost=100.00
[03/22 15:56:05   5855s] (I)       Layer5  viaCost=100.00
[03/22 15:56:05   5855s] (I)       Layer6  viaCost=200.00
[03/22 15:56:05   5855s] (I)       Layer7  viaCost=100.00
[03/22 15:56:05   5855s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:56:05   5855s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:56:05   5855s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:56:05   5855s] (I)       Site width          :   400  (dbu)
[03/22 15:56:05   5855s] (I)       Row height          :  3600  (dbu)
[03/22 15:56:05   5855s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:56:05   5855s] (I)       GCell width         :  3600  (dbu)
[03/22 15:56:05   5855s] (I)       GCell height        :  3600  (dbu)
[03/22 15:56:05   5855s] (I)       Grid                :   325   324     8
[03/22 15:56:05   5855s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:56:05   5855s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:56:05   5855s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:56:05   5855s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:56:05   5855s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:56:05   5855s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:56:05   5855s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:56:05   5855s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:56:05   5855s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:56:05   5855s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:56:05   5855s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:56:05   5855s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:56:05   5855s] (I)       --------------------------------------------------------
[03/22 15:56:05   5855s] 
[03/22 15:56:05   5855s] [NR-eGR] ============ Routing rule table ============
[03/22 15:56:05   5855s] [NR-eGR] Rule id: 0  Nets: 41740 
[03/22 15:56:05   5855s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:56:05   5855s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:56:05   5855s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:05   5855s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:05   5855s] [NR-eGR] ========================================
[03/22 15:56:05   5855s] [NR-eGR] 
[03/22 15:56:05   5855s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:56:05   5855s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 15:56:05   5855s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 15:56:05   5855s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 15:56:05   5855s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:56:05   5855s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:56:05   5855s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:56:05   5855s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:56:05   5855s] (I)       After initializing earlyGlobalRoute syMemory usage = 3467.6 MB
[03/22 15:56:05   5855s] (I)       Finished Loading and Dumping File ( CPU: 0.41 sec, Real: 0.48 sec, Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Started Global Routing ( Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       ============= Initialization =============
[03/22 15:56:05   5855s] (I)       totalPins=140535  totalGlobalPin=134255 (95.53%)
[03/22 15:56:05   5855s] (I)       Started Build MST ( Curr Mem: 3467.61 MB )
[03/22 15:56:05   5855s] (I)       Generate topology with 8 threads
[03/22 15:56:05   5855s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       total 2D Cap : 473445 = (236925 H, 236520 V)
[03/22 15:56:05   5855s] [NR-eGR] Layer group 1: route 305 net(s) in layer range [7, 8]
[03/22 15:56:05   5855s] (I)       ============  Phase 1a Route ============
[03/22 15:56:05   5855s] (I)       Started Phase 1a ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/22 15:56:05   5855s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Usage: 9652 = (4137 H, 5515 V) = (1.75% H, 2.33% V) = (7.447e+03um H, 9.927e+03um V)
[03/22 15:56:05   5855s] (I)       
[03/22 15:56:05   5855s] (I)       ============  Phase 1b Route ============
[03/22 15:56:05   5855s] (I)       Started Phase 1b ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Usage: 9654 = (4138 H, 5516 V) = (1.75% H, 2.33% V) = (7.448e+03um H, 9.929e+03um V)
[03/22 15:56:05   5855s] (I)       
[03/22 15:56:05   5855s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.737720e+04um
[03/22 15:56:05   5855s] (I)       ============  Phase 1c Route ============
[03/22 15:56:05   5855s] (I)       Started Phase 1c ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Level2 Grid: 65 x 65
[03/22 15:56:05   5855s] (I)       Started Two Level Routing ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Usage: 9654 = (4138 H, 5516 V) = (1.75% H, 2.33% V) = (7.448e+03um H, 9.929e+03um V)
[03/22 15:56:05   5855s] (I)       
[03/22 15:56:05   5855s] (I)       ============  Phase 1d Route ============
[03/22 15:56:05   5855s] (I)       Started Phase 1d ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Usage: 9655 = (4139 H, 5516 V) = (1.75% H, 2.33% V) = (7.450e+03um H, 9.929e+03um V)
[03/22 15:56:05   5855s] (I)       
[03/22 15:56:05   5855s] (I)       ============  Phase 1e Route ============
[03/22 15:56:05   5855s] (I)       Started Phase 1e ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Usage: 9655 = (4139 H, 5516 V) = (1.75% H, 2.33% V) = (7.450e+03um H, 9.929e+03um V)
[03/22 15:56:05   5855s] (I)       
[03/22 15:56:05   5855s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.737900e+04um
[03/22 15:56:05   5855s] [NR-eGR] 
[03/22 15:56:05   5855s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Running layer assignment with 8 threads
[03/22 15:56:05   5855s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Started Build MST ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Generate topology with 8 threads
[03/22 15:56:05   5855s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 15:56:05   5855s] [NR-eGR] Layer group 2: route 41435 net(s) in layer range [2, 8]
[03/22 15:56:05   5855s] (I)       ============  Phase 1a Route ============
[03/22 15:56:05   5855s] (I)       Started Phase 1a ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Usage: 343944 = (161803 H, 182141 V) = (7.73% H, 6.50% V) = (2.912e+05um H, 3.279e+05um V)
[03/22 15:56:05   5855s] (I)       
[03/22 15:56:05   5855s] (I)       ============  Phase 1b Route ============
[03/22 15:56:05   5855s] (I)       Usage: 343944 = (161803 H, 182141 V) = (7.73% H, 6.50% V) = (2.912e+05um H, 3.279e+05um V)
[03/22 15:56:05   5855s] (I)       
[03/22 15:56:05   5855s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.190992e+05um
[03/22 15:56:05   5855s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/22 15:56:05   5855s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:56:05   5855s] (I)       ============  Phase 1c Route ============
[03/22 15:56:05   5855s] (I)       Usage: 343944 = (161803 H, 182141 V) = (7.73% H, 6.50% V) = (2.912e+05um H, 3.279e+05um V)
[03/22 15:56:05   5855s] (I)       
[03/22 15:56:05   5855s] (I)       ============  Phase 1d Route ============
[03/22 15:56:05   5855s] (I)       Usage: 343944 = (161803 H, 182141 V) = (7.73% H, 6.50% V) = (2.912e+05um H, 3.279e+05um V)
[03/22 15:56:05   5855s] (I)       
[03/22 15:56:05   5855s] (I)       ============  Phase 1e Route ============
[03/22 15:56:05   5855s] (I)       Started Phase 1e ( Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:05   5855s] (I)       Usage: 343944 = (161803 H, 182141 V) = (7.73% H, 6.50% V) = (2.912e+05um H, 3.279e+05um V)
[03/22 15:56:05   5855s] (I)       
[03/22 15:56:05   5855s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.190992e+05um
[03/22 15:56:05   5855s] [NR-eGR] 
[03/22 15:56:06   5856s] (I)       Current Phase 1l[Initialization] ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:06   5856s] (I)       Running layer assignment with 8 threads
[03/22 15:56:06   5856s] (I)       Finished Phase 1l ( CPU: 0.73 sec, Real: 0.18 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:06   5856s] (I)       ============  Phase 1l Route ============
[03/22 15:56:06   5856s] (I)       
[03/22 15:56:06   5856s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:56:06   5856s] [NR-eGR]                        OverCon           OverCon            
[03/22 15:56:06   5856s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/22 15:56:06   5856s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/22 15:56:06   5856s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:56:06   5856s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:06   5856s] [NR-eGR]      M2  (2)       137( 0.13%)         6( 0.01%)   ( 0.14%) 
[03/22 15:56:06   5856s] [NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:06   5856s] [NR-eGR]      M4  (4)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/22 15:56:06   5856s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:06   5856s] [NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:06   5856s] [NR-eGR]      M7  (7)        31( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/22 15:56:06   5856s] [NR-eGR]      M8  (8)        20( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/22 15:56:06   5856s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:56:06   5856s] [NR-eGR] Total              200( 0.03%)         6( 0.00%)   ( 0.03%) 
[03/22 15:56:06   5856s] [NR-eGR] 
[03/22 15:56:06   5856s] (I)       Finished Global Routing ( CPU: 1.06 sec, Real: 0.52 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:06   5856s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 15:56:06   5856s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:56:06   5856s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:56:06   5856s] (I)       ============= track Assignment ============
[03/22 15:56:06   5856s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3499.62 MB )
[03/22 15:56:06   5856s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:06   5856s] (I)       Started Greedy Track Assignment ( Curr Mem: 3499.62 MB )
[03/22 15:56:06   5856s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 15:56:06   5856s] (I)       Running track assignment with 8 threads
[03/22 15:56:06   5856s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:06   5856s] (I)       Run Multi-thread track assignment
[03/22 15:56:06   5857s] (I)       Finished Greedy Track Assignment ( CPU: 0.79 sec, Real: 0.15 sec, Curr Mem: 3499.62 MB )
[03/22 15:56:06   5857s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:06   5857s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140231
[03/22 15:56:06   5857s] [NR-eGR]     M2  (2V) length: 2.568277e+05um, number of vias: 206471
[03/22 15:56:06   5857s] [NR-eGR]     M3  (3H) length: 2.693948e+05um, number of vias: 8115
[03/22 15:56:06   5857s] [NR-eGR]     M4  (4V) length: 6.797110e+04um, number of vias: 3428
[03/22 15:56:06   5857s] [NR-eGR]     M5  (5H) length: 2.455660e+04um, number of vias: 2559
[03/22 15:56:06   5857s] [NR-eGR]     M6  (6V) length: 9.229065e+03um, number of vias: 2119
[03/22 15:56:06   5857s] [NR-eGR]     M7  (7H) length: 8.001800e+03um, number of vias: 2681
[03/22 15:56:06   5857s] [NR-eGR]     M8  (8V) length: 9.994310e+03um, number of vias: 0
[03/22 15:56:06   5857s] [NR-eGR] Total length: 6.459753e+05um, number of vias: 365604
[03/22 15:56:06   5857s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:06   5857s] [NR-eGR] Total eGR-routed clock nets wire length: 3.592620e+04um 
[03/22 15:56:06   5857s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:06   5857s] Saved RC grid cleaned up.
[03/22 15:56:06   5858s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.79 sec, Real: 1.59 sec, Curr Mem: 3450.62 MB )
[03/22 15:56:06   5858s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.9 real=0:00:01.7)
[03/22 15:56:06   5858s] Rebuilding timing graph...
[03/22 15:56:07   5860s] Topological Sorting (REAL = 0:00:00.0, MEM = 3481.9M, InitMEM = 3475.8M)
[03/22 15:56:07   5860s] Rebuilding timing graph done.
[03/22 15:56:07   5860s] Legalization setup...
[03/22 15:56:07   5860s] Using cell based legalization.
[03/22 15:56:07   5860s] OPERPROF: Starting DPlace-Init at level 1, MEM:3481.9M
[03/22 15:56:07   5860s] z: 2, totalTracks: 1
[03/22 15:56:07   5860s] z: 4, totalTracks: 1
[03/22 15:56:07   5860s] z: 6, totalTracks: 1
[03/22 15:56:07   5860s] z: 8, totalTracks: 1
[03/22 15:56:07   5860s] #spOpts: N=65 mergeVia=F 
[03/22 15:56:07   5860s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3481.9M
[03/22 15:56:07   5860s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3481.9M
[03/22 15:56:07   5860s] Core basic site is core
[03/22 15:56:07   5860s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:56:07   5860s] SiteArray: use 3,846,144 bytes
[03/22 15:56:07   5860s] SiteArray: current memory after site array memory allocation 3485.5M
[03/22 15:56:07   5860s] SiteArray: FP blocked sites are writable
[03/22 15:56:07   5860s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:56:07   5860s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3485.5M
[03/22 15:56:07   5860s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:56:07   5860s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.140, REAL:0.025, MEM:3485.5M
[03/22 15:56:07   5860s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.260, REAL:0.129, MEM:3485.5M
[03/22 15:56:07   5860s] OPERPROF:     Starting CMU at level 3, MEM:3485.5M
[03/22 15:56:07   5860s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.011, MEM:3485.5M
[03/22 15:56:07   5860s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.300, REAL:0.166, MEM:3485.5M
[03/22 15:56:07   5860s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3485.5MB).
[03/22 15:56:07   5860s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.410, REAL:0.272, MEM:3485.5M
[03/22 15:56:07   5860s] (I)       Load db... (mem=3485.5M)
[03/22 15:56:07   5860s] (I)       Read data from FE... (mem=3485.5M)
[03/22 15:56:07   5860s] (I)       Read nodes and places... (mem=3485.5M)
[03/22 15:56:07   5860s] (I)       Number of ignored instance 0
[03/22 15:56:07   5860s] (I)       Number of inbound cells 0
[03/22 15:56:07   5860s] (I)       numMoveCells=76470, numMacros=0  numPads=304  numMultiRowHeightInsts=0
[03/22 15:56:07   5860s] (I)       cell height: 3600, count: 76470
[03/22 15:56:07   5860s] (I)       Done Read nodes and places (cpu=0.130s, mem=3515.3M)
[03/22 15:56:07   5860s] (I)       Read rows... (mem=3515.3M)
[03/22 15:56:07   5860s] (I)       Done Read rows (cpu=0.000s, mem=3515.3M)
[03/22 15:56:07   5860s] (I)       Done Read data from FE (cpu=0.130s, mem=3515.3M)
[03/22 15:56:07   5860s] (I)       Done Load db (cpu=0.140s, mem=3515.3M)
[03/22 15:56:07   5860s] (I)       Constructing placeable region... (mem=3515.3M)
[03/22 15:56:07   5860s] (I)       Constructing bin map
[03/22 15:56:07   5860s] (I)       Initialize bin information with width=36000 height=36000
[03/22 15:56:07   5860s] (I)       Done constructing bin map
[03/22 15:56:07   5860s] (I)       Removing 0 blocked bin with high fixed inst density
[03/22 15:56:07   5860s] (I)       Compute region effective width... (mem=3515.3M)
[03/22 15:56:07   5860s] (I)       Done Compute region effective width (cpu=0.000s, mem=3515.3M)
[03/22 15:56:07   5860s] (I)       Done Constructing placeable region (cpu=0.020s, mem=3515.3M)
[03/22 15:56:07   5860s] Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.5)
[03/22 15:56:07   5860s] Validating CTS configuration...
[03/22 15:56:07   5860s] Checking module port directions...
[03/22 15:56:07   5860s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/22 15:56:07   5860s] Non-default CCOpt properties:
[03/22 15:56:07   5860s] cloning_copy_activity: 1 (default: false)
[03/22 15:56:07   5860s] cts_merge_clock_gates is set for at least one key
[03/22 15:56:07   5860s] cts_merge_clock_logic is set for at least one key
[03/22 15:56:07   5860s] route_type is set for at least one key
[03/22 15:56:07   5860s] update_io_latency: 0 (default: true)
[03/22 15:56:07   5861s] Route type trimming info:
[03/22 15:56:07   5861s]   No route type modifications were made.
[03/22 15:56:07   5861s] Accumulated time to calculate placeable region: 0
[03/22 15:56:07   5861s] (I)       Initializing Steiner engine. 
[03/22 15:56:08   5861s] LayerId::1 widthSet size::4
[03/22 15:56:08   5861s] LayerId::2 widthSet size::4
[03/22 15:56:08   5861s] LayerId::3 widthSet size::4
[03/22 15:56:08   5861s] LayerId::4 widthSet size::4
[03/22 15:56:08   5861s] LayerId::5 widthSet size::4
[03/22 15:56:08   5861s] LayerId::6 widthSet size::4
[03/22 15:56:08   5861s] LayerId::7 widthSet size::4
[03/22 15:56:08   5861s] LayerId::8 widthSet size::4
[03/22 15:56:08   5861s] Updating RC grid for preRoute extraction ...
[03/22 15:56:08   5861s] Initializing multi-corner capacitance tables ... 
[03/22 15:56:08   5861s] Initializing multi-corner resistance tables ...
[03/22 15:56:08   5861s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251600 ; uaWl: 0.971287 ; uaWlH: 0.157181 ; aWlH: 0.028202 ; Pmax: 0.818300 ; wcR: 0.636400 ; newSi: 0.091500 ; pMod: 83 ; 
[03/22 15:56:08   5861s] End AAE Lib Interpolated Model. (MEM=3532.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:56:08   5861s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/22 15:56:08   5861s] Original list had 9 cells:
[03/22 15:56:08   5861s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/22 15:56:08   5861s] Library trimming was not able to trim any cells:
[03/22 15:56:08   5861s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/22 15:56:08   5861s] Accumulated time to calculate placeable region: 0
[03/22 15:56:08   5861s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/22 15:56:08   5861s] Original list had 8 cells:
[03/22 15:56:08   5861s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/22 15:56:08   5861s] Library trimming was not able to trim any cells:
[03/22 15:56:08   5861s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/22 15:56:08   5861s] Accumulated time to calculate placeable region: 0
[03/22 15:56:08   5861s] Accumulated time to calculate placeable region: 0
[03/22 15:56:09   5862s] Clock tree balancer configuration for clock_trees clk1 clk2:
[03/22 15:56:09   5862s] Non-default CCOpt properties:
[03/22 15:56:09   5862s]   cts_merge_clock_gates: true (default: false)
[03/22 15:56:09   5862s]   cts_merge_clock_logic: true (default: false)
[03/22 15:56:09   5862s]   route_type (leaf): default_route_type_leaf (default: default)
[03/22 15:56:09   5862s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/22 15:56:09   5862s]   route_type (top): default_route_type_nonleaf (default: default)
[03/22 15:56:09   5862s] For power domain auto-default:
[03/22 15:56:09   5862s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/22 15:56:09   5862s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/22 15:56:09   5862s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/22 15:56:09   5862s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
[03/22 15:56:09   5862s] Top Routing info:
[03/22 15:56:09   5862s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 15:56:09   5862s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/22 15:56:09   5862s] Trunk Routing info:
[03/22 15:56:09   5862s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 15:56:09   5862s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/22 15:56:09   5862s] Leaf Routing info:
[03/22 15:56:09   5862s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/22 15:56:09   5862s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/22 15:56:09   5862s] For timing_corner WC:setup, late and power domain auto-default:
[03/22 15:56:09   5862s]   Slew time target (leaf):    0.105ns
[03/22 15:56:09   5862s]   Slew time target (trunk):   0.105ns
[03/22 15:56:09   5862s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/22 15:56:09   5862s]   Buffer unit delay: 0.057ns
[03/22 15:56:09   5862s]   Buffer max distance: 562.449um
[03/22 15:56:09   5862s] Fastest wire driving cells and distances:
[03/22 15:56:09   5862s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/22 15:56:09   5862s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/22 15:56:09   5862s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] Logic Sizing Table:
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] ------------------------------------------------------------------
[03/22 15:56:09   5862s] Cell       Instance count    Source         Eligible library cells
[03/22 15:56:09   5862s] ------------------------------------------------------------------
[03/22 15:56:09   5862s] CKAN2D0          1           library set    {CKAN2D1 CKAN2D0}
[03/22 15:56:09   5862s] ------------------------------------------------------------------
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] Clock tree balancer configuration for skew_group clk1/CON:
[03/22 15:56:09   5862s]   Sources:                     pin clk1
[03/22 15:56:09   5862s]   Total number of sinks:       5251
[03/22 15:56:09   5862s]   Delay constrained sinks:     5251
[03/22 15:56:09   5862s]   Non-leaf sinks:              0
[03/22 15:56:09   5862s]   Ignore pins:                 0
[03/22 15:56:09   5862s]  Timing corner WC:setup.late:
[03/22 15:56:09   5862s]   Skew target:                 0.057ns
[03/22 15:56:09   5862s] Clock tree balancer configuration for skew_group clk2/CON:
[03/22 15:56:09   5862s]   Sources:                     pin clk2
[03/22 15:56:09   5862s]   Total number of sinks:       5019
[03/22 15:56:09   5862s]   Delay constrained sinks:     5019
[03/22 15:56:09   5862s]   Non-leaf sinks:              0
[03/22 15:56:09   5862s]   Ignore pins:                 0
[03/22 15:56:09   5862s]  Timing corner WC:setup.late:
[03/22 15:56:09   5862s]   Skew target:                 0.057ns
[03/22 15:56:09   5862s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:09   5862s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:09   5862s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:09   5862s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:09   5862s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:09   5862s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 15:56:09   5862s] Primary reporting skew groups are:
[03/22 15:56:09   5862s] skew_group clk1/CON with 5251 clock sinks
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] Via Selection for Estimated Routes (rule default):
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] ----------------------------------------------------------------
[03/22 15:56:09   5862s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/22 15:56:09   5862s] Range                    (Ohm)    (fF)     (fs)     Only
[03/22 15:56:09   5862s] ----------------------------------------------------------------
[03/22 15:56:09   5862s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[03/22 15:56:09   5862s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[03/22 15:56:09   5862s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[03/22 15:56:09   5862s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[03/22 15:56:09   5862s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[03/22 15:56:09   5862s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[03/22 15:56:09   5862s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[03/22 15:56:09   5862s] ----------------------------------------------------------------
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/22 15:56:09   5862s] No ideal or dont_touch nets found in the clock tree
[03/22 15:56:09   5862s] No dont_touch hnets found in the clock tree
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] Filtering reasons for cell type: buffer
[03/22 15:56:09   5862s] =======================================
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] ----------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:09   5862s] Clock trees    Power domain    Reason                         Library cells
[03/22 15:56:09   5862s] ----------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:09   5862s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/22 15:56:09   5862s] ----------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] Filtering reasons for cell type: inverter
[03/22 15:56:09   5862s] =========================================
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] --------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:09   5862s] Clock trees    Power domain    Reason                         Library cells
[03/22 15:56:09   5862s] --------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:09   5862s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/22 15:56:09   5862s] --------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] 
[03/22 15:56:09   5862s] Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:02.0)
[03/22 15:56:09   5862s] CCOpt configuration status: all checks passed.
[03/22 15:56:09   5862s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/22 15:56:09   5862s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/22 15:56:09   5862s]   No exclusion drivers are needed.
[03/22 15:56:09   5862s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/22 15:56:09   5862s] Antenna diode management...
[03/22 15:56:09   5862s]   Found 0 antenna diodes in the clock trees.
[03/22 15:56:09   5862s]   
[03/22 15:56:09   5862s] Antenna diode management done.
[03/22 15:56:09   5862s] Adding driver cells for primary IOs...
[03/22 15:56:09   5862s]   
[03/22 15:56:09   5862s]   ----------------------------------------------------------------------------------------------
[03/22 15:56:09   5862s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[03/22 15:56:09   5862s]   ----------------------------------------------------------------------------------------------
[03/22 15:56:09   5862s]     (empty table)
[03/22 15:56:09   5862s]   ----------------------------------------------------------------------------------------------
[03/22 15:56:09   5862s]   
[03/22 15:56:09   5862s]   
[03/22 15:56:09   5862s] Adding driver cells for primary IOs done.
[03/22 15:56:09   5862s] Adding driver cell for primary IO roots...
[03/22 15:56:09   5862s] Adding driver cell for primary IO roots done.
[03/22 15:56:09   5862s] Maximizing clock DAG abstraction...
[03/22 15:56:09   5862s] Maximizing clock DAG abstraction done.
[03/22 15:56:09   5862s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.9 real=0:00:04.9)
[03/22 15:56:09   5862s] Synthesizing clock trees...
[03/22 15:56:09   5862s]   Preparing To Balance...
[03/22 15:56:09   5863s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3580.0M
[03/22 15:56:10   5863s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.042, MEM:3580.0M
[03/22 15:56:10   5863s] OPERPROF: Starting DPlace-Init at level 1, MEM:3580.0M
[03/22 15:56:10   5863s] z: 2, totalTracks: 1
[03/22 15:56:10   5863s] z: 4, totalTracks: 1
[03/22 15:56:10   5863s] z: 6, totalTracks: 1
[03/22 15:56:10   5863s] z: 8, totalTracks: 1
[03/22 15:56:10   5863s] #spOpts: N=65 mergeVia=F 
[03/22 15:56:10   5863s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3580.0M
[03/22 15:56:10   5863s] OPERPROF:     Starting CMU at level 3, MEM:3580.0M
[03/22 15:56:10   5863s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.011, MEM:3580.0M
[03/22 15:56:10   5863s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.112, MEM:3580.0M
[03/22 15:56:10   5863s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3580.0MB).
[03/22 15:56:10   5863s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.196, MEM:3580.0M
[03/22 15:56:10   5863s]   Checking for inverting clock gates...
[03/22 15:56:10   5863s]   Checking for inverting clock gates done.
[03/22 15:56:10   5863s]   Merging duplicate siblings in DAG...
[03/22 15:56:10   5863s]     Clock DAG stats before merging:
[03/22 15:56:10   5863s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[03/22 15:56:10   5863s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=2.160um^2
[03/22 15:56:10   5863s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=553.100um, total=553.100um
[03/22 15:56:10   5863s]     Clock DAG library cell distribution before merging {count}:
[03/22 15:56:10   5863s]      Logics: CKAN2D0: 1 
[03/22 15:56:10   5863s]     Resynthesising clock tree into netlist...
[03/22 15:56:10   5863s]       Reset timing graph...
[03/22 15:56:10   5863s] Ignoring AAE DB Resetting ...
[03/22 15:56:10   5863s]       Reset timing graph done.
[03/22 15:56:10   5863s]     Resynthesising clock tree into netlist done.
[03/22 15:56:10   5863s]     
[03/22 15:56:10   5863s]     Clock logic merging summary:
[03/22 15:56:10   5863s]     
[03/22 15:56:10   5863s]     -----------------------------------------------------------
[03/22 15:56:10   5863s]     Description                           Number of occurrences
[03/22 15:56:10   5863s]     -----------------------------------------------------------
[03/22 15:56:10   5863s]     Total clock logics                              1
[03/22 15:56:10   5863s]     Globally unique logic expressions               1
[03/22 15:56:10   5863s]     Potentially mergeable clock logics              0
[03/22 15:56:10   5863s]     Actually merged clock logics                    0
[03/22 15:56:10   5863s]     -----------------------------------------------------------
[03/22 15:56:10   5863s]     
[03/22 15:56:10   5863s]     --------------------------------------------
[03/22 15:56:10   5863s]     Cannot merge reason    Number of occurrences
[03/22 15:56:10   5863s]     --------------------------------------------
[03/22 15:56:10   5863s]     GloballyUnique                   1
[03/22 15:56:10   5863s]     --------------------------------------------
[03/22 15:56:10   5863s]     
[03/22 15:56:10   5863s]     Disconnecting clock tree from netlist...
[03/22 15:56:10   5863s]     Disconnecting clock tree from netlist done.
[03/22 15:56:10   5863s]   Merging duplicate siblings in DAG done.
[03/22 15:56:10   5863s]   Preparing To Balance done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/22 15:56:10   5863s]   CCOpt::Phase::Construction...
[03/22 15:56:10   5863s]   Stage::Clustering...
[03/22 15:56:10   5863s]   Clustering...
[03/22 15:56:10   5863s]     Initialize for clustering...
[03/22 15:56:10   5863s]     Clock DAG stats before clustering:
[03/22 15:56:10   5863s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[03/22 15:56:10   5863s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=2.160um^2
[03/22 15:56:10   5863s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=553.100um, total=553.100um
[03/22 15:56:10   5863s]     Clock DAG library cell distribution before clustering {count}:
[03/22 15:56:10   5863s]      Logics: CKAN2D1: 1 
[03/22 15:56:10   5863s]     Computing max distances from locked parents...
[03/22 15:56:10   5863s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/22 15:56:10   5863s]     Computing max distances from locked parents done.
[03/22 15:56:10   5863s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/22 15:56:10   5863s]     Bottom-up phase...
[03/22 15:56:10   5863s]     Clustering clock_tree clk2...
[03/22 15:56:11   5864s] End AAE Lib Interpolated Model. (MEM=3570.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:56:12   5865s]         Clock tree timing engine global stage delay update for WC:setup.late...
[03/22 15:56:12   5865s]         Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
[03/22 15:56:12   5865s]     Clustering clock_tree clk2 done.
[03/22 15:56:12   5865s]     Clustering clock_tree clk1...
[03/22 15:56:13   5866s]         Accumulated time to calculate placeable region: 0
[03/22 15:56:13   5866s]         Accumulated time to calculate placeable region: 0
[03/22 15:56:15   5868s]     Clustering clock_tree clk1 done.
[03/22 15:56:15   5868s]     Clock DAG stats after bottom-up phase:
[03/22 15:56:15   5868s]       cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
[03/22 15:56:15   5868s]       cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
[03/22 15:56:15   5868s]       hp wire lengths  : top=0.000um, trunk=3180.200um, leaf=9925.200um, total=13105.400um
[03/22 15:56:15   5868s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/22 15:56:15   5868s]        Bufs: CKBD16: 118 CKBD12: 3 
[03/22 15:56:15   5868s]      Logics: CKAN2D1: 1 
[03/22 15:56:15   5868s]     Bottom-up phase done. (took cpu=0:00:04.9 real=0:00:04.6)
[03/22 15:56:15   5868s]     Legalizing clock trees...
[03/22 15:56:15   5868s]     Resynthesising clock tree into netlist...
[03/22 15:56:15   5868s]       Reset timing graph...
[03/22 15:56:15   5868s] Ignoring AAE DB Resetting ...
[03/22 15:56:15   5868s]       Reset timing graph done.
[03/22 15:56:15   5868s]     Resynthesising clock tree into netlist done.
[03/22 15:56:15   5868s]     Commiting net attributes....
[03/22 15:56:15   5868s]     Commiting net attributes. done.
[03/22 15:56:15   5868s]     Leaving CCOpt scope - ClockRefiner...
[03/22 15:56:15   5868s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3857.5M
[03/22 15:56:15   5868s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.039, MEM:3889.6M
[03/22 15:56:15   5868s]     Assigned high priority to 10392 cells.
[03/22 15:56:15   5868s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[03/22 15:56:15   5868s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[03/22 15:56:15   5868s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3889.6M
[03/22 15:56:15   5868s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3889.6M
[03/22 15:56:15   5868s] z: 2, totalTracks: 1
[03/22 15:56:15   5868s] z: 4, totalTracks: 1
[03/22 15:56:15   5868s] z: 6, totalTracks: 1
[03/22 15:56:15   5868s] z: 8, totalTracks: 1
[03/22 15:56:15   5868s] #spOpts: N=65 mergeVia=F 
[03/22 15:56:15   5868s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3889.6M
[03/22 15:56:15   5868s] OPERPROF:       Starting CMU at level 4, MEM:3889.6M
[03/22 15:56:15   5869s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.012, MEM:3889.5M
[03/22 15:56:15   5869s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.122, MEM:3889.5M
[03/22 15:56:15   5869s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3889.5MB).
[03/22 15:56:15   5869s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.221, MEM:3889.5M
[03/22 15:56:15   5869s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.221, MEM:3889.5M
[03/22 15:56:15   5869s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.18
[03/22 15:56:15   5869s] OPERPROF: Starting RefinePlace at level 1, MEM:3889.5M
[03/22 15:56:15   5869s] *** Starting refinePlace (1:37:49 mem=3889.5M) ***
[03/22 15:56:15   5869s] Total net bbox length = 5.183e+05 (2.419e+05 2.764e+05) (ext = 2.740e+04)
[03/22 15:56:15   5869s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:56:15   5869s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3889.5M
[03/22 15:56:15   5869s] Starting refinePlace ...
[03/22 15:56:16   5869s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:56:16   5869s]    Spread Effort: high, standalone mode, useDDP on.
[03/22 15:56:16   5871s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:01.0, mem=3889.5MB) @(1:37:49 - 1:37:51).
[03/22 15:56:16   5871s] Move report: preRPlace moves 15615 insts, mean move: 0.81 um, max move: 8.00 um
[03/22 15:56:16   5871s] 	Max move on inst (FILLER__5_1103): (568.80, 114.40) --> (571.40, 119.80)
[03/22 15:56:16   5871s] 	Length: 16 sites, height: 1 rows, site name: core, cell type: DCAP16
[03/22 15:56:16   5871s] wireLenOptFixPriorityInst 10270 inst fixed
[03/22 15:56:17   5871s] 
[03/22 15:56:17   5871s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:56:18   5873s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:56:18   5873s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:02.0, mem=3889.5MB) @(1:37:51 - 1:37:54).
[03/22 15:56:18   5873s] Move report: Detail placement moves 15615 insts, mean move: 0.81 um, max move: 8.00 um
[03/22 15:56:18   5873s] 	Max move on inst (FILLER__5_1103): (568.80, 114.40) --> (571.40, 119.80)
[03/22 15:56:18   5873s] 	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 3889.5MB
[03/22 15:56:18   5873s] Statistics of distance of Instance movement in refine placement:
[03/22 15:56:18   5873s]   maximum (X+Y) =         7.20 um
[03/22 15:56:18   5873s]   inst (core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_) with max move: (95.8, 96.4) -> (99.4, 100)
[03/22 15:56:18   5873s]   mean    (X+Y) =         0.81 um
[03/22 15:56:18   5873s] Summary Report:
[03/22 15:56:18   5873s] Instances move: 8269 (out of 40033 movable)
[03/22 15:56:18   5873s] Instances flipped: 0
[03/22 15:56:18   5873s] Mean displacement: 0.81 um
[03/22 15:56:18   5873s] Max displacement: 7.20 um (Instance: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_) (95.8, 96.4) -> (99.4, 100)
[03/22 15:56:18   5873s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/22 15:56:18   5873s] Total instances moved : 8269
[03/22 15:56:18   5873s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.750, REAL:2.556, MEM:3889.5M
[03/22 15:56:18   5873s] Total net bbox length = 5.210e+05 (2.438e+05 2.771e+05) (ext = 2.738e+04)
[03/22 15:56:18   5873s] Runtime: CPU: 0:00:04.9 REAL: 0:00:03.0 MEM: 3889.5MB
[03/22 15:56:18   5873s] [CPU] RefinePlace/total (cpu=0:00:04.9, real=0:00:03.0, mem=3889.5MB) @(1:37:49 - 1:37:54).
[03/22 15:56:18   5873s] *** Finished refinePlace (1:37:54 mem=3889.5M) ***
[03/22 15:56:18   5873s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.18
[03/22 15:56:18   5873s] OPERPROF: Finished RefinePlace at level 1, CPU:4.900, REAL:2.716, MEM:3889.5M
[03/22 15:56:18   5873s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3889.5M
[03/22 15:56:18   5874s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.100, REAL:0.048, MEM:3889.6M
[03/22 15:56:18   5874s]     Moved 3272, flipped 248 and cell swapped 0 of 10392 clock instance(s) during refinement.
[03/22 15:56:18   5874s]     The largest move was 7.2 microns for core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_.
[03/22 15:56:18   5874s]     Moved 15 and flipped 1 of 122 clock instances (excluding sinks) during refinement
[03/22 15:56:18   5874s]     The largest move for clock insts (excluding sinks) was 6.2 microns. The inst with this movement was core2_inst/CTS_ccl_a_buf_00170
[03/22 15:56:18   5874s]     Moved 3257 and flipped 247 of 10270 clock sinks during refinement.
[03/22 15:56:18   5874s]     The largest move for clock sinks was 7.2 microns. The inst with this movement was core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_
[03/22 15:56:18   5874s]     Revert refine place priority changes on 0 cells.
[03/22 15:56:18   5874s] OPERPROF: Starting DPlace-Init at level 1, MEM:3889.6M
[03/22 15:56:18   5874s] z: 2, totalTracks: 1
[03/22 15:56:18   5874s] z: 4, totalTracks: 1
[03/22 15:56:18   5874s] z: 6, totalTracks: 1
[03/22 15:56:18   5874s] z: 8, totalTracks: 1
[03/22 15:56:18   5874s] #spOpts: N=65 mergeVia=F 
[03/22 15:56:18   5874s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3889.6M
[03/22 15:56:18   5874s] OPERPROF:     Starting CMU at level 3, MEM:3889.6M
[03/22 15:56:18   5874s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.012, MEM:3889.5M
[03/22 15:56:18   5874s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.147, MEM:3889.5M
[03/22 15:56:18   5874s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3889.5MB).
[03/22 15:56:18   5874s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.246, MEM:3889.5M
[03/22 15:56:18   5874s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.7 real=0:00:03.4)
[03/22 15:56:18   5874s]     Disconnecting clock tree from netlist...
[03/22 15:56:18   5874s]     Disconnecting clock tree from netlist done.
[03/22 15:56:18   5874s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3889.5M
[03/22 15:56:18   5874s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.042, MEM:3889.6M
[03/22 15:56:18   5874s] OPERPROF: Starting DPlace-Init at level 1, MEM:3889.6M
[03/22 15:56:18   5874s] z: 2, totalTracks: 1
[03/22 15:56:18   5874s] z: 4, totalTracks: 1
[03/22 15:56:18   5874s] z: 6, totalTracks: 1
[03/22 15:56:18   5874s] z: 8, totalTracks: 1
[03/22 15:56:18   5874s] #spOpts: N=65 mergeVia=F 
[03/22 15:56:18   5874s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3889.6M
[03/22 15:56:18   5874s] OPERPROF:     Starting CMU at level 3, MEM:3889.6M
[03/22 15:56:18   5874s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.014, MEM:3889.5M
[03/22 15:56:19   5874s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.149, MEM:3889.5M
[03/22 15:56:19   5874s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3889.5MB).
[03/22 15:56:19   5874s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.241, MEM:3889.5M
[03/22 15:56:19   5874s]     Clock tree timing engine global stage delay update for WC:setup.late...
[03/22 15:56:19   5874s] End AAE Lib Interpolated Model. (MEM=3889.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:56:19   5875s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
[03/22 15:56:19   5875s]     
[03/22 15:56:19   5875s]     Clock tree legalization - Histogram:
[03/22 15:56:19   5875s]     ====================================
[03/22 15:56:19   5875s]     
[03/22 15:56:19   5875s]     --------------------------------
[03/22 15:56:19   5875s]     Movement (um)    Number of cells
[03/22 15:56:19   5875s]     --------------------------------
[03/22 15:56:19   5875s]     [1.8,2.24)              1
[03/22 15:56:19   5875s]     [2.24,2.68)             1
[03/22 15:56:19   5875s]     [2.68,3.12)             0
[03/22 15:56:19   5875s]     [3.12,3.56)             2
[03/22 15:56:19   5875s]     [3.56,4)                9
[03/22 15:56:19   5875s]     [4,4.44)                0
[03/22 15:56:19   5875s]     [4.44,4.88)             0
[03/22 15:56:19   5875s]     [4.88,5.32)             0
[03/22 15:56:19   5875s]     [5.32,5.76)             0
[03/22 15:56:19   5875s]     [5.76,6.2)              2
[03/22 15:56:19   5875s]     --------------------------------
[03/22 15:56:19   5875s]     
[03/22 15:56:19   5875s]     
[03/22 15:56:19   5875s]     Clock tree legalization - Top 10 Movements:
[03/22 15:56:19   5875s]     ===========================================
[03/22 15:56:19   5875s]     
[03/22 15:56:19   5875s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:19   5875s]     Movement (um)    Desired              Achieved             Node
[03/22 15:56:19   5875s]                      location             location             
[03/22 15:56:19   5875s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:19   5875s]          6.2         (442.800,121.600)    (449.000,121.600)    CTS_ccl_a_buf_00170 (a lib_cell CKBD16) at (449.000,121.600), in power domain auto-default
[03/22 15:56:19   5875s]          6           (446.600,121.600)    (449.000,118.000)    CTS_ccl_a_buf_00141 (a lib_cell CKBD16) at (449.000,118.000), in power domain auto-default
[03/22 15:56:19   5875s]          3.6         (179.600,235.000)    (179.600,238.600)    CTS_ccl_a_buf_00324 (a lib_cell CKBD16) at (179.600,238.600), in power domain auto-default
[03/22 15:56:19   5875s]          3.6         (176.800,235.000)    (176.800,231.400)    CTS_ccl_a_buf_00308 (a lib_cell CKBD16) at (176.800,231.400), in power domain auto-default
[03/22 15:56:19   5875s]          3.6         (95.200,235.000)     (95.200,238.600)     CTS_ccl_a_buf_00264 (a lib_cell CKBD16) at (95.200,238.600), in power domain auto-default
[03/22 15:56:19   5875s]          3.6         (367.600,152.200)    (367.600,148.600)    CTS_ccl_a_buf_00204 (a lib_cell CKBD16) at (367.600,148.600), in power domain auto-default
[03/22 15:56:19   5875s]          3.6         (379.000,384.400)    (379.000,388.000)    CTS_ccl_a_buf_00176 (a lib_cell CKBD16) at (379.000,388.000), in power domain auto-default
[03/22 15:56:19   5875s]          3.6         (111.000,173.800)    (111.000,170.200)    CTS_ccl_a_buf_00372 (a lib_cell CKBD16) at (111.000,170.200), in power domain auto-default
[03/22 15:56:19   5875s]          3.6         (94.600,235.000)     (94.600,231.400)     CTS_ccl_a_buf_00370 (a lib_cell CKBD16) at (94.600,231.400), in power domain auto-default
[03/22 15:56:19   5875s]          3.6         (367.600,152.200)    (367.600,155.800)    CTS_ccl_buf_00206 (a lib_cell CKBD16) at (367.600,155.800), in power domain auto-default
[03/22 15:56:19   5875s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:56:19   5875s]     
[03/22 15:56:19   5875s]     Legalizing clock trees done. (took cpu=0:00:06.9 real=0:00:04.2)
[03/22 15:56:19   5875s]     Clock DAG stats after 'Clustering':
[03/22 15:56:19   5875s]       cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
[03/22 15:56:19   5875s]       cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
[03/22 15:56:19   5875s]       cell capacitance : b=0.662pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.663pF
[03/22 15:56:19   5875s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:19   5875s]       wire capacitance : top=0.000pF, trunk=0.782pF, leaf=6.523pF, total=7.305pF
[03/22 15:56:19   5875s]       wire lengths     : top=0.000um, trunk=5070.396um, leaf=38142.918um, total=43213.315um
[03/22 15:56:19   5875s]       hp wire lengths  : top=0.000um, trunk=3217.400um, leaf=9976.700um, total=13194.100um
[03/22 15:56:19   5875s]     Clock DAG net violations after 'Clustering': none
[03/22 15:56:19   5875s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/22 15:56:19   5875s]       Trunk : target=0.105ns count=18 avg=0.057ns sd=0.022ns min=0.020ns max=0.090ns {9 <= 0.063ns, 8 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:19   5875s]       Leaf  : target=0.105ns count=106 avg=0.091ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 96 <= 0.094ns, 8 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:19   5875s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/22 15:56:19   5875s]        Bufs: CKBD16: 118 CKBD12: 3 
[03/22 15:56:19   5875s]      Logics: CKAN2D1: 1 
[03/22 15:56:19   5875s]     Primary reporting skew groups after 'Clustering':
[03/22 15:56:19   5875s]       skew_group clk1/CON: insertion delay [min=0.221, max=0.417, avg=0.240, sd=0.024], skew [0.197 vs 0.057*], 93.9% {0.221, 0.278} (wid=0.033 ws=0.027) (gid=0.399 gs=0.188)
[03/22 15:56:19   5875s]           min path sink: core1_inst/qmem_instance/memory6_reg_30_/CP
[03/22 15:56:19   5875s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:19   5875s]     Skew group summary after 'Clustering':
[03/22 15:56:19   5875s]       skew_group clk1/CON: insertion delay [min=0.221, max=0.417, avg=0.240, sd=0.024], skew [0.197 vs 0.057*], 93.9% {0.221, 0.278} (wid=0.033 ws=0.027) (gid=0.399 gs=0.188)
[03/22 15:56:19   5875s]       skew_group clk2/CON: insertion delay [min=0.283, max=0.310, avg=0.296, sd=0.007], skew [0.027 vs 0.057], 100% {0.283, 0.310} (wid=0.034 ws=0.018) (gid=0.279 gs=0.017)
[03/22 15:56:19   5875s]     Legalizer API calls during this step: 1821 succeeded with high effort: 1821 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:19   5875s]   Clustering done. (took cpu=0:00:12.1 real=0:00:09.2)
[03/22 15:56:19   5875s]   
[03/22 15:56:19   5875s]   Post-Clustering Statistics Report
[03/22 15:56:19   5875s]   =================================
[03/22 15:56:19   5875s]   
[03/22 15:56:19   5875s]   Fanout Statistics:
[03/22 15:56:19   5875s]   
[03/22 15:56:19   5875s]   ----------------------------------------------------------------------------------------------------------------
[03/22 15:56:19   5875s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/22 15:56:19   5875s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/22 15:56:19   5875s]   ----------------------------------------------------------------------------------------------------------------
[03/22 15:56:19   5875s]   Trunk         19      6.526       1        13        4.754      {8 <= 3, 2 <= 6, 2 <= 9, 5 <= 12, 2 <= 15}
[03/22 15:56:19   5875s]   Leaf         106     96.887      39       100        8.178      {1 <= 39, 1 <= 65, 2 <= 78, 1 <= 91, 101 <= 104}
[03/22 15:56:19   5875s]   ----------------------------------------------------------------------------------------------------------------
[03/22 15:56:19   5875s]   
[03/22 15:56:19   5875s]   Clustering Failure Statistics:
[03/22 15:56:19   5875s]   
[03/22 15:56:19   5875s]   ----------------------------------------------------------
[03/22 15:56:19   5875s]   Net Type    Clusters    Clusters    Net Skew    Transition
[03/22 15:56:19   5875s]               Tried       Failed      Failures    Failures
[03/22 15:56:19   5875s]   ----------------------------------------------------------
[03/22 15:56:19   5875s]   Trunk          43          15          4            15
[03/22 15:56:19   5875s]   Leaf          109           3          0             3
[03/22 15:56:19   5875s]   ----------------------------------------------------------
[03/22 15:56:19   5875s]   
[03/22 15:56:19   5875s]   Clustering Partition Statistics:
[03/22 15:56:19   5875s]   
[03/22 15:56:19   5875s]   --------------------------------------------------------------------------------------
[03/22 15:56:19   5875s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[03/22 15:56:19   5875s]               Fraction    Fraction    Count        Size        Size    Size    Size
[03/22 15:56:19   5875s]   --------------------------------------------------------------------------------------
[03/22 15:56:19   5875s]   Trunk        0.600       0.400         10          12.100      1       51      20.289
[03/22 15:56:19   5875s]   Leaf         0.750       0.250          4        2567.500     39     5019    2780.814
[03/22 15:56:19   5875s]   --------------------------------------------------------------------------------------
[03/22 15:56:19   5875s]   
[03/22 15:56:19   5875s]   
[03/22 15:56:19   5875s]   Looking for fanout violations...
[03/22 15:56:19   5875s]   Looking for fanout violations done.
[03/22 15:56:19   5875s]   CongRepair After Initial Clustering...
[03/22 15:56:19   5875s]   Reset timing graph...
[03/22 15:56:19   5875s] Ignoring AAE DB Resetting ...
[03/22 15:56:19   5875s]   Reset timing graph done.
[03/22 15:56:19   5875s]   Leaving CCOpt scope - Early Global Route...
[03/22 15:56:19   5875s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3889.5M
[03/22 15:56:19   5875s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3889.6M
[03/22 15:56:19   5875s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.005, MEM:3885.9M
[03/22 15:56:19   5875s] All LLGs are deleted
[03/22 15:56:19   5875s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3885.9M
[03/22 15:56:19   5875s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3885.9M
[03/22 15:56:19   5875s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.140, REAL:0.055, MEM:3885.9M
[03/22 15:56:19   5876s]   Clock implementation routing...
[03/22 15:56:19   5876s] Net route status summary:
[03/22 15:56:19   5876s]   Clock:       124 (unrouted=124, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:56:19   5876s]   Non-clock: 51450 (unrouted=9714, trialRouted=41736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:56:20   5876s]     Routing using eGR only...
[03/22 15:56:20   5876s]       Early Global Route - eGR->NR step...
[03/22 15:56:20   5876s] (ccopt eGR): There are 124 nets for routing of which 124 have one or more fixed wires.
[03/22 15:56:20   5876s] (ccopt eGR): Start to route 124 all nets
[03/22 15:56:20   5876s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Loading and Dumping File ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Reading DB...
[03/22 15:56:20   5876s] (I)       Read data from FE... (mem=3885.9M)
[03/22 15:56:20   5876s] (I)       Read nodes and places... (mem=3885.9M)
[03/22 15:56:20   5876s] (I)       Done Read nodes and places (cpu=0.090s, mem=3885.9M)
[03/22 15:56:20   5876s] (I)       Read nets... (mem=3885.9M)
[03/22 15:56:20   5876s] (I)       Done Read nets (cpu=0.150s, mem=3885.9M)
[03/22 15:56:20   5876s] (I)       Done Read data from FE (cpu=0.240s, mem=3885.9M)
[03/22 15:56:20   5876s] (I)       before initializing RouteDB syMemory usage = 3885.9 MB
[03/22 15:56:20   5876s] (I)       Clean congestion better: true
[03/22 15:56:20   5876s] (I)       Estimate vias on DPT layer: true
[03/22 15:56:20   5876s] (I)       Clean congestion LA rounds: 5
[03/22 15:56:20   5876s] (I)       Layer constraints as soft constraints: true
[03/22 15:56:20   5876s] (I)       Soft top layer         : true
[03/22 15:56:20   5876s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/22 15:56:20   5876s] (I)       Better NDR handling    : true
[03/22 15:56:20   5876s] (I)       Routing cost fix for NDR handling: true
[03/22 15:56:20   5876s] (I)       Update initial WL after Phase 1a: true
[03/22 15:56:20   5876s] (I)       Block tracks for preroutes: true
[03/22 15:56:20   5876s] (I)       Assign IRoute by net group key: true
[03/22 15:56:20   5876s] (I)       Block unroutable channels: true
[03/22 15:56:20   5876s] (I)       Block unroutable channel fix: true
[03/22 15:56:20   5876s] (I)       Block unroutable channels 3D: true
[03/22 15:56:20   5876s] (I)       Check blockage within NDR space in TA: true
[03/22 15:56:20   5876s] (I)       Handle EOL spacing     : true
[03/22 15:56:20   5876s] (I)       Honor MSV route constraint: false
[03/22 15:56:20   5876s] (I)       Maximum routing layer  : 127
[03/22 15:56:20   5876s] (I)       Minimum routing layer  : 2
[03/22 15:56:20   5876s] (I)       Supply scale factor H  : 1.00
[03/22 15:56:20   5876s] (I)       Supply scale factor V  : 1.00
[03/22 15:56:20   5876s] (I)       Tracks used by clock wire: 0
[03/22 15:56:20   5876s] (I)       Reverse direction      : 
[03/22 15:56:20   5876s] (I)       Honor partition pin guides: true
[03/22 15:56:20   5876s] (I)       Route selected nets only: true
[03/22 15:56:20   5876s] (I)       Route secondary PG pins: false
[03/22 15:56:20   5876s] (I)       Second PG max fanout   : 2147483647
[03/22 15:56:20   5876s] (I)       Refine MST             : true
[03/22 15:56:20   5876s] (I)       Honor PRL              : true
[03/22 15:56:20   5876s] (I)       Strong congestion aware: true
[03/22 15:56:20   5876s] (I)       Improved initial location for IRoutes: true
[03/22 15:56:20   5876s] (I)       Multi panel TA         : true
[03/22 15:56:20   5876s] (I)       Penalize wire overlap  : true
[03/22 15:56:20   5876s] (I)       Expand small instance blockage: true
[03/22 15:56:20   5876s] (I)       Reduce via in TA       : true
[03/22 15:56:20   5876s] (I)       SS-aware routing       : true
[03/22 15:56:20   5876s] (I)       Improve tree edge sharing: true
[03/22 15:56:20   5876s] (I)       Improve 2D via estimation: true
[03/22 15:56:20   5876s] (I)       Refine Steiner tree    : true
[03/22 15:56:20   5876s] (I)       Build spine tree       : true
[03/22 15:56:20   5876s] (I)       Model pass through capacity: true
[03/22 15:56:20   5876s] (I)       Extend blockages by a half GCell: true
[03/22 15:56:20   5876s] (I)       Partial layer blockage modeling: true
[03/22 15:56:20   5876s] (I)       Consider pin shapes    : true
[03/22 15:56:20   5876s] (I)       Consider pin shapes for all nodes: true
[03/22 15:56:20   5876s] (I)       Consider NR APA        : true
[03/22 15:56:20   5876s] (I)       Consider IO pin shape  : true
[03/22 15:56:20   5876s] (I)       Fix pin connection bug : true
[03/22 15:56:20   5876s] (I)       Consider layer RC for local wires: true
[03/22 15:56:20   5876s] (I)       LA-aware pin escape length: 2
[03/22 15:56:20   5876s] (I)       Split for must join    : true
[03/22 15:56:20   5876s] (I)       Route guide main branches file: /tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/.rgfNQ60IF.trunk.1
[03/22 15:56:20   5876s] (I)       Route guide min downstream WL type: SUBTREE
[03/22 15:56:20   5876s] (I)       Number threads         : 8
[03/22 15:56:20   5876s] (I)       Routing effort level   : 10000
[03/22 15:56:20   5876s] (I)       Special modeling for N7: 0
[03/22 15:56:20   5876s] (I)       Special modeling for N6: 0
[03/22 15:56:20   5876s] (I)       N3 special modeling    : 0
[03/22 15:56:20   5876s] (I)       Special modeling for N5 v6: 0
[03/22 15:56:20   5876s] (I)       Special settings for S3: 0
[03/22 15:56:20   5876s] (I)       Special settings for S4: 0
[03/22 15:56:20   5876s] (I)       Special settings for S5 v2: 0
[03/22 15:56:20   5876s] (I)       Special settings for S7: 0
[03/22 15:56:20   5876s] (I)       Special settings for S8: 0
[03/22 15:56:20   5876s] (I)       Prefer layer length threshold: 8
[03/22 15:56:20   5876s] (I)       Overflow penalty cost  : 10
[03/22 15:56:20   5876s] (I)       A-star cost            : 0.30
[03/22 15:56:20   5876s] (I)       Misalignment cost      : 10.00
[03/22 15:56:20   5876s] (I)       Threshold for short IRoute: 6
[03/22 15:56:20   5876s] (I)       Via cost during post routing: 1.00
[03/22 15:56:20   5876s] (I)       source-to-sink ratio   : 0.30
[03/22 15:56:20   5876s] (I)       Scenic ratio bound     : 3.00
[03/22 15:56:20   5876s] (I)       Segment layer relax scenic ratio: 1.25
[03/22 15:56:20   5876s] (I)       Source-sink aware LA ratio: 0.50
[03/22 15:56:20   5876s] (I)       PG-aware similar topology routing: true
[03/22 15:56:20   5876s] (I)       Maze routing via cost fix: true
[03/22 15:56:20   5876s] (I)       Apply PRL on PG terms  : true
[03/22 15:56:20   5876s] (I)       Apply PRL on obs objects: true
[03/22 15:56:20   5876s] (I)       Handle range-type spacing rules: true
[03/22 15:56:20   5876s] (I)       Apply function for special wires: true
[03/22 15:56:20   5876s] (I)       Layer by layer blockage reading: true
[03/22 15:56:20   5876s] (I)       Offset calculation fix : true
[03/22 15:56:20   5876s] (I)       Parallel spacing query fix: true
[03/22 15:56:20   5876s] (I)       Force source to root IR: true
[03/22 15:56:20   5876s] (I)       Layer Weights          : L2:4 L3:2.5
[03/22 15:56:20   5876s] (I)       Route stripe layer range: 
[03/22 15:56:20   5876s] (I)       Honor partition fences : 
[03/22 15:56:20   5876s] (I)       Honor partition pin    : 
[03/22 15:56:20   5876s] (I)       Honor partition fences with feedthrough: 
[03/22 15:56:20   5876s] (I)       Do not relax to DPT layer: true
[03/22 15:56:20   5876s] (I)       Pass through capacity modeling: true
[03/22 15:56:20   5876s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:56:20   5876s] (I)       Use row-based GCell size
[03/22 15:56:20   5876s] (I)       Use row-based GCell align
[03/22 15:56:20   5876s] (I)       GCell unit size   : 3600
[03/22 15:56:20   5876s] (I)       GCell multiplier  : 1
[03/22 15:56:20   5876s] (I)       GCell row height  : 3600
[03/22 15:56:20   5876s] (I)       Actual row height : 3600
[03/22 15:56:20   5876s] (I)       GCell align ref   : 20000 20000
[03/22 15:56:20   5876s] [NR-eGR] Track table information for default rule: 
[03/22 15:56:20   5876s] [NR-eGR] M1 has no routable track
[03/22 15:56:20   5876s] [NR-eGR] M2 has single uniform track structure
[03/22 15:56:20   5876s] [NR-eGR] M3 has single uniform track structure
[03/22 15:56:20   5876s] [NR-eGR] M4 has single uniform track structure
[03/22 15:56:20   5876s] [NR-eGR] M5 has single uniform track structure
[03/22 15:56:20   5876s] [NR-eGR] M6 has single uniform track structure
[03/22 15:56:20   5876s] [NR-eGR] M7 has single uniform track structure
[03/22 15:56:20   5876s] [NR-eGR] M8 has single uniform track structure
[03/22 15:56:20   5876s] (I)       ===========================================================================
[03/22 15:56:20   5876s] (I)       == Report All Rule Vias ==
[03/22 15:56:20   5876s] (I)       ===========================================================================
[03/22 15:56:20   5876s] (I)        Via Rule : (Default)
[03/22 15:56:20   5876s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:56:20   5876s] (I)       ---------------------------------------------------------------------------
[03/22 15:56:20   5876s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:56:20   5876s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:56:20   5876s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:56:20   5876s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:56:20   5876s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:56:20   5876s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:56:20   5876s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:56:20   5876s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:56:20   5876s] (I)       ===========================================================================
[03/22 15:56:20   5876s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] [NR-eGR] Read 58504 PG shapes
[03/22 15:56:20   5876s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:56:20   5876s] [NR-eGR] #Instance Blockages : 0
[03/22 15:56:20   5876s] [NR-eGR] #PG Blockages       : 58504
[03/22 15:56:20   5876s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:56:20   5876s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:56:20   5876s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:56:20   5876s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:56:20   5876s] (I)       readDataFromPlaceDB
[03/22 15:56:20   5876s] (I)       Read net information..
[03/22 15:56:20   5876s] [NR-eGR] Read numTotalNets=41861  numIgnoredNets=41737
[03/22 15:56:20   5876s] (I)       Read testcase time = 0.000 seconds
[03/22 15:56:20   5876s] 
[03/22 15:56:20   5876s] [NR-eGR] Connected 0 must-join pins/ports
[03/22 15:56:20   5876s] (I)       early_global_route_priority property id does not exist.
[03/22 15:56:20   5876s] (I)       Start initializing grid graph
[03/22 15:56:20   5876s] (I)       End initializing grid graph
[03/22 15:56:20   5876s] (I)       Model blockages into capacity
[03/22 15:56:20   5876s] (I)       Read Num Blocks=58504  Num Prerouted Wires=0  Num CS=0
[03/22 15:56:20   5876s] (I)       Started Modeling ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Modeling Layer 1 ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Modeling Layer 2 ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Layer 1 (V) : #blockages 13704 : #preroutes 0
[03/22 15:56:20   5876s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Modeling Layer 3 ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Layer 2 (H) : #blockages 38160 : #preroutes 0
[03/22 15:56:20   5876s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Modeling Layer 4 ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Layer 3 (V) : #blockages 6640 : #preroutes 0
[03/22 15:56:20   5876s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Modeling Layer 5 ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:56:20   5876s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Modeling Layer 6 ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:56:20   5876s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Modeling Layer 7 ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:56:20   5876s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Modeling Layer 8 ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:56:20   5876s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       -- layer congestion ratio --
[03/22 15:56:20   5876s] (I)       Layer 1 : 0.100000
[03/22 15:56:20   5876s] (I)       Layer 2 : 0.700000
[03/22 15:56:20   5876s] (I)       Layer 3 : 0.700000
[03/22 15:56:20   5876s] (I)       Layer 4 : 1.000000
[03/22 15:56:20   5876s] (I)       Layer 5 : 1.000000
[03/22 15:56:20   5876s] (I)       Layer 6 : 1.000000
[03/22 15:56:20   5876s] (I)       Layer 7 : 1.000000
[03/22 15:56:20   5876s] (I)       Layer 8 : 1.000000
[03/22 15:56:20   5876s] (I)       ----------------------------
[03/22 15:56:20   5876s] (I)       Moved 0 terms for better access 
[03/22 15:56:20   5876s] (I)       Number of ignored nets = 0
[03/22 15:56:20   5876s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:56:20   5876s] (I)       Number of clock nets = 124.  Ignored: No
[03/22 15:56:20   5876s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:56:20   5876s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:56:20   5876s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:56:20   5876s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:56:20   5876s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:56:20   5876s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:56:20   5876s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:56:20   5876s] [NR-eGR] There are 124 clock nets ( 124 with NDR ).
[03/22 15:56:20   5876s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3885.9 MB
[03/22 15:56:20   5876s] (I)       Ndr track 0 does not exist
[03/22 15:56:20   5876s] (I)       Ndr track 0 does not exist
[03/22 15:56:20   5876s] (I)       Layer1  viaCost=300.00
[03/22 15:56:20   5876s] (I)       Layer2  viaCost=100.00
[03/22 15:56:20   5876s] (I)       Layer3  viaCost=100.00
[03/22 15:56:20   5876s] (I)       Layer4  viaCost=100.00
[03/22 15:56:20   5876s] (I)       Layer5  viaCost=100.00
[03/22 15:56:20   5876s] (I)       Layer6  viaCost=200.00
[03/22 15:56:20   5876s] (I)       Layer7  viaCost=100.00
[03/22 15:56:20   5876s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:56:20   5876s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:56:20   5876s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:56:20   5876s] (I)       Site width          :   400  (dbu)
[03/22 15:56:20   5876s] (I)       Row height          :  3600  (dbu)
[03/22 15:56:20   5876s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:56:20   5876s] (I)       GCell width         :  3600  (dbu)
[03/22 15:56:20   5876s] (I)       GCell height        :  3600  (dbu)
[03/22 15:56:20   5876s] (I)       Grid                :   325   324     8
[03/22 15:56:20   5876s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:56:20   5876s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:56:20   5876s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:56:20   5876s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:56:20   5876s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:56:20   5876s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:56:20   5876s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:56:20   5876s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:56:20   5876s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:56:20   5876s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:56:20   5876s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:56:20   5876s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:56:20   5876s] (I)       --------------------------------------------------------
[03/22 15:56:20   5876s] 
[03/22 15:56:20   5876s] [NR-eGR] ============ Routing rule table ============
[03/22 15:56:20   5876s] [NR-eGR] Rule id: 0  Nets: 124 
[03/22 15:56:20   5876s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/22 15:56:20   5876s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/22 15:56:20   5876s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/22 15:56:20   5876s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:20   5876s] [NR-eGR] Rule id: 1  Nets: 0 
[03/22 15:56:20   5876s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:56:20   5876s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:56:20   5876s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:20   5876s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:20   5876s] [NR-eGR] ========================================
[03/22 15:56:20   5876s] [NR-eGR] 
[03/22 15:56:20   5876s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:56:20   5876s] (I)       blocked tracks on layer2 : = 161134 / 947052 (17.01%)
[03/22 15:56:20   5876s] (I)       blocked tracks on layer3 : = 43882 / 947700 (4.63%)
[03/22 15:56:20   5876s] (I)       blocked tracks on layer4 : = 185747 / 947052 (19.61%)
[03/22 15:56:20   5876s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:56:20   5876s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:56:20   5876s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:56:20   5876s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:56:20   5876s] (I)       After initializing earlyGlobalRoute syMemory usage = 3885.9 MB
[03/22 15:56:20   5876s] (I)       Finished Loading and Dumping File ( CPU: 0.41 sec, Real: 0.61 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Global Routing ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       ============= Initialization =============
[03/22 15:56:20   5876s] (I)       totalPins=10516  totalGlobalPin=10402 (98.92%)
[03/22 15:56:20   5876s] (I)       Started Build MST ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Generate topology with 8 threads
[03/22 15:56:20   5876s] (I)       Finished Build MST ( CPU: 0.10 sec, Real: 0.03 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       total 2D Cap : 1668496 = (906882 H, 761614 V)
[03/22 15:56:20   5876s] [NR-eGR] Layer group 1: route 124 net(s) in layer range [3, 4]
[03/22 15:56:20   5876s] (I)       ============  Phase 1a Route ============
[03/22 15:56:20   5876s] (I)       Started Phase 1a ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 196
[03/22 15:56:20   5876s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Usage: 22626 = (10660 H, 11966 V) = (1.18% H, 1.57% V) = (1.919e+04um H, 2.154e+04um V)
[03/22 15:56:20   5876s] (I)       
[03/22 15:56:20   5876s] (I)       ============  Phase 1b Route ============
[03/22 15:56:20   5876s] (I)       Started Phase 1b ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Usage: 22618 = (10658 H, 11960 V) = (1.18% H, 1.57% V) = (1.918e+04um H, 2.153e+04um V)
[03/22 15:56:20   5876s] (I)       
[03/22 15:56:20   5876s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.52% V. EstWL: 4.071240e+04um
[03/22 15:56:20   5876s] (I)       ============  Phase 1c Route ============
[03/22 15:56:20   5876s] (I)       Started Phase 1c ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Level2 Grid: 65 x 65
[03/22 15:56:20   5876s] (I)       Started Two Level Routing ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Usage: 22618 = (10658 H, 11960 V) = (1.18% H, 1.57% V) = (1.918e+04um H, 2.153e+04um V)
[03/22 15:56:20   5876s] (I)       
[03/22 15:56:20   5876s] (I)       ============  Phase 1d Route ============
[03/22 15:56:20   5876s] (I)       Started Phase 1d ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Usage: 23041 = (11091 H, 11950 V) = (1.22% H, 1.57% V) = (1.996e+04um H, 2.151e+04um V)
[03/22 15:56:20   5876s] (I)       
[03/22 15:56:20   5876s] (I)       ============  Phase 1e Route ============
[03/22 15:56:20   5876s] (I)       Started Phase 1e ( Curr Mem: 3885.89 MB )
[03/22 15:56:20   5876s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5876s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5876s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5876s] (I)       Usage: 23041 = (11091 H, 11950 V) = (1.22% H, 1.57% V) = (1.996e+04um H, 2.151e+04um V)
[03/22 15:56:21   5876s] (I)       
[03/22 15:56:21   5876s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.147380e+04um
[03/22 15:56:21   5876s] [NR-eGR] 
[03/22 15:56:21   5876s] (I)       ============  Phase 1f Route ============
[03/22 15:56:21   5876s] (I)       Started Phase 1f ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5876s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5876s] (I)       Usage: 23038 = (11087 H, 11951 V) = (1.22% H, 1.57% V) = (1.996e+04um H, 2.151e+04um V)
[03/22 15:56:21   5876s] (I)       
[03/22 15:56:21   5876s] (I)       ============  Phase 1g Route ============
[03/22 15:56:21   5876s] (I)       Started Post Routing ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Finished Post Routing ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Usage: 22812 = (10908 H, 11904 V) = (1.20% H, 1.56% V) = (1.963e+04um H, 2.143e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       numNets=124  numFullyRipUpNets=102  numPartialRipUpNets=102 routedWL=3725
[03/22 15:56:21   5877s] [NR-eGR] Create a new net group with 102 nets and layer range [3, 6]
[03/22 15:56:21   5877s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Running layer assignment with 8 threads
[03/22 15:56:21   5877s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Started Build MST ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Generate topology with 8 threads
[03/22 15:56:21   5877s] (I)       Finished Build MST ( CPU: 0.10 sec, Real: 0.02 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       total 2D Cap : 3563293 = (1854627 H, 1708666 V)
[03/22 15:56:21   5877s] [NR-eGR] Layer group 2: route 102 net(s) in layer range [3, 6]
[03/22 15:56:21   5877s] (I)       ============  Phase 1a Route ============
[03/22 15:56:21   5877s] (I)       Started Phase 1a ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Usage: 41533 = (19479 H, 22054 V) = (1.05% H, 1.29% V) = (3.506e+04um H, 3.970e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1b Route ============
[03/22 15:56:21   5877s] (I)       Usage: 41533 = (19479 H, 22054 V) = (1.05% H, 1.29% V) = (3.506e+04um H, 3.970e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.475940e+04um
[03/22 15:56:21   5877s] (I)       ============  Phase 1c Route ============
[03/22 15:56:21   5877s] (I)       Usage: 41533 = (19479 H, 22054 V) = (1.05% H, 1.29% V) = (3.506e+04um H, 3.970e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1d Route ============
[03/22 15:56:21   5877s] (I)       Usage: 41533 = (19479 H, 22054 V) = (1.05% H, 1.29% V) = (3.506e+04um H, 3.970e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1e Route ============
[03/22 15:56:21   5877s] (I)       Started Phase 1e ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Usage: 41533 = (19479 H, 22054 V) = (1.05% H, 1.29% V) = (3.506e+04um H, 3.970e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.475940e+04um
[03/22 15:56:21   5877s] [NR-eGR] 
[03/22 15:56:21   5877s] (I)       ============  Phase 1f Route ============
[03/22 15:56:21   5877s] (I)       Usage: 41533 = (19479 H, 22054 V) = (1.05% H, 1.29% V) = (3.506e+04um H, 3.970e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1g Route ============
[03/22 15:56:21   5877s] (I)       Started Post Routing ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Usage: 41476 = (19501 H, 21975 V) = (1.05% H, 1.29% V) = (3.510e+04um H, 3.956e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       numNets=102  numFullyRipUpNets=75  numPartialRipUpNets=75 routedWL=4692
[03/22 15:56:21   5877s] [NR-eGR] Create a new net group with 75 nets and layer range [3, 8]
[03/22 15:56:21   5877s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Running layer assignment with 8 threads
[03/22 15:56:21   5877s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Started Build MST ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Generate topology with 8 threads
[03/22 15:56:21   5877s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.03 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       total 2D Cap : 4036738 = (2091552 H, 1945186 V)
[03/22 15:56:21   5877s] [NR-eGR] Layer group 3: route 75 net(s) in layer range [3, 8]
[03/22 15:56:21   5877s] (I)       ============  Phase 1a Route ============
[03/22 15:56:21   5877s] (I)       Started Phase 1a ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Usage: 55495 = (26033 H, 29462 V) = (1.24% H, 1.51% V) = (4.686e+04um H, 5.303e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1b Route ============
[03/22 15:56:21   5877s] (I)       Usage: 55495 = (26033 H, 29462 V) = (1.24% H, 1.51% V) = (4.686e+04um H, 5.303e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.989100e+04um
[03/22 15:56:21   5877s] (I)       ============  Phase 1c Route ============
[03/22 15:56:21   5877s] (I)       Usage: 55495 = (26033 H, 29462 V) = (1.24% H, 1.51% V) = (4.686e+04um H, 5.303e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1d Route ============
[03/22 15:56:21   5877s] (I)       Usage: 55495 = (26033 H, 29462 V) = (1.24% H, 1.51% V) = (4.686e+04um H, 5.303e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1e Route ============
[03/22 15:56:21   5877s] (I)       Started Phase 1e ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Usage: 55495 = (26033 H, 29462 V) = (1.24% H, 1.51% V) = (4.686e+04um H, 5.303e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.989100e+04um
[03/22 15:56:21   5877s] [NR-eGR] 
[03/22 15:56:21   5877s] (I)       ============  Phase 1f Route ============
[03/22 15:56:21   5877s] (I)       Usage: 55495 = (26033 H, 29462 V) = (1.24% H, 1.51% V) = (4.686e+04um H, 5.303e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1g Route ============
[03/22 15:56:21   5877s] (I)       Started Post Routing ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Usage: 55448 = (26030 H, 29418 V) = (1.24% H, 1.51% V) = (4.685e+04um H, 5.295e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       numNets=75  numFullyRipUpNets=0  numPartialRipUpNets=37 routedWL=7207
[03/22 15:56:21   5877s] [NR-eGR] Create a new net group with 37 nets and layer range [2, 8]
[03/22 15:56:21   5877s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Running layer assignment with 8 threads
[03/22 15:56:21   5877s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Started Build MST ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Generate topology with 8 threads
[03/22 15:56:21   5877s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       total 2D Cap : 4893940 = (2091552 H, 2802388 V)
[03/22 15:56:21   5877s] [NR-eGR] Layer group 4: route 37 net(s) in layer range [2, 8]
[03/22 15:56:21   5877s] (I)       ============  Phase 1a Route ============
[03/22 15:56:21   5877s] (I)       Started Phase 1a ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Usage: 68896 = (32306 H, 36590 V) = (1.54% H, 1.31% V) = (5.815e+04um H, 6.586e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1b Route ============
[03/22 15:56:21   5877s] (I)       Usage: 68896 = (32306 H, 36590 V) = (1.54% H, 1.31% V) = (5.815e+04um H, 6.586e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.240128e+05um
[03/22 15:56:21   5877s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/22 15:56:21   5877s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:56:21   5877s] (I)       ============  Phase 1c Route ============
[03/22 15:56:21   5877s] (I)       Usage: 68896 = (32306 H, 36590 V) = (1.54% H, 1.31% V) = (5.815e+04um H, 6.586e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1d Route ============
[03/22 15:56:21   5877s] (I)       Usage: 68896 = (32306 H, 36590 V) = (1.54% H, 1.31% V) = (5.815e+04um H, 6.586e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1e Route ============
[03/22 15:56:21   5877s] (I)       Started Phase 1e ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Usage: 68896 = (32306 H, 36590 V) = (1.54% H, 1.31% V) = (5.815e+04um H, 6.586e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.240128e+05um
[03/22 15:56:21   5877s] [NR-eGR] 
[03/22 15:56:21   5877s] (I)       ============  Phase 1f Route ============
[03/22 15:56:21   5877s] (I)       Usage: 68896 = (32306 H, 36590 V) = (1.54% H, 1.31% V) = (5.815e+04um H, 6.586e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       ============  Phase 1g Route ============
[03/22 15:56:21   5877s] (I)       Started Post Routing ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Usage: 68879 = (32289 H, 36590 V) = (1.54% H, 1.31% V) = (5.812e+04um H, 6.586e+04um V)
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Running layer assignment with 8 threads
[03/22 15:56:21   5877s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       
[03/22 15:56:21   5877s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:56:21   5877s] [NR-eGR]                        OverCon            
[03/22 15:56:21   5877s] [NR-eGR]                         #Gcell     %Gcell
[03/22 15:56:21   5877s] [NR-eGR]       Layer                (1)    OverCon 
[03/22 15:56:21   5877s] [NR-eGR] ----------------------------------------------
[03/22 15:56:21   5877s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:21   5877s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:21   5877s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:21   5877s] [NR-eGR]      M4  (4)        14( 0.01%)   ( 0.01%) 
[03/22 15:56:21   5877s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:21   5877s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:21   5877s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:21   5877s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:21   5877s] [NR-eGR] ----------------------------------------------
[03/22 15:56:21   5877s] [NR-eGR] Total               14( 0.00%)   ( 0.00%) 
[03/22 15:56:21   5877s] [NR-eGR] 
[03/22 15:56:21   5877s] (I)       Finished Global Routing ( CPU: 0.58 sec, Real: 0.46 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       total 2D Cap : 4914853 = (2094824 H, 2820029 V)
[03/22 15:56:21   5877s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:56:21   5877s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:56:21   5877s] (I)       ============= track Assignment ============
[03/22 15:56:21   5877s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Started Greedy Track Assignment ( Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 15:56:21   5877s] (I)       Running track assignment with 8 threads
[03/22 15:56:21   5877s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] (I)       Run Multi-thread track assignment
[03/22 15:56:21   5877s] (I)       Finished Greedy Track Assignment ( CPU: 0.12 sec, Real: 0.05 sec, Curr Mem: 3885.89 MB )
[03/22 15:56:21   5877s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:21   5877s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140471
[03/22 15:56:21   5877s] [NR-eGR]     M2  (2V) length: 2.472061e+05um, number of vias: 199913
[03/22 15:56:21   5877s] [NR-eGR]     M3  (3H) length: 2.710135e+05um, number of vias: 13311
[03/22 15:56:21   5877s] [NR-eGR]     M4  (4V) length: 7.934651e+04um, number of vias: 4206
[03/22 15:56:21   5877s] [NR-eGR]     M5  (5H) length: 2.643110e+04um, number of vias: 3019
[03/22 15:56:21   5877s] [NR-eGR]     M6  (6V) length: 1.028526e+04um, number of vias: 2119
[03/22 15:56:21   5877s] [NR-eGR]     M7  (7H) length: 8.001800e+03um, number of vias: 2681
[03/22 15:56:21   5877s] [NR-eGR]     M8  (8V) length: 9.994310e+03um, number of vias: 0
[03/22 15:56:21   5877s] [NR-eGR] Total length: 6.522785e+05um, number of vias: 365720
[03/22 15:56:21   5877s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:21   5877s] [NR-eGR] Total eGR-routed clock nets wire length: 4.223540e+04um 
[03/22 15:56:21   5877s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:21   5877s] [NR-eGR] Report for selected net(s) only.
[03/22 15:56:21   5877s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10514
[03/22 15:56:21   5877s] [NR-eGR]     M2  (2V) length: 9.277600e+03um, number of vias: 12737
[03/22 15:56:21   5877s] [NR-eGR]     M3  (3H) length: 1.839110e+04um, number of vias: 5419
[03/22 15:56:21   5877s] [NR-eGR]     M4  (4V) length: 1.163060e+04um, number of vias: 780
[03/22 15:56:21   5877s] [NR-eGR]     M5  (5H) length: 1.879900e+03um, number of vias: 460
[03/22 15:56:21   5877s] [NR-eGR]     M6  (6V) length: 1.056200e+03um, number of vias: 0
[03/22 15:56:21   5877s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/22 15:56:21   5877s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/22 15:56:21   5877s] [NR-eGR] Total length: 4.223540e+04um, number of vias: 29910
[03/22 15:56:21   5877s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:21   5877s] [NR-eGR] Total routed clock nets wire length: 4.223540e+04um, number of vias: 29910
[03/22 15:56:21   5877s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:21   5877s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.44 sec, Real: 1.43 sec, Curr Mem: 3526.89 MB )
[03/22 15:56:21   5877s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/.rgfNQ60IF
[03/22 15:56:21   5877s]       Early Global Route - eGR->NR step done. (took cpu=0:00:01.6 real=0:00:01.6)
[03/22 15:56:21   5877s]     Routing using eGR only done.
[03/22 15:56:21   5877s] Net route status summary:
[03/22 15:56:21   5877s]   Clock:       124 (unrouted=0, trialRouted=0, noStatus=0, routed=124, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:56:21   5877s]   Non-clock: 51450 (unrouted=9714, trialRouted=41736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:56:21   5877s] 
[03/22 15:56:21   5877s] CCOPT: Done with clock implementation routing.
[03/22 15:56:21   5877s] 
[03/22 15:56:21   5877s]   Clock implementation routing done.
[03/22 15:56:21   5877s]   Fixed 124 wires.
[03/22 15:56:21   5877s]   CCOpt: Starting congestion repair using flow wrapper...
[03/22 15:56:21   5877s]     Congestion Repair...
[03/22 15:56:21   5877s] 
[03/22 15:56:21   5877s] Starting congRepair ...
[03/22 15:56:21   5877s] User Input Parameters:
[03/22 15:56:21   5877s] - Congestion Driven    : On
[03/22 15:56:21   5877s] - Timing Driven        : Off
[03/22 15:56:21   5877s] - Area-Violation Based : On
[03/22 15:56:21   5877s] - Start Rollback Level : -5
[03/22 15:56:21   5877s] - Legalized            : On
[03/22 15:56:21   5877s] - Window Based         : Off
[03/22 15:56:21   5877s] - eDen incr mode       : Off
[03/22 15:56:21   5877s] - Small incr mode      : Off
[03/22 15:56:21   5877s] 
[03/22 15:56:21   5877s] Collecting buffer chain nets ...
[03/22 15:56:21   5877s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3526.9M
[03/22 15:56:21   5878s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.033, MEM:3526.9M
[03/22 15:56:21   5878s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3526.9M
[03/22 15:56:21   5878s] Starting Early Global Route congestion estimation: mem = 3526.9M
[03/22 15:56:21   5878s] (I)       Started Loading and Dumping File ( Curr Mem: 3526.89 MB )
[03/22 15:56:21   5878s] (I)       Reading DB...
[03/22 15:56:21   5878s] (I)       Read data from FE... (mem=3526.9M)
[03/22 15:56:21   5878s] (I)       Read nodes and places... (mem=3526.9M)
[03/22 15:56:22   5878s] (I)       Done Read nodes and places (cpu=0.110s, mem=3558.8M)
[03/22 15:56:22   5878s] (I)       Read nets... (mem=3558.8M)
[03/22 15:56:22   5878s] (I)       Done Read nets (cpu=0.160s, mem=3566.8M)
[03/22 15:56:22   5878s] (I)       Done Read data from FE (cpu=0.270s, mem=3566.8M)
[03/22 15:56:22   5878s] (I)       before initializing RouteDB syMemory usage = 3566.8 MB
[03/22 15:56:22   5878s] (I)       Honor MSV route constraint: false
[03/22 15:56:22   5878s] (I)       Maximum routing layer  : 127
[03/22 15:56:22   5878s] (I)       Minimum routing layer  : 2
[03/22 15:56:22   5878s] (I)       Supply scale factor H  : 1.00
[03/22 15:56:22   5878s] (I)       Supply scale factor V  : 1.00
[03/22 15:56:22   5878s] (I)       Tracks used by clock wire: 0
[03/22 15:56:22   5878s] (I)       Reverse direction      : 
[03/22 15:56:22   5878s] (I)       Honor partition pin guides: true
[03/22 15:56:22   5878s] (I)       Route selected nets only: false
[03/22 15:56:22   5878s] (I)       Route secondary PG pins: false
[03/22 15:56:22   5878s] (I)       Second PG max fanout   : 2147483647
[03/22 15:56:22   5878s] (I)       Number threads         : 8
[03/22 15:56:22   5878s] (I)       Apply function for special wires: true
[03/22 15:56:22   5878s] (I)       Layer by layer blockage reading: true
[03/22 15:56:22   5878s] (I)       Offset calculation fix : true
[03/22 15:56:22   5878s] (I)       Route stripe layer range: 
[03/22 15:56:22   5878s] (I)       Honor partition fences : 
[03/22 15:56:22   5878s] (I)       Honor partition pin    : 
[03/22 15:56:22   5878s] (I)       Honor partition fences with feedthrough: 
[03/22 15:56:22   5878s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:56:22   5878s] (I)       Use row-based GCell size
[03/22 15:56:22   5878s] (I)       Use row-based GCell align
[03/22 15:56:22   5878s] (I)       GCell unit size   : 3600
[03/22 15:56:22   5878s] (I)       GCell multiplier  : 1
[03/22 15:56:22   5878s] (I)       GCell row height  : 3600
[03/22 15:56:22   5878s] (I)       Actual row height : 3600
[03/22 15:56:22   5878s] (I)       GCell align ref   : 20000 20000
[03/22 15:56:22   5878s] [NR-eGR] Track table information for default rule: 
[03/22 15:56:22   5878s] [NR-eGR] M1 has no routable track
[03/22 15:56:22   5878s] [NR-eGR] M2 has single uniform track structure
[03/22 15:56:22   5878s] [NR-eGR] M3 has single uniform track structure
[03/22 15:56:22   5878s] [NR-eGR] M4 has single uniform track structure
[03/22 15:56:22   5878s] [NR-eGR] M5 has single uniform track structure
[03/22 15:56:22   5878s] [NR-eGR] M6 has single uniform track structure
[03/22 15:56:22   5878s] [NR-eGR] M7 has single uniform track structure
[03/22 15:56:22   5878s] [NR-eGR] M8 has single uniform track structure
[03/22 15:56:22   5878s] (I)       ===========================================================================
[03/22 15:56:22   5878s] (I)       == Report All Rule Vias ==
[03/22 15:56:22   5878s] (I)       ===========================================================================
[03/22 15:56:22   5878s] (I)        Via Rule : (Default)
[03/22 15:56:22   5878s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:56:22   5878s] (I)       ---------------------------------------------------------------------------
[03/22 15:56:22   5878s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:56:22   5878s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:56:22   5878s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:56:22   5878s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:56:22   5878s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:56:22   5878s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:56:22   5878s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:56:22   5878s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:56:22   5878s] (I)       ===========================================================================
[03/22 15:56:22   5878s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3566.76 MB )
[03/22 15:56:22   5878s] [NR-eGR] Read 32480 PG shapes
[03/22 15:56:22   5878s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3566.76 MB )
[03/22 15:56:22   5878s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:56:22   5878s] [NR-eGR] #Instance Blockages : 0
[03/22 15:56:22   5878s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:56:22   5878s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:56:22   5878s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:56:22   5878s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:56:22   5878s] [NR-eGR] Num Prerouted Nets = 124  Num Prerouted Wires = 30471
[03/22 15:56:22   5878s] (I)       readDataFromPlaceDB
[03/22 15:56:22   5878s] (I)       Read net information..
[03/22 15:56:22   5878s] [NR-eGR] Read numTotalNets=41861  numIgnoredNets=124
[03/22 15:56:22   5878s] (I)       Read testcase time = 0.010 seconds
[03/22 15:56:22   5878s] 
[03/22 15:56:22   5878s] (I)       early_global_route_priority property id does not exist.
[03/22 15:56:22   5878s] (I)       Start initializing grid graph
[03/22 15:56:22   5878s] (I)       End initializing grid graph
[03/22 15:56:22   5878s] (I)       Model blockages into capacity
[03/22 15:56:22   5878s] (I)       Read Num Blocks=32480  Num Prerouted Wires=30471  Num CS=0
[03/22 15:56:22   5878s] (I)       Started Modeling ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Modeling Layer 1 ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Modeling Layer 2 ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 15899
[03/22 15:56:22   5878s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Modeling Layer 3 ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 11364
[03/22 15:56:22   5878s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Modeling Layer 4 ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 2200
[03/22 15:56:22   5878s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Modeling Layer 5 ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 874
[03/22 15:56:22   5878s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Modeling Layer 6 ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 134
[03/22 15:56:22   5878s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Modeling Layer 7 ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:56:22   5878s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Modeling Layer 8 ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:56:22   5878s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       -- layer congestion ratio --
[03/22 15:56:22   5878s] (I)       Layer 1 : 0.100000
[03/22 15:56:22   5878s] (I)       Layer 2 : 0.700000
[03/22 15:56:22   5878s] (I)       Layer 3 : 0.700000
[03/22 15:56:22   5878s] (I)       Layer 4 : 0.700000
[03/22 15:56:22   5878s] (I)       Layer 5 : 0.700000
[03/22 15:56:22   5878s] (I)       Layer 6 : 0.700000
[03/22 15:56:22   5878s] (I)       Layer 7 : 0.700000
[03/22 15:56:22   5878s] (I)       Layer 8 : 0.700000
[03/22 15:56:22   5878s] (I)       ----------------------------
[03/22 15:56:22   5878s] (I)       Number of ignored nets = 124
[03/22 15:56:22   5878s] (I)       Number of fixed nets = 124.  Ignored: Yes
[03/22 15:56:22   5878s] (I)       Number of clock nets = 124.  Ignored: No
[03/22 15:56:22   5878s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:56:22   5878s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:56:22   5878s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:56:22   5878s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:56:22   5878s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:56:22   5878s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:56:22   5878s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:56:22   5878s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3576.0 MB
[03/22 15:56:22   5878s] (I)       Ndr track 0 does not exist
[03/22 15:56:22   5878s] (I)       Ndr track 0 does not exist
[03/22 15:56:22   5878s] (I)       Layer1  viaCost=300.00
[03/22 15:56:22   5878s] (I)       Layer2  viaCost=100.00
[03/22 15:56:22   5878s] (I)       Layer3  viaCost=100.00
[03/22 15:56:22   5878s] (I)       Layer4  viaCost=100.00
[03/22 15:56:22   5878s] (I)       Layer5  viaCost=100.00
[03/22 15:56:22   5878s] (I)       Layer6  viaCost=200.00
[03/22 15:56:22   5878s] (I)       Layer7  viaCost=100.00
[03/22 15:56:22   5878s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:56:22   5878s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:56:22   5878s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:56:22   5878s] (I)       Site width          :   400  (dbu)
[03/22 15:56:22   5878s] (I)       Row height          :  3600  (dbu)
[03/22 15:56:22   5878s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:56:22   5878s] (I)       GCell width         :  3600  (dbu)
[03/22 15:56:22   5878s] (I)       GCell height        :  3600  (dbu)
[03/22 15:56:22   5878s] (I)       Grid                :   325   324     8
[03/22 15:56:22   5878s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:56:22   5878s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:56:22   5878s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:56:22   5878s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:56:22   5878s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:56:22   5878s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:56:22   5878s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:56:22   5878s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:56:22   5878s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:56:22   5878s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:56:22   5878s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:56:22   5878s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:56:22   5878s] (I)       --------------------------------------------------------
[03/22 15:56:22   5878s] 
[03/22 15:56:22   5878s] [NR-eGR] ============ Routing rule table ============
[03/22 15:56:22   5878s] [NR-eGR] Rule id: 0  Nets: 0 
[03/22 15:56:22   5878s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/22 15:56:22   5878s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/22 15:56:22   5878s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/22 15:56:22   5878s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:22   5878s] [NR-eGR] Rule id: 1  Nets: 41737 
[03/22 15:56:22   5878s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:56:22   5878s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:56:22   5878s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:22   5878s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:22   5878s] [NR-eGR] ========================================
[03/22 15:56:22   5878s] [NR-eGR] 
[03/22 15:56:22   5878s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:56:22   5878s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 15:56:22   5878s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 15:56:22   5878s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 15:56:22   5878s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:56:22   5878s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:56:22   5878s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:56:22   5878s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:56:22   5878s] (I)       After initializing earlyGlobalRoute syMemory usage = 3576.0 MB
[03/22 15:56:22   5878s] (I)       Finished Loading and Dumping File ( CPU: 0.45 sec, Real: 0.57 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Global Routing ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       ============= Initialization =============
[03/22 15:56:22   5878s] (I)       totalPins=130261  totalGlobalPin=123899 (95.12%)
[03/22 15:56:22   5878s] (I)       Started Build MST ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Generate topology with 8 threads
[03/22 15:56:22   5878s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       total 2D Cap : 473445 = (236925 H, 236520 V)
[03/22 15:56:22   5878s] [NR-eGR] Layer group 1: route 305 net(s) in layer range [7, 8]
[03/22 15:56:22   5878s] (I)       ============  Phase 1a Route ============
[03/22 15:56:22   5878s] (I)       Started Phase 1a ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/22 15:56:22   5878s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Usage: 9658 = (4138 H, 5520 V) = (1.75% H, 2.33% V) = (7.448e+03um H, 9.936e+03um V)
[03/22 15:56:22   5878s] (I)       
[03/22 15:56:22   5878s] (I)       ============  Phase 1b Route ============
[03/22 15:56:22   5878s] (I)       Started Phase 1b ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Usage: 9660 = (4139 H, 5521 V) = (1.75% H, 2.33% V) = (7.450e+03um H, 9.938e+03um V)
[03/22 15:56:22   5878s] (I)       
[03/22 15:56:22   5878s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.738800e+04um
[03/22 15:56:22   5878s] (I)       ============  Phase 1c Route ============
[03/22 15:56:22   5878s] (I)       Started Phase 1c ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Level2 Grid: 65 x 65
[03/22 15:56:22   5878s] (I)       Started Two Level Routing ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Usage: 9660 = (4139 H, 5521 V) = (1.75% H, 2.33% V) = (7.450e+03um H, 9.938e+03um V)
[03/22 15:56:22   5878s] (I)       
[03/22 15:56:22   5878s] (I)       ============  Phase 1d Route ============
[03/22 15:56:22   5878s] (I)       Started Phase 1d ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Usage: 9662 = (4140 H, 5522 V) = (1.75% H, 2.33% V) = (7.452e+03um H, 9.940e+03um V)
[03/22 15:56:22   5878s] (I)       
[03/22 15:56:22   5878s] (I)       ============  Phase 1e Route ============
[03/22 15:56:22   5878s] (I)       Started Phase 1e ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Usage: 9662 = (4140 H, 5522 V) = (1.75% H, 2.33% V) = (7.452e+03um H, 9.940e+03um V)
[03/22 15:56:22   5878s] (I)       
[03/22 15:56:22   5878s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.739160e+04um
[03/22 15:56:22   5878s] [NR-eGR] 
[03/22 15:56:22   5878s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Running layer assignment with 8 threads
[03/22 15:56:22   5878s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Started Build MST ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Generate topology with 8 threads
[03/22 15:56:22   5878s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.02 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 15:56:22   5878s] [NR-eGR] Layer group 2: route 41432 net(s) in layer range [2, 8]
[03/22 15:56:22   5878s] (I)       ============  Phase 1a Route ============
[03/22 15:56:22   5878s] (I)       Started Phase 1a ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Usage: 327430 = (154726 H, 172704 V) = (7.40% H, 6.16% V) = (2.785e+05um H, 3.109e+05um V)
[03/22 15:56:22   5878s] (I)       
[03/22 15:56:22   5878s] (I)       ============  Phase 1b Route ============
[03/22 15:56:22   5878s] (I)       Usage: 327430 = (154726 H, 172704 V) = (7.40% H, 6.16% V) = (2.785e+05um H, 3.109e+05um V)
[03/22 15:56:22   5878s] (I)       
[03/22 15:56:22   5878s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.893740e+05um
[03/22 15:56:22   5878s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/22 15:56:22   5878s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:56:22   5878s] (I)       ============  Phase 1c Route ============
[03/22 15:56:22   5878s] (I)       Usage: 327430 = (154726 H, 172704 V) = (7.40% H, 6.16% V) = (2.785e+05um H, 3.109e+05um V)
[03/22 15:56:22   5878s] (I)       
[03/22 15:56:22   5878s] (I)       ============  Phase 1d Route ============
[03/22 15:56:22   5878s] (I)       Usage: 327430 = (154726 H, 172704 V) = (7.40% H, 6.16% V) = (2.785e+05um H, 3.109e+05um V)
[03/22 15:56:22   5878s] (I)       
[03/22 15:56:22   5878s] (I)       ============  Phase 1e Route ============
[03/22 15:56:22   5878s] (I)       Started Phase 1e ( Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Usage: 327430 = (154726 H, 172704 V) = (7.40% H, 6.16% V) = (2.785e+05um H, 3.109e+05um V)
[03/22 15:56:22   5878s] (I)       
[03/22 15:56:22   5878s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.893740e+05um
[03/22 15:56:22   5878s] [NR-eGR] 
[03/22 15:56:22   5878s] (I)       Current Phase 1l[Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5878s] (I)       Running layer assignment with 8 threads
[03/22 15:56:22   5879s] (I)       Finished Phase 1l ( CPU: 0.63 sec, Real: 0.18 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:22   5879s] (I)       ============  Phase 1l Route ============
[03/22 15:56:22   5879s] (I)       
[03/22 15:56:22   5879s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:56:23   5879s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/22 15:56:23   5879s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/22 15:56:23   5879s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[03/22 15:56:23   5879s] [NR-eGR] --------------------------------------------------------------------------------
[03/22 15:56:23   5879s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:23   5879s] [NR-eGR]      M2  (2)       164( 0.16%)         4( 0.00%)         1( 0.00%)   ( 0.16%) 
[03/22 15:56:23   5879s] [NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:23   5879s] [NR-eGR]      M4  (4)        28( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/22 15:56:23   5879s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:23   5879s] [NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:23   5879s] [NR-eGR]      M7  (7)        32( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/22 15:56:23   5879s] [NR-eGR]      M8  (8)        23( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/22 15:56:23   5879s] [NR-eGR] --------------------------------------------------------------------------------
[03/22 15:56:23   5879s] [NR-eGR] Total              254( 0.04%)         4( 0.00%)         1( 0.00%)   ( 0.04%) 
[03/22 15:56:23   5879s] [NR-eGR] 
[03/22 15:56:23   5879s] (I)       Finished Global Routing ( CPU: 0.90 sec, Real: 0.54 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:23   5879s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 15:56:23   5879s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:56:23   5879s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:56:23   5879s] Early Global Route congestion estimation runtime: 1.17 seconds, mem = 3576.0M
[03/22 15:56:23   5879s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.430, REAL:1.172, MEM:3576.0M
[03/22 15:56:23   5879s] OPERPROF: Starting HotSpotCal at level 1, MEM:3576.0M
[03/22 15:56:23   5879s] [hotspot] +------------+---------------+---------------+
[03/22 15:56:23   5879s] [hotspot] |            |   max hotspot | total hotspot |
[03/22 15:56:23   5879s] [hotspot] +------------+---------------+---------------+
[03/22 15:56:23   5879s] [hotspot] | normalized |          0.00 |          0.00 |
[03/22 15:56:23   5879s] [hotspot] +------------+---------------+---------------+
[03/22 15:56:23   5879s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 15:56:23   5879s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 15:56:23   5879s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.019, MEM:3576.0M
[03/22 15:56:23   5879s] Skipped repairing congestion.
[03/22 15:56:23   5879s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3576.0M
[03/22 15:56:23   5879s] Starting Early Global Route wiring: mem = 3576.0M
[03/22 15:56:23   5879s] (I)       ============= track Assignment ============
[03/22 15:56:23   5879s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3576.00 MB )
[03/22 15:56:23   5879s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:23   5879s] (I)       Started Greedy Track Assignment ( Curr Mem: 3576.00 MB )
[03/22 15:56:23   5879s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 15:56:23   5879s] (I)       Running track assignment with 8 threads
[03/22 15:56:23   5879s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:23   5879s] (I)       Run Multi-thread track assignment
[03/22 15:56:23   5880s] (I)       Finished Greedy Track Assignment ( CPU: 0.70 sec, Real: 0.12 sec, Curr Mem: 3576.00 MB )
[03/22 15:56:23   5880s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:23   5880s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140473
[03/22 15:56:23   5880s] [NR-eGR]     M2  (2V) length: 2.370295e+05um, number of vias: 198915
[03/22 15:56:23   5880s] [NR-eGR]     M3  (3H) length: 2.621163e+05um, number of vias: 15282
[03/22 15:56:23   5880s] [NR-eGR]     M4  (4V) length: 8.433654e+04um, number of vias: 5212
[03/22 15:56:23   5880s] [NR-eGR]     M5  (5H) length: 3.768710e+04um, number of vias: 3232
[03/22 15:56:23   5880s] [NR-eGR]     M6  (6V) length: 1.600059e+04um, number of vias: 2125
[03/22 15:56:23   5880s] [NR-eGR]     M7  (7H) length: 8.092000e+03um, number of vias: 2693
[03/22 15:56:23   5880s] [NR-eGR]     M8  (8V) length: 1.004971e+04um, number of vias: 0
[03/22 15:56:23   5880s] [NR-eGR] Total length: 6.553118e+05um, number of vias: 367932
[03/22 15:56:23   5880s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:23   5880s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/22 15:56:23   5880s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:23   5880s] Early Global Route wiring runtime: 0.50 seconds, mem = 3537.0M
[03/22 15:56:23   5880s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.160, REAL:0.505, MEM:3537.0M
[03/22 15:56:23   5880s] End of congRepair (cpu=0:00:02.7, real=0:00:02.0)
[03/22 15:56:23   5880s]     Congestion Repair done. (took cpu=0:00:02.7 real=0:00:01.8)
[03/22 15:56:23   5880s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/22 15:56:23   5880s] OPERPROF: Starting DPlace-Init at level 1, MEM:3537.0M
[03/22 15:56:23   5880s] z: 2, totalTracks: 1
[03/22 15:56:23   5880s] z: 4, totalTracks: 1
[03/22 15:56:23   5880s] z: 6, totalTracks: 1
[03/22 15:56:23   5880s] z: 8, totalTracks: 1
[03/22 15:56:23   5880s] #spOpts: N=65 
[03/22 15:56:23   5880s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3537.0M
[03/22 15:56:23   5880s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3537.0M
[03/22 15:56:23   5880s] Core basic site is core
[03/22 15:56:23   5880s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:56:23   5880s] SiteArray: use 3,846,144 bytes
[03/22 15:56:23   5880s] SiteArray: current memory after site array memory allocation 3540.7M
[03/22 15:56:23   5880s] SiteArray: FP blocked sites are writable
[03/22 15:56:23   5880s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:56:23   5880s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3540.7M
[03/22 15:56:23   5881s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:56:23   5881s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.170, REAL:0.038, MEM:3540.7M
[03/22 15:56:23   5881s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.290, REAL:0.150, MEM:3540.7M
[03/22 15:56:24   5881s] OPERPROF:     Starting CMU at level 3, MEM:3540.7M
[03/22 15:56:24   5881s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.011, MEM:3540.7M
[03/22 15:56:24   5881s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.350, REAL:0.207, MEM:3540.7M
[03/22 15:56:24   5881s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3540.7MB).
[03/22 15:56:24   5881s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.440, REAL:0.298, MEM:3540.7M
[03/22 15:56:24   5881s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.4 real=0:00:04.2)
[03/22 15:56:24   5881s]   Leaving CCOpt scope - extractRC...
[03/22 15:56:24   5881s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/22 15:56:24   5881s] Extraction called for design 'dualcore' of instances=76591 and nets=51574 using extraction engine 'preRoute' .
[03/22 15:56:24   5881s] PreRoute RC Extraction called for design dualcore.
[03/22 15:56:24   5881s] RC Extraction called in multi-corner(2) mode.
[03/22 15:56:24   5881s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 15:56:24   5881s] RCMode: PreRoute
[03/22 15:56:24   5881s]       RC Corner Indexes            0       1   
[03/22 15:56:24   5881s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 15:56:24   5881s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 15:56:24   5881s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 15:56:24   5881s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 15:56:24   5881s] Shrink Factor                : 1.00000
[03/22 15:56:24   5881s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 15:56:24   5881s] Using capacitance table file ...
[03/22 15:56:24   5881s] LayerId::1 widthSet size::4
[03/22 15:56:24   5881s] LayerId::2 widthSet size::4
[03/22 15:56:24   5881s] LayerId::3 widthSet size::4
[03/22 15:56:24   5881s] LayerId::4 widthSet size::4
[03/22 15:56:24   5881s] LayerId::5 widthSet size::4
[03/22 15:56:24   5881s] LayerId::6 widthSet size::4
[03/22 15:56:24   5881s] LayerId::7 widthSet size::4
[03/22 15:56:24   5881s] LayerId::8 widthSet size::4
[03/22 15:56:24   5881s] Updating RC grid for preRoute extraction ...
[03/22 15:56:24   5881s] Initializing multi-corner capacitance tables ... 
[03/22 15:56:24   5881s] Initializing multi-corner resistance tables ...
[03/22 15:56:24   5881s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.243950 ; uaWl: 0.969759 ; uaWlH: 0.201256 ; aWlH: 0.029710 ; Pmax: 0.823800 ; wcR: 0.636400 ; newSi: 0.091600 ; pMod: 82 ; 
[03/22 15:56:24   5881s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3540.664M)
[03/22 15:56:24   5881s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 15:56:24   5881s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/22 15:56:24   5881s]   Not writing Steiner routes to the DB after clustering cong repair call.
[03/22 15:56:24   5881s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/22 15:56:24   5881s] End AAE Lib Interpolated Model. (MEM=3540.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:56:24   5882s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[03/22 15:56:25   5882s]   Clock DAG stats after clustering cong repair call:
[03/22 15:56:25   5882s]     cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
[03/22 15:56:25   5882s]     cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
[03/22 15:56:25   5882s]     cell capacitance : b=0.662pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.663pF
[03/22 15:56:25   5882s]     sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:25   5882s]     wire capacitance : top=0.000pF, trunk=0.798pF, leaf=6.643pF, total=7.441pF
[03/22 15:56:25   5882s]     wire lengths     : top=0.000um, trunk=5070.396um, leaf=38142.918um, total=43213.315um
[03/22 15:56:25   5882s]     hp wire lengths  : top=0.000um, trunk=3217.400um, leaf=9976.700um, total=13194.100um
[03/22 15:56:25   5882s]   Clock DAG net violations after clustering cong repair call: none
[03/22 15:56:25   5882s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/22 15:56:25   5882s]     Trunk : target=0.105ns count=18 avg=0.057ns sd=0.023ns min=0.020ns max=0.091ns {9 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:25   5882s]     Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:25   5882s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[03/22 15:56:25   5882s]      Bufs: CKBD16: 118 CKBD12: 3 
[03/22 15:56:25   5882s]    Logics: CKAN2D1: 1 
[03/22 15:56:25   5882s]   Primary reporting skew groups after clustering cong repair call:
[03/22 15:56:25   5882s]     skew_group clk1/CON: insertion delay [min=0.223, max=0.417, avg=0.242, sd=0.024], skew [0.194 vs 0.057*], 93.9% {0.223, 0.280} (wid=0.034 ws=0.027) (gid=0.399 gs=0.185)
[03/22 15:56:25   5882s]         min path sink: core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/CP
[03/22 15:56:25   5882s]         max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:25   5882s]   Skew group summary after clustering cong repair call:
[03/22 15:56:25   5882s]     skew_group clk1/CON: insertion delay [min=0.223, max=0.417, avg=0.242, sd=0.024], skew [0.194 vs 0.057*], 93.9% {0.223, 0.280} (wid=0.034 ws=0.027) (gid=0.399 gs=0.185)
[03/22 15:56:25   5882s]     skew_group clk2/CON: insertion delay [min=0.283, max=0.310, avg=0.297, sd=0.007], skew [0.026 vs 0.057], 100% {0.283, 0.310} (wid=0.034 ws=0.018) (gid=0.279 gs=0.017)
[03/22 15:56:25   5882s]   CongRepair After Initial Clustering done. (took cpu=0:00:07.1 real=0:00:05.6)
[03/22 15:56:25   5882s]   Stage::Clustering done. (took cpu=0:00:19.2 real=0:00:14.9)
[03/22 15:56:25   5882s]   Stage::DRV Fixing...
[03/22 15:56:25   5882s]   Fixing clock tree slew time and max cap violations...
[03/22 15:56:25   5882s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/22 15:56:25   5882s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/22 15:56:25   5882s]       cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
[03/22 15:56:25   5882s]       cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
[03/22 15:56:25   5882s]       cell capacitance : b=0.662pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.663pF
[03/22 15:56:25   5882s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:25   5882s]       wire capacitance : top=0.000pF, trunk=0.798pF, leaf=6.643pF, total=7.441pF
[03/22 15:56:25   5882s]       wire lengths     : top=0.000um, trunk=5070.396um, leaf=38142.918um, total=43213.315um
[03/22 15:56:25   5882s]       hp wire lengths  : top=0.000um, trunk=3217.400um, leaf=9976.700um, total=13194.100um
[03/22 15:56:25   5882s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/22 15:56:25   5882s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/22 15:56:25   5882s]       Trunk : target=0.105ns count=18 avg=0.057ns sd=0.023ns min=0.020ns max=0.091ns {9 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:25   5882s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:25   5882s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/22 15:56:25   5882s]        Bufs: CKBD16: 118 CKBD12: 3 
[03/22 15:56:25   5882s]      Logics: CKAN2D1: 1 
[03/22 15:56:25   5882s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/22 15:56:25   5882s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
[03/22 15:56:25   5882s]           min path sink: core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/CP
[03/22 15:56:25   5882s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:25   5882s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/22 15:56:25   5882s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
[03/22 15:56:25   5882s]       skew_group clk2/CON: insertion delay [min=0.283, max=0.310], skew [0.026 vs 0.057]
[03/22 15:56:25   5882s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:25   5882s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/22 15:56:25   5882s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/22 15:56:25   5882s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/22 15:56:25   5883s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/22 15:56:25   5883s]       cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
[03/22 15:56:25   5883s]       cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
[03/22 15:56:25   5883s]       cell capacitance : b=0.662pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.663pF
[03/22 15:56:25   5883s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:25   5883s]       wire capacitance : top=0.000pF, trunk=0.798pF, leaf=6.643pF, total=7.441pF
[03/22 15:56:25   5883s]       wire lengths     : top=0.000um, trunk=5070.396um, leaf=38142.918um, total=43213.315um
[03/22 15:56:25   5883s]       hp wire lengths  : top=0.000um, trunk=3217.400um, leaf=9976.700um, total=13194.100um
[03/22 15:56:25   5883s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/22 15:56:25   5883s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/22 15:56:25   5883s]       Trunk : target=0.105ns count=18 avg=0.057ns sd=0.023ns min=0.020ns max=0.091ns {9 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:25   5883s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:25   5883s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/22 15:56:25   5883s]        Bufs: CKBD16: 118 CKBD12: 3 
[03/22 15:56:25   5883s]      Logics: CKAN2D1: 1 
[03/22 15:56:25   5883s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/22 15:56:25   5883s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417, avg=0.242, sd=0.024], skew [0.194 vs 0.057*], 93.9% {0.223, 0.280} (wid=0.034 ws=0.027) (gid=0.399 gs=0.185)
[03/22 15:56:25   5883s]           min path sink: core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/CP
[03/22 15:56:25   5883s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:25   5883s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/22 15:56:25   5883s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417, avg=0.242, sd=0.024], skew [0.194 vs 0.057*], 93.9% {0.223, 0.280} (wid=0.034 ws=0.027) (gid=0.399 gs=0.185)
[03/22 15:56:25   5883s]       skew_group clk2/CON: insertion delay [min=0.283, max=0.310, avg=0.297, sd=0.007], skew [0.026 vs 0.057], 100% {0.283, 0.310} (wid=0.034 ws=0.018) (gid=0.279 gs=0.017)
[03/22 15:56:25   5883s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:25   5883s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/22 15:56:25   5883s]   Stage::DRV Fixing done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/22 15:56:25   5883s]   Stage::Insertion Delay Reduction...
[03/22 15:56:25   5883s]   Removing unnecessary root buffering...
[03/22 15:56:25   5883s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/22 15:56:25   5883s]       cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
[03/22 15:56:25   5883s]       cell areas       : b=1203.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1205.280um^2
[03/22 15:56:25   5883s]       cell capacitance : b=0.657pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.657pF
[03/22 15:56:25   5883s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:25   5883s]       wire capacitance : top=0.000pF, trunk=0.848pF, leaf=6.643pF, total=7.492pF
[03/22 15:56:25   5883s]       wire lengths     : top=0.000um, trunk=5384.796um, leaf=38142.918um, total=43527.715um
[03/22 15:56:25   5883s]       hp wire lengths  : top=0.000um, trunk=3464.000um, leaf=9976.700um, total=13440.700um
[03/22 15:56:25   5883s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/22 15:56:25   5883s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/22 15:56:25   5883s]       Trunk : target=0.105ns count=17 avg=0.062ns sd=0.022ns min=0.021ns max=0.094ns {7 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:25   5883s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:25   5883s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/22 15:56:25   5883s]        Bufs: CKBD16: 117 CKBD12: 3 
[03/22 15:56:25   5883s]      Logics: CKAN2D1: 1 
[03/22 15:56:25   5883s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/22 15:56:25   5883s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
[03/22 15:56:25   5883s]           min path sink: core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/CP
[03/22 15:56:25   5883s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:25   5883s]     Skew group summary after 'Removing unnecessary root buffering':
[03/22 15:56:25   5883s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
[03/22 15:56:25   5883s]       skew_group clk2/CON: insertion delay [min=0.229, max=0.289], skew [0.060 vs 0.057*]
[03/22 15:56:25   5883s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:25   5883s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/22 15:56:25   5883s]   Removing unconstrained drivers...
[03/22 15:56:26   5883s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/22 15:56:26   5883s]       cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
[03/22 15:56:26   5883s]       cell areas       : b=1203.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1205.280um^2
[03/22 15:56:26   5883s]       cell capacitance : b=0.657pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.657pF
[03/22 15:56:26   5883s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:26   5883s]       wire capacitance : top=0.000pF, trunk=0.848pF, leaf=6.643pF, total=7.492pF
[03/22 15:56:26   5883s]       wire lengths     : top=0.000um, trunk=5384.796um, leaf=38142.918um, total=43527.715um
[03/22 15:56:26   5883s]       hp wire lengths  : top=0.000um, trunk=3464.000um, leaf=9976.700um, total=13440.700um
[03/22 15:56:26   5883s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/22 15:56:26   5883s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/22 15:56:26   5883s]       Trunk : target=0.105ns count=17 avg=0.062ns sd=0.022ns min=0.021ns max=0.094ns {7 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:26   5883s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:26   5883s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/22 15:56:26   5883s]        Bufs: CKBD16: 117 CKBD12: 3 
[03/22 15:56:26   5883s]      Logics: CKAN2D1: 1 
[03/22 15:56:26   5883s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/22 15:56:26   5883s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
[03/22 15:56:26   5883s]           min path sink: core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/CP
[03/22 15:56:26   5883s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:26   5883s]     Skew group summary after 'Removing unconstrained drivers':
[03/22 15:56:26   5883s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
[03/22 15:56:26   5883s]       skew_group clk2/CON: insertion delay [min=0.229, max=0.289], skew [0.060 vs 0.057*]
[03/22 15:56:26   5883s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:26   5883s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/22 15:56:26   5883s]   Checking for inverting clock gates...
[03/22 15:56:26   5883s]   Checking for inverting clock gates done.
[03/22 15:56:26   5883s]   Reducing insertion delay 1...
[03/22 15:56:26   5883s]     Accumulated time to calculate placeable region: 0
[03/22 15:56:26   5883s]     Accumulated time to calculate placeable region: 0
[03/22 15:56:26   5883s]     Accumulated time to calculate placeable region: 0
[03/22 15:56:26   5883s]     Accumulated time to calculate placeable region: 0
[03/22 15:56:26   5883s]     Accumulated time to calculate placeable region: 0
[03/22 15:56:26   5883s]     Accumulated time to calculate placeable region: 0
[03/22 15:56:26   5883s]     Accumulated time to calculate placeable region: 0
[03/22 15:56:26   5883s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/22 15:56:26   5883s]       cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
[03/22 15:56:26   5883s]       cell areas       : b=1203.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1205.280um^2
[03/22 15:56:26   5883s]       cell capacitance : b=0.657pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.657pF
[03/22 15:56:26   5883s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:26   5883s]       wire capacitance : top=0.000pF, trunk=0.848pF, leaf=6.643pF, total=7.492pF
[03/22 15:56:26   5883s]       wire lengths     : top=0.000um, trunk=5384.796um, leaf=38142.918um, total=43527.715um
[03/22 15:56:26   5883s]       hp wire lengths  : top=0.000um, trunk=3464.000um, leaf=9976.700um, total=13440.700um
[03/22 15:56:26   5883s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/22 15:56:26   5883s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/22 15:56:26   5883s]       Trunk : target=0.105ns count=17 avg=0.062ns sd=0.022ns min=0.021ns max=0.094ns {7 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:26   5883s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:26   5883s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/22 15:56:26   5883s]        Bufs: CKBD16: 117 CKBD12: 3 
[03/22 15:56:26   5883s]      Logics: CKAN2D1: 1 
[03/22 15:56:26   5883s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/22 15:56:26   5883s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
[03/22 15:56:26   5883s]           min path sink: core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/CP
[03/22 15:56:26   5883s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:26   5883s]     Skew group summary after 'Reducing insertion delay 1':
[03/22 15:56:26   5883s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
[03/22 15:56:26   5883s]       skew_group clk2/CON: insertion delay [min=0.229, max=0.289], skew [0.060 vs 0.057*]
[03/22 15:56:26   5883s]     Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:26   5883s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/22 15:56:26   5883s]   Removing longest path buffering...
[03/22 15:56:26   5884s]     Clock DAG stats after 'Removing longest path buffering':
[03/22 15:56:26   5884s]       cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
[03/22 15:56:26   5884s]       cell areas       : b=1203.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1205.280um^2
[03/22 15:56:26   5884s]       cell capacitance : b=0.657pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.657pF
[03/22 15:56:26   5884s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:26   5884s]       wire capacitance : top=0.000pF, trunk=0.848pF, leaf=6.643pF, total=7.492pF
[03/22 15:56:26   5884s]       wire lengths     : top=0.000um, trunk=5384.796um, leaf=38142.918um, total=43527.715um
[03/22 15:56:26   5884s]       hp wire lengths  : top=0.000um, trunk=3464.000um, leaf=9976.700um, total=13440.700um
[03/22 15:56:26   5884s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/22 15:56:26   5884s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/22 15:56:26   5884s]       Trunk : target=0.105ns count=17 avg=0.062ns sd=0.022ns min=0.021ns max=0.094ns {7 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:26   5884s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:26   5884s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/22 15:56:26   5884s]        Bufs: CKBD16: 117 CKBD12: 3 
[03/22 15:56:26   5884s]      Logics: CKAN2D1: 1 
[03/22 15:56:26   5884s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/22 15:56:26   5884s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
[03/22 15:56:26   5884s]           min path sink: core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/CP
[03/22 15:56:26   5884s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:26   5884s]     Skew group summary after 'Removing longest path buffering':
[03/22 15:56:26   5884s]       skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
[03/22 15:56:26   5884s]       skew_group clk2/CON: insertion delay [min=0.229, max=0.289], skew [0.060 vs 0.057*]
[03/22 15:56:26   5884s]     Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:26   5884s]   Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/22 15:56:26   5884s]   Reducing insertion delay 2...
[03/22 15:56:29   5886s]     Path optimization required 970 stage delay updates 
[03/22 15:56:29   5887s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/22 15:56:29   5887s]       cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
[03/22 15:56:29   5887s]       cell areas       : b=1196.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1198.440um^2
[03/22 15:56:29   5887s]       cell capacitance : b=0.653pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.654pF
[03/22 15:56:29   5887s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:29   5887s]       wire capacitance : top=0.000pF, trunk=0.792pF, leaf=6.641pF, total=7.433pF
[03/22 15:56:29   5887s]       wire lengths     : top=0.000um, trunk=5041.396um, leaf=38129.223um, total=43170.620um
[03/22 15:56:29   5887s]       hp wire lengths  : top=0.000um, trunk=3171.400um, leaf=9992.300um, total=13163.700um
[03/22 15:56:29   5887s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/22 15:56:29   5887s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/22 15:56:29   5887s]       Trunk : target=0.105ns count=17 avg=0.058ns sd=0.019ns min=0.028ns max=0.091ns {9 <= 0.063ns, 7 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:29   5887s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:29   5887s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/22 15:56:29   5887s]        Bufs: CKBD16: 116 CKBD12: 3 CKBD4: 1 
[03/22 15:56:29   5887s]      Logics: CKAN2D1: 1 
[03/22 15:56:29   5887s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[03/22 15:56:29   5887s]       skew_group clk1/CON: insertion delay [min=0.222, max=0.399, avg=0.240, sd=0.020], skew [0.176 vs 0.057*], 93.9% {0.222, 0.279} (wid=0.034 ws=0.027) (gid=0.381 gs=0.168)
[03/22 15:56:29   5887s]           min path sink: core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/CP
[03/22 15:56:29   5887s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:29   5887s]     Skew group summary after 'Reducing insertion delay 2':
[03/22 15:56:29   5887s]       skew_group clk1/CON: insertion delay [min=0.222, max=0.399, avg=0.240, sd=0.020], skew [0.176 vs 0.057*], 93.9% {0.222, 0.279} (wid=0.034 ws=0.027) (gid=0.381 gs=0.168)
[03/22 15:56:29   5887s]       skew_group clk2/CON: insertion delay [min=0.231, max=0.263, avg=0.251, sd=0.008], skew [0.031 vs 0.057], 100% {0.231, 0.263} (wid=0.040 ws=0.020) (gid=0.229 gs=0.018)
[03/22 15:56:29   5887s]     Legalizer API calls during this step: 463 succeeded with high effort: 463 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:29   5887s]   Reducing insertion delay 2 done. (took cpu=0:00:02.9 real=0:00:03.0)
[03/22 15:56:29   5887s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:03.9 real=0:00:03.9)
[03/22 15:56:29   5887s]   CCOpt::Phase::Construction done. (took cpu=0:00:23.6 real=0:00:19.3)
[03/22 15:56:29   5887s]   CCOpt::Phase::Implementation...
[03/22 15:56:29   5887s]   Stage::Reducing Power...
[03/22 15:56:29   5887s]   Improving clock tree routing...
[03/22 15:56:29   5887s]     Iteration 1...
[03/22 15:56:29   5887s]     Iteration 1 done.
[03/22 15:56:29   5887s]     Clock DAG stats after 'Improving clock tree routing':
[03/22 15:56:29   5887s]       cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
[03/22 15:56:29   5887s]       cell areas       : b=1196.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1198.440um^2
[03/22 15:56:29   5887s]       cell capacitance : b=0.653pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.654pF
[03/22 15:56:29   5887s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:29   5887s]       wire capacitance : top=0.000pF, trunk=0.775pF, leaf=6.641pF, total=7.416pF
[03/22 15:56:29   5887s]       wire lengths     : top=0.000um, trunk=4938.597um, leaf=38129.223um, total=43067.820um
[03/22 15:56:29   5887s]       hp wire lengths  : top=0.000um, trunk=3155.400um, leaf=9992.300um, total=13147.700um
[03/22 15:56:29   5887s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/22 15:56:29   5887s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/22 15:56:29   5887s]       Trunk : target=0.105ns count=17 avg=0.057ns sd=0.021ns min=0.016ns max=0.091ns {9 <= 0.063ns, 7 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:29   5887s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:29   5887s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/22 15:56:29   5887s]        Bufs: CKBD16: 116 CKBD12: 3 CKBD4: 1 
[03/22 15:56:29   5887s]      Logics: CKAN2D1: 1 
[03/22 15:56:29   5887s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/22 15:56:29   5887s]       skew_group clk1/CON: insertion delay [min=0.222, max=0.399], skew [0.176 vs 0.057*]
[03/22 15:56:29   5887s]           min path sink: core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/CP
[03/22 15:56:29   5887s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:29   5887s]     Skew group summary after 'Improving clock tree routing':
[03/22 15:56:29   5887s]       skew_group clk1/CON: insertion delay [min=0.222, max=0.399], skew [0.176 vs 0.057*]
[03/22 15:56:29   5887s]       skew_group clk2/CON: insertion delay [min=0.221, max=0.256], skew [0.035 vs 0.057]
[03/22 15:56:29   5887s]     Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:29   5887s]   Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/22 15:56:29   5887s]   Reducing clock tree power 1...
[03/22 15:56:29   5887s]     Resizing gates: ...20% ...40% ...60% Legalizing clock trees...
[03/22 15:56:30   5889s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/22 15:56:30   5889s]     ...80% ...100% 
[03/22 15:56:30   5889s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/22 15:56:30   5889s]       cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
[03/22 15:56:30   5889s]       cell areas       : b=1173.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1175.400um^2
[03/22 15:56:30   5889s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:30   5889s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:30   5889s]       wire capacitance : top=0.000pF, trunk=0.775pF, leaf=6.641pF, total=7.416pF
[03/22 15:56:30   5889s]       wire lengths     : top=0.000um, trunk=4937.797um, leaf=38129.223um, total=43067.020um
[03/22 15:56:30   5889s]       hp wire lengths  : top=0.000um, trunk=3155.400um, leaf=9992.300um, total=13147.700um
[03/22 15:56:30   5889s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/22 15:56:30   5889s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/22 15:56:30   5889s]       Trunk : target=0.105ns count=17 avg=0.066ns sd=0.024ns min=0.015ns max=0.092ns {5 <= 0.063ns, 9 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:30   5889s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:30   5889s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/22 15:56:30   5889s]        Bufs: CKBD16: 109 CKBD12: 7 CKBD8: 2 CKBD6: 1 CKBD4: 1 
[03/22 15:56:30   5889s]      Logics: CKAN2D1: 1 
[03/22 15:56:30   5889s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/22 15:56:30   5889s]       skew_group clk1/CON: insertion delay [min=0.262, max=0.394], skew [0.132 vs 0.057*]
[03/22 15:56:30   5889s]           min path sink: core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/CP
[03/22 15:56:30   5889s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:30   5889s]     Skew group summary after 'Reducing clock tree power 1':
[03/22 15:56:30   5889s]       skew_group clk1/CON: insertion delay [min=0.262, max=0.394], skew [0.132 vs 0.057*]
[03/22 15:56:30   5889s]       skew_group clk2/CON: insertion delay [min=0.249, max=0.273], skew [0.024 vs 0.057]
[03/22 15:56:30   5889s]     Legalizer API calls during this step: 263 succeeded with high effort: 263 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:30   5889s]   Reducing clock tree power 1 done. (took cpu=0:00:02.1 real=0:00:00.7)
[03/22 15:56:30   5889s]   Reducing clock tree power 2...
[03/22 15:56:32   5891s]     Path optimization required 490 stage delay updates 
[03/22 15:56:32   5891s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/22 15:56:32   5891s]       cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
[03/22 15:56:32   5891s]       cell areas       : b=1168.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1171.080um^2
[03/22 15:56:32   5891s]       cell capacitance : b=0.639pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.640pF
[03/22 15:56:32   5891s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:32   5891s]       wire capacitance : top=0.000pF, trunk=0.798pF, leaf=6.643pF, total=7.441pF
[03/22 15:56:32   5891s]       wire lengths     : top=0.000um, trunk=5091.297um, leaf=38144.223um, total=43235.520um
[03/22 15:56:32   5891s]       hp wire lengths  : top=0.000um, trunk=3266.400um, leaf=10000.000um, total=13266.400um
[03/22 15:56:32   5891s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/22 15:56:32   5891s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/22 15:56:32   5891s]       Trunk : target=0.105ns count=17 avg=0.069ns sd=0.026ns min=0.015ns max=0.105ns {5 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:32   5891s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:32   5891s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/22 15:56:32   5891s]        Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 
[03/22 15:56:32   5891s]      Logics: CKAN2D1: 1 
[03/22 15:56:32   5891s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/22 15:56:32   5891s]       skew_group clk1/CON: insertion delay [min=0.288, max=0.394, avg=0.298, sd=0.010], skew [0.106 vs 0.057*], 99.3% {0.288, 0.345} (wid=0.029 ws=0.019) (gid=0.376 gs=0.105)
[03/22 15:56:32   5891s]           min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/CP
[03/22 15:56:32   5891s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:32   5891s]     Skew group summary after 'Reducing clock tree power 2':
[03/22 15:56:32   5891s]       skew_group clk1/CON: insertion delay [min=0.288, max=0.394, avg=0.298, sd=0.010], skew [0.106 vs 0.057*], 99.3% {0.288, 0.345} (wid=0.029 ws=0.019) (gid=0.376 gs=0.105)
[03/22 15:56:32   5891s]       skew_group clk2/CON: insertion delay [min=0.249, max=0.273, avg=0.262, sd=0.005], skew [0.024 vs 0.057], 100% {0.249, 0.273} (wid=0.037 ws=0.028) (gid=0.250 gs=0.025)
[03/22 15:56:32   5891s]     Legalizer API calls during this step: 231 succeeded with high effort: 231 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:32   5891s]   Reducing clock tree power 2 done. (took cpu=0:00:02.3 real=0:00:02.3)
[03/22 15:56:33   5891s]   Stage::Reducing Power done. (took cpu=0:00:04.7 real=0:00:03.3)
[03/22 15:56:33   5891s]   Stage::Balancing...
[03/22 15:56:33   5891s]   Approximately balancing fragments step...
[03/22 15:56:33   5891s]     Resolve constraints - Approximately balancing fragments...
[03/22 15:56:33   5891s]     Resolving skew group constraints...
[03/22 15:56:33   5892s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 48 variables and 128 constraints; tolerance 1
[03/22 15:56:34   5892s]     Resolving skew group constraints done.
[03/22 15:56:34   5892s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.1 real=0:00:01.1)
[03/22 15:56:34   5892s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/22 15:56:34   5893s]     Trial balancer estimated the amount of delay to be added in balancing: 0.078ns
[03/22 15:56:34   5893s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.4)
[03/22 15:56:34   5893s]     Approximately balancing fragments...
[03/22 15:56:34   5893s]       Moving gates to improve sub-tree skew...
[03/22 15:56:34   5893s]         Tried: 124 Succeeded: 0
[03/22 15:56:34   5893s]         Topology Tried: 0 Succeeded: 0
[03/22 15:56:34   5893s]         0 Succeeded with SS ratio
[03/22 15:56:34   5893s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/22 15:56:34   5893s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/22 15:56:34   5893s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/22 15:56:34   5893s]           cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
[03/22 15:56:34   5893s]           cell areas       : b=1168.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1171.080um^2
[03/22 15:56:34   5893s]           cell capacitance : b=0.639pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.640pF
[03/22 15:56:34   5893s]           sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:34   5893s]           wire capacitance : top=0.000pF, trunk=0.798pF, leaf=6.643pF, total=7.441pF
[03/22 15:56:34   5893s]           wire lengths     : top=0.000um, trunk=5091.297um, leaf=38144.223um, total=43235.520um
[03/22 15:56:34   5893s]           hp wire lengths  : top=0.000um, trunk=3266.400um, leaf=10000.000um, total=13266.400um
[03/22 15:56:34   5893s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/22 15:56:34   5893s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/22 15:56:34   5893s]           Trunk : target=0.105ns count=17 avg=0.069ns sd=0.026ns min=0.015ns max=0.105ns {5 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:34   5893s]           Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:34   5893s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/22 15:56:34   5893s]            Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 
[03/22 15:56:34   5893s]          Logics: CKAN2D1: 1 
[03/22 15:56:34   5893s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:34   5893s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/22 15:56:34   5893s]       Approximately balancing fragments bottom up...
[03/22 15:56:34   5893s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/22 15:56:35   5894s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/22 15:56:35   5894s]           cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
[03/22 15:56:35   5894s]           cell areas       : b=1170.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.520um^2
[03/22 15:56:35   5894s]           cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
[03/22 15:56:35   5894s]           sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:35   5894s]           wire capacitance : top=0.000pF, trunk=0.798pF, leaf=6.643pF, total=7.442pF
[03/22 15:56:35   5894s]           wire lengths     : top=0.000um, trunk=5095.698um, leaf=38144.223um, total=43239.921um
[03/22 15:56:35   5894s]           hp wire lengths  : top=0.000um, trunk=3270.200um, leaf=10000.000um, total=13270.200um
[03/22 15:56:35   5894s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/22 15:56:35   5894s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/22 15:56:35   5894s]           Trunk : target=0.105ns count=18 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:35   5894s]           Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:35   5894s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/22 15:56:35   5894s]            Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 
[03/22 15:56:35   5894s]          Logics: CKAN2D1: 1 
[03/22 15:56:35   5894s]         Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:35   5894s]       Approximately balancing fragments bottom up done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/22 15:56:35   5894s]       Approximately balancing fragments, wire and cell delays...
[03/22 15:56:35   5894s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/22 15:56:35   5894s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/22 15:56:35   5894s]           cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:35   5894s]           cell areas       : b=1171.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.960um^2
[03/22 15:56:35   5894s]           cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:35   5894s]           sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:35   5894s]           wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:35   5894s]           wire lengths     : top=0.000um, trunk=5099.297um, leaf=38144.223um, total=43243.521um
[03/22 15:56:35   5894s]           hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:35   5894s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/22 15:56:35   5894s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/22 15:56:35   5894s]           Trunk : target=0.105ns count=19 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:35   5894s]           Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:35   5894s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/22 15:56:35   5894s]            Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
[03/22 15:56:35   5894s]          Logics: CKAN2D1: 1 
[03/22 15:56:35   5894s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/22 15:56:35   5894s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[03/22 15:56:36   5894s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[03/22 15:56:36   5894s]           cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:36   5894s]           cell areas       : b=1171.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.960um^2
[03/22 15:56:36   5894s]           cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:36   5894s]           sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:36   5894s]           wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:36   5894s]           wire lengths     : top=0.000um, trunk=5099.297um, leaf=38144.223um, total=43243.521um
[03/22 15:56:36   5894s]           hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:36   5894s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[03/22 15:56:36   5894s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[03/22 15:56:36   5894s]           Trunk : target=0.105ns count=19 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:36   5894s]           Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:36   5894s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[03/22 15:56:36   5894s]            Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
[03/22 15:56:36   5894s]          Logics: CKAN2D1: 1 
[03/22 15:56:36   5894s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[03/22 15:56:36   5894s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.3 real=0:00:00.4)
[03/22 15:56:36   5894s]     Approximately balancing fragments done.
[03/22 15:56:36   5894s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/22 15:56:36   5894s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:36   5894s]       cell areas       : b=1171.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.960um^2
[03/22 15:56:36   5894s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:36   5894s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:36   5894s]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:36   5894s]       wire lengths     : top=0.000um, trunk=5099.297um, leaf=38144.223um, total=43243.521um
[03/22 15:56:36   5894s]       hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:36   5894s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/22 15:56:36   5894s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/22 15:56:36   5894s]       Trunk : target=0.105ns count=19 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:36   5894s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:36   5894s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/22 15:56:36   5894s]        Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
[03/22 15:56:36   5894s]      Logics: CKAN2D1: 1 
[03/22 15:56:36   5894s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:36   5894s]   Approximately balancing fragments step done. (took cpu=0:00:03.1 real=0:00:03.1)
[03/22 15:56:36   5895s]   Clock DAG stats after Approximately balancing fragments:
[03/22 15:56:36   5895s]     cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:36   5895s]     cell areas       : b=1171.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.960um^2
[03/22 15:56:36   5895s]     cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:36   5895s]     sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:36   5895s]     wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:36   5895s]     wire lengths     : top=0.000um, trunk=5099.297um, leaf=38144.223um, total=43243.521um
[03/22 15:56:36   5895s]     hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:36   5895s]   Clock DAG net violations after Approximately balancing fragments: none
[03/22 15:56:36   5895s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/22 15:56:36   5895s]     Trunk : target=0.105ns count=19 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:36   5895s]     Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:36   5895s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/22 15:56:36   5895s]      Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
[03/22 15:56:36   5895s]    Logics: CKAN2D1: 1 
[03/22 15:56:36   5895s]   Primary reporting skew groups after Approximately balancing fragments:
[03/22 15:56:36   5895s]     skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
[03/22 15:56:36   5895s]         min path sink: normalizer_inst/div_out_1_reg_0__5_/CP
[03/22 15:56:36   5895s]         max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:36   5895s]   Skew group summary after Approximately balancing fragments:
[03/22 15:56:36   5895s]     skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
[03/22 15:56:36   5895s]     skew_group clk2/CON: insertion delay [min=0.249, max=0.273], skew [0.024 vs 0.057]
[03/22 15:56:36   5895s]   Improving fragments clock skew...
[03/22 15:56:36   5895s]     Clock DAG stats after 'Improving fragments clock skew':
[03/22 15:56:36   5895s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:36   5895s]       cell areas       : b=1171.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.960um^2
[03/22 15:56:36   5895s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:36   5895s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:36   5895s]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:36   5895s]       wire lengths     : top=0.000um, trunk=5099.297um, leaf=38144.223um, total=43243.521um
[03/22 15:56:36   5895s]       hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:36   5895s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/22 15:56:36   5895s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/22 15:56:36   5895s]       Trunk : target=0.105ns count=19 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:36   5895s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:36   5895s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/22 15:56:36   5895s]        Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
[03/22 15:56:36   5895s]      Logics: CKAN2D1: 1 
[03/22 15:56:36   5895s]     Primary reporting skew groups after 'Improving fragments clock skew':
[03/22 15:56:36   5895s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
[03/22 15:56:36   5895s]           min path sink: normalizer_inst/div_out_1_reg_0__5_/CP
[03/22 15:56:36   5895s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:36   5895s]     Skew group summary after 'Improving fragments clock skew':
[03/22 15:56:36   5895s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
[03/22 15:56:36   5895s]       skew_group clk2/CON: insertion delay [min=0.249, max=0.273], skew [0.024 vs 0.057]
[03/22 15:56:36   5895s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:36   5895s]   Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/22 15:56:36   5895s]   Approximately balancing step...
[03/22 15:56:36   5895s]     Resolve constraints - Approximately balancing...
[03/22 15:56:36   5895s]     Resolving skew group constraints...
[03/22 15:56:37   5895s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 48 variables and 128 constraints; tolerance 1
[03/22 15:56:37   5896s]     Resolving skew group constraints done.
[03/22 15:56:37   5896s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/22 15:56:37   5896s]     Approximately balancing...
[03/22 15:56:37   5896s]       Approximately balancing, wire and cell delays...
[03/22 15:56:37   5896s]       Approximately balancing, wire and cell delays, iteration 1...
[03/22 15:56:37   5896s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/22 15:56:37   5896s]           cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:37   5896s]           cell areas       : b=1171.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.960um^2
[03/22 15:56:37   5896s]           cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:37   5896s]           sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:37   5896s]           wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:37   5896s]           wire lengths     : top=0.000um, trunk=5099.297um, leaf=38144.223um, total=43243.521um
[03/22 15:56:37   5896s]           hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:37   5896s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/22 15:56:37   5896s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/22 15:56:37   5896s]           Trunk : target=0.105ns count=19 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:37   5896s]           Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:37   5896s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/22 15:56:37   5896s]            Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
[03/22 15:56:37   5896s]          Logics: CKAN2D1: 1 
[03/22 15:56:37   5896s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/22 15:56:37   5896s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/22 15:56:37   5896s]     Approximately balancing done.
[03/22 15:56:37   5896s]     Clock DAG stats after 'Approximately balancing step':
[03/22 15:56:37   5896s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:37   5896s]       cell areas       : b=1171.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.960um^2
[03/22 15:56:37   5896s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:37   5896s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:37   5896s]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:37   5896s]       wire lengths     : top=0.000um, trunk=5099.297um, leaf=38144.223um, total=43243.521um
[03/22 15:56:37   5896s]       hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:37   5896s]     Clock DAG net violations after 'Approximately balancing step': none
[03/22 15:56:37   5896s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/22 15:56:37   5896s]       Trunk : target=0.105ns count=19 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:37   5896s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:37   5896s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/22 15:56:37   5896s]        Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
[03/22 15:56:37   5896s]      Logics: CKAN2D1: 1 
[03/22 15:56:37   5896s]     Primary reporting skew groups after 'Approximately balancing step':
[03/22 15:56:37   5896s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
[03/22 15:56:37   5896s]           min path sink: normalizer_inst/div_out_1_reg_0__5_/CP
[03/22 15:56:37   5896s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:37   5896s]     Skew group summary after 'Approximately balancing step':
[03/22 15:56:37   5896s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
[03/22 15:56:37   5896s]       skew_group clk2/CON: insertion delay [min=0.249, max=0.273], skew [0.024 vs 0.057]
[03/22 15:56:37   5896s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:37   5896s]   Approximately balancing step done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/22 15:56:37   5896s]   Fixing clock tree overload...
[03/22 15:56:37   5896s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/22 15:56:37   5896s]     Clock DAG stats after 'Fixing clock tree overload':
[03/22 15:56:37   5896s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:37   5896s]       cell areas       : b=1171.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.960um^2
[03/22 15:56:37   5896s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:37   5896s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:37   5896s]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:37   5896s]       wire lengths     : top=0.000um, trunk=5099.297um, leaf=38144.223um, total=43243.521um
[03/22 15:56:37   5896s]       hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:37   5896s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/22 15:56:37   5896s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/22 15:56:37   5896s]       Trunk : target=0.105ns count=19 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:37   5896s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:37   5896s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/22 15:56:37   5896s]        Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
[03/22 15:56:37   5896s]      Logics: CKAN2D1: 1 
[03/22 15:56:37   5896s]     Primary reporting skew groups after 'Fixing clock tree overload':
[03/22 15:56:37   5896s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
[03/22 15:56:37   5896s]           min path sink: normalizer_inst/div_out_1_reg_0__5_/CP
[03/22 15:56:37   5896s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:37   5896s]     Skew group summary after 'Fixing clock tree overload':
[03/22 15:56:37   5896s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
[03/22 15:56:37   5896s]       skew_group clk2/CON: insertion delay [min=0.249, max=0.273], skew [0.024 vs 0.057]
[03/22 15:56:37   5896s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:37   5896s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.2)
[03/22 15:56:37   5896s]   Approximately balancing paths...
[03/22 15:56:37   5896s]     Added 0 buffers.
[03/22 15:56:37   5896s]     Clock DAG stats after 'Approximately balancing paths':
[03/22 15:56:37   5896s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:37   5896s]       cell areas       : b=1171.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.960um^2
[03/22 15:56:37   5896s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:37   5896s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:37   5896s]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:37   5896s]       wire lengths     : top=0.000um, trunk=5099.297um, leaf=38144.223um, total=43243.521um
[03/22 15:56:37   5896s]       hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:37   5896s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/22 15:56:37   5896s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/22 15:56:37   5896s]       Trunk : target=0.105ns count=19 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:37   5896s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:37   5896s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/22 15:56:37   5896s]        Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
[03/22 15:56:37   5896s]      Logics: CKAN2D1: 1 
[03/22 15:56:37   5896s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/22 15:56:37   5896s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389, avg=0.375, sd=0.004], skew [0.034 vs 0.057], 100% {0.355, 0.389} (wid=0.029 ws=0.019) (gid=0.372 gs=0.036)
[03/22 15:56:37   5896s]           min path sink: normalizer_inst/div_out_1_reg_0__5_/CP
[03/22 15:56:37   5896s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:37   5896s]     Skew group summary after 'Approximately balancing paths':
[03/22 15:56:37   5896s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389, avg=0.375, sd=0.004], skew [0.034 vs 0.057], 100% {0.355, 0.389} (wid=0.029 ws=0.019) (gid=0.372 gs=0.036)
[03/22 15:56:37   5896s]       skew_group clk2/CON: insertion delay [min=0.249, max=0.273, avg=0.262, sd=0.005], skew [0.024 vs 0.057], 100% {0.249, 0.273} (wid=0.037 ws=0.028) (gid=0.250 gs=0.025)
[03/22 15:56:38   5896s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:38   5896s]   Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/22 15:56:38   5896s]   Stage::Balancing done. (took cpu=0:00:04.8 real=0:00:05.0)
[03/22 15:56:38   5896s]   Stage::Polishing...
[03/22 15:56:38   5896s]   Merging balancing drivers for power...
[03/22 15:56:38   5896s]     Clock tree timing engine global stage delay update for WC:setup.late...
[03/22 15:56:38   5897s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
[03/22 15:56:38   5897s]     Tried: 126 Succeeded: 0
[03/22 15:56:38   5897s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/22 15:56:38   5897s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:38   5897s]       cell areas       : b=1171.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.960um^2
[03/22 15:56:38   5897s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:38   5897s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:38   5897s]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:38   5897s]       wire lengths     : top=0.000um, trunk=5099.297um, leaf=38144.223um, total=43243.521um
[03/22 15:56:38   5897s]       hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:38   5897s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/22 15:56:38   5897s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/22 15:56:38   5897s]       Trunk : target=0.105ns count=19 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:38   5897s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:38   5897s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/22 15:56:38   5897s]        Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
[03/22 15:56:38   5897s]      Logics: CKAN2D1: 1 
[03/22 15:56:38   5897s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/22 15:56:38   5897s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
[03/22 15:56:38   5897s]           min path sink: normalizer_inst/div_out_1_reg_0__5_/CP
[03/22 15:56:38   5897s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:38   5897s]     Skew group summary after 'Merging balancing drivers for power':
[03/22 15:56:38   5897s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
[03/22 15:56:38   5897s]       skew_group clk2/CON: insertion delay [min=0.250, max=0.273], skew [0.023 vs 0.057]
[03/22 15:56:38   5897s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:38   5897s]   Merging balancing drivers for power done. (took cpu=0:00:00.7 real=0:00:00.4)
[03/22 15:56:38   5897s]   Checking for inverting clock gates...
[03/22 15:56:38   5897s]   Checking for inverting clock gates done.
[03/22 15:56:38   5897s]   Improving clock skew...
[03/22 15:56:38   5897s]     Clock DAG stats after 'Improving clock skew':
[03/22 15:56:38   5897s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:38   5897s]       cell areas       : b=1171.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.960um^2
[03/22 15:56:38   5897s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
[03/22 15:56:38   5897s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:38   5897s]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:38   5897s]       wire lengths     : top=0.000um, trunk=5099.297um, leaf=38144.223um, total=43243.521um
[03/22 15:56:38   5897s]       hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:38   5897s]     Clock DAG net violations after 'Improving clock skew': none
[03/22 15:56:38   5897s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/22 15:56:38   5897s]       Trunk : target=0.105ns count=19 avg=0.068ns sd=0.026ns min=0.015ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:38   5897s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:38   5897s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/22 15:56:38   5897s]        Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
[03/22 15:56:38   5897s]      Logics: CKAN2D1: 1 
[03/22 15:56:38   5897s]     Primary reporting skew groups after 'Improving clock skew':
[03/22 15:56:38   5897s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389, avg=0.374, sd=0.004], skew [0.034 vs 0.057], 100% {0.355, 0.389} (wid=0.029 ws=0.019) (gid=0.372 gs=0.037)
[03/22 15:56:38   5897s]           min path sink: normalizer_inst/div_out_1_reg_0__5_/CP
[03/22 15:56:38   5897s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:38   5897s]     Skew group summary after 'Improving clock skew':
[03/22 15:56:38   5897s]       skew_group clk1/CON: insertion delay [min=0.355, max=0.389, avg=0.374, sd=0.004], skew [0.034 vs 0.057], 100% {0.355, 0.389} (wid=0.029 ws=0.019) (gid=0.372 gs=0.037)
[03/22 15:56:38   5897s]       skew_group clk2/CON: insertion delay [min=0.250, max=0.273, avg=0.262, sd=0.005], skew [0.023 vs 0.057], 100% {0.250, 0.273} (wid=0.037 ws=0.028) (gid=0.251 gs=0.026)
[03/22 15:56:38   5897s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:38   5897s]   Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/22 15:56:38   5897s]   Reducing clock tree power 3...
[03/22 15:56:38   5897s]     Initial gate capacitance is (rise=9.619pF fall=9.590pF).
[03/22 15:56:38   5897s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/22 15:56:39   5899s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/22 15:56:39   5899s]     100% 
[03/22 15:56:39   5899s]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/22 15:56:39   5899s]     Iteration 1: gate capacitance is (rise=9.617pF fall=9.588pF).
[03/22 15:56:39   5899s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/22 15:56:39   5899s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:39   5899s]       cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:56:39   5899s]       cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:56:39   5899s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:39   5899s]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:39   5899s]       wire lengths     : top=0.000um, trunk=5100.297um, leaf=38144.223um, total=43244.521um
[03/22 15:56:39   5899s]       hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:39   5899s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/22 15:56:39   5899s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/22 15:56:39   5899s]       Trunk : target=0.105ns count=19 avg=0.070ns sd=0.025ns min=0.015ns max=0.105ns {5 <= 0.063ns, 8 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:39   5899s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:39   5899s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/22 15:56:39   5899s]        Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:56:39   5899s]      Logics: CKAN2D1: 1 
[03/22 15:56:39   5899s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/22 15:56:39   5899s]       skew_group clk1/CON: insertion delay [min=0.367, max=0.407, avg=0.376, sd=0.008], skew [0.040 vs 0.057], 100% {0.367, 0.407} (wid=0.029 ws=0.019) (gid=0.386 gs=0.035)
[03/22 15:56:39   5899s]           min path sink: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_reg_6_/CP
[03/22 15:56:39   5899s]           max path sink: normalizer_inst/norm_valid_reg/CP
[03/22 15:56:39   5899s]     Skew group summary after 'Reducing clock tree power 3':
[03/22 15:56:39   5899s]       skew_group clk1/CON: insertion delay [min=0.367, max=0.407, avg=0.376, sd=0.008], skew [0.040 vs 0.057], 100% {0.367, 0.407} (wid=0.029 ws=0.019) (gid=0.386 gs=0.035)
[03/22 15:56:39   5899s]       skew_group clk2/CON: insertion delay [min=0.250, max=0.273, avg=0.262, sd=0.005], skew [0.023 vs 0.057], 100% {0.250, 0.273} (wid=0.037 ws=0.028) (gid=0.251 gs=0.026)
[03/22 15:56:39   5899s]     Legalizer API calls during this step: 255 succeeded with high effort: 255 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:39   5899s]   Reducing clock tree power 3 done. (took cpu=0:00:02.1 real=0:00:00.9)
[03/22 15:56:39   5899s]   Improving insertion delay...
[03/22 15:56:39   5899s]     Clock DAG stats after 'Improving insertion delay':
[03/22 15:56:39   5899s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:39   5899s]       cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:56:39   5899s]       cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:56:39   5899s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:39   5899s]       wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.643pF, total=7.443pF
[03/22 15:56:39   5899s]       wire lengths     : top=0.000um, trunk=5100.297um, leaf=38144.223um, total=43244.521um
[03/22 15:56:39   5899s]       hp wire lengths  : top=0.000um, trunk=3273.600um, leaf=10000.000um, total=13273.600um
[03/22 15:56:39   5899s]     Clock DAG net violations after 'Improving insertion delay': none
[03/22 15:56:39   5899s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/22 15:56:39   5899s]       Trunk : target=0.105ns count=19 avg=0.070ns sd=0.025ns min=0.015ns max=0.105ns {5 <= 0.063ns, 8 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:39   5899s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:39   5899s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/22 15:56:39   5899s]        Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:56:39   5899s]      Logics: CKAN2D1: 1 
[03/22 15:56:39   5899s]     Primary reporting skew groups after 'Improving insertion delay':
[03/22 15:56:39   5899s]       skew_group clk1/CON: insertion delay [min=0.367, max=0.407, avg=0.376, sd=0.008], skew [0.040 vs 0.057], 100% {0.367, 0.407} (wid=0.029 ws=0.019) (gid=0.386 gs=0.035)
[03/22 15:56:39   5899s]           min path sink: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_reg_6_/CP
[03/22 15:56:39   5899s]           max path sink: normalizer_inst/norm_valid_reg/CP
[03/22 15:56:39   5899s]     Skew group summary after 'Improving insertion delay':
[03/22 15:56:39   5899s]       skew_group clk1/CON: insertion delay [min=0.367, max=0.407, avg=0.376, sd=0.008], skew [0.040 vs 0.057], 100% {0.367, 0.407} (wid=0.029 ws=0.019) (gid=0.386 gs=0.035)
[03/22 15:56:39   5899s]       skew_group clk2/CON: insertion delay [min=0.250, max=0.273, avg=0.262, sd=0.005], skew [0.023 vs 0.057], 100% {0.250, 0.273} (wid=0.037 ws=0.028) (gid=0.251 gs=0.026)
[03/22 15:56:39   5899s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:39   5899s]   Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/22 15:56:39   5899s]   Wire Opt OverFix...
[03/22 15:56:39   5899s]     Wire Reduction extra effort...
[03/22 15:56:39   5899s]       Artificially removing short and long paths...
[03/22 15:56:39   5900s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:39   5900s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/22 15:56:39   5900s]       Global shorten wires A0...
[03/22 15:56:40   5900s]         Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:40   5900s]       Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/22 15:56:40   5900s]       Move For Wirelength - core...
[03/22 15:56:41   5901s]         Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=7, resolved=112, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=69, accepted=36
[03/22 15:56:41   5901s]         Max accepted move=73.600um, total accepted move=869.400um, average move=24.150um
[03/22 15:56:42   5903s]         Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=20, resolved=96, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=14, ignoredLeafDriver=0, worse=53, accepted=24
[03/22 15:56:42   5903s]         Max accepted move=41.400um, total accepted move=279.000um, average move=11.625um
[03/22 15:56:43   5903s]         Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=39, resolved=73, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=24, ignoredLeafDriver=0, worse=31, accepted=14
[03/22 15:56:43   5903s]         Max accepted move=27.000um, total accepted move=155.000um, average move=11.071um
[03/22 15:56:43   5903s]         Legalizer API calls during this step: 273 succeeded with high effort: 273 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:43   5903s]       Move For Wirelength - core done. (took cpu=0:00:03.7 real=0:00:03.7)
[03/22 15:56:43   5903s]       Global shorten wires A1...
[03/22 15:56:43   5904s]         Legalizer API calls during this step: 66 succeeded with high effort: 66 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:43   5904s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/22 15:56:43   5904s]       Move For Wirelength - core...
[03/22 15:56:44   5904s]         Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=21, resolved=7, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=1, accepted=3
[03/22 15:56:44   5904s]         Max accepted move=6.800um, total accepted move=12.000um, average move=4.000um
[03/22 15:56:44   5904s]         Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=19, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=0, accepted=0
[03/22 15:56:44   5904s]         Max accepted move=0.000um, total accepted move=0.000um
[03/22 15:56:44   5904s]         Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:44   5904s]       Move For Wirelength - core done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/22 15:56:44   5904s]       Global shorten wires B...
[03/22 15:56:44   5904s]         Modifying slew-target multiplier from 1 to 0.95
[03/22 15:56:46   5906s]         Reverting slew-target multiplier from 0.95 to 1
[03/22 15:56:46   5906s]         Legalizer API calls during this step: 535 succeeded with high effort: 535 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:46   5906s]       Global shorten wires B done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/22 15:56:46   5906s]       Move For Wirelength - branch...
[03/22 15:56:46   5906s]         Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=0, resolved=19, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=7
[03/22 15:56:46   5906s]         Max accepted move=1.000um, total accepted move=3.600um, average move=0.514um
[03/22 15:56:46   5906s]         Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=0, resolved=15, predictFail=12, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[03/22 15:56:46   5906s]         Max accepted move=0.000um, total accepted move=0.000um
[03/22 15:56:46   5906s]         Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:46   5906s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/22 15:56:46   5906s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/22 15:56:46   5906s]         cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:46   5906s]         cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:56:46   5906s]         cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:56:46   5906s]         sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:46   5906s]         wire capacitance : top=0.000pF, trunk=0.686pF, leaf=6.628pF, total=7.314pF
[03/22 15:56:46   5906s]         wire lengths     : top=0.000um, trunk=4359.099um, leaf=38063.031um, total=42422.130um
[03/22 15:56:46   5906s]         hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10242.300um, total=13128.100um
[03/22 15:56:46   5906s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[03/22 15:56:46   5906s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/22 15:56:46   5906s]         Trunk : target=0.105ns count=19 avg=0.065ns sd=0.022ns min=0.015ns max=0.090ns {5 <= 0.063ns, 10 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:46   5906s]         Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 20 <= 0.100ns, 2 <= 0.105ns}
[03/22 15:56:46   5906s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[03/22 15:56:46   5906s]          Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:56:46   5906s]        Logics: CKAN2D1: 1 
[03/22 15:56:46   5906s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/22 15:56:46   5906s]         skew_group clk1/CON: insertion delay [min=0.347, max=0.402, avg=0.364, sd=0.009], skew [0.055 vs 0.057], 100% {0.347, 0.402} (wid=0.037 ws=0.031) (gid=0.385 gs=0.051)
[03/22 15:56:46   5906s]             min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:56:46   5906s]             max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:46   5906s]       Skew group summary after 'Wire Reduction extra effort':
[03/22 15:56:46   5906s]         skew_group clk1/CON: insertion delay [min=0.347, max=0.402, avg=0.364, sd=0.009], skew [0.055 vs 0.057], 100% {0.347, 0.402} (wid=0.037 ws=0.031) (gid=0.385 gs=0.051)
[03/22 15:56:46   5906s]         skew_group clk2/CON: insertion delay [min=0.239, max=0.265, avg=0.252, sd=0.005], skew [0.026 vs 0.057], 100% {0.239, 0.265} (wid=0.034 ws=0.026) (gid=0.239 gs=0.020)
[03/22 15:56:46   5906s]       Legalizer API calls during this step: 973 succeeded with high effort: 973 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:46   5906s]     Wire Reduction extra effort done. (took cpu=0:00:06.8 real=0:00:06.8)
[03/22 15:56:46   5906s]     Optimizing orientation...
[03/22 15:56:46   5906s]     FlipOpt...
[03/22 15:56:46   5906s]     Optimizing orientation on clock cells...
[03/22 15:56:46   5906s]       Orientation Wirelength Optimization: Attempted = 126 , Succeeded = 27 , Wirelength increased = 96 , CannotMove = 3 , Illegal = 0 , Other = 0
[03/22 15:56:46   5906s]     Optimizing orientation on clock cells done.
[03/22 15:56:46   5906s]     FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/22 15:56:46   5906s]     Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/22 15:56:47   5907s]     Clock DAG stats after 'Wire Opt OverFix':
[03/22 15:56:47   5907s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:47   5907s]       cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:56:47   5907s]       cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:56:47   5907s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:47   5907s]       wire capacitance : top=0.000pF, trunk=0.675pF, leaf=6.623pF, total=7.298pF
[03/22 15:56:47   5907s]       wire lengths     : top=0.000um, trunk=4284.400um, leaf=38032.531um, total=42316.930um
[03/22 15:56:47   5907s]       hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10242.300um, total=13128.100um
[03/22 15:56:47   5907s]     Clock DAG net violations after 'Wire Opt OverFix': none
[03/22 15:56:47   5907s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/22 15:56:47   5907s]       Trunk : target=0.105ns count=19 avg=0.065ns sd=0.022ns min=0.015ns max=0.089ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:47   5907s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 20 <= 0.100ns, 2 <= 0.105ns}
[03/22 15:56:47   5907s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[03/22 15:56:47   5907s]        Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:56:47   5907s]      Logics: CKAN2D1: 1 
[03/22 15:56:47   5907s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/22 15:56:47   5907s]       skew_group clk1/CON: insertion delay [min=0.345, max=0.402, avg=0.363, sd=0.009], skew [0.056 vs 0.057], 100% {0.345, 0.402} (wid=0.037 ws=0.031) (gid=0.385 gs=0.052)
[03/22 15:56:47   5907s]           min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:56:47   5907s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:47   5907s]     Skew group summary after 'Wire Opt OverFix':
[03/22 15:56:47   5907s]       skew_group clk1/CON: insertion delay [min=0.345, max=0.402, avg=0.363, sd=0.009], skew [0.056 vs 0.057], 100% {0.345, 0.402} (wid=0.037 ws=0.031) (gid=0.385 gs=0.052)
[03/22 15:56:47   5907s]       skew_group clk2/CON: insertion delay [min=0.238, max=0.264, avg=0.251, sd=0.005], skew [0.026 vs 0.057], 100% {0.238, 0.264} (wid=0.034 ws=0.026) (gid=0.238 gs=0.020)
[03/22 15:56:47   5907s]     Legalizer API calls during this step: 973 succeeded with high effort: 973 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:47   5907s]   Wire Opt OverFix done. (took cpu=0:00:07.7 real=0:00:07.7)
[03/22 15:56:47   5907s]   Total capacitance is (rise=16.915pF fall=16.886pF), of which (rise=7.298pF fall=7.298pF) is wire, and (rise=9.617pF fall=9.588pF) is gate.
[03/22 15:56:47   5907s]   Stage::Polishing done. (took cpu=0:00:11.0 real=0:00:09.5)
[03/22 15:56:47   5907s]   Stage::Updating netlist...
[03/22 15:56:47   5907s]   Reset timing graph...
[03/22 15:56:47   5907s] Ignoring AAE DB Resetting ...
[03/22 15:56:47   5907s]   Reset timing graph done.
[03/22 15:56:47   5907s]   Setting non-default rules before calling refine place.
[03/22 15:56:47   5907s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3839.9M
[03/22 15:56:47   5907s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.038, MEM:3839.9M
[03/22 15:56:47   5907s]   Leaving CCOpt scope - ClockRefiner...
[03/22 15:56:47   5907s]   Assigned high priority to 122 cells.
[03/22 15:56:47   5907s]   Performing Clock Only Refine Place.
[03/22 15:56:47   5907s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[03/22 15:56:47   5907s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3839.9M
[03/22 15:56:47   5907s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3839.9M
[03/22 15:56:47   5907s] z: 2, totalTracks: 1
[03/22 15:56:47   5907s] z: 4, totalTracks: 1
[03/22 15:56:47   5907s] z: 6, totalTracks: 1
[03/22 15:56:47   5907s] z: 8, totalTracks: 1
[03/22 15:56:47   5907s] #spOpts: N=65 mergeVia=F 
[03/22 15:56:47   5908s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3839.9M
[03/22 15:56:47   5908s] Info: 123 insts are soft-fixed.
[03/22 15:56:47   5908s] OPERPROF:       Starting CMU at level 4, MEM:3839.9M
[03/22 15:56:48   5908s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.011, MEM:3839.9M
[03/22 15:56:48   5908s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.126, MEM:3839.9M
[03/22 15:56:48   5908s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3839.9MB).
[03/22 15:56:48   5908s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.216, MEM:3839.9M
[03/22 15:56:48   5908s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.216, MEM:3839.9M
[03/22 15:56:48   5908s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.19
[03/22 15:56:48   5908s] OPERPROF: Starting RefinePlace at level 1, MEM:3839.9M
[03/22 15:56:48   5908s] *** Starting refinePlace (1:38:28 mem=3839.9M) ***
[03/22 15:56:48   5908s] Total net bbox length = 5.208e+05 (2.437e+05 2.772e+05) (ext = 2.712e+04)
[03/22 15:56:48   5908s] Info: 123 insts are soft-fixed.
[03/22 15:56:48   5908s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:56:48   5908s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:56:48   5908s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3839.9M
[03/22 15:56:48   5908s] Starting refinePlace ...
[03/22 15:56:48   5908s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:56:48   5908s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3839.9MB
[03/22 15:56:48   5908s] Statistics of distance of Instance movement in refine placement:
[03/22 15:56:48   5908s]   maximum (X+Y) =         0.00 um
[03/22 15:56:48   5908s]   mean    (X+Y) =         0.00 um
[03/22 15:56:48   5908s] Summary Report:
[03/22 15:56:48   5908s] Instances move: 0 (out of 40034 movable)
[03/22 15:56:48   5908s] Instances flipped: 0
[03/22 15:56:48   5908s] Mean displacement: 0.00 um
[03/22 15:56:48   5908s] Max displacement: 0.00 um 
[03/22 15:56:48   5908s] Total instances moved : 0
[03/22 15:56:48   5908s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.055, MEM:3839.9M
[03/22 15:56:48   5908s] Total net bbox length = 5.208e+05 (2.437e+05 2.772e+05) (ext = 2.712e+04)
[03/22 15:56:48   5908s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3839.9MB
[03/22 15:56:48   5908s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3839.9MB) @(1:38:28 - 1:38:28).
[03/22 15:56:48   5908s] *** Finished refinePlace (1:38:28 mem=3839.9M) ***
[03/22 15:56:48   5908s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.19
[03/22 15:56:48   5908s] OPERPROF: Finished RefinePlace at level 1, CPU:0.230, REAL:0.236, MEM:3839.9M
[03/22 15:56:48   5908s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3839.9M
[03/22 15:56:48   5908s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.100, REAL:0.041, MEM:3839.9M
[03/22 15:56:48   5908s]   Moved 0, flipped 0 and cell swapped 0 of 10393 clock instance(s) during refinement.
[03/22 15:56:48   5908s]   The largest move was 0 microns for .
[03/22 15:56:48   5908s]   Moved 0 and flipped 0 of 123 clock instances (excluding sinks) during refinement
[03/22 15:56:48   5908s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/22 15:56:48   5908s]   Moved 0 and flipped 0 of 10270 clock sinks during refinement.
[03/22 15:56:48   5908s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[03/22 15:56:48   5908s]   Revert refine place priority changes on 0 cells.
[03/22 15:56:48   5908s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
[03/22 15:56:48   5908s]   Stage::Updating netlist done. (took cpu=0:00:00.9 real=0:00:00.8)
[03/22 15:56:48   5908s]   CCOpt::Phase::Implementation done. (took cpu=0:00:21.4 real=0:00:18.6)
[03/22 15:56:48   5908s]   CCOpt::Phase::eGRPC...
[03/22 15:56:48   5908s]   eGR Post Conditioning loop iteration 0...
[03/22 15:56:48   5908s]     Clock implementation routing...
[03/22 15:56:48   5908s]       Leaving CCOpt scope - Routing Tools...
[03/22 15:56:48   5908s] Net route status summary:
[03/22 15:56:48   5908s]   Clock:       125 (unrouted=125, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:56:48   5908s]   Non-clock: 51450 (unrouted=9714, trialRouted=41736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:56:48   5908s]       Routing using eGR only...
[03/22 15:56:48   5908s]         Early Global Route - eGR->NR step...
[03/22 15:56:48   5908s] (ccopt eGR): There are 125 nets for routing of which 125 have one or more fixed wires.
[03/22 15:56:48   5908s] (ccopt eGR): Start to route 125 all nets
[03/22 15:56:48   5908s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3839.92 MB )
[03/22 15:56:48   5908s] (I)       Started Loading and Dumping File ( Curr Mem: 3839.92 MB )
[03/22 15:56:48   5908s] (I)       Reading DB...
[03/22 15:56:48   5908s] (I)       Read data from FE... (mem=3839.9M)
[03/22 15:56:48   5908s] (I)       Read nodes and places... (mem=3839.9M)
[03/22 15:56:48   5908s] (I)       Done Read nodes and places (cpu=0.100s, mem=3839.9M)
[03/22 15:56:48   5908s] (I)       Read nets... (mem=3839.9M)
[03/22 15:56:48   5909s] (I)       Done Read nets (cpu=0.140s, mem=3839.9M)
[03/22 15:56:48   5909s] (I)       Done Read data from FE (cpu=0.240s, mem=3839.9M)
[03/22 15:56:48   5909s] (I)       before initializing RouteDB syMemory usage = 3839.9 MB
[03/22 15:56:48   5909s] (I)       Clean congestion better: true
[03/22 15:56:48   5909s] (I)       Estimate vias on DPT layer: true
[03/22 15:56:48   5909s] (I)       Clean congestion LA rounds: 5
[03/22 15:56:48   5909s] (I)       Layer constraints as soft constraints: true
[03/22 15:56:48   5909s] (I)       Soft top layer         : true
[03/22 15:56:48   5909s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/22 15:56:48   5909s] (I)       Better NDR handling    : true
[03/22 15:56:48   5909s] (I)       Routing cost fix for NDR handling: true
[03/22 15:56:48   5909s] (I)       Update initial WL after Phase 1a: true
[03/22 15:56:48   5909s] (I)       Block tracks for preroutes: true
[03/22 15:56:48   5909s] (I)       Assign IRoute by net group key: true
[03/22 15:56:48   5909s] (I)       Block unroutable channels: true
[03/22 15:56:48   5909s] (I)       Block unroutable channel fix: true
[03/22 15:56:48   5909s] (I)       Block unroutable channels 3D: true
[03/22 15:56:48   5909s] (I)       Check blockage within NDR space in TA: true
[03/22 15:56:48   5909s] (I)       Handle EOL spacing     : true
[03/22 15:56:48   5909s] (I)       Honor MSV route constraint: false
[03/22 15:56:48   5909s] (I)       Maximum routing layer  : 127
[03/22 15:56:48   5909s] (I)       Minimum routing layer  : 2
[03/22 15:56:48   5909s] (I)       Supply scale factor H  : 1.00
[03/22 15:56:48   5909s] (I)       Supply scale factor V  : 1.00
[03/22 15:56:48   5909s] (I)       Tracks used by clock wire: 0
[03/22 15:56:48   5909s] (I)       Reverse direction      : 
[03/22 15:56:48   5909s] (I)       Honor partition pin guides: true
[03/22 15:56:48   5909s] (I)       Route selected nets only: true
[03/22 15:56:48   5909s] (I)       Route secondary PG pins: false
[03/22 15:56:48   5909s] (I)       Second PG max fanout   : 2147483647
[03/22 15:56:48   5909s] (I)       Refine MST             : true
[03/22 15:56:48   5909s] (I)       Honor PRL              : true
[03/22 15:56:48   5909s] (I)       Strong congestion aware: true
[03/22 15:56:48   5909s] (I)       Improved initial location for IRoutes: true
[03/22 15:56:48   5909s] (I)       Multi panel TA         : true
[03/22 15:56:48   5909s] (I)       Penalize wire overlap  : true
[03/22 15:56:48   5909s] (I)       Expand small instance blockage: true
[03/22 15:56:48   5909s] (I)       Reduce via in TA       : true
[03/22 15:56:48   5909s] (I)       SS-aware routing       : true
[03/22 15:56:48   5909s] (I)       Improve tree edge sharing: true
[03/22 15:56:48   5909s] (I)       Improve 2D via estimation: true
[03/22 15:56:48   5909s] (I)       Refine Steiner tree    : true
[03/22 15:56:48   5909s] (I)       Build spine tree       : true
[03/22 15:56:48   5909s] (I)       Model pass through capacity: true
[03/22 15:56:48   5909s] (I)       Extend blockages by a half GCell: true
[03/22 15:56:48   5909s] (I)       Partial layer blockage modeling: true
[03/22 15:56:48   5909s] (I)       Consider pin shapes    : true
[03/22 15:56:48   5909s] (I)       Consider pin shapes for all nodes: true
[03/22 15:56:48   5909s] (I)       Consider NR APA        : true
[03/22 15:56:48   5909s] (I)       Consider IO pin shape  : true
[03/22 15:56:48   5909s] (I)       Fix pin connection bug : true
[03/22 15:56:48   5909s] (I)       Consider layer RC for local wires: true
[03/22 15:56:48   5909s] (I)       LA-aware pin escape length: 2
[03/22 15:56:48   5909s] (I)       Split for must join    : true
[03/22 15:56:48   5909s] (I)       Route guide main branches file: /tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/.rgfHj0tc8.trunk.1
[03/22 15:56:48   5909s] (I)       Route guide min downstream WL type: SUBTREE
[03/22 15:56:48   5909s] (I)       Number threads         : 8
[03/22 15:56:48   5909s] (I)       Routing effort level   : 10000
[03/22 15:56:48   5909s] (I)       Special modeling for N7: 0
[03/22 15:56:48   5909s] (I)       Special modeling for N6: 0
[03/22 15:56:48   5909s] (I)       N3 special modeling    : 0
[03/22 15:56:48   5909s] (I)       Special modeling for N5 v6: 0
[03/22 15:56:48   5909s] (I)       Special settings for S3: 0
[03/22 15:56:48   5909s] (I)       Special settings for S4: 0
[03/22 15:56:48   5909s] (I)       Special settings for S5 v2: 0
[03/22 15:56:48   5909s] (I)       Special settings for S7: 0
[03/22 15:56:48   5909s] (I)       Special settings for S8: 0
[03/22 15:56:48   5909s] (I)       Prefer layer length threshold: 8
[03/22 15:56:48   5909s] (I)       Overflow penalty cost  : 10
[03/22 15:56:48   5909s] (I)       A-star cost            : 0.30
[03/22 15:56:48   5909s] (I)       Misalignment cost      : 10.00
[03/22 15:56:48   5909s] (I)       Threshold for short IRoute: 6
[03/22 15:56:48   5909s] (I)       Via cost during post routing: 1.00
[03/22 15:56:48   5909s] (I)       source-to-sink ratio   : 0.30
[03/22 15:56:48   5909s] (I)       Scenic ratio bound     : 3.00
[03/22 15:56:48   5909s] (I)       Segment layer relax scenic ratio: 1.25
[03/22 15:56:48   5909s] (I)       Source-sink aware LA ratio: 0.50
[03/22 15:56:48   5909s] (I)       PG-aware similar topology routing: true
[03/22 15:56:48   5909s] (I)       Maze routing via cost fix: true
[03/22 15:56:48   5909s] (I)       Apply PRL on PG terms  : true
[03/22 15:56:48   5909s] (I)       Apply PRL on obs objects: true
[03/22 15:56:48   5909s] (I)       Handle range-type spacing rules: true
[03/22 15:56:48   5909s] (I)       Apply function for special wires: true
[03/22 15:56:48   5909s] (I)       Layer by layer blockage reading: true
[03/22 15:56:48   5909s] (I)       Offset calculation fix : true
[03/22 15:56:49   5909s] (I)       Parallel spacing query fix: true
[03/22 15:56:49   5909s] (I)       Force source to root IR: true
[03/22 15:56:49   5909s] (I)       Layer Weights          : L2:4 L3:2.5
[03/22 15:56:49   5909s] (I)       Route stripe layer range: 
[03/22 15:56:49   5909s] (I)       Honor partition fences : 
[03/22 15:56:49   5909s] (I)       Honor partition pin    : 
[03/22 15:56:49   5909s] (I)       Honor partition fences with feedthrough: 
[03/22 15:56:49   5909s] (I)       Do not relax to DPT layer: true
[03/22 15:56:49   5909s] (I)       Pass through capacity modeling: true
[03/22 15:56:49   5909s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:56:49   5909s] (I)       Use row-based GCell size
[03/22 15:56:49   5909s] (I)       Use row-based GCell align
[03/22 15:56:49   5909s] (I)       GCell unit size   : 3600
[03/22 15:56:49   5909s] (I)       GCell multiplier  : 1
[03/22 15:56:49   5909s] (I)       GCell row height  : 3600
[03/22 15:56:49   5909s] (I)       Actual row height : 3600
[03/22 15:56:49   5909s] (I)       GCell align ref   : 20000 20000
[03/22 15:56:49   5909s] [NR-eGR] Track table information for default rule: 
[03/22 15:56:49   5909s] [NR-eGR] M1 has no routable track
[03/22 15:56:49   5909s] [NR-eGR] M2 has single uniform track structure
[03/22 15:56:49   5909s] [NR-eGR] M3 has single uniform track structure
[03/22 15:56:49   5909s] [NR-eGR] M4 has single uniform track structure
[03/22 15:56:49   5909s] [NR-eGR] M5 has single uniform track structure
[03/22 15:56:49   5909s] [NR-eGR] M6 has single uniform track structure
[03/22 15:56:49   5909s] [NR-eGR] M7 has single uniform track structure
[03/22 15:56:49   5909s] [NR-eGR] M8 has single uniform track structure
[03/22 15:56:49   5909s] (I)       ===========================================================================
[03/22 15:56:49   5909s] (I)       == Report All Rule Vias ==
[03/22 15:56:49   5909s] (I)       ===========================================================================
[03/22 15:56:49   5909s] (I)        Via Rule : (Default)
[03/22 15:56:49   5909s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:56:49   5909s] (I)       ---------------------------------------------------------------------------
[03/22 15:56:49   5909s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:56:49   5909s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:56:49   5909s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:56:49   5909s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:56:49   5909s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:56:49   5909s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:56:49   5909s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:56:49   5909s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:56:49   5909s] (I)       ===========================================================================
[03/22 15:56:49   5909s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] [NR-eGR] Read 58504 PG shapes
[03/22 15:56:49   5909s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:56:49   5909s] [NR-eGR] #Instance Blockages : 0
[03/22 15:56:49   5909s] [NR-eGR] #PG Blockages       : 58504
[03/22 15:56:49   5909s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:56:49   5909s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:56:49   5909s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:56:49   5909s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:56:49   5909s] (I)       readDataFromPlaceDB
[03/22 15:56:49   5909s] (I)       Read net information..
[03/22 15:56:49   5909s] [NR-eGR] Read numTotalNets=41862  numIgnoredNets=41737
[03/22 15:56:49   5909s] (I)       Read testcase time = 0.000 seconds
[03/22 15:56:49   5909s] 
[03/22 15:56:49   5909s] [NR-eGR] Connected 0 must-join pins/ports
[03/22 15:56:49   5909s] (I)       early_global_route_priority property id does not exist.
[03/22 15:56:49   5909s] (I)       Start initializing grid graph
[03/22 15:56:49   5909s] (I)       End initializing grid graph
[03/22 15:56:49   5909s] (I)       Model blockages into capacity
[03/22 15:56:49   5909s] (I)       Read Num Blocks=58504  Num Prerouted Wires=0  Num CS=0
[03/22 15:56:49   5909s] (I)       Started Modeling ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Modeling Layer 1 ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Modeling Layer 2 ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Layer 1 (V) : #blockages 13704 : #preroutes 0
[03/22 15:56:49   5909s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Modeling Layer 3 ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Layer 2 (H) : #blockages 38160 : #preroutes 0
[03/22 15:56:49   5909s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Modeling Layer 4 ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Layer 3 (V) : #blockages 6640 : #preroutes 0
[03/22 15:56:49   5909s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Modeling Layer 5 ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:56:49   5909s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Modeling Layer 6 ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:56:49   5909s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Modeling Layer 7 ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:56:49   5909s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Modeling Layer 8 ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:56:49   5909s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       -- layer congestion ratio --
[03/22 15:56:49   5909s] (I)       Layer 1 : 0.100000
[03/22 15:56:49   5909s] (I)       Layer 2 : 0.700000
[03/22 15:56:49   5909s] (I)       Layer 3 : 0.700000
[03/22 15:56:49   5909s] (I)       Layer 4 : 1.000000
[03/22 15:56:49   5909s] (I)       Layer 5 : 1.000000
[03/22 15:56:49   5909s] (I)       Layer 6 : 1.000000
[03/22 15:56:49   5909s] (I)       Layer 7 : 1.000000
[03/22 15:56:49   5909s] (I)       Layer 8 : 1.000000
[03/22 15:56:49   5909s] (I)       ----------------------------
[03/22 15:56:49   5909s] (I)       Moved 0 terms for better access 
[03/22 15:56:49   5909s] (I)       Number of ignored nets = 0
[03/22 15:56:49   5909s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:56:49   5909s] (I)       Number of clock nets = 125.  Ignored: No
[03/22 15:56:49   5909s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:56:49   5909s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:56:49   5909s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:56:49   5909s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:56:49   5909s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:56:49   5909s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:56:49   5909s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:56:49   5909s] [NR-eGR] There are 125 clock nets ( 125 with NDR ).
[03/22 15:56:49   5909s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3839.9 MB
[03/22 15:56:49   5909s] (I)       Ndr track 0 does not exist
[03/22 15:56:49   5909s] (I)       Ndr track 0 does not exist
[03/22 15:56:49   5909s] (I)       Layer1  viaCost=300.00
[03/22 15:56:49   5909s] (I)       Layer2  viaCost=100.00
[03/22 15:56:49   5909s] (I)       Layer3  viaCost=100.00
[03/22 15:56:49   5909s] (I)       Layer4  viaCost=100.00
[03/22 15:56:49   5909s] (I)       Layer5  viaCost=100.00
[03/22 15:56:49   5909s] (I)       Layer6  viaCost=200.00
[03/22 15:56:49   5909s] (I)       Layer7  viaCost=100.00
[03/22 15:56:49   5909s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:56:49   5909s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:56:49   5909s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:56:49   5909s] (I)       Site width          :   400  (dbu)
[03/22 15:56:49   5909s] (I)       Row height          :  3600  (dbu)
[03/22 15:56:49   5909s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:56:49   5909s] (I)       GCell width         :  3600  (dbu)
[03/22 15:56:49   5909s] (I)       GCell height        :  3600  (dbu)
[03/22 15:56:49   5909s] (I)       Grid                :   325   324     8
[03/22 15:56:49   5909s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:56:49   5909s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:56:49   5909s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:56:49   5909s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:56:49   5909s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:56:49   5909s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:56:49   5909s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:56:49   5909s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:56:49   5909s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:56:49   5909s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:56:49   5909s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:56:49   5909s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:56:49   5909s] (I)       --------------------------------------------------------
[03/22 15:56:49   5909s] 
[03/22 15:56:49   5909s] [NR-eGR] ============ Routing rule table ============
[03/22 15:56:49   5909s] [NR-eGR] Rule id: 0  Nets: 125 
[03/22 15:56:49   5909s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/22 15:56:49   5909s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/22 15:56:49   5909s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/22 15:56:49   5909s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:49   5909s] [NR-eGR] Rule id: 1  Nets: 0 
[03/22 15:56:49   5909s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:56:49   5909s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:56:49   5909s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:49   5909s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:49   5909s] [NR-eGR] ========================================
[03/22 15:56:49   5909s] [NR-eGR] 
[03/22 15:56:49   5909s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:56:49   5909s] (I)       blocked tracks on layer2 : = 161134 / 947052 (17.01%)
[03/22 15:56:49   5909s] (I)       blocked tracks on layer3 : = 43882 / 947700 (4.63%)
[03/22 15:56:49   5909s] (I)       blocked tracks on layer4 : = 185747 / 947052 (19.61%)
[03/22 15:56:49   5909s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:56:49   5909s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:56:49   5909s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:56:49   5909s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:56:49   5909s] (I)       After initializing earlyGlobalRoute syMemory usage = 3839.9 MB
[03/22 15:56:49   5909s] (I)       Finished Loading and Dumping File ( CPU: 0.41 sec, Real: 0.62 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Global Routing ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       ============= Initialization =============
[03/22 15:56:49   5909s] (I)       totalPins=10518  totalGlobalPin=10402 (98.90%)
[03/22 15:56:49   5909s] (I)       Started Build MST ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Generate topology with 8 threads
[03/22 15:56:49   5909s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.03 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       total 2D Cap : 1668496 = (906882 H, 761614 V)
[03/22 15:56:49   5909s] [NR-eGR] Layer group 1: route 125 net(s) in layer range [3, 4]
[03/22 15:56:49   5909s] (I)       ============  Phase 1a Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1a ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 190
[03/22 15:56:49   5909s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 22331 = (10410 H, 11921 V) = (1.15% H, 1.57% V) = (1.874e+04um H, 2.146e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1b Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1b ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 22325 = (10411 H, 11914 V) = (1.15% H, 1.56% V) = (1.874e+04um H, 2.145e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.52% V. EstWL: 4.018500e+04um
[03/22 15:56:49   5909s] (I)       ============  Phase 1c Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1c ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Level2 Grid: 65 x 65
[03/22 15:56:49   5909s] (I)       Started Two Level Routing ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 22325 = (10411 H, 11914 V) = (1.15% H, 1.56% V) = (1.874e+04um H, 2.145e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1d Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1d ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 22730 = (10828 H, 11902 V) = (1.19% H, 1.56% V) = (1.949e+04um H, 2.142e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1e Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1e ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 22730 = (10828 H, 11902 V) = (1.19% H, 1.56% V) = (1.949e+04um H, 2.142e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.091400e+04um
[03/22 15:56:49   5909s] [NR-eGR] 
[03/22 15:56:49   5909s] (I)       ============  Phase 1f Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1f ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 22732 = (10831 H, 11901 V) = (1.19% H, 1.56% V) = (1.950e+04um H, 2.142e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1g Route ============
[03/22 15:56:49   5909s] (I)       Started Post Routing ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Post Routing ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 22522 = (10684 H, 11838 V) = (1.18% H, 1.55% V) = (1.923e+04um H, 2.131e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       numNets=125  numFullyRipUpNets=103  numPartialRipUpNets=103 routedWL=3190
[03/22 15:56:49   5909s] [NR-eGR] Create a new net group with 103 nets and layer range [3, 6]
[03/22 15:56:49   5909s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Running layer assignment with 8 threads
[03/22 15:56:49   5909s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Build MST ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Generate topology with 8 threads
[03/22 15:56:49   5909s] (I)       Finished Build MST ( CPU: 0.12 sec, Real: 0.02 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       total 2D Cap : 3563293 = (1854627 H, 1708666 V)
[03/22 15:56:49   5909s] [NR-eGR] Layer group 2: route 103 net(s) in layer range [3, 6]
[03/22 15:56:49   5909s] (I)       ============  Phase 1a Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1a ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 41485 = (19268 H, 22217 V) = (1.04% H, 1.30% V) = (3.468e+04um H, 3.999e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1b Route ============
[03/22 15:56:49   5909s] (I)       Usage: 41485 = (19268 H, 22217 V) = (1.04% H, 1.30% V) = (3.468e+04um H, 3.999e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.467300e+04um
[03/22 15:56:49   5909s] (I)       ============  Phase 1c Route ============
[03/22 15:56:49   5909s] (I)       Usage: 41485 = (19268 H, 22217 V) = (1.04% H, 1.30% V) = (3.468e+04um H, 3.999e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1d Route ============
[03/22 15:56:49   5909s] (I)       Usage: 41485 = (19268 H, 22217 V) = (1.04% H, 1.30% V) = (3.468e+04um H, 3.999e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1e Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1e ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 41485 = (19268 H, 22217 V) = (1.04% H, 1.30% V) = (3.468e+04um H, 3.999e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.467300e+04um
[03/22 15:56:49   5909s] [NR-eGR] 
[03/22 15:56:49   5909s] (I)       ============  Phase 1f Route ============
[03/22 15:56:49   5909s] (I)       Usage: 41485 = (19268 H, 22217 V) = (1.04% H, 1.30% V) = (3.468e+04um H, 3.999e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1g Route ============
[03/22 15:56:49   5909s] (I)       Started Post Routing ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 41438 = (19295 H, 22143 V) = (1.04% H, 1.30% V) = (3.473e+04um H, 3.986e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       numNets=103  numFullyRipUpNets=77  numPartialRipUpNets=77 routedWL=4746
[03/22 15:56:49   5909s] [NR-eGR] Create a new net group with 77 nets and layer range [3, 8]
[03/22 15:56:49   5909s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Running layer assignment with 8 threads
[03/22 15:56:49   5909s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Build MST ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Generate topology with 8 threads
[03/22 15:56:49   5909s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       total 2D Cap : 4036738 = (2091552 H, 1945186 V)
[03/22 15:56:49   5909s] [NR-eGR] Layer group 3: route 77 net(s) in layer range [3, 8]
[03/22 15:56:49   5909s] (I)       ============  Phase 1a Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1a ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 55642 = (25766 H, 29876 V) = (1.23% H, 1.54% V) = (4.638e+04um H, 5.378e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1b Route ============
[03/22 15:56:49   5909s] (I)       Usage: 55642 = (25766 H, 29876 V) = (1.23% H, 1.54% V) = (4.638e+04um H, 5.378e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.001556e+05um
[03/22 15:56:49   5909s] (I)       ============  Phase 1c Route ============
[03/22 15:56:49   5909s] (I)       Usage: 55642 = (25766 H, 29876 V) = (1.23% H, 1.54% V) = (4.638e+04um H, 5.378e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1d Route ============
[03/22 15:56:49   5909s] (I)       Usage: 55642 = (25766 H, 29876 V) = (1.23% H, 1.54% V) = (4.638e+04um H, 5.378e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1e Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1e ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 55642 = (25766 H, 29876 V) = (1.23% H, 1.54% V) = (4.638e+04um H, 5.378e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.001556e+05um
[03/22 15:56:49   5909s] [NR-eGR] 
[03/22 15:56:49   5909s] (I)       ============  Phase 1f Route ============
[03/22 15:56:49   5909s] (I)       Usage: 55642 = (25766 H, 29876 V) = (1.23% H, 1.54% V) = (4.638e+04um H, 5.378e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1g Route ============
[03/22 15:56:49   5909s] (I)       Started Post Routing ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 55610 = (25771 H, 29839 V) = (1.23% H, 1.53% V) = (4.639e+04um H, 5.371e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       numNets=77  numFullyRipUpNets=0  numPartialRipUpNets=40 routedWL=6791
[03/22 15:56:49   5909s] [NR-eGR] Create a new net group with 40 nets and layer range [2, 8]
[03/22 15:56:49   5909s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Running layer assignment with 8 threads
[03/22 15:56:49   5909s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Build MST ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Generate topology with 8 threads
[03/22 15:56:49   5909s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       total 2D Cap : 4893931 = (2091552 H, 2802379 V)
[03/22 15:56:49   5909s] [NR-eGR] Layer group 4: route 40 net(s) in layer range [2, 8]
[03/22 15:56:49   5909s] (I)       ============  Phase 1a Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1a ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 70287 = (32412 H, 37875 V) = (1.55% H, 1.35% V) = (5.834e+04um H, 6.818e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1b Route ============
[03/22 15:56:49   5909s] (I)       Usage: 70287 = (32412 H, 37875 V) = (1.55% H, 1.35% V) = (5.834e+04um H, 6.818e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.265166e+05um
[03/22 15:56:49   5909s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/22 15:56:49   5909s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:56:49   5909s] (I)       ============  Phase 1c Route ============
[03/22 15:56:49   5909s] (I)       Usage: 70287 = (32412 H, 37875 V) = (1.55% H, 1.35% V) = (5.834e+04um H, 6.818e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1d Route ============
[03/22 15:56:49   5909s] (I)       Usage: 70287 = (32412 H, 37875 V) = (1.55% H, 1.35% V) = (5.834e+04um H, 6.818e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1e Route ============
[03/22 15:56:49   5909s] (I)       Started Phase 1e ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 70287 = (32412 H, 37875 V) = (1.55% H, 1.35% V) = (5.834e+04um H, 6.818e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.265166e+05um
[03/22 15:56:49   5909s] [NR-eGR] 
[03/22 15:56:49   5909s] (I)       ============  Phase 1f Route ============
[03/22 15:56:49   5909s] (I)       Usage: 70287 = (32412 H, 37875 V) = (1.55% H, 1.35% V) = (5.834e+04um H, 6.818e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       ============  Phase 1g Route ============
[03/22 15:56:49   5909s] (I)       Started Post Routing ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Usage: 70274 = (32396 H, 37878 V) = (1.55% H, 1.35% V) = (5.831e+04um H, 6.818e+04um V)
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Running layer assignment with 8 threads
[03/22 15:56:49   5909s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       
[03/22 15:56:49   5909s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:56:49   5909s] [NR-eGR]                        OverCon            
[03/22 15:56:49   5909s] [NR-eGR]                         #Gcell     %Gcell
[03/22 15:56:49   5909s] [NR-eGR]       Layer                (2)    OverCon 
[03/22 15:56:49   5909s] [NR-eGR] ----------------------------------------------
[03/22 15:56:49   5909s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:49   5909s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:49   5909s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:49   5909s] [NR-eGR]      M4  (4)        21( 0.02%)   ( 0.02%) 
[03/22 15:56:49   5909s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:49   5909s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:49   5909s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:49   5909s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:49   5909s] [NR-eGR] ----------------------------------------------
[03/22 15:56:49   5909s] [NR-eGR] Total               21( 0.00%)   ( 0.00%) 
[03/22 15:56:49   5909s] [NR-eGR] 
[03/22 15:56:49   5909s] (I)       Finished Global Routing ( CPU: 0.56 sec, Real: 0.42 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       total 2D Cap : 4914844 = (2094824 H, 2820020 V)
[03/22 15:56:49   5909s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:56:49   5909s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:56:49   5909s] (I)       ============= track Assignment ============
[03/22 15:56:49   5909s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Started Greedy Track Assignment ( Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 15:56:49   5909s] (I)       Running track assignment with 8 threads
[03/22 15:56:49   5909s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5909s] (I)       Run Multi-thread track assignment
[03/22 15:56:49   5910s] (I)       Finished Greedy Track Assignment ( CPU: 0.14 sec, Real: 0.04 sec, Curr Mem: 3839.92 MB )
[03/22 15:56:49   5910s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:49   5910s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140473
[03/22 15:56:49   5910s] [NR-eGR]     M2  (2V) length: 2.368529e+05um, number of vias: 198901
[03/22 15:56:49   5910s] [NR-eGR]     M3  (3H) length: 2.614497e+05um, number of vias: 15365
[03/22 15:56:49   5910s] [NR-eGR]     M4  (4V) length: 8.458314e+04um, number of vias: 5224
[03/22 15:56:49   5910s] [NR-eGR]     M5  (5H) length: 3.769250e+04um, number of vias: 3241
[03/22 15:56:49   5910s] [NR-eGR]     M6  (6V) length: 1.574718e+04um, number of vias: 2125
[03/22 15:56:49   5910s] [NR-eGR]     M7  (7H) length: 8.092000e+03um, number of vias: 2693
[03/22 15:56:49   5910s] [NR-eGR]     M8  (8V) length: 1.004971e+04um, number of vias: 0
[03/22 15:56:49   5910s] [NR-eGR] Total length: 6.544672e+05um, number of vias: 368022
[03/22 15:56:49   5910s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:49   5910s] [NR-eGR] Total eGR-routed clock nets wire length: 4.167960e+04um 
[03/22 15:56:49   5910s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:49   5910s] [NR-eGR] Report for selected net(s) only.
[03/22 15:56:49   5910s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10516
[03/22 15:56:49   5910s] [NR-eGR]     M2  (2V) length: 9.101000e+03um, number of vias: 12725
[03/22 15:56:49   5910s] [NR-eGR]     M3  (3H) length: 1.772450e+04um, number of vias: 5504
[03/22 15:56:49   5910s] [NR-eGR]     M4  (4V) length: 1.187720e+04um, number of vias: 794
[03/22 15:56:49   5910s] [NR-eGR]     M5  (5H) length: 2.032300e+03um, number of vias: 471
[03/22 15:56:50   5910s] [NR-eGR]     M6  (6V) length: 9.446000e+02um, number of vias: 0
[03/22 15:56:50   5910s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/22 15:56:50   5910s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/22 15:56:50   5910s] [NR-eGR] Total length: 4.167960e+04um, number of vias: 30010
[03/22 15:56:50   5910s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:50   5910s] [NR-eGR] Total routed clock nets wire length: 4.167960e+04um, number of vias: 30010
[03/22 15:56:50   5910s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:50   5910s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.45 sec, Real: 1.41 sec, Curr Mem: 3531.92 MB )
[03/22 15:56:50   5910s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/.rgfHj0tc8
[03/22 15:56:50   5910s]         Early Global Route - eGR->NR step done. (took cpu=0:00:01.6 real=0:00:01.6)
[03/22 15:56:50   5910s] Set FIXED routing status on 125 net(s)
[03/22 15:56:50   5910s]       Routing using eGR only done.
[03/22 15:56:50   5910s] Net route status summary:
[03/22 15:56:50   5910s]   Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:56:50   5910s]   Non-clock: 51450 (unrouted=9714, trialRouted=41736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:56:50   5910s] 
[03/22 15:56:50   5910s] CCOPT: Done with clock implementation routing.
[03/22 15:56:50   5910s] 
[03/22 15:56:50   5910s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.9 real=0:00:01.8)
[03/22 15:56:50   5910s]     Clock implementation routing done.
[03/22 15:56:50   5910s]     Leaving CCOpt scope - extractRC...
[03/22 15:56:50   5910s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/22 15:56:50   5910s] Extraction called for design 'dualcore' of instances=76592 and nets=51575 using extraction engine 'preRoute' .
[03/22 15:56:50   5910s] PreRoute RC Extraction called for design dualcore.
[03/22 15:56:50   5910s] RC Extraction called in multi-corner(2) mode.
[03/22 15:56:50   5910s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 15:56:50   5910s] RCMode: PreRoute
[03/22 15:56:50   5910s]       RC Corner Indexes            0       1   
[03/22 15:56:50   5910s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 15:56:50   5910s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 15:56:50   5910s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 15:56:50   5910s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 15:56:50   5910s] Shrink Factor                : 1.00000
[03/22 15:56:50   5910s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 15:56:50   5910s] Using capacitance table file ...
[03/22 15:56:50   5910s] LayerId::1 widthSet size::4
[03/22 15:56:50   5910s] LayerId::2 widthSet size::4
[03/22 15:56:50   5910s] LayerId::3 widthSet size::4
[03/22 15:56:50   5910s] LayerId::4 widthSet size::4
[03/22 15:56:50   5910s] LayerId::5 widthSet size::4
[03/22 15:56:50   5910s] LayerId::6 widthSet size::4
[03/22 15:56:50   5910s] LayerId::7 widthSet size::4
[03/22 15:56:50   5910s] LayerId::8 widthSet size::4
[03/22 15:56:50   5910s] Updating RC grid for preRoute extraction ...
[03/22 15:56:50   5910s] Initializing multi-corner capacitance tables ... 
[03/22 15:56:50   5910s] Initializing multi-corner resistance tables ...
[03/22 15:56:50   5910s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.246028 ; uaWl: 0.969744 ; uaWlH: 0.200879 ; aWlH: 0.029724 ; Pmax: 0.823800 ; wcR: 0.636400 ; newSi: 0.091600 ; pMod: 82 ; 
[03/22 15:56:50   5911s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3531.922M)
[03/22 15:56:50   5911s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 15:56:50   5911s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/22 15:56:50   5911s] OPERPROF: Starting DPlace-Init at level 1, MEM:3531.9M
[03/22 15:56:50   5911s] z: 2, totalTracks: 1
[03/22 15:56:50   5911s] z: 4, totalTracks: 1
[03/22 15:56:50   5911s] z: 6, totalTracks: 1
[03/22 15:56:50   5911s] z: 8, totalTracks: 1
[03/22 15:56:50   5911s] #spOpts: N=65 mergeVia=F 
[03/22 15:56:51   5911s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3531.9M
[03/22 15:56:51   5911s] OPERPROF:     Starting CMU at level 3, MEM:3531.9M
[03/22 15:56:51   5911s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.012, MEM:3531.9M
[03/22 15:56:51   5911s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.113, MEM:3531.9M
[03/22 15:56:51   5911s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3531.9MB).
[03/22 15:56:51   5911s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.211, MEM:3531.9M
[03/22 15:56:51   5911s]     Calling post conditioning for eGRPC...
[03/22 15:56:51   5911s]       eGRPC...
[03/22 15:56:51   5911s]         eGRPC active optimizations:
[03/22 15:56:51   5911s]          - Move Down
[03/22 15:56:51   5911s]          - Downsizing before DRV sizing
[03/22 15:56:51   5911s]          - DRV fixing with cell sizing
[03/22 15:56:51   5911s]          - Move to fanout
[03/22 15:56:51   5911s]          - Cloning
[03/22 15:56:51   5911s]         
[03/22 15:56:51   5911s]         Currently running CTS, using active skew data
[03/22 15:56:51   5911s]         Reset bufferability constraints...
[03/22 15:56:51   5911s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/22 15:56:51   5911s]         Clock tree timing engine global stage delay update for WC:setup.late...
[03/22 15:56:51   5911s] End AAE Lib Interpolated Model. (MEM=3531.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:56:51   5911s]         Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
[03/22 15:56:51   5911s]         Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.1)
[03/22 15:56:51   5911s]         Clock DAG stats eGRPC initial state:
[03/22 15:56:51   5911s]           cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:51   5911s]           cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:56:51   5911s]           cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:56:51   5911s]           sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:51   5911s]           wire capacitance : top=0.000pF, trunk=0.661pF, leaf=6.603pF, total=7.263pF
[03/22 15:56:51   5911s]           wire lengths     : top=0.000um, trunk=4315.600um, leaf=37364.000um, total=41679.600um
[03/22 15:56:51   5911s]           hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10242.300um, total=13128.100um
[03/22 15:56:51   5911s]         Clock DAG net violations eGRPC initial state: none
[03/22 15:56:51   5911s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/22 15:56:51   5911s]           Trunk : target=0.105ns count=19 avg=0.064ns sd=0.022ns min=0.015ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:51   5911s]           Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 86 <= 0.094ns, 18 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:51   5911s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/22 15:56:51   5911s]            Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:56:51   5911s]          Logics: CKAN2D1: 1 
[03/22 15:56:51   5911s]         Primary reporting skew groups eGRPC initial state:
[03/22 15:56:51   5911s]           skew_group clk1/CON: insertion delay [min=0.344, max=0.401, avg=0.362, sd=0.009], skew [0.058 vs 0.057*], 100% {0.345, 0.401} (wid=0.034 ws=0.028) (gid=0.384 gs=0.051)
[03/22 15:56:51   5912s]               min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:56:51   5912s]               max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:51   5912s]         Skew group summary eGRPC initial state:
[03/22 15:56:51   5912s]           skew_group clk1/CON: insertion delay [min=0.344, max=0.401, avg=0.362, sd=0.009], skew [0.058 vs 0.057*], 100% {0.345, 0.401} (wid=0.034 ws=0.028) (gid=0.384 gs=0.051)
[03/22 15:56:51   5912s]           skew_group clk2/CON: insertion delay [min=0.237, max=0.261, avg=0.250, sd=0.004], skew [0.024 vs 0.057], 100% {0.237, 0.261} (wid=0.034 ws=0.025) (gid=0.237 gs=0.019)
[03/22 15:56:51   5912s]         Moving buffers...
[03/22 15:56:51   5912s]         Violation analysis...
[03/22 15:56:51   5912s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/22 15:56:51   5912s]         Clock DAG stats eGRPC after moving buffers:
[03/22 15:56:51   5912s]           cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:51   5912s]           cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:56:51   5912s]           cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:56:51   5912s]           sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:51   5912s]           wire capacitance : top=0.000pF, trunk=0.661pF, leaf=6.603pF, total=7.263pF
[03/22 15:56:51   5912s]           wire lengths     : top=0.000um, trunk=4315.600um, leaf=37364.000um, total=41679.600um
[03/22 15:56:51   5912s]           hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10242.300um, total=13128.100um
[03/22 15:56:51   5912s]         Clock DAG net violations eGRPC after moving buffers: none
[03/22 15:56:51   5912s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[03/22 15:56:51   5912s]           Trunk : target=0.105ns count=19 avg=0.064ns sd=0.022ns min=0.015ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:51   5912s]           Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 86 <= 0.094ns, 18 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:51   5912s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[03/22 15:56:51   5912s]            Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:56:51   5912s]          Logics: CKAN2D1: 1 
[03/22 15:56:51   5912s]         Primary reporting skew groups eGRPC after moving buffers:
[03/22 15:56:51   5912s]           skew_group clk1/CON: insertion delay [min=0.344, max=0.401, avg=0.362, sd=0.009], skew [0.058 vs 0.057*], 100% {0.345, 0.401} (wid=0.034 ws=0.028) (gid=0.384 gs=0.051)
[03/22 15:56:51   5912s]               min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:56:51   5912s]               max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:51   5912s]         Skew group summary eGRPC after moving buffers:
[03/22 15:56:51   5912s]           skew_group clk1/CON: insertion delay [min=0.344, max=0.401, avg=0.362, sd=0.009], skew [0.058 vs 0.057*], 100% {0.345, 0.401} (wid=0.034 ws=0.028) (gid=0.384 gs=0.051)
[03/22 15:56:51   5912s]           skew_group clk2/CON: insertion delay [min=0.237, max=0.261, avg=0.250, sd=0.004], skew [0.024 vs 0.057], 100% {0.237, 0.261} (wid=0.034 ws=0.025) (gid=0.237 gs=0.019)
[03/22 15:56:51   5912s]         Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/22 15:56:51   5912s]         Initial Pass of Downsizing Clock Tree Cells...
[03/22 15:56:52   5912s]         Artificially removing long paths...
[03/22 15:56:52   5912s]           Artificially shortened 438 long paths. The largest offset applied was 0.022ns.
[03/22 15:56:52   5912s]           
[03/22 15:56:52   5912s]           
[03/22 15:56:52   5912s]           Skew Group Offsets:
[03/22 15:56:52   5912s]           
[03/22 15:56:52   5912s]           ----------------------------------------------------------------------------------------
[03/22 15:56:52   5912s]           Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
[03/22 15:56:52   5912s]                         Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[03/22 15:56:52   5912s]           ----------------------------------------------------------------------------------------
[03/22 15:56:52   5912s]           clk1/CON      5251       322        6.132%      0.022ns       0.401ns         0.380ns
[03/22 15:56:52   5912s]           clk2/CON      5019       116        2.311%      0.002ns       0.261ns         0.259ns
[03/22 15:56:52   5912s]           ----------------------------------------------------------------------------------------
[03/22 15:56:52   5912s]           
[03/22 15:56:52   5912s]           Offsets Histogram:
[03/22 15:56:52   5912s]           
[03/22 15:56:52   5912s]           -------------------------------
[03/22 15:56:52   5912s]           From (ns)    To (ns)      Count
[03/22 15:56:52   5912s]           -------------------------------
[03/22 15:56:52   5912s]           below          0.000         7
[03/22 15:56:52   5912s]             0.000        0.005       112
[03/22 15:56:52   5912s]             0.005        0.010        78
[03/22 15:56:52   5912s]             0.010        0.015       202
[03/22 15:56:52   5912s]             0.015        0.020         0
[03/22 15:56:52   5912s]             0.020      and above      39
[03/22 15:56:52   5912s]           -------------------------------
[03/22 15:56:52   5912s]           
[03/22 15:56:52   5912s]           Mean=0.009ns Median=0.010ns Std.Dev=0.006ns
[03/22 15:56:52   5912s]           
[03/22 15:56:52   5912s]           
[03/22 15:56:52   5912s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:52   5912s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[03/22 15:56:52   5912s]         Modifying slew-target multiplier from 1 to 0.9
[03/22 15:56:52   5912s]         Downsizing prefiltering...
[03/22 15:56:52   5912s]         Downsizing prefiltering done.
[03/22 15:56:52   5912s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/22 15:56:52   5912s]         DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 108, numSkippedDueToCloseToSkewTarget = 13
[03/22 15:56:52   5912s]         CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[03/22 15:56:52   5912s]         Reverting slew-target multiplier from 0.9 to 1
[03/22 15:56:52   5912s]         Reverting Artificially removing long paths...
[03/22 15:56:52   5912s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/22 15:56:52   5912s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/22 15:56:52   5913s]         Clock DAG stats eGRPC after downsizing:
[03/22 15:56:52   5913s]           cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:52   5913s]           cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:56:52   5913s]           cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:56:52   5913s]           sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:52   5913s]           wire capacitance : top=0.000pF, trunk=0.661pF, leaf=6.603pF, total=7.263pF
[03/22 15:56:52   5913s]           wire lengths     : top=0.000um, trunk=4315.600um, leaf=37364.000um, total=41679.600um
[03/22 15:56:52   5913s]           hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10242.300um, total=13128.100um
[03/22 15:56:52   5913s]         Clock DAG net violations eGRPC after downsizing: none
[03/22 15:56:52   5913s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[03/22 15:56:52   5913s]           Trunk : target=0.105ns count=19 avg=0.064ns sd=0.022ns min=0.015ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:52   5913s]           Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 86 <= 0.094ns, 18 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:52   5913s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[03/22 15:56:52   5913s]            Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:56:52   5913s]          Logics: CKAN2D1: 1 
[03/22 15:56:52   5913s]         Primary reporting skew groups eGRPC after downsizing:
[03/22 15:56:52   5913s]           skew_group clk1/CON: insertion delay [min=0.344, max=0.401, avg=0.362, sd=0.009], skew [0.058 vs 0.057*], 100% {0.345, 0.401} (wid=0.034 ws=0.028) (gid=0.384 gs=0.051)
[03/22 15:56:52   5913s]               min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:56:52   5913s]               max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:52   5913s]         Skew group summary eGRPC after downsizing:
[03/22 15:56:52   5913s]           skew_group clk1/CON: insertion delay [min=0.344, max=0.401, avg=0.362, sd=0.009], skew [0.058 vs 0.057*], 100% {0.345, 0.401} (wid=0.034 ws=0.028) (gid=0.384 gs=0.051)
[03/22 15:56:52   5913s]           skew_group clk2/CON: insertion delay [min=0.237, max=0.261, avg=0.250, sd=0.004], skew [0.024 vs 0.057], 100% {0.237, 0.261} (wid=0.034 ws=0.025) (gid=0.237 gs=0.019)
[03/22 15:56:52   5913s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/22 15:56:52   5913s]         Fixing DRVs...
[03/22 15:56:52   5913s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/22 15:56:52   5913s]         CCOpt-eGRPC: considered: 125, tested: 125, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         PRO Statistics: Fix DRVs (cell sizing):
[03/22 15:56:52   5913s]         =======================================
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         Cell changes by Net Type:
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         -------------------------------------------------------------------------------------------------
[03/22 15:56:52   5913s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/22 15:56:52   5913s]         -------------------------------------------------------------------------------------------------
[03/22 15:56:52   5913s]         top                0            0           0            0                    0                0
[03/22 15:56:52   5913s]         trunk              0            0           0            0                    0                0
[03/22 15:56:52   5913s]         leaf               0            0           0            0                    0                0
[03/22 15:56:52   5913s]         -------------------------------------------------------------------------------------------------
[03/22 15:56:52   5913s]         Total              0            0           0            0                    0                0
[03/22 15:56:52   5913s]         -------------------------------------------------------------------------------------------------
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/22 15:56:52   5913s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         Clock DAG stats eGRPC after DRV fixing:
[03/22 15:56:52   5913s]           cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:52   5913s]           cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:56:52   5913s]           cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:56:52   5913s]           sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:52   5913s]           wire capacitance : top=0.000pF, trunk=0.661pF, leaf=6.603pF, total=7.263pF
[03/22 15:56:52   5913s]           wire lengths     : top=0.000um, trunk=4315.600um, leaf=37364.000um, total=41679.600um
[03/22 15:56:52   5913s]           hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10242.300um, total=13128.100um
[03/22 15:56:52   5913s]         Clock DAG net violations eGRPC after DRV fixing: none
[03/22 15:56:52   5913s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[03/22 15:56:52   5913s]           Trunk : target=0.105ns count=19 avg=0.064ns sd=0.022ns min=0.015ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:52   5913s]           Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 86 <= 0.094ns, 18 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:52   5913s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[03/22 15:56:52   5913s]            Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:56:52   5913s]          Logics: CKAN2D1: 1 
[03/22 15:56:52   5913s]         Primary reporting skew groups eGRPC after DRV fixing:
[03/22 15:56:52   5913s]           skew_group clk1/CON: insertion delay [min=0.344, max=0.401, avg=0.362, sd=0.009], skew [0.058 vs 0.057*], 100% {0.345, 0.401} (wid=0.034 ws=0.028) (gid=0.384 gs=0.051)
[03/22 15:56:52   5913s]               min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:56:52   5913s]               max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:52   5913s]         Skew group summary eGRPC after DRV fixing:
[03/22 15:56:52   5913s]           skew_group clk1/CON: insertion delay [min=0.344, max=0.401, avg=0.362, sd=0.009], skew [0.058 vs 0.057*], 100% {0.345, 0.401} (wid=0.034 ws=0.028) (gid=0.384 gs=0.051)
[03/22 15:56:52   5913s]           skew_group clk2/CON: insertion delay [min=0.237, max=0.261, avg=0.250, sd=0.004], skew [0.024 vs 0.057], 100% {0.237, 0.261} (wid=0.034 ws=0.025) (gid=0.237 gs=0.019)
[03/22 15:56:52   5913s]         Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         Slew Diagnostics: After DRV fixing
[03/22 15:56:52   5913s]         ==================================
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         Global Causes:
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         -------------------------------------
[03/22 15:56:52   5913s]         Cause
[03/22 15:56:52   5913s]         -------------------------------------
[03/22 15:56:52   5913s]         DRV fixing with buffering is disabled
[03/22 15:56:52   5913s]         -------------------------------------
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         Top 5 overslews:
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         ---------------------------------
[03/22 15:56:52   5913s]         Overslew    Causes    Driving Pin
[03/22 15:56:52   5913s]         ---------------------------------
[03/22 15:56:52   5913s]           (empty table)
[03/22 15:56:52   5913s]         ---------------------------------
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         -------------------
[03/22 15:56:52   5913s]         Cause    Occurences
[03/22 15:56:52   5913s]         -------------------
[03/22 15:56:52   5913s]           (empty table)
[03/22 15:56:52   5913s]         -------------------
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         Violation diagnostics counts from the 0 nodes that have violations:
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         -------------------
[03/22 15:56:52   5913s]         Cause    Occurences
[03/22 15:56:52   5913s]         -------------------
[03/22 15:56:52   5913s]           (empty table)
[03/22 15:56:52   5913s]         -------------------
[03/22 15:56:52   5913s]         
[03/22 15:56:52   5913s]         Reconnecting optimized routes...
[03/22 15:56:52   5913s]         Reset timing graph...
[03/22 15:56:52   5913s] Ignoring AAE DB Resetting ...
[03/22 15:56:52   5913s]         Reset timing graph done.
[03/22 15:56:53   5913s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/22 15:56:53   5913s]         Violation analysis...
[03/22 15:56:53   5913s] End AAE Lib Interpolated Model. (MEM=3781.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:56:53   5913s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/22 15:56:53   5913s]         Clock instances to consider for cloning: 0
[03/22 15:56:53   5913s]         Reset timing graph...
[03/22 15:56:53   5913s] Ignoring AAE DB Resetting ...
[03/22 15:56:53   5913s]         Reset timing graph done.
[03/22 15:56:53   5913s]         Set dirty flag on 7 insts, 14 nets
[03/22 15:56:53   5913s]         Clock DAG stats before routing clock trees:
[03/22 15:56:53   5913s]           cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:56:53   5913s]           cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:56:53   5913s]           cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:56:53   5913s]           sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:56:53   5913s]           wire capacitance : top=0.000pF, trunk=0.661pF, leaf=6.603pF, total=7.263pF
[03/22 15:56:53   5913s]           wire lengths     : top=0.000um, trunk=4315.600um, leaf=37364.000um, total=41679.600um
[03/22 15:56:53   5913s]           hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10242.300um, total=13128.100um
[03/22 15:56:53   5913s]         Clock DAG net violations before routing clock trees: none
[03/22 15:56:53   5913s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/22 15:56:53   5913s]           Trunk : target=0.105ns count=19 avg=0.064ns sd=0.022ns min=0.015ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:56:53   5913s]           Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 86 <= 0.094ns, 18 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:56:53   5913s]         Clock DAG library cell distribution before routing clock trees {count}:
[03/22 15:56:53   5913s]            Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:56:53   5913s]          Logics: CKAN2D1: 1 
[03/22 15:56:53   5913s]         Primary reporting skew groups before routing clock trees:
[03/22 15:56:53   5913s]           skew_group clk1/CON: insertion delay [min=0.344, max=0.401, avg=0.362, sd=0.009], skew [0.058 vs 0.057*], 100% {0.345, 0.401} (wid=0.034 ws=0.028) (gid=0.384 gs=0.051)
[03/22 15:56:53   5913s]               min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:56:53   5913s]               max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:56:53   5913s]         Skew group summary before routing clock trees:
[03/22 15:56:53   5913s]           skew_group clk1/CON: insertion delay [min=0.344, max=0.401, avg=0.362, sd=0.009], skew [0.058 vs 0.057*], 100% {0.345, 0.401} (wid=0.034 ws=0.028) (gid=0.384 gs=0.051)
[03/22 15:56:53   5913s]           skew_group clk2/CON: insertion delay [min=0.237, max=0.261, avg=0.250, sd=0.004], skew [0.024 vs 0.057], 100% {0.237, 0.261} (wid=0.034 ws=0.025) (gid=0.237 gs=0.019)
[03/22 15:56:53   5913s]       eGRPC done.
[03/22 15:56:53   5913s]     Calling post conditioning for eGRPC done.
[03/22 15:56:53   5913s]   eGR Post Conditioning loop iteration 0 done.
[03/22 15:56:53   5913s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/22 15:56:53   5913s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3781.1M
[03/22 15:56:53   5913s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.120, REAL:0.042, MEM:3785.1M
[03/22 15:56:53   5913s]   Leaving CCOpt scope - ClockRefiner...
[03/22 15:56:53   5913s]   Assigned high priority to 0 cells.
[03/22 15:56:53   5913s]   Performing Single Pass Refine Place.
[03/22 15:56:53   5913s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[03/22 15:56:53   5913s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3785.1M
[03/22 15:56:53   5913s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3785.1M
[03/22 15:56:53   5913s] z: 2, totalTracks: 1
[03/22 15:56:53   5913s] z: 4, totalTracks: 1
[03/22 15:56:53   5913s] z: 6, totalTracks: 1
[03/22 15:56:53   5913s] z: 8, totalTracks: 1
[03/22 15:56:53   5913s] #spOpts: N=65 mergeVia=F 
[03/22 15:56:53   5914s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3785.1M
[03/22 15:56:53   5914s] Info: 123 insts are soft-fixed.
[03/22 15:56:53   5914s] OPERPROF:       Starting CMU at level 4, MEM:3785.1M
[03/22 15:56:53   5914s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.011, MEM:3785.1M
[03/22 15:56:53   5914s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.113, MEM:3785.1M
[03/22 15:56:53   5914s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3785.1MB).
[03/22 15:56:53   5914s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.200, MEM:3785.1M
[03/22 15:56:53   5914s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.200, MEM:3785.1M
[03/22 15:56:53   5914s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.20
[03/22 15:56:53   5914s] OPERPROF: Starting RefinePlace at level 1, MEM:3785.1M
[03/22 15:56:53   5914s] *** Starting refinePlace (1:38:34 mem=3785.1M) ***
[03/22 15:56:53   5914s] Total net bbox length = 5.208e+05 (2.437e+05 2.772e+05) (ext = 2.712e+04)
[03/22 15:56:53   5914s] Info: 123 insts are soft-fixed.
[03/22 15:56:53   5914s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:56:53   5914s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:56:53   5914s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3785.1M
[03/22 15:56:53   5914s] Starting refinePlace ...
[03/22 15:56:54   5914s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:56:54   5914s]    Spread Effort: high, standalone mode, useDDP on.
[03/22 15:56:54   5916s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:01.0, mem=3785.1MB) @(1:38:34 - 1:38:36).
[03/22 15:56:54   5916s] Move report: preRPlace moves 14157 insts, mean move: 0.81 um, max move: 17.60 um
[03/22 15:56:54   5916s] 	Max move on inst (core2_inst/qmem_instance/memory0_reg_7_): (65.00, 391.60) --> (68.20, 377.20)
[03/22 15:56:54   5916s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/22 15:56:54   5916s] wireLenOptFixPriorityInst 10270 inst fixed
[03/22 15:56:54   5916s] 
[03/22 15:56:54   5916s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:56:56   5918s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:56:56   5918s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:02.0, mem=3785.1MB) @(1:38:36 - 1:38:39).
[03/22 15:56:56   5918s] Move report: Detail placement moves 14157 insts, mean move: 0.81 um, max move: 17.60 um
[03/22 15:56:56   5918s] 	Max move on inst (core2_inst/qmem_instance/memory0_reg_7_): (65.00, 391.60) --> (68.20, 377.20)
[03/22 15:56:56   5918s] 	Runtime: CPU: 0:00:04.6 REAL: 0:00:03.0 MEM: 3785.1MB
[03/22 15:56:56   5918s] Statistics of distance of Instance movement in refine placement:
[03/22 15:56:56   5918s]   maximum (X+Y) =        17.60 um
[03/22 15:56:56   5918s]   inst (core2_inst/qmem_instance/memory0_reg_7_) with max move: (65, 391.6) -> (68.2, 377.2)
[03/22 15:56:56   5918s]   mean    (X+Y) =         0.80 um
[03/22 15:56:56   5918s] Summary Report:
[03/22 15:56:56   5918s] Instances move: 7215 (out of 40034 movable)
[03/22 15:56:56   5918s] Instances flipped: 0
[03/22 15:56:56   5918s] Mean displacement: 0.80 um
[03/22 15:56:56   5918s] Max displacement: 17.60 um (Instance: core2_inst/qmem_instance/memory0_reg_7_) (65, 391.6) -> (68.2, 377.2)
[03/22 15:56:56   5918s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/22 15:56:56   5918s] Total instances moved : 7215
[03/22 15:56:56   5919s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.670, REAL:2.375, MEM:3785.1M
[03/22 15:56:56   5919s] Total net bbox length = 5.233e+05 (2.454e+05 2.779e+05) (ext = 2.709e+04)
[03/22 15:56:56   5919s] Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 3785.1MB
[03/22 15:56:56   5919s] [CPU] RefinePlace/total (cpu=0:00:04.8, real=0:00:03.0, mem=3785.1MB) @(1:38:34 - 1:38:39).
[03/22 15:56:56   5919s] *** Finished refinePlace (1:38:39 mem=3785.1M) ***
[03/22 15:56:56   5919s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.20
[03/22 15:56:56   5919s] OPERPROF: Finished RefinePlace at level 1, CPU:4.830, REAL:2.540, MEM:3785.1M
[03/22 15:56:56   5919s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3785.1M
[03/22 15:56:56   5919s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.052, MEM:3785.1M
[03/22 15:56:56   5919s]   Moved 2936, flipped 103 and cell swapped 0 of 10393 clock instance(s) during refinement.
[03/22 15:56:56   5919s]   The largest move was 17.6 microns for core2_inst/qmem_instance/memory0_reg_7_.
[03/22 15:56:56   5919s]   Moved 0 and flipped 0 of 123 clock instances (excluding sinks) during refinement
[03/22 15:56:56   5919s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/22 15:56:56   5919s]   Moved 2936 and flipped 103 of 10270 clock sinks during refinement.
[03/22 15:56:56   5919s]   The largest move for clock sinks was 17.6 microns. The inst with this movement was core2_inst/qmem_instance/memory0_reg_7_
[03/22 15:56:56   5919s]   Revert refine place priority changes on 0 cells.
[03/22 15:56:56   5919s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.2 real=0:00:02.8)
[03/22 15:56:56   5919s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:10.7 real=0:00:08.0)
[03/22 15:56:56   5919s]   CCOpt::Phase::Routing...
[03/22 15:56:56   5919s]   Clock implementation routing...
[03/22 15:56:56   5919s]     Leaving CCOpt scope - Routing Tools...
[03/22 15:56:56   5919s] Net route status summary:
[03/22 15:56:56   5919s]   Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:56:56   5919s]   Non-clock: 51450 (unrouted=9714, trialRouted=41736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:56:56   5919s]     Routing using eGR in eGR->NR Step...
[03/22 15:56:56   5919s]       Early Global Route - eGR->NR step...
[03/22 15:56:56   5919s] (ccopt eGR): There are 125 nets for routing of which 125 have one or more fixed wires.
[03/22 15:56:56   5919s] (ccopt eGR): Start to route 125 all nets
[03/22 15:56:56   5919s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3785.14 MB )
[03/22 15:56:56   5919s] (I)       Started Loading and Dumping File ( Curr Mem: 3785.14 MB )
[03/22 15:56:56   5919s] (I)       Reading DB...
[03/22 15:56:56   5919s] (I)       Read data from FE... (mem=3785.1M)
[03/22 15:56:56   5919s] (I)       Read nodes and places... (mem=3785.1M)
[03/22 15:56:56   5919s] (I)       Done Read nodes and places (cpu=0.090s, mem=3785.1M)
[03/22 15:56:56   5919s] (I)       Read nets... (mem=3785.1M)
[03/22 15:56:56   5919s] (I)       Done Read nets (cpu=0.140s, mem=3785.1M)
[03/22 15:56:56   5919s] (I)       Done Read data from FE (cpu=0.230s, mem=3785.1M)
[03/22 15:56:56   5919s] (I)       before initializing RouteDB syMemory usage = 3785.1 MB
[03/22 15:56:56   5919s] (I)       Clean congestion better: true
[03/22 15:56:56   5919s] (I)       Estimate vias on DPT layer: true
[03/22 15:56:56   5919s] (I)       Clean congestion LA rounds: 5
[03/22 15:56:56   5919s] (I)       Layer constraints as soft constraints: true
[03/22 15:56:56   5919s] (I)       Soft top layer         : true
[03/22 15:56:56   5919s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/22 15:56:56   5919s] (I)       Better NDR handling    : true
[03/22 15:56:56   5919s] (I)       Routing cost fix for NDR handling: true
[03/22 15:56:56   5919s] (I)       Update initial WL after Phase 1a: true
[03/22 15:56:56   5919s] (I)       Block tracks for preroutes: true
[03/22 15:56:56   5919s] (I)       Assign IRoute by net group key: true
[03/22 15:56:56   5919s] (I)       Block unroutable channels: true
[03/22 15:56:56   5919s] (I)       Block unroutable channel fix: true
[03/22 15:56:56   5919s] (I)       Block unroutable channels 3D: true
[03/22 15:56:56   5919s] (I)       Check blockage within NDR space in TA: true
[03/22 15:56:56   5919s] (I)       Handle EOL spacing     : true
[03/22 15:56:56   5919s] (I)       Honor MSV route constraint: false
[03/22 15:56:56   5919s] (I)       Maximum routing layer  : 127
[03/22 15:56:56   5919s] (I)       Minimum routing layer  : 2
[03/22 15:56:56   5919s] (I)       Supply scale factor H  : 1.00
[03/22 15:56:56   5919s] (I)       Supply scale factor V  : 1.00
[03/22 15:56:56   5919s] (I)       Tracks used by clock wire: 0
[03/22 15:56:56   5919s] (I)       Reverse direction      : 
[03/22 15:56:56   5919s] (I)       Honor partition pin guides: true
[03/22 15:56:56   5919s] (I)       Route selected nets only: true
[03/22 15:56:56   5919s] (I)       Route secondary PG pins: false
[03/22 15:56:56   5919s] (I)       Second PG max fanout   : 2147483647
[03/22 15:56:56   5919s] (I)       Refine MST             : true
[03/22 15:56:56   5919s] (I)       Honor PRL              : true
[03/22 15:56:56   5919s] (I)       Strong congestion aware: true
[03/22 15:56:56   5919s] (I)       Improved initial location for IRoutes: true
[03/22 15:56:56   5919s] (I)       Multi panel TA         : true
[03/22 15:56:56   5919s] (I)       Penalize wire overlap  : true
[03/22 15:56:56   5919s] (I)       Expand small instance blockage: true
[03/22 15:56:56   5919s] (I)       Reduce via in TA       : true
[03/22 15:56:56   5919s] (I)       SS-aware routing       : true
[03/22 15:56:56   5919s] (I)       Improve tree edge sharing: true
[03/22 15:56:56   5919s] (I)       Improve 2D via estimation: true
[03/22 15:56:56   5919s] (I)       Refine Steiner tree    : true
[03/22 15:56:56   5919s] (I)       Build spine tree       : true
[03/22 15:56:56   5919s] (I)       Model pass through capacity: true
[03/22 15:56:56   5919s] (I)       Extend blockages by a half GCell: true
[03/22 15:56:56   5919s] (I)       Partial layer blockage modeling: true
[03/22 15:56:56   5919s] (I)       Consider pin shapes    : true
[03/22 15:56:56   5919s] (I)       Consider pin shapes for all nodes: true
[03/22 15:56:56   5919s] (I)       Consider NR APA        : true
[03/22 15:56:56   5919s] (I)       Consider IO pin shape  : true
[03/22 15:56:56   5919s] (I)       Fix pin connection bug : true
[03/22 15:56:56   5919s] (I)       Consider layer RC for local wires: true
[03/22 15:56:56   5919s] (I)       LA-aware pin escape length: 2
[03/22 15:56:56   5919s] (I)       Split for must join    : true
[03/22 15:56:56   5919s] (I)       Route guide main branches file: /tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/.rgftuV79R.trunk.1
[03/22 15:56:56   5919s] (I)       Route guide min downstream WL type: SUBTREE
[03/22 15:56:56   5919s] (I)       Number threads         : 8
[03/22 15:56:56   5919s] (I)       Routing effort level   : 10000
[03/22 15:56:56   5919s] (I)       Special modeling for N7: 0
[03/22 15:56:56   5919s] (I)       Special modeling for N6: 0
[03/22 15:56:56   5919s] (I)       N3 special modeling    : 0
[03/22 15:56:56   5919s] (I)       Special modeling for N5 v6: 0
[03/22 15:56:56   5919s] (I)       Special settings for S3: 0
[03/22 15:56:56   5919s] (I)       Special settings for S4: 0
[03/22 15:56:56   5919s] (I)       Special settings for S5 v2: 0
[03/22 15:56:56   5919s] (I)       Special settings for S7: 0
[03/22 15:56:56   5919s] (I)       Special settings for S8: 0
[03/22 15:56:56   5919s] (I)       Prefer layer length threshold: 8
[03/22 15:56:56   5919s] (I)       Overflow penalty cost  : 10
[03/22 15:56:56   5919s] (I)       A-star cost            : 0.30
[03/22 15:56:56   5919s] (I)       Misalignment cost      : 10.00
[03/22 15:56:56   5919s] (I)       Threshold for short IRoute: 6
[03/22 15:56:56   5919s] (I)       Via cost during post routing: 1.00
[03/22 15:56:56   5919s] (I)       source-to-sink ratio   : 0.30
[03/22 15:56:56   5919s] (I)       Scenic ratio bound     : 3.00
[03/22 15:56:56   5919s] (I)       Segment layer relax scenic ratio: 1.25
[03/22 15:56:56   5919s] (I)       Source-sink aware LA ratio: 0.50
[03/22 15:56:56   5919s] (I)       PG-aware similar topology routing: true
[03/22 15:56:56   5919s] (I)       Maze routing via cost fix: true
[03/22 15:56:56   5919s] (I)       Apply PRL on PG terms  : true
[03/22 15:56:56   5919s] (I)       Apply PRL on obs objects: true
[03/22 15:56:56   5919s] (I)       Handle range-type spacing rules: true
[03/22 15:56:56   5919s] (I)       Apply function for special wires: true
[03/22 15:56:56   5919s] (I)       Layer by layer blockage reading: true
[03/22 15:56:56   5919s] (I)       Offset calculation fix : true
[03/22 15:56:56   5919s] (I)       Parallel spacing query fix: true
[03/22 15:56:56   5919s] (I)       Force source to root IR: true
[03/22 15:56:56   5919s] (I)       Layer Weights          : L2:4 L3:2.5
[03/22 15:56:56   5919s] (I)       Route stripe layer range: 
[03/22 15:56:56   5919s] (I)       Honor partition fences : 
[03/22 15:56:56   5919s] (I)       Honor partition pin    : 
[03/22 15:56:56   5919s] (I)       Honor partition fences with feedthrough: 
[03/22 15:56:56   5919s] (I)       Do not relax to DPT layer: true
[03/22 15:56:56   5919s] (I)       Pass through capacity modeling: true
[03/22 15:56:56   5919s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:56:56   5919s] (I)       Use row-based GCell size
[03/22 15:56:56   5919s] (I)       Use row-based GCell align
[03/22 15:56:56   5919s] (I)       GCell unit size   : 3600
[03/22 15:56:56   5919s] (I)       GCell multiplier  : 1
[03/22 15:56:56   5919s] (I)       GCell row height  : 3600
[03/22 15:56:56   5919s] (I)       Actual row height : 3600
[03/22 15:56:56   5919s] (I)       GCell align ref   : 20000 20000
[03/22 15:56:56   5919s] [NR-eGR] Track table information for default rule: 
[03/22 15:56:56   5919s] [NR-eGR] M1 has no routable track
[03/22 15:56:56   5919s] [NR-eGR] M2 has single uniform track structure
[03/22 15:56:56   5919s] [NR-eGR] M3 has single uniform track structure
[03/22 15:56:56   5919s] [NR-eGR] M4 has single uniform track structure
[03/22 15:56:56   5919s] [NR-eGR] M5 has single uniform track structure
[03/22 15:56:56   5919s] [NR-eGR] M6 has single uniform track structure
[03/22 15:56:56   5919s] [NR-eGR] M7 has single uniform track structure
[03/22 15:56:56   5919s] [NR-eGR] M8 has single uniform track structure
[03/22 15:56:56   5919s] (I)       ===========================================================================
[03/22 15:56:56   5919s] (I)       == Report All Rule Vias ==
[03/22 15:56:56   5919s] (I)       ===========================================================================
[03/22 15:56:56   5919s] (I)        Via Rule : (Default)
[03/22 15:56:56   5919s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:56:56   5919s] (I)       ---------------------------------------------------------------------------
[03/22 15:56:56   5919s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/22 15:56:56   5919s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:56:56   5919s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:56:56   5919s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:56:56   5919s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/22 15:56:56   5919s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/22 15:56:56   5919s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/22 15:56:56   5919s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:56:56   5919s] (I)       ===========================================================================
[03/22 15:56:56   5919s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3785.14 MB )
[03/22 15:56:56   5919s] [NR-eGR] Read 58504 PG shapes
[03/22 15:56:56   5919s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:56   5919s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:56:56   5919s] [NR-eGR] #Instance Blockages : 0
[03/22 15:56:56   5919s] [NR-eGR] #PG Blockages       : 58504
[03/22 15:56:56   5919s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:56:56   5919s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:56:56   5919s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:56:57   5919s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/22 15:56:57   5919s] (I)       readDataFromPlaceDB
[03/22 15:56:57   5919s] (I)       Read net information..
[03/22 15:56:57   5919s] [NR-eGR] Read numTotalNets=41862  numIgnoredNets=41737
[03/22 15:56:57   5919s] (I)       Read testcase time = 0.010 seconds
[03/22 15:56:57   5919s] 
[03/22 15:56:57   5919s] [NR-eGR] Connected 0 must-join pins/ports
[03/22 15:56:57   5919s] (I)       early_global_route_priority property id does not exist.
[03/22 15:56:57   5919s] (I)       Start initializing grid graph
[03/22 15:56:57   5919s] (I)       End initializing grid graph
[03/22 15:56:57   5919s] (I)       Model blockages into capacity
[03/22 15:56:57   5919s] (I)       Read Num Blocks=58504  Num Prerouted Wires=0  Num CS=0
[03/22 15:56:57   5919s] (I)       Started Modeling ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Started Modeling Layer 1 ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Started Modeling Layer 2 ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Layer 1 (V) : #blockages 13704 : #preroutes 0
[03/22 15:56:57   5919s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Started Modeling Layer 3 ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Layer 2 (H) : #blockages 38160 : #preroutes 0
[03/22 15:56:57   5919s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Started Modeling Layer 4 ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Layer 3 (V) : #blockages 6640 : #preroutes 0
[03/22 15:56:57   5919s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Started Modeling Layer 5 ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/22 15:56:57   5919s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Started Modeling Layer 6 ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/22 15:56:57   5919s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Started Modeling Layer 7 ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:56:57   5919s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Started Modeling Layer 8 ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:56:57   5919s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       -- layer congestion ratio --
[03/22 15:56:57   5919s] (I)       Layer 1 : 0.100000
[03/22 15:56:57   5919s] (I)       Layer 2 : 0.700000
[03/22 15:56:57   5919s] (I)       Layer 3 : 0.700000
[03/22 15:56:57   5919s] (I)       Layer 4 : 1.000000
[03/22 15:56:57   5919s] (I)       Layer 5 : 1.000000
[03/22 15:56:57   5919s] (I)       Layer 6 : 1.000000
[03/22 15:56:57   5919s] (I)       Layer 7 : 1.000000
[03/22 15:56:57   5919s] (I)       Layer 8 : 1.000000
[03/22 15:56:57   5919s] (I)       ----------------------------
[03/22 15:56:57   5919s] (I)       Moved 0 terms for better access 
[03/22 15:56:57   5919s] (I)       Number of ignored nets = 0
[03/22 15:56:57   5919s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 15:56:57   5919s] (I)       Number of clock nets = 125.  Ignored: No
[03/22 15:56:57   5919s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:56:57   5919s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:56:57   5919s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:56:57   5919s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:56:57   5919s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:56:57   5919s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:56:57   5919s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:56:57   5919s] [NR-eGR] There are 125 clock nets ( 125 with NDR ).
[03/22 15:56:57   5919s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3785.1 MB
[03/22 15:56:57   5919s] (I)       Ndr track 0 does not exist
[03/22 15:56:57   5919s] (I)       Ndr track 0 does not exist
[03/22 15:56:57   5919s] (I)       Layer1  viaCost=300.00
[03/22 15:56:57   5919s] (I)       Layer2  viaCost=100.00
[03/22 15:56:57   5919s] (I)       Layer3  viaCost=100.00
[03/22 15:56:57   5919s] (I)       Layer4  viaCost=100.00
[03/22 15:56:57   5919s] (I)       Layer5  viaCost=100.00
[03/22 15:56:57   5919s] (I)       Layer6  viaCost=200.00
[03/22 15:56:57   5919s] (I)       Layer7  viaCost=100.00
[03/22 15:56:57   5919s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:56:57   5919s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:56:57   5919s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:56:57   5919s] (I)       Site width          :   400  (dbu)
[03/22 15:56:57   5919s] (I)       Row height          :  3600  (dbu)
[03/22 15:56:57   5919s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:56:57   5919s] (I)       GCell width         :  3600  (dbu)
[03/22 15:56:57   5919s] (I)       GCell height        :  3600  (dbu)
[03/22 15:56:57   5919s] (I)       Grid                :   325   324     8
[03/22 15:56:57   5919s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:56:57   5919s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:56:57   5919s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:56:57   5919s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:56:57   5919s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:56:57   5919s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:56:57   5919s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:56:57   5919s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:56:57   5919s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:56:57   5919s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:56:57   5919s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:56:57   5919s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:56:57   5919s] (I)       --------------------------------------------------------
[03/22 15:56:57   5919s] 
[03/22 15:56:57   5919s] [NR-eGR] ============ Routing rule table ============
[03/22 15:56:57   5919s] [NR-eGR] Rule id: 0  Nets: 125 
[03/22 15:56:57   5919s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/22 15:56:57   5919s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/22 15:56:57   5919s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/22 15:56:57   5919s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:57   5919s] [NR-eGR] Rule id: 1  Nets: 0 
[03/22 15:56:57   5919s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:56:57   5919s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:56:57   5919s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:57   5919s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:56:57   5919s] [NR-eGR] ========================================
[03/22 15:56:57   5919s] [NR-eGR] 
[03/22 15:56:57   5919s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:56:57   5919s] (I)       blocked tracks on layer2 : = 161134 / 947052 (17.01%)
[03/22 15:56:57   5919s] (I)       blocked tracks on layer3 : = 43882 / 947700 (4.63%)
[03/22 15:56:57   5919s] (I)       blocked tracks on layer4 : = 185747 / 947052 (19.61%)
[03/22 15:56:57   5919s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:56:57   5919s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:56:57   5919s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:56:57   5919s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:56:57   5919s] (I)       After initializing earlyGlobalRoute syMemory usage = 3785.1 MB
[03/22 15:56:57   5919s] (I)       Finished Loading and Dumping File ( CPU: 0.38 sec, Real: 0.49 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Started Global Routing ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       ============= Initialization =============
[03/22 15:56:57   5919s] (I)       totalPins=10518  totalGlobalPin=10401 (98.89%)
[03/22 15:56:57   5919s] (I)       Started Build MST ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5919s] (I)       Generate topology with 8 threads
[03/22 15:56:57   5920s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.02 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       total 2D Cap : 1668496 = (906882 H, 761614 V)
[03/22 15:56:57   5920s] [NR-eGR] Layer group 1: route 125 net(s) in layer range [3, 4]
[03/22 15:56:57   5920s] (I)       ============  Phase 1a Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1a ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 194
[03/22 15:56:57   5920s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 22447 = (10600 H, 11847 V) = (1.17% H, 1.56% V) = (1.908e+04um H, 2.132e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1b Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1b ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 22437 = (10598 H, 11839 V) = (1.17% H, 1.55% V) = (1.908e+04um H, 2.131e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.56% V. EstWL: 4.038660e+04um
[03/22 15:56:57   5920s] (I)       ============  Phase 1c Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1c ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Level2 Grid: 65 x 65
[03/22 15:56:57   5920s] (I)       Started Two Level Routing ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 22437 = (10598 H, 11839 V) = (1.17% H, 1.55% V) = (1.908e+04um H, 2.131e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1d Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1d ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 22824 = (11003 H, 11821 V) = (1.21% H, 1.55% V) = (1.981e+04um H, 2.128e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1e Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1e ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 22824 = (11003 H, 11821 V) = (1.21% H, 1.55% V) = (1.981e+04um H, 2.128e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 4.108320e+04um
[03/22 15:56:57   5920s] [NR-eGR] 
[03/22 15:56:57   5920s] (I)       ============  Phase 1f Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1f ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 22828 = (11011 H, 11817 V) = (1.21% H, 1.55% V) = (1.982e+04um H, 2.127e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1g Route ============
[03/22 15:56:57   5920s] (I)       Started Post Routing ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Post Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 22620 = (10874 H, 11746 V) = (1.20% H, 1.54% V) = (1.957e+04um H, 2.114e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       numNets=125  numFullyRipUpNets=103  numPartialRipUpNets=103 routedWL=3217
[03/22 15:56:57   5920s] [NR-eGR] Create a new net group with 103 nets and layer range [3, 6]
[03/22 15:56:57   5920s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Running layer assignment with 8 threads
[03/22 15:56:57   5920s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Started Build MST ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Generate topology with 8 threads
[03/22 15:56:57   5920s] (I)       Finished Build MST ( CPU: 0.13 sec, Real: 0.03 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       total 2D Cap : 3563293 = (1854627 H, 1708666 V)
[03/22 15:56:57   5920s] [NR-eGR] Layer group 2: route 103 net(s) in layer range [3, 6]
[03/22 15:56:57   5920s] (I)       ============  Phase 1a Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1a ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 41669 = (19633 H, 22036 V) = (1.06% H, 1.29% V) = (3.534e+04um H, 3.966e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1b Route ============
[03/22 15:56:57   5920s] (I)       Usage: 41669 = (19633 H, 22036 V) = (1.06% H, 1.29% V) = (3.534e+04um H, 3.966e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.500420e+04um
[03/22 15:56:57   5920s] (I)       ============  Phase 1c Route ============
[03/22 15:56:57   5920s] (I)       Usage: 41669 = (19633 H, 22036 V) = (1.06% H, 1.29% V) = (3.534e+04um H, 3.966e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1d Route ============
[03/22 15:56:57   5920s] (I)       Usage: 41669 = (19633 H, 22036 V) = (1.06% H, 1.29% V) = (3.534e+04um H, 3.966e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1e Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1e ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 41669 = (19633 H, 22036 V) = (1.06% H, 1.29% V) = (3.534e+04um H, 3.966e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.500420e+04um
[03/22 15:56:57   5920s] [NR-eGR] 
[03/22 15:56:57   5920s] (I)       ============  Phase 1f Route ============
[03/22 15:56:57   5920s] (I)       Usage: 41669 = (19633 H, 22036 V) = (1.06% H, 1.29% V) = (3.534e+04um H, 3.966e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1g Route ============
[03/22 15:56:57   5920s] (I)       Started Post Routing ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 41608 = (19649 H, 21959 V) = (1.06% H, 1.29% V) = (3.537e+04um H, 3.953e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       numNets=103  numFullyRipUpNets=82  numPartialRipUpNets=82 routedWL=3867
[03/22 15:56:57   5920s] [NR-eGR] Create a new net group with 82 nets and layer range [3, 8]
[03/22 15:56:57   5920s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Running layer assignment with 8 threads
[03/22 15:56:57   5920s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Started Build MST ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Generate topology with 8 threads
[03/22 15:56:57   5920s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       total 2D Cap : 4036738 = (2091552 H, 1945186 V)
[03/22 15:56:57   5920s] [NR-eGR] Layer group 3: route 82 net(s) in layer range [3, 8]
[03/22 15:56:57   5920s] (I)       ============  Phase 1a Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1a ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 56785 = (26659 H, 30126 V) = (1.27% H, 1.55% V) = (4.799e+04um H, 5.423e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1b Route ============
[03/22 15:56:57   5920s] (I)       Usage: 56785 = (26659 H, 30126 V) = (1.27% H, 1.55% V) = (4.799e+04um H, 5.423e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.022130e+05um
[03/22 15:56:57   5920s] (I)       ============  Phase 1c Route ============
[03/22 15:56:57   5920s] (I)       Usage: 56785 = (26659 H, 30126 V) = (1.27% H, 1.55% V) = (4.799e+04um H, 5.423e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1d Route ============
[03/22 15:56:57   5920s] (I)       Usage: 56785 = (26659 H, 30126 V) = (1.27% H, 1.55% V) = (4.799e+04um H, 5.423e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1e Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1e ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 56785 = (26659 H, 30126 V) = (1.27% H, 1.55% V) = (4.799e+04um H, 5.423e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.022130e+05um
[03/22 15:56:57   5920s] [NR-eGR] 
[03/22 15:56:57   5920s] (I)       ============  Phase 1f Route ============
[03/22 15:56:57   5920s] (I)       Usage: 56785 = (26659 H, 30126 V) = (1.27% H, 1.55% V) = (4.799e+04um H, 5.423e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1g Route ============
[03/22 15:56:57   5920s] (I)       Started Post Routing ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 56734 = (26655 H, 30079 V) = (1.27% H, 1.55% V) = (4.798e+04um H, 5.414e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       numNets=82  numFullyRipUpNets=0  numPartialRipUpNets=34 routedWL=8843
[03/22 15:56:57   5920s] [NR-eGR] Create a new net group with 34 nets and layer range [2, 8]
[03/22 15:56:57   5920s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Running layer assignment with 8 threads
[03/22 15:56:57   5920s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Started Build MST ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Generate topology with 8 threads
[03/22 15:56:57   5920s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       total 2D Cap : 4893929 = (2091552 H, 2802377 V)
[03/22 15:56:57   5920s] [NR-eGR] Layer group 4: route 34 net(s) in layer range [2, 8]
[03/22 15:56:57   5920s] (I)       ============  Phase 1a Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1a ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 69240 = (32282 H, 36958 V) = (1.54% H, 1.32% V) = (5.811e+04um H, 6.652e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1b Route ============
[03/22 15:56:57   5920s] (I)       Usage: 69240 = (32282 H, 36958 V) = (1.54% H, 1.32% V) = (5.811e+04um H, 6.652e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.246320e+05um
[03/22 15:56:57   5920s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/22 15:56:57   5920s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:56:57   5920s] (I)       ============  Phase 1c Route ============
[03/22 15:56:57   5920s] (I)       Usage: 69240 = (32282 H, 36958 V) = (1.54% H, 1.32% V) = (5.811e+04um H, 6.652e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1d Route ============
[03/22 15:56:57   5920s] (I)       Usage: 69240 = (32282 H, 36958 V) = (1.54% H, 1.32% V) = (5.811e+04um H, 6.652e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1e Route ============
[03/22 15:56:57   5920s] (I)       Started Phase 1e ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 69240 = (32282 H, 36958 V) = (1.54% H, 1.32% V) = (5.811e+04um H, 6.652e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.246320e+05um
[03/22 15:56:57   5920s] [NR-eGR] 
[03/22 15:56:57   5920s] (I)       ============  Phase 1f Route ============
[03/22 15:56:57   5920s] (I)       Usage: 69240 = (32282 H, 36958 V) = (1.54% H, 1.32% V) = (5.811e+04um H, 6.652e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       ============  Phase 1g Route ============
[03/22 15:56:57   5920s] (I)       Started Post Routing ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Usage: 69227 = (32278 H, 36949 V) = (1.54% H, 1.32% V) = (5.810e+04um H, 6.651e+04um V)
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Running layer assignment with 8 threads
[03/22 15:56:57   5920s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       
[03/22 15:56:57   5920s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:56:57   5920s] [NR-eGR]                        OverCon            
[03/22 15:56:57   5920s] [NR-eGR]                         #Gcell     %Gcell
[03/22 15:56:57   5920s] [NR-eGR]       Layer                (1)    OverCon 
[03/22 15:56:57   5920s] [NR-eGR] ----------------------------------------------
[03/22 15:56:57   5920s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:57   5920s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:57   5920s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:57   5920s] [NR-eGR]      M4  (4)        24( 0.03%)   ( 0.03%) 
[03/22 15:56:57   5920s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:57   5920s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:57   5920s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:57   5920s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/22 15:56:57   5920s] [NR-eGR] ----------------------------------------------
[03/22 15:56:57   5920s] [NR-eGR] Total               24( 0.00%)   ( 0.00%) 
[03/22 15:56:57   5920s] [NR-eGR] 
[03/22 15:56:57   5920s] (I)       Finished Global Routing ( CPU: 0.59 sec, Real: 0.43 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       total 2D Cap : 4914842 = (2094824 H, 2820018 V)
[03/22 15:56:57   5920s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:56:57   5920s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:56:57   5920s] (I)       ============= track Assignment ============
[03/22 15:56:57   5920s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Started Greedy Track Assignment ( Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 15:56:57   5920s] (I)       Running track assignment with 8 threads
[03/22 15:56:57   5920s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] (I)       Run Multi-thread track assignment
[03/22 15:56:57   5920s] (I)       Finished Greedy Track Assignment ( CPU: 0.14 sec, Real: 0.03 sec, Curr Mem: 3785.14 MB )
[03/22 15:56:57   5920s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:57   5920s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140473
[03/22 15:56:57   5920s] [NR-eGR]     M2  (2V) length: 2.367913e+05um, number of vias: 198870
[03/22 15:56:57   5920s] [NR-eGR]     M3  (3H) length: 2.617312e+05um, number of vias: 15352
[03/22 15:56:57   5920s] [NR-eGR]     M4  (4V) length: 8.437334e+04um, number of vias: 5254
[03/22 15:56:57   5920s] [NR-eGR]     M5  (5H) length: 3.777960e+04um, number of vias: 3247
[03/22 15:56:57   5920s] [NR-eGR]     M6  (6V) length: 1.589578e+04um, number of vias: 2125
[03/22 15:56:57   5920s] [NR-eGR]     M7  (7H) length: 8.092000e+03um, number of vias: 2693
[03/22 15:56:57   5920s] [NR-eGR]     M8  (8V) length: 1.004971e+04um, number of vias: 0
[03/22 15:56:57   5920s] [NR-eGR] Total length: 6.547130e+05um, number of vias: 368014
[03/22 15:56:57   5920s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:57   5920s] [NR-eGR] Total eGR-routed clock nets wire length: 4.192540e+04um 
[03/22 15:56:57   5920s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:57   5920s] [NR-eGR] Report for selected net(s) only.
[03/22 15:56:57   5920s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10516
[03/22 15:56:57   5920s] [NR-eGR]     M2  (2V) length: 9.039400e+03um, number of vias: 12694
[03/22 15:56:57   5920s] [NR-eGR]     M3  (3H) length: 1.800600e+04um, number of vias: 5491
[03/22 15:56:57   5920s] [NR-eGR]     M4  (4V) length: 1.166740e+04um, number of vias: 824
[03/22 15:56:57   5920s] [NR-eGR]     M5  (5H) length: 2.119400e+03um, number of vias: 477
[03/22 15:56:57   5920s] [NR-eGR]     M6  (6V) length: 1.093200e+03um, number of vias: 0
[03/22 15:56:57   5920s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/22 15:56:57   5920s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/22 15:56:57   5920s] [NR-eGR] Total length: 4.192540e+04um, number of vias: 30002
[03/22 15:56:57   5920s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:57   5920s] [NR-eGR] Total routed clock nets wire length: 4.192540e+04um, number of vias: 30002
[03/22 15:56:57   5920s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:56:57   5921s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.44 sec, Real: 1.25 sec, Curr Mem: 3480.14 MB )
[03/22 15:56:58   5921s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/.rgftuV79R
[03/22 15:56:58   5921s]       Early Global Route - eGR->NR step done. (took cpu=0:00:01.6 real=0:00:01.4)
[03/22 15:56:58   5921s]     Routing using eGR in eGR->NR Step done.
[03/22 15:56:58   5921s]     Routing using NR in eGR->NR Step...
[03/22 15:56:58   5921s] 
[03/22 15:56:58   5921s] CCOPT: Preparing to route 125 clock nets with NanoRoute.
[03/22 15:56:58   5921s]   All net are default rule.
[03/22 15:56:58   5921s]   Removed pre-existing routes for 125 nets.
[03/22 15:56:58   5921s]   Preferred NanoRoute mode settings: Current
[03/22 15:56:58   5921s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/22 15:56:58   5921s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/22 15:56:58   5921s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/22 15:56:58   5921s]       Clock detailed routing...
[03/22 15:56:58   5921s]         NanoRoute...
[03/22 15:56:58   5921s] % Begin globalDetailRoute (date=03/22 15:56:58, mem=2710.7M)
[03/22 15:56:58   5921s] 
[03/22 15:56:58   5921s] globalDetailRoute
[03/22 15:56:58   5921s] 
[03/22 15:56:58   5921s] #setNanoRouteMode -drouteAutoStop false
[03/22 15:56:58   5921s] #setNanoRouteMode -drouteEndIteration 20
[03/22 15:56:58   5921s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/22 15:56:58   5921s] #setNanoRouteMode -routeSelectedNetOnly true
[03/22 15:56:58   5921s] #setNanoRouteMode -routeWithEco true
[03/22 15:56:58   5921s] #setNanoRouteMode -routeWithSiDriven false
[03/22 15:56:58   5921s] #setNanoRouteMode -routeWithTimingDriven false
[03/22 15:56:58   5921s] ### Time Record (globalDetailRoute) is installed.
[03/22 15:56:58   5921s] #Start globalDetailRoute on Wed Mar 22 15:56:58 2023
[03/22 15:56:58   5921s] #
[03/22 15:56:58   5921s] ### Time Record (Pre Callback) is installed.
[03/22 15:56:58   5921s] ### Time Record (Pre Callback) is uninstalled.
[03/22 15:56:58   5921s] ### Time Record (DB Import) is installed.
[03/22 15:56:58   5921s] ### Time Record (Timing Data Generation) is installed.
[03/22 15:56:58   5921s] ### Time Record (Timing Data Generation) is uninstalled.
[03/22 15:56:58   5921s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/22 15:56:58   5922s] ### Net info: total nets: 51575
[03/22 15:56:58   5922s] ### Net info: dirty nets: 125
[03/22 15:56:58   5922s] ### Net info: marked as disconnected nets: 0
[03/22 15:56:59   5922s] #num needed restored net=0
[03/22 15:56:59   5922s] #need_extraction net=0 (total=51575)
[03/22 15:56:59   5922s] ### Net info: fully routed nets: 0
[03/22 15:56:59   5922s] ### Net info: trivial (< 2 pins) nets: 9713
[03/22 15:56:59   5922s] ### Net info: unrouted nets: 41862
[03/22 15:56:59   5922s] ### Net info: re-extraction nets: 0
[03/22 15:56:59   5922s] ### Net info: selected nets: 125
[03/22 15:56:59   5922s] ### Net info: ignored nets: 0
[03/22 15:56:59   5922s] ### Net info: skip routing nets: 0
[03/22 15:56:59   5923s] ### Time Record (DB Import) is uninstalled.
[03/22 15:56:59   5923s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/22 15:56:59   5923s] #RTESIG:78da8d91cd4e843014465dfb14379d596022d01f3a6db726ae4c74429cd93638530809b4
[03/22 15:56:59   5923s] #       48db51df5ed4ed08dc74774fbefbe574b33d3e968088ca88483d164213782e292684e114
[03/22 15:56:59   5923s] #       532c72a2f4b43a3ca0dbcdf665ff4a580175d57903c99b73dd3d446f46f02684d636777f
[03/22 15:56:59   5923s] #       0ca518a697b43698c68cd719c5208c712ea6900c507083eb5cf38520f1619c965751c9f1
[03/22 15:56:59   5923s] #       622b25f914379d9ca28c8dfd558860a6967a11c6389022e3f86720a93b57857f48b16c8b
[03/22 15:56:59   5923s] #       1498ae80a858013101280ffd90b7d6ba4bf43a987ed04a8a42b7c636bbd49c4c8a59164f
[03/22 15:56:59   5923s] #       fe9c9973d455632b6bfc47355656efe3d3fbe721cfc6a60ef12854392f9d705a00fa2d35
[03/22 15:56:59   5923s] #       ab944b09e8c216c224e68be2e58eae6056e4acf91629668ddf7c033b1bfe4e
[03/22 15:56:59   5923s] #
[03/22 15:56:59   5923s] #Skip comparing routing design signature in db-snapshot flow
[03/22 15:56:59   5923s] #RTESIG:78da8d91bd4ec330144699798a2bb7439048e2dfda5e919890a0aa68572b6d9d28526a97
[03/22 15:56:59   5923s] #       d82ef0f60458184a12eb6ef7e8f8eafb16cbdde30610d1059179c0521a02cf1b8a096138
[03/22 15:56:59   5923s] #       c714cb926833acb60fe876b17c59bf12c6a1aeba6021db7bdfdd430ab68760636c5d73f7
[03/22 15:56:59   5923s] #       cb508a6198ac75d136b6bfce6806b14f631aae18a0e8cfbef3cd27822cc47e585e4595c0
[03/22 15:56:59   5923s] #       9357692506ddf0e5a0b22e9dae4204333d7517614c00e185c0df0fb2baf355fc8794d369
[03/22 15:56:59   5923s] #       118ee90c88ca19109380ca783a97ad73fe928289f674365a496e5aeb9a556e0f36c7ac48
[03/22 15:56:59   5923s] #       87702cec3199aa7195b3e1bdea2b67d6e9e9ed635b167d53c7b4937a331e3a119403fa39
[03/22 15:56:59   5923s] #       6a3452a114a00b9b90adf81fd918a8b0986c48ade80c6686674e7f4a8e5673f305eb6d0b
[03/22 15:56:59   5923s] #       10
[03/22 15:56:59   5923s] #
[03/22 15:56:59   5923s] ### Time Record (Global Routing) is installed.
[03/22 15:56:59   5923s] ### Time Record (Global Routing) is uninstalled.
[03/22 15:56:59   5923s] #Using multithreading with 8 threads.
[03/22 15:56:59   5923s] ### Time Record (Data Preparation) is installed.
[03/22 15:56:59   5923s] #Start routing data preparation on Wed Mar 22 15:56:59 2023
[03/22 15:56:59   5923s] #
[03/22 15:56:59   5923s] #Minimum voltage of a net in the design = 0.000.
[03/22 15:56:59   5923s] #Maximum voltage of a net in the design = 1.100.
[03/22 15:56:59   5923s] #Voltage range [0.000 - 1.100] has 51570 nets.
[03/22 15:56:59   5923s] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 15:56:59   5923s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/22 15:56:59   5923s] ### Time Record (Cell Pin Access) is installed.
[03/22 15:56:59   5923s] #Initial pin access analysis.
[03/22 15:57:03   5948s] #Detail pin access analysis.
[03/22 15:57:03   5948s] ### Time Record (Cell Pin Access) is uninstalled.
[03/22 15:57:04   5949s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/22 15:57:04   5949s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 15:57:04   5949s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 15:57:04   5949s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 15:57:04   5949s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 15:57:04   5949s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 15:57:04   5949s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/22 15:57:04   5949s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/22 15:57:04   5949s] #Regenerating Ggrids automatically.
[03/22 15:57:04   5949s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/22 15:57:04   5949s] #Using automatically generated G-grids.
[03/22 15:57:04   5950s] #Done routing data preparation.
[03/22 15:57:04   5950s] #cpu time = 00:00:27, elapsed time = 00:00:05, memory = 2796.20 (MB), peak = 3243.40 (MB)
[03/22 15:57:04   5950s] ### Time Record (Data Preparation) is uninstalled.
[03/22 15:57:05   5950s] ### Time Record (Special Wire Merging) is installed.
[03/22 15:57:05   5950s] #Merging special wires: starts on Wed Mar 22 15:57:05 2023 with memory = 2796.96 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5950s] #
[03/22 15:57:05   5950s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --0.76 [8]--
[03/22 15:57:05   5950s] ### Time Record (Special Wire Merging) is uninstalled.
[03/22 15:57:05   5950s] #reading routing guides ......
[03/22 15:57:05   5950s] #
[03/22 15:57:05   5950s] #Finished routing data preparation on Wed Mar 22 15:57:05 2023
[03/22 15:57:05   5950s] #
[03/22 15:57:05   5950s] #Cpu time = 00:00:27
[03/22 15:57:05   5950s] #Elapsed time = 00:00:06
[03/22 15:57:05   5950s] #Increased memory = 34.16 (MB)
[03/22 15:57:05   5950s] #Total memory = 2798.27 (MB)
[03/22 15:57:05   5950s] #Peak memory = 3243.40 (MB)
[03/22 15:57:05   5950s] #
[03/22 15:57:05   5950s] ### Time Record (Global Routing) is installed.
[03/22 15:57:05   5950s] #
[03/22 15:57:05   5950s] #Start global routing on Wed Mar 22 15:57:05 2023
[03/22 15:57:05   5950s] #
[03/22 15:57:05   5950s] #
[03/22 15:57:05   5950s] #Start global routing initialization on Wed Mar 22 15:57:05 2023
[03/22 15:57:05   5950s] #
[03/22 15:57:05   5950s] #Number of eco nets is 0
[03/22 15:57:05   5950s] #
[03/22 15:57:05   5950s] #Start global routing data preparation on Wed Mar 22 15:57:05 2023
[03/22 15:57:05   5950s] #
[03/22 15:57:05   5950s] ### build_merged_routing_blockage_rect_list starts on Wed Mar 22 15:57:05 2023 with memory = 2798.37 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5950s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --1.00 [8]--
[03/22 15:57:05   5950s] #Start routing resource analysis on Wed Mar 22 15:57:05 2023
[03/22 15:57:05   5950s] #
[03/22 15:57:05   5950s] ### init_is_bin_blocked starts on Wed Mar 22 15:57:05 2023 with memory = 2798.39 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5950s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --0.19 [8]--
[03/22 15:57:05   5950s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Mar 22 15:57:05 2023 with memory = 2803.40 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:2.7 GB, peak:3.2 GB --6.16 [8]--
[03/22 15:57:05   5951s] ### adjust_flow_cap starts on Wed Mar 22 15:57:05 2023 with memory = 2804.98 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --2.07 [8]--
[03/22 15:57:05   5951s] ### adjust_partial_route_blockage starts on Wed Mar 22 15:57:05 2023 with memory = 2806.38 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --0.41 [8]--
[03/22 15:57:05   5951s] ### set_via_blocked starts on Wed Mar 22 15:57:05 2023 with memory = 2806.38 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --1.57 [8]--
[03/22 15:57:05   5951s] ### copy_flow starts on Wed Mar 22 15:57:05 2023 with memory = 2806.38 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --1.74 [8]--
[03/22 15:57:05   5951s] #Routing resource analysis is done on Wed Mar 22 15:57:05 2023
[03/22 15:57:05   5951s] #
[03/22 15:57:05   5951s] ### report_flow_cap starts on Wed Mar 22 15:57:05 2023 with memory = 2805.91 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] #  Resource Analysis:
[03/22 15:57:05   5951s] #
[03/22 15:57:05   5951s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 15:57:05   5951s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 15:57:05   5951s] #  --------------------------------------------------------------
[03/22 15:57:05   5951s] #  M1             H        2836          80       37830    93.76%
[03/22 15:57:05   5951s] #  M2             V        2839          84       37830     1.04%
[03/22 15:57:05   5951s] #  M3             H        2916           0       37830     0.08%
[03/22 15:57:05   5951s] #  M4             V        2347         576       37830     1.02%
[03/22 15:57:05   5951s] #  M5             H        2916           0       37830     0.00%
[03/22 15:57:05   5951s] #  M6             V        2923           0       37830     0.00%
[03/22 15:57:05   5951s] #  M7             H         729           0       37830     0.00%
[03/22 15:57:05   5951s] #  M8             V         730           0       37830     0.00%
[03/22 15:57:05   5951s] #  --------------------------------------------------------------
[03/22 15:57:05   5951s] #  Total                  18237       3.16%      302640    11.99%
[03/22 15:57:05   5951s] #
[03/22 15:57:05   5951s] #  125 nets (0.24%) with 1 preferred extra spacing.
[03/22 15:57:05   5951s] #
[03/22 15:57:05   5951s] #
[03/22 15:57:05   5951s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --0.53 [8]--
[03/22 15:57:05   5951s] ### analyze_m2_tracks starts on Wed Mar 22 15:57:05 2023 with memory = 2806.04 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --0.98 [8]--
[03/22 15:57:05   5951s] ### report_initial_resource starts on Wed Mar 22 15:57:05 2023 with memory = 2806.04 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --1.01 [8]--
[03/22 15:57:05   5951s] ### mark_pg_pins_accessibility starts on Wed Mar 22 15:57:05 2023 with memory = 2806.05 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --1.00 [8]--
[03/22 15:57:05   5951s] ### set_net_region starts on Wed Mar 22 15:57:05 2023 with memory = 2806.05 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --1.00 [8]--
[03/22 15:57:05   5951s] #
[03/22 15:57:05   5951s] #Global routing data preparation is done on Wed Mar 22 15:57:05 2023
[03/22 15:57:05   5951s] #
[03/22 15:57:05   5951s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2806.05 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] #
[03/22 15:57:05   5951s] ### prepare_level starts on Wed Mar 22 15:57:05 2023 with memory = 2806.07 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] #Routing guide is on.
[03/22 15:57:05   5951s] ### init level 1 starts on Wed Mar 22 15:57:05 2023 with memory = 2806.08 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --1.00 [8]--
[03/22 15:57:05   5951s] ### Level 1 hgrid = 195 X 194
[03/22 15:57:05   5951s] ### prepare_level_flow starts on Wed Mar 22 15:57:05 2023 with memory = 2806.40 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --0.29 [8]--
[03/22 15:57:05   5951s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --0.83 [8]--
[03/22 15:57:05   5951s] #
[03/22 15:57:05   5951s] #Global routing initialization is done on Wed Mar 22 15:57:05 2023
[03/22 15:57:05   5951s] #
[03/22 15:57:05   5951s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2806.40 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] #
[03/22 15:57:05   5951s] #start global routing iteration 1...
[03/22 15:57:05   5951s] ### init_flow_edge starts on Wed Mar 22 15:57:05 2023 with memory = 2806.89 (MB), peak = 3243.40 (MB)
[03/22 15:57:05   5951s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --0.65 [8]--
[03/22 15:57:05   5951s] ### routing at level 1 (topmost level) iter 0
[03/22 15:57:09   5955s] ### measure_qor starts on Wed Mar 22 15:57:09 2023 with memory = 2814.27 (MB), peak = 3243.40 (MB)
[03/22 15:57:09   5955s] ### measure_congestion starts on Wed Mar 22 15:57:09 2023 with memory = 2814.27 (MB), peak = 3243.40 (MB)
[03/22 15:57:09   5955s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --1.00 [8]--
[03/22 15:57:09   5955s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --2.27 [8]--
[03/22 15:57:09   5955s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2814.28 (MB), peak = 3243.40 (MB)
[03/22 15:57:09   5955s] #
[03/22 15:57:09   5955s] #start global routing iteration 2...
[03/22 15:57:09   5955s] ### routing at level 1 (topmost level) iter 1
[03/22 15:57:12   5958s] ### measure_qor starts on Wed Mar 22 15:57:12 2023 with memory = 2815.92 (MB), peak = 3243.40 (MB)
[03/22 15:57:12   5958s] ### measure_congestion starts on Wed Mar 22 15:57:12 2023 with memory = 2815.92 (MB), peak = 3243.40 (MB)
[03/22 15:57:12   5958s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --0.86 [8]--
[03/22 15:57:12   5958s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB --2.09 [8]--
[03/22 15:57:12   5958s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2815.92 (MB), peak = 3243.40 (MB)
[03/22 15:57:12   5958s] #
[03/22 15:57:12   5958s] ### route_end starts on Wed Mar 22 15:57:12 2023 with memory = 2815.93 (MB), peak = 3243.40 (MB)
[03/22 15:57:12   5958s] #
[03/22 15:57:12   5958s] #Total number of trivial nets (e.g. < 2 pins) = 9713 (skipped).
[03/22 15:57:12   5958s] #Total number of selected nets for routing = 125.
[03/22 15:57:12   5958s] #Total number of unselected nets (but routable) for routing = 41737 (skipped).
[03/22 15:57:12   5958s] #Total number of nets in the design = 51575.
[03/22 15:57:12   5958s] #
[03/22 15:57:12   5958s] #41737 skipped nets do not have any wires.
[03/22 15:57:12   5958s] #125 routable nets have only global wires.
[03/22 15:57:12   5958s] #125 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 15:57:12   5958s] #
[03/22 15:57:12   5958s] #Routed net constraints summary:
[03/22 15:57:12   5958s] #------------------------------------------------
[03/22 15:57:12   5958s] #        Rules   Pref Extra Space   Unconstrained  
[03/22 15:57:12   5958s] #------------------------------------------------
[03/22 15:57:12   5958s] #      Default                125               0  
[03/22 15:57:12   5958s] #------------------------------------------------
[03/22 15:57:13   5959s] #        Total                125               0  
[03/22 15:57:13   5959s] #------------------------------------------------
[03/22 15:57:13   5959s] #
[03/22 15:57:13   5959s] #Routing constraints summary of the whole design:
[03/22 15:57:13   5959s] #-------------------------------------------------------------
[03/22 15:57:13   5959s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[03/22 15:57:13   5959s] #-------------------------------------------------------------
[03/22 15:57:13   5959s] #      Default                125          305           41432  
[03/22 15:57:13   5959s] #-------------------------------------------------------------
[03/22 15:57:13   5959s] #        Total                125          305           41432  
[03/22 15:57:13   5959s] #-------------------------------------------------------------
[03/22 15:57:13   5959s] #
[03/22 15:57:13   5959s] ### cal_base_flow starts on Wed Mar 22 15:57:13 2023 with memory = 2815.95 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] ### init_flow_edge starts on Wed Mar 22 15:57:13 2023 with memory = 2815.95 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --1.35 [8]--
[03/22 15:57:13   5959s] ### cal_flow starts on Wed Mar 22 15:57:13 2023 with memory = 2818.09 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --0.99 [8]--
[03/22 15:57:13   5959s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --1.06 [8]--
[03/22 15:57:13   5959s] ### report_overcon starts on Wed Mar 22 15:57:13 2023 with memory = 2818.11 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] #
[03/22 15:57:13   5959s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 15:57:13   5959s] #
[03/22 15:57:13   5959s] #                 OverCon          
[03/22 15:57:13   5959s] #                  #Gcell    %Gcell
[03/22 15:57:13   5959s] #     Layer           (1)   OverCon  Flow/Cap
[03/22 15:57:13   5959s] #  ----------------------------------------------
[03/22 15:57:13   5959s] #  M1            0(0.00%)   (0.00%)     0.42  
[03/22 15:57:13   5959s] #  M2            0(0.00%)   (0.00%)     0.14  
[03/22 15:57:13   5959s] #  M3            0(0.00%)   (0.00%)     0.08  
[03/22 15:57:13   5959s] #  M4           17(0.05%)   (0.05%)     0.01  
[03/22 15:57:13   5959s] #  M5            0(0.00%)   (0.00%)     0.00  
[03/22 15:57:13   5959s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/22 15:57:13   5959s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/22 15:57:13   5959s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/22 15:57:13   5959s] #  ----------------------------------------------
[03/22 15:57:13   5959s] #     Total     17(0.01%)   (0.01%)
[03/22 15:57:13   5959s] #
[03/22 15:57:13   5959s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/22 15:57:13   5959s] #  Overflow after GR: 0.00% H + 0.01% V
[03/22 15:57:13   5959s] #
[03/22 15:57:13   5959s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --0.29 [8]--
[03/22 15:57:13   5959s] ### cal_base_flow starts on Wed Mar 22 15:57:13 2023 with memory = 2818.12 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] ### init_flow_edge starts on Wed Mar 22 15:57:13 2023 with memory = 2818.12 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --1.43 [8]--
[03/22 15:57:13   5959s] ### cal_flow starts on Wed Mar 22 15:57:13 2023 with memory = 2818.15 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --0.99 [8]--
[03/22 15:57:13   5959s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --1.07 [8]--
[03/22 15:57:13   5959s] ### export_cong_map starts on Wed Mar 22 15:57:13 2023 with memory = 2818.15 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] ### PDZT_Export::export_cong_map starts on Wed Mar 22 15:57:13 2023 with memory = 2818.94 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --1.04 [8]--
[03/22 15:57:13   5959s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --2.04 [8]--
[03/22 15:57:13   5959s] ### import_cong_map starts on Wed Mar 22 15:57:13 2023 with memory = 2818.95 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --0.44 [8]--
[03/22 15:57:13   5959s] ### update starts on Wed Mar 22 15:57:13 2023 with memory = 2818.95 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] #Complete Global Routing.
[03/22 15:57:13   5959s] #Total number of nets with non-default rule or having extra spacing = 125
[03/22 15:57:13   5959s] #Total wire length = 39954 um.
[03/22 15:57:13   5959s] #Total half perimeter of net bounding box = 14151 um.
[03/22 15:57:13   5959s] #Total wire length on LAYER M1 = 0 um.
[03/22 15:57:13   5959s] #Total wire length on LAYER M2 = 8013 um.
[03/22 15:57:13   5959s] #Total wire length on LAYER M3 = 17313 um.
[03/22 15:57:13   5959s] #Total wire length on LAYER M4 = 11553 um.
[03/22 15:57:13   5959s] #Total wire length on LAYER M5 = 2007 um.
[03/22 15:57:13   5959s] #Total wire length on LAYER M6 = 1068 um.
[03/22 15:57:13   5959s] #Total wire length on LAYER M7 = 0 um.
[03/22 15:57:13   5959s] #Total wire length on LAYER M8 = 0 um.
[03/22 15:57:13   5959s] #Total number of vias = 23664
[03/22 15:57:13   5959s] #Up-Via Summary (total 23664):
[03/22 15:57:13   5959s] #           
[03/22 15:57:13   5959s] #-----------------------
[03/22 15:57:13   5959s] # M1              10514
[03/22 15:57:13   5959s] # M2               7793
[03/22 15:57:13   5959s] # M3               4267
[03/22 15:57:13   5959s] # M4                708
[03/22 15:57:13   5959s] # M5                382
[03/22 15:57:13   5959s] #-----------------------
[03/22 15:57:13   5959s] #                 23664 
[03/22 15:57:13   5959s] #
[03/22 15:57:13   5959s] #Total number of involved priority nets 125
[03/22 15:57:13   5959s] #Maximum src to sink distance for priority net 463.1
[03/22 15:57:13   5959s] #Average of max src_to_sink distance for priority net 93.5
[03/22 15:57:13   5959s] #Average of ave src_to_sink distance for priority net 53.3
[03/22 15:57:13   5959s] ### update cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --0.80 [8]--
[03/22 15:57:13   5959s] ### report_overcon starts on Wed Mar 22 15:57:13 2023 with memory = 2822.76 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --1.00 [8]--
[03/22 15:57:13   5959s] ### report_overcon starts on Wed Mar 22 15:57:13 2023 with memory = 2822.76 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] #Max overcon = 1 tracks.
[03/22 15:57:13   5959s] #Total overcon = 0.01%.
[03/22 15:57:13   5959s] #Worst layer Gcell overcon rate = 0.05%.
[03/22 15:57:13   5959s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.2 GB --1.00 [8]--
[03/22 15:57:13   5959s] ### route_end cpu:00:00:00, real:00:00:01, mem:2.8 GB, peak:3.2 GB --0.40 [8]--
[03/22 15:57:13   5959s] #
[03/22 15:57:13   5959s] #Global routing statistics:
[03/22 15:57:13   5959s] #Cpu time = 00:00:09
[03/22 15:57:13   5959s] #Elapsed time = 00:00:08
[03/22 15:57:13   5959s] #Increased memory = 24.49 (MB)
[03/22 15:57:13   5959s] #Total memory = 2822.77 (MB)
[03/22 15:57:13   5959s] #Peak memory = 3243.40 (MB)
[03/22 15:57:13   5959s] #
[03/22 15:57:13   5959s] #Finished global routing on Wed Mar 22 15:57:13 2023
[03/22 15:57:13   5959s] #
[03/22 15:57:13   5959s] #
[03/22 15:57:13   5959s] ### Time Record (Global Routing) is uninstalled.
[03/22 15:57:13   5959s] ### Time Record (Track Assignment) is installed.
[03/22 15:57:13   5959s] #reading routing guides ......
[03/22 15:57:13   5959s] ### Time Record (Track Assignment) is uninstalled.
[03/22 15:57:13   5959s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2804.68 (MB), peak = 3243.40 (MB)
[03/22 15:57:13   5959s] ### Time Record (Track Assignment) is installed.
[03/22 15:57:13   5959s] #Start Track Assignment.
[03/22 15:57:14   5960s] #Done with 5080 horizontal wires in 2 hboxes and 5955 vertical wires in 2 hboxes.
[03/22 15:57:15   5961s] #Done with 4973 horizontal wires in 2 hboxes and 5830 vertical wires in 2 hboxes.
[03/22 15:57:15   5961s] #Complete Track Assignment.
[03/22 15:57:15   5961s] #Total number of nets with non-default rule or having extra spacing = 125
[03/22 15:57:15   5961s] #Total wire length = 43769 um.
[03/22 15:57:15   5961s] #Total half perimeter of net bounding box = 14151 um.
[03/22 15:57:15   5961s] #Total wire length on LAYER M1 = 3685 um.
[03/22 15:57:15   5961s] #Total wire length on LAYER M2 = 7848 um.
[03/22 15:57:15   5961s] #Total wire length on LAYER M3 = 16986 um.
[03/22 15:57:15   5961s] #Total wire length on LAYER M4 = 12087 um.
[03/22 15:57:15   5961s] #Total wire length on LAYER M5 = 2014 um.
[03/22 15:57:15   5961s] #Total wire length on LAYER M6 = 1149 um.
[03/22 15:57:15   5961s] #Total wire length on LAYER M7 = 0 um.
[03/22 15:57:15   5961s] #Total wire length on LAYER M8 = 0 um.
[03/22 15:57:15   5961s] #Total number of vias = 23664
[03/22 15:57:15   5961s] #Up-Via Summary (total 23664):
[03/22 15:57:15   5961s] #           
[03/22 15:57:15   5961s] #-----------------------
[03/22 15:57:15   5961s] # M1              10514
[03/22 15:57:15   5961s] # M2               7793
[03/22 15:57:15   5961s] # M3               4267
[03/22 15:57:15   5961s] # M4                708
[03/22 15:57:15   5961s] # M5                382
[03/22 15:57:15   5961s] #-----------------------
[03/22 15:57:15   5961s] #                 23664 
[03/22 15:57:15   5961s] #
[03/22 15:57:15   5961s] ### Time Record (Track Assignment) is uninstalled.
[03/22 15:57:15   5961s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2825.48 (MB), peak = 3243.40 (MB)
[03/22 15:57:15   5961s] #
[03/22 15:57:15   5961s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/22 15:57:15   5961s] #Cpu time = 00:00:38
[03/22 15:57:15   5961s] #Elapsed time = 00:00:16
[03/22 15:57:15   5961s] #Increased memory = 61.71 (MB)
[03/22 15:57:15   5961s] #Total memory = 2825.67 (MB)
[03/22 15:57:15   5961s] #Peak memory = 3243.40 (MB)
[03/22 15:57:15   5961s] #Using multithreading with 8 threads.
[03/22 15:57:15   5961s] ### Time Record (Detail Routing) is installed.
[03/22 15:57:15   5961s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/22 15:57:16   5962s] #
[03/22 15:57:16   5962s] #Start Detail Routing..
[03/22 15:57:16   5962s] #start initial detail routing ...
[03/22 15:57:16   5962s] ### Design has 3 dirty nets
[03/22 15:57:26   6034s] # ECO: 3.4% of the total area was rechecked for DRC, and 65.0% required routing.
[03/22 15:57:26   6035s] #   number of violations = 1
[03/22 15:57:26   6035s] #
[03/22 15:57:26   6035s] #    By Layer and Type :
[03/22 15:57:26   6035s] #	          Short   Totals
[03/22 15:57:26   6035s] #	M1            0        0
[03/22 15:57:26   6035s] #	M2            0        0
[03/22 15:57:26   6035s] #	M3            1        1
[03/22 15:57:26   6035s] #	Totals        1        1
[03/22 15:57:26   6035s] #cpu time = 00:01:12, elapsed time = 00:00:10, memory = 3114.04 (MB), peak = 3243.40 (MB)
[03/22 15:57:26   6035s] #start 1st optimization iteration ...
[03/22 15:57:26   6035s] #   number of violations = 0
[03/22 15:57:26   6035s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3124.20 (MB), peak = 3243.40 (MB)
[03/22 15:57:26   6035s] #Complete Detail Routing.
[03/22 15:57:26   6035s] #Total number of nets with non-default rule or having extra spacing = 125
[03/22 15:57:26   6035s] #Total wire length = 42584 um.
[03/22 15:57:26   6035s] #Total half perimeter of net bounding box = 14151 um.
[03/22 15:57:26   6035s] #Total wire length on LAYER M1 = 1 um.
[03/22 15:57:26   6035s] #Total wire length on LAYER M2 = 598 um.
[03/22 15:57:26   6035s] #Total wire length on LAYER M3 = 20099 um.
[03/22 15:57:26   6035s] #Total wire length on LAYER M4 = 19212 um.
[03/22 15:57:26   6035s] #Total wire length on LAYER M5 = 1944 um.
[03/22 15:57:26   6035s] #Total wire length on LAYER M6 = 731 um.
[03/22 15:57:26   6035s] #Total wire length on LAYER M7 = 0 um.
[03/22 15:57:26   6035s] #Total wire length on LAYER M8 = 0 um.
[03/22 15:57:26   6035s] #Total number of vias = 32450
[03/22 15:57:26   6035s] #Total number of multi-cut vias = 119 (  0.4%)
[03/22 15:57:26   6035s] #Total number of single cut vias = 32331 ( 99.6%)
[03/22 15:57:26   6035s] #Up-Via Summary (total 32450):
[03/22 15:57:26   6035s] #                   single-cut          multi-cut      Total
[03/22 15:57:26   6035s] #-----------------------------------------------------------
[03/22 15:57:26   6035s] # M1             10395 ( 98.9%)       119 (  1.1%)      10514
[03/22 15:57:26   6035s] # M2             10518 (100.0%)         0 (  0.0%)      10518
[03/22 15:57:26   6035s] # M3             10777 (100.0%)         0 (  0.0%)      10777
[03/22 15:57:26   6035s] # M4               497 (100.0%)         0 (  0.0%)        497
[03/22 15:57:26   6035s] # M5               144 (100.0%)         0 (  0.0%)        144
[03/22 15:57:26   6035s] #-----------------------------------------------------------
[03/22 15:57:26   6035s] #                32331 ( 99.6%)       119 (  0.4%)      32450 
[03/22 15:57:26   6035s] #
[03/22 15:57:26   6035s] #Total number of DRC violations = 0
[03/22 15:57:26   6035s] ### Time Record (Detail Routing) is uninstalled.
[03/22 15:57:26   6035s] #Cpu time = 00:01:14
[03/22 15:57:26   6035s] #Elapsed time = 00:00:11
[03/22 15:57:26   6035s] #Increased memory = 3.05 (MB)
[03/22 15:57:26   6035s] #Total memory = 2828.73 (MB)
[03/22 15:57:26   6035s] #Peak memory = 3243.40 (MB)
[03/22 15:57:26   6035s] #detailRoute Statistics:
[03/22 15:57:26   6035s] #Cpu time = 00:01:14
[03/22 15:57:26   6035s] #Elapsed time = 00:00:11
[03/22 15:57:26   6035s] #Increased memory = 3.05 (MB)
[03/22 15:57:26   6035s] #Total memory = 2828.73 (MB)
[03/22 15:57:26   6035s] #Peak memory = 3243.40 (MB)
[03/22 15:57:26   6035s] #Skip updating routing design signature in db-snapshot flow
[03/22 15:57:26   6035s] ### Time Record (DB Export) is installed.
[03/22 15:57:26   6035s] Extracting standard cell pins and blockage ...... 
[03/22 15:57:26   6035s] Pin and blockage extraction finished
[03/22 15:57:27   6036s] ### Time Record (DB Export) is uninstalled.
[03/22 15:57:27   6036s] ### Time Record (Post Callback) is installed.
[03/22 15:57:27   6036s] ### Time Record (Post Callback) is uninstalled.
[03/22 15:57:27   6036s] #
[03/22 15:57:27   6036s] #globalDetailRoute statistics:
[03/22 15:57:27   6036s] #Cpu time = 00:01:55
[03/22 15:57:27   6036s] #Elapsed time = 00:00:29
[03/22 15:57:27   6036s] #Increased memory = 87.88 (MB)
[03/22 15:57:27   6036s] #Total memory = 2798.68 (MB)
[03/22 15:57:27   6036s] #Peak memory = 3243.40 (MB)
[03/22 15:57:27   6036s] #Number of warnings = 1
[03/22 15:57:27   6036s] #Total number of warnings = 4
[03/22 15:57:27   6036s] #Number of fails = 0
[03/22 15:57:27   6036s] #Total number of fails = 0
[03/22 15:57:27   6036s] #Complete globalDetailRoute on Wed Mar 22 15:57:27 2023
[03/22 15:57:27   6036s] #
[03/22 15:57:27   6036s] ### Time Record (globalDetailRoute) is uninstalled.
[03/22 15:57:27   6036s] ### 
[03/22 15:57:27   6036s] ###   Scalability Statistics
[03/22 15:57:27   6036s] ### 
[03/22 15:57:27   6036s] ### --------------------------------+----------------+----------------+----------------+
[03/22 15:57:27   6036s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/22 15:57:27   6036s] ### --------------------------------+----------------+----------------+----------------+
[03/22 15:57:27   6036s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/22 15:57:27   6036s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/22 15:57:27   6036s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/22 15:57:27   6036s] ###   DB Import                     |        00:00:02|        00:00:01|             1.6|
[03/22 15:57:27   6036s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/22 15:57:27   6036s] ###   Cell Pin Access               |        00:00:25|        00:00:03|             7.3|
[03/22 15:57:27   6036s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/22 15:57:27   6036s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.1|
[03/22 15:57:27   6036s] ###   Global Routing                |        00:00:09|        00:00:08|             1.0|
[03/22 15:57:27   6036s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.2|
[03/22 15:57:27   6036s] ###   Detail Routing                |        00:01:14|        00:00:11|             6.7|
[03/22 15:57:27   6036s] ###   Entire Command                |        00:01:55|        00:00:29|             4.0|
[03/22 15:57:27   6036s] ### --------------------------------+----------------+----------------+----------------+
[03/22 15:57:27   6036s] ### 
[03/22 15:57:27   6036s] % End globalDetailRoute (date=03/22 15:57:27, total cpu=0:01:55, real=0:00:29.0, peak res=3109.8M, current mem=2782.9M)
[03/22 15:57:27   6036s]         NanoRoute done. (took cpu=0:01:55 real=0:00:29.4)
[03/22 15:57:27   6036s]       Clock detailed routing done.
[03/22 15:57:27   6036s] Checking guided vs. routed lengths for 125 nets...
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]       
[03/22 15:57:27   6036s]       Guided max path lengths
[03/22 15:57:27   6036s]       =======================
[03/22 15:57:27   6036s]       
[03/22 15:57:27   6036s]       ---------------------------------------
[03/22 15:57:27   6036s]       From (um)    To (um)    Number of paths
[03/22 15:57:27   6036s]       ---------------------------------------
[03/22 15:57:27   6036s]          0.000      50.000           7
[03/22 15:57:27   6036s]         50.000     100.000          98
[03/22 15:57:27   6036s]        100.000     150.000           9
[03/22 15:57:27   6036s]        150.000     200.000           4
[03/22 15:57:27   6036s]        200.000     250.000           3
[03/22 15:57:27   6036s]        250.000     300.000           3
[03/22 15:57:27   6036s]        300.000     350.000           0
[03/22 15:57:27   6036s]        350.000     400.000           0
[03/22 15:57:27   6036s]        400.000     450.000           0
[03/22 15:57:27   6036s]        450.000     500.000           1
[03/22 15:57:27   6036s]       ---------------------------------------
[03/22 15:57:27   6036s]       
[03/22 15:57:27   6036s]       Deviation of routing from guided max path lengths
[03/22 15:57:27   6036s]       =================================================
[03/22 15:57:27   6036s]       
[03/22 15:57:27   6036s]       -------------------------------------
[03/22 15:57:27   6036s]       From (%)    To (%)    Number of paths
[03/22 15:57:27   6036s]       -------------------------------------
[03/22 15:57:27   6036s]       below        0.000          90
[03/22 15:57:27   6036s]         0.000      2.000          18
[03/22 15:57:27   6036s]         2.000      4.000           5
[03/22 15:57:27   6036s]         4.000      6.000           4
[03/22 15:57:27   6036s]         6.000      8.000           4
[03/22 15:57:27   6036s]         8.000     10.000           1
[03/22 15:57:27   6036s]        10.000     12.000           1
[03/22 15:57:27   6036s]        12.000     14.000           1
[03/22 15:57:27   6036s]        14.000     16.000           0
[03/22 15:57:27   6036s]        16.000     18.000           1
[03/22 15:57:27   6036s]       -------------------------------------
[03/22 15:57:27   6036s]       
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]     Top 10 notable deviations of routed length from guided length
[03/22 15:57:27   6036s]     =============================================================
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]     Net core1_inst/qmem_instance/CTS_1 (99 terminals)
[03/22 15:57:27   6036s]     Guided length:  max path =    59.799um, total =   338.100um
[03/22 15:57:27   6036s]     Routed length:  max path =    60.400um, total =   419.775um
[03/22 15:57:27   6036s]     Deviation:      max path =     1.005%,  total =    24.157%
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]     Net core1_inst/CTS_30 (101 terminals)
[03/22 15:57:27   6036s]     Guided length:  max path =    82.800um, total =   362.600um
[03/22 15:57:27   6036s]     Routed length:  max path =    85.800um, total =   446.570um
[03/22 15:57:27   6036s]     Deviation:      max path =     3.623%,  total =    23.158%
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]     Net core1_inst/CTS_12 (98 terminals)
[03/22 15:57:27   6036s]     Guided length:  max path =    71.400um, total =   346.000um
[03/22 15:57:27   6036s]     Routed length:  max path =    67.400um, total =   422.800um
[03/22 15:57:27   6036s]     Deviation:      max path =    -5.602%,  total =    22.197%
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]     Net core1_inst/CTS_31 (100 terminals)
[03/22 15:57:27   6036s]     Guided length:  max path =    77.400um, total =   352.999um
[03/22 15:57:27   6036s]     Routed length:  max path =    71.400um, total =   429.110um
[03/22 15:57:27   6036s]     Deviation:      max path =    -7.752%,  total =    21.561%
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]     Net core2_inst/psum_mem_instance/CTS_4 (101 terminals)
[03/22 15:57:27   6036s]     Guided length:  max path =    92.400um, total =   373.000um
[03/22 15:57:27   6036s]     Routed length:  max path =    84.600um, total =   452.020um
[03/22 15:57:27   6036s]     Deviation:      max path =    -8.442%,  total =    21.185%
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]     Net core2_inst/CTS_20 (96 terminals)
[03/22 15:57:27   6036s]     Guided length:  max path =    85.600um, total =   338.600um
[03/22 15:57:27   6036s]     Routed length:  max path =    84.400um, total =   410.140um
[03/22 15:57:27   6036s]     Deviation:      max path =    -1.402%,  total =    21.128%
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]     Net core2_inst/CTS_6 (101 terminals)
[03/22 15:57:27   6036s]     Guided length:  max path =    86.400um, total =   379.399um
[03/22 15:57:27   6036s]     Routed length:  max path =    81.400um, total =   458.840um
[03/22 15:57:27   6036s]     Deviation:      max path =    -5.787%,  total =    20.939%
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]     Net core2_inst/mac_array_instance/CTS_3 (96 terminals)
[03/22 15:57:27   6036s]     Guided length:  max path =    71.600um, total =   356.600um
[03/22 15:57:27   6036s]     Routed length:  max path =    72.200um, total =   430.550um
[03/22 15:57:27   6036s]     Deviation:      max path =     0.838%,  total =    20.738%
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]     Net core1_inst/CTS_17 (97 terminals)
[03/22 15:57:27   6036s]     Guided length:  max path =    77.201um, total =   335.401um
[03/22 15:57:27   6036s]     Routed length:  max path =    66.000um, total =   403.610um
[03/22 15:57:27   6036s]     Deviation:      max path =   -14.509%,  total =    20.337%
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s]     Net core1_inst/psum_mem_instance/CTS_3 (101 terminals)
[03/22 15:57:27   6036s]     Guided length:  max path =    79.200um, total =   360.400um
[03/22 15:57:27   6036s]     Routed length:  max path =    78.400um, total =   433.340um
[03/22 15:57:27   6036s]     Deviation:      max path =    -1.010%,  total =    20.239%
[03/22 15:57:27   6036s] 
[03/22 15:57:27   6036s] Set FIXED routing status on 125 net(s)
[03/22 15:57:27   6036s] Set FIXED placed status on 123 instance(s)
[03/22 15:57:27   6036s]       Route Remaining Unrouted Nets...
[03/22 15:57:27   6036s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/22 15:57:27   6036s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3534.7M
[03/22 15:57:27   6036s] All LLGs are deleted
[03/22 15:57:27   6036s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3534.7M
[03/22 15:57:27   6036s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.030, REAL:0.032, MEM:3531.1M
[03/22 15:57:27   6036s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.033, MEM:3531.1M
[03/22 15:57:27   6036s] ### Creating LA Mngr. totSessionCpu=1:40:37 mem=3531.1M
[03/22 15:57:27   6036s] LayerId::1 widthSet size::4
[03/22 15:57:27   6036s] LayerId::2 widthSet size::4
[03/22 15:57:27   6036s] LayerId::3 widthSet size::4
[03/22 15:57:27   6036s] LayerId::4 widthSet size::4
[03/22 15:57:27   6036s] LayerId::5 widthSet size::4
[03/22 15:57:27   6036s] LayerId::6 widthSet size::4
[03/22 15:57:27   6036s] LayerId::7 widthSet size::4
[03/22 15:57:27   6036s] LayerId::8 widthSet size::4
[03/22 15:57:27   6036s] Updating RC grid for preRoute extraction ...
[03/22 15:57:27   6036s] Initializing multi-corner capacitance tables ... 
[03/22 15:57:27   6036s] Initializing multi-corner resistance tables ...
[03/22 15:57:28   6036s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.823800 ; wcR: 0.636400 ; newSi: 0.091600 ; pMod: 82 ; 
[03/22 15:57:28   6036s] ### Creating LA Mngr, finished. totSessionCpu=1:40:37 mem=3531.1M
[03/22 15:57:28   6036s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3531.05 MB )
[03/22 15:57:28   6036s] (I)       Started Loading and Dumping File ( Curr Mem: 3531.05 MB )
[03/22 15:57:28   6036s] (I)       Reading DB...
[03/22 15:57:28   6036s] (I)       Read data from FE... (mem=3531.1M)
[03/22 15:57:28   6036s] (I)       Read nodes and places... (mem=3531.1M)
[03/22 15:57:28   6036s] (I)       Done Read nodes and places (cpu=0.120s, mem=3562.9M)
[03/22 15:57:28   6036s] (I)       Read nets... (mem=3562.9M)
[03/22 15:57:28   6037s] (I)       Done Read nets (cpu=0.140s, mem=3570.9M)
[03/22 15:57:28   6037s] (I)       Done Read data from FE (cpu=0.260s, mem=3570.9M)
[03/22 15:57:28   6037s] (I)       before initializing RouteDB syMemory usage = 3570.9 MB
[03/22 15:57:28   6037s] (I)       Honor MSV route constraint: false
[03/22 15:57:28   6037s] (I)       Maximum routing layer  : 127
[03/22 15:57:28   6037s] (I)       Minimum routing layer  : 2
[03/22 15:57:28   6037s] (I)       Supply scale factor H  : 1.00
[03/22 15:57:28   6037s] (I)       Supply scale factor V  : 1.00
[03/22 15:57:28   6037s] (I)       Tracks used by clock wire: 0
[03/22 15:57:28   6037s] (I)       Reverse direction      : 
[03/22 15:57:28   6037s] (I)       Honor partition pin guides: true
[03/22 15:57:28   6037s] (I)       Route selected nets only: false
[03/22 15:57:28   6037s] (I)       Route secondary PG pins: false
[03/22 15:57:28   6037s] (I)       Second PG max fanout   : 2147483647
[03/22 15:57:28   6037s] (I)       Number threads         : 8
[03/22 15:57:28   6037s] (I)       Apply function for special wires: true
[03/22 15:57:28   6037s] (I)       Layer by layer blockage reading: true
[03/22 15:57:28   6037s] (I)       Offset calculation fix : true
[03/22 15:57:28   6037s] (I)       Route stripe layer range: 
[03/22 15:57:28   6037s] (I)       Honor partition fences : 
[03/22 15:57:28   6037s] (I)       Honor partition pin    : 
[03/22 15:57:28   6037s] (I)       Honor partition fences with feedthrough: 
[03/22 15:57:28   6037s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 15:57:28   6037s] (I)       Use row-based GCell size
[03/22 15:57:28   6037s] (I)       Use row-based GCell align
[03/22 15:57:28   6037s] (I)       GCell unit size   : 3600
[03/22 15:57:28   6037s] (I)       GCell multiplier  : 1
[03/22 15:57:28   6037s] (I)       GCell row height  : 3600
[03/22 15:57:28   6037s] (I)       Actual row height : 3600
[03/22 15:57:28   6037s] (I)       GCell align ref   : 20000 20000
[03/22 15:57:28   6037s] [NR-eGR] Track table information for default rule: 
[03/22 15:57:28   6037s] [NR-eGR] M1 has no routable track
[03/22 15:57:28   6037s] [NR-eGR] M2 has single uniform track structure
[03/22 15:57:28   6037s] [NR-eGR] M3 has single uniform track structure
[03/22 15:57:28   6037s] [NR-eGR] M4 has single uniform track structure
[03/22 15:57:28   6037s] [NR-eGR] M5 has single uniform track structure
[03/22 15:57:28   6037s] [NR-eGR] M6 has single uniform track structure
[03/22 15:57:28   6037s] [NR-eGR] M7 has single uniform track structure
[03/22 15:57:28   6037s] [NR-eGR] M8 has single uniform track structure
[03/22 15:57:28   6037s] (I)       ===========================================================================
[03/22 15:57:28   6037s] (I)       == Report All Rule Vias ==
[03/22 15:57:28   6037s] (I)       ===========================================================================
[03/22 15:57:28   6037s] (I)        Via Rule : (Default)
[03/22 15:57:28   6037s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 15:57:28   6037s] (I)       ---------------------------------------------------------------------------
[03/22 15:57:28   6037s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/22 15:57:28   6037s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 15:57:28   6037s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 15:57:28   6037s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 15:57:28   6037s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/22 15:57:28   6037s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/22 15:57:28   6037s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/22 15:57:28   6037s] (I)        8    0 : ---                         0 : ---                      
[03/22 15:57:28   6037s] (I)       ===========================================================================
[03/22 15:57:28   6037s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3570.93 MB )
[03/22 15:57:28   6037s] [NR-eGR] Read 32480 PG shapes
[03/22 15:57:28   6037s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3570.93 MB )
[03/22 15:57:28   6037s] [NR-eGR] #Routing Blockages  : 0
[03/22 15:57:28   6037s] [NR-eGR] #Instance Blockages : 0
[03/22 15:57:28   6037s] [NR-eGR] #PG Blockages       : 32480
[03/22 15:57:28   6037s] [NR-eGR] #Bump Blockages     : 0
[03/22 15:57:28   6037s] [NR-eGR] #Boundary Blockages : 0
[03/22 15:57:28   6037s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 15:57:28   6037s] [NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32337
[03/22 15:57:28   6037s] (I)       readDataFromPlaceDB
[03/22 15:57:28   6037s] (I)       Read net information..
[03/22 15:57:28   6037s] [NR-eGR] Read numTotalNets=41862  numIgnoredNets=125
[03/22 15:57:28   6037s] (I)       Read testcase time = 0.030 seconds
[03/22 15:57:28   6037s] 
[03/22 15:57:28   6037s] (I)       early_global_route_priority property id does not exist.
[03/22 15:57:28   6037s] (I)       Start initializing grid graph
[03/22 15:57:28   6037s] (I)       End initializing grid graph
[03/22 15:57:28   6037s] (I)       Model blockages into capacity
[03/22 15:57:28   6037s] (I)       Read Num Blocks=32480  Num Prerouted Wires=32337  Num CS=0
[03/22 15:57:28   6037s] (I)       Started Modeling ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Modeling Layer 1 ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Modeling Layer 2 ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 11269
[03/22 15:57:28   6037s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Modeling Layer 3 ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 17170
[03/22 15:57:28   6037s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Modeling Layer 4 ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 3458
[03/22 15:57:28   6037s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Modeling Layer 5 ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 385
[03/22 15:57:28   6037s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Modeling Layer 6 ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 55
[03/22 15:57:28   6037s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Modeling Layer 7 ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 15:57:28   6037s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Modeling Layer 8 ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 15:57:28   6037s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       -- layer congestion ratio --
[03/22 15:57:28   6037s] (I)       Layer 1 : 0.100000
[03/22 15:57:28   6037s] (I)       Layer 2 : 0.700000
[03/22 15:57:28   6037s] (I)       Layer 3 : 0.700000
[03/22 15:57:28   6037s] (I)       Layer 4 : 0.700000
[03/22 15:57:28   6037s] (I)       Layer 5 : 0.700000
[03/22 15:57:28   6037s] (I)       Layer 6 : 0.700000
[03/22 15:57:28   6037s] (I)       Layer 7 : 0.700000
[03/22 15:57:28   6037s] (I)       Layer 8 : 0.700000
[03/22 15:57:28   6037s] (I)       ----------------------------
[03/22 15:57:28   6037s] (I)       Number of ignored nets = 125
[03/22 15:57:28   6037s] (I)       Number of fixed nets = 125.  Ignored: Yes
[03/22 15:57:28   6037s] (I)       Number of clock nets = 125.  Ignored: No
[03/22 15:57:28   6037s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 15:57:28   6037s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 15:57:28   6037s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 15:57:28   6037s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 15:57:28   6037s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 15:57:28   6037s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 15:57:28   6037s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 15:57:28   6037s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3580.2 MB
[03/22 15:57:28   6037s] (I)       Ndr track 0 does not exist
[03/22 15:57:28   6037s] (I)       Ndr track 0 does not exist
[03/22 15:57:28   6037s] (I)       Layer1  viaCost=300.00
[03/22 15:57:28   6037s] (I)       Layer2  viaCost=100.00
[03/22 15:57:28   6037s] (I)       Layer3  viaCost=100.00
[03/22 15:57:28   6037s] (I)       Layer4  viaCost=100.00
[03/22 15:57:28   6037s] (I)       Layer5  viaCost=100.00
[03/22 15:57:28   6037s] (I)       Layer6  viaCost=200.00
[03/22 15:57:28   6037s] (I)       Layer7  viaCost=100.00
[03/22 15:57:28   6037s] (I)       ---------------------Grid Graph Info--------------------
[03/22 15:57:28   6037s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 15:57:28   6037s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 15:57:28   6037s] (I)       Site width          :   400  (dbu)
[03/22 15:57:28   6037s] (I)       Row height          :  3600  (dbu)
[03/22 15:57:28   6037s] (I)       GCell row height    :  3600  (dbu)
[03/22 15:57:28   6037s] (I)       GCell width         :  3600  (dbu)
[03/22 15:57:28   6037s] (I)       GCell height        :  3600  (dbu)
[03/22 15:57:28   6037s] (I)       Grid                :   325   324     8
[03/22 15:57:28   6037s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 15:57:28   6037s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 15:57:28   6037s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 15:57:28   6037s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 15:57:28   6037s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 15:57:28   6037s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 15:57:28   6037s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 15:57:28   6037s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 15:57:28   6037s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 15:57:28   6037s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 15:57:28   6037s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 15:57:28   6037s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 15:57:28   6037s] (I)       --------------------------------------------------------
[03/22 15:57:28   6037s] 
[03/22 15:57:28   6037s] [NR-eGR] ============ Routing rule table ============
[03/22 15:57:28   6037s] [NR-eGR] Rule id: 0  Nets: 0 
[03/22 15:57:28   6037s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/22 15:57:28   6037s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/22 15:57:28   6037s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/22 15:57:28   6037s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:57:28   6037s] [NR-eGR] Rule id: 1  Nets: 41737 
[03/22 15:57:28   6037s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 15:57:28   6037s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 15:57:28   6037s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:57:28   6037s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 15:57:28   6037s] [NR-eGR] ========================================
[03/22 15:57:28   6037s] [NR-eGR] 
[03/22 15:57:28   6037s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 15:57:28   6037s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 15:57:28   6037s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 15:57:28   6037s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 15:57:28   6037s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 15:57:28   6037s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 15:57:28   6037s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 15:57:28   6037s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 15:57:28   6037s] (I)       After initializing earlyGlobalRoute syMemory usage = 3580.2 MB
[03/22 15:57:28   6037s] (I)       Finished Loading and Dumping File ( CPU: 0.45 sec, Real: 0.58 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Global Routing ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       ============= Initialization =============
[03/22 15:57:28   6037s] (I)       totalPins=130261  totalGlobalPin=123871 (95.09%)
[03/22 15:57:28   6037s] (I)       Started Build MST ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Generate topology with 8 threads
[03/22 15:57:28   6037s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       total 2D Cap : 473445 = (236925 H, 236520 V)
[03/22 15:57:28   6037s] [NR-eGR] Layer group 1: route 305 net(s) in layer range [7, 8]
[03/22 15:57:28   6037s] (I)       ============  Phase 1a Route ============
[03/22 15:57:28   6037s] (I)       Started Phase 1a ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/22 15:57:28   6037s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Usage: 9661 = (4140 H, 5521 V) = (1.75% H, 2.33% V) = (7.452e+03um H, 9.938e+03um V)
[03/22 15:57:28   6037s] (I)       
[03/22 15:57:28   6037s] (I)       ============  Phase 1b Route ============
[03/22 15:57:28   6037s] (I)       Started Phase 1b ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Usage: 9663 = (4141 H, 5522 V) = (1.75% H, 2.33% V) = (7.454e+03um H, 9.940e+03um V)
[03/22 15:57:28   6037s] (I)       
[03/22 15:57:28   6037s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.739340e+04um
[03/22 15:57:28   6037s] (I)       ============  Phase 1c Route ============
[03/22 15:57:28   6037s] (I)       Started Phase 1c ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Level2 Grid: 65 x 65
[03/22 15:57:28   6037s] (I)       Started Two Level Routing ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Usage: 9663 = (4141 H, 5522 V) = (1.75% H, 2.33% V) = (7.454e+03um H, 9.940e+03um V)
[03/22 15:57:28   6037s] (I)       
[03/22 15:57:28   6037s] (I)       ============  Phase 1d Route ============
[03/22 15:57:28   6037s] (I)       Started Phase 1d ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Usage: 9665 = (4142 H, 5523 V) = (1.75% H, 2.34% V) = (7.456e+03um H, 9.941e+03um V)
[03/22 15:57:28   6037s] (I)       
[03/22 15:57:28   6037s] (I)       ============  Phase 1e Route ============
[03/22 15:57:28   6037s] (I)       Started Phase 1e ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Usage: 9665 = (4142 H, 5523 V) = (1.75% H, 2.34% V) = (7.456e+03um H, 9.941e+03um V)
[03/22 15:57:28   6037s] (I)       
[03/22 15:57:28   6037s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.739700e+04um
[03/22 15:57:28   6037s] [NR-eGR] 
[03/22 15:57:28   6037s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Running layer assignment with 8 threads
[03/22 15:57:28   6037s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Started Build MST ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Generate topology with 8 threads
[03/22 15:57:28   6037s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.02 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 15:57:28   6037s] [NR-eGR] Layer group 2: route 41432 net(s) in layer range [2, 8]
[03/22 15:57:28   6037s] (I)       ============  Phase 1a Route ============
[03/22 15:57:28   6037s] (I)       Started Phase 1a ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Usage: 328840 = (155627 H, 173213 V) = (7.44% H, 6.18% V) = (2.801e+05um H, 3.118e+05um V)
[03/22 15:57:28   6037s] (I)       
[03/22 15:57:28   6037s] (I)       ============  Phase 1b Route ============
[03/22 15:57:28   6037s] (I)       Usage: 328840 = (155627 H, 173213 V) = (7.44% H, 6.18% V) = (2.801e+05um H, 3.118e+05um V)
[03/22 15:57:28   6037s] (I)       
[03/22 15:57:28   6037s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.919120e+05um
[03/22 15:57:28   6037s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/22 15:57:28   6037s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 15:57:28   6037s] (I)       ============  Phase 1c Route ============
[03/22 15:57:28   6037s] (I)       Usage: 328840 = (155627 H, 173213 V) = (7.44% H, 6.18% V) = (2.801e+05um H, 3.118e+05um V)
[03/22 15:57:28   6037s] (I)       
[03/22 15:57:28   6037s] (I)       ============  Phase 1d Route ============
[03/22 15:57:28   6037s] (I)       Usage: 328840 = (155627 H, 173213 V) = (7.44% H, 6.18% V) = (2.801e+05um H, 3.118e+05um V)
[03/22 15:57:28   6037s] (I)       
[03/22 15:57:28   6037s] (I)       ============  Phase 1e Route ============
[03/22 15:57:28   6037s] (I)       Started Phase 1e ( Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Usage: 328840 = (155627 H, 173213 V) = (7.44% H, 6.18% V) = (2.801e+05um H, 3.118e+05um V)
[03/22 15:57:28   6037s] (I)       
[03/22 15:57:28   6037s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.919120e+05um
[03/22 15:57:28   6037s] [NR-eGR] 
[03/22 15:57:28   6037s] (I)       Current Phase 1l[Initialization] ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:28   6037s] (I)       Running layer assignment with 8 threads
[03/22 15:57:29   6038s] (I)       Finished Phase 1l ( CPU: 0.57 sec, Real: 0.15 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:29   6038s] (I)       ============  Phase 1l Route ============
[03/22 15:57:29   6038s] (I)       
[03/22 15:57:29   6038s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 15:57:29   6038s] [NR-eGR]                        OverCon           OverCon            
[03/22 15:57:29   6038s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/22 15:57:29   6038s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/22 15:57:29   6038s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:57:29   6038s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:57:29   6038s] [NR-eGR]      M2  (2)       144( 0.14%)         4( 0.00%)   ( 0.14%) 
[03/22 15:57:29   6038s] [NR-eGR]      M3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:57:29   6038s] [NR-eGR]      M4  (4)       144( 0.15%)         0( 0.00%)   ( 0.15%) 
[03/22 15:57:29   6038s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:57:29   6038s] [NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 15:57:29   6038s] [NR-eGR]      M7  (7)        32( 0.03%)         0( 0.00%)   ( 0.03%) 
[03/22 15:57:29   6038s] [NR-eGR]      M8  (8)        23( 0.02%)         0( 0.00%)   ( 0.02%) 
[03/22 15:57:29   6038s] [NR-eGR] ---------------------------------------------------------------
[03/22 15:57:29   6038s] [NR-eGR] Total              351( 0.05%)         4( 0.00%)   ( 0.05%) 
[03/22 15:57:29   6038s] [NR-eGR] 
[03/22 15:57:29   6038s] (I)       Finished Global Routing ( CPU: 0.82 sec, Real: 0.46 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:29   6038s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 15:57:29   6038s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 15:57:29   6038s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 15:57:29   6038s] (I)       ============= track Assignment ============
[03/22 15:57:29   6038s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3580.17 MB )
[03/22 15:57:29   6038s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:29   6038s] (I)       Started Greedy Track Assignment ( Curr Mem: 3580.17 MB )
[03/22 15:57:29   6038s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 15:57:29   6038s] (I)       Running track assignment with 8 threads
[03/22 15:57:29   6038s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:29   6038s] (I)       Run Multi-thread track assignment
[03/22 15:57:29   6038s] (I)       Finished Greedy Track Assignment ( CPU: 0.73 sec, Real: 0.13 sec, Curr Mem: 3580.17 MB )
[03/22 15:57:29   6039s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:57:29   6039s] [NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 140473
[03/22 15:57:29   6039s] [NR-eGR]     M2  (2V) length: 2.343918e+05um, number of vias: 198090
[03/22 15:57:29   6039s] [NR-eGR]     M3  (3H) length: 2.627789e+05um, number of vias: 19902
[03/22 15:57:29   6039s] [NR-eGR]     M4  (4V) length: 8.511951e+04um, number of vias: 5199
[03/22 15:57:29   6039s] [NR-eGR]     M5  (5H) length: 4.061540e+04um, number of vias: 2957
[03/22 15:57:29   6039s] [NR-eGR]     M6  (6V) length: 1.758639e+04um, number of vias: 2125
[03/22 15:57:29   6039s] [NR-eGR]     M7  (7H) length: 8.160400e+03um, number of vias: 2687
[03/22 15:57:29   6039s] [NR-eGR]     M8  (8V) length: 1.000131e+04um, number of vias: 0
[03/22 15:57:29   6039s] [NR-eGR] Total length: 6.586541e+05um, number of vias: 371433
[03/22 15:57:29   6039s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:57:29   6039s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/22 15:57:29   6039s] [NR-eGR] --------------------------------------------------------------------------
[03/22 15:57:29   6039s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.46 sec, Real: 1.55 sec, Curr Mem: 3539.17 MB )
[03/22 15:57:29   6039s]       Route Remaining Unrouted Nets done. (took cpu=0:00:02.8 real=0:00:01.9)
[03/22 15:57:29   6039s]     Routing using NR in eGR->NR Step done.
[03/22 15:57:29   6039s] Net route status summary:
[03/22 15:57:29   6039s]   Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:57:29   6039s]   Non-clock: 51450 (unrouted=9713, trialRouted=41737, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:57:29   6039s] 
[03/22 15:57:29   6039s] CCOPT: Done with clock implementation routing.
[03/22 15:57:29   6039s] 
[03/22 15:57:29   6039s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:00 real=0:00:33.3)
[03/22 15:57:29   6039s]   Clock implementation routing done.
[03/22 15:57:29   6039s]   Leaving CCOpt scope - extractRC...
[03/22 15:57:29   6039s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/22 15:57:29   6039s] Extraction called for design 'dualcore' of instances=76592 and nets=51575 using extraction engine 'preRoute' .
[03/22 15:57:29   6039s] PreRoute RC Extraction called for design dualcore.
[03/22 15:57:29   6039s] RC Extraction called in multi-corner(2) mode.
[03/22 15:57:29   6039s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 15:57:29   6039s] RCMode: PreRoute
[03/22 15:57:29   6039s]       RC Corner Indexes            0       1   
[03/22 15:57:29   6039s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 15:57:29   6039s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 15:57:29   6039s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 15:57:29   6039s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 15:57:29   6039s] Shrink Factor                : 1.00000
[03/22 15:57:29   6039s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 15:57:29   6039s] Using capacitance table file ...
[03/22 15:57:29   6039s] LayerId::1 widthSet size::4
[03/22 15:57:29   6039s] LayerId::2 widthSet size::4
[03/22 15:57:29   6039s] LayerId::3 widthSet size::4
[03/22 15:57:29   6039s] LayerId::4 widthSet size::4
[03/22 15:57:29   6039s] LayerId::5 widthSet size::4
[03/22 15:57:29   6039s] LayerId::6 widthSet size::4
[03/22 15:57:29   6039s] LayerId::7 widthSet size::4
[03/22 15:57:29   6039s] LayerId::8 widthSet size::4
[03/22 15:57:29   6039s] Updating RC grid for preRoute extraction ...
[03/22 15:57:29   6039s] Initializing multi-corner capacitance tables ... 
[03/22 15:57:29   6039s] Initializing multi-corner resistance tables ...
[03/22 15:57:30   6039s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248342 ; uaWl: 0.969901 ; uaWlH: 0.197023 ; aWlH: 0.029578 ; Pmax: 0.823300 ; wcR: 0.636400 ; newSi: 0.091600 ; pMod: 82 ; 
[03/22 15:57:30   6040s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3530.172M)
[03/22 15:57:30   6040s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 15:57:30   6040s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/22 15:57:30   6040s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/22 15:57:30   6040s] End AAE Lib Interpolated Model. (MEM=3530.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:57:30   6040s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[03/22 15:57:30   6040s]   Clock DAG stats after routing clock trees:
[03/22 15:57:30   6040s]     cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:57:30   6040s]     cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:57:30   6040s]     cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:57:30   6040s]     sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:57:30   6040s]     wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.727pF, total=7.395pF
[03/22 15:57:30   6040s]     wire lengths     : top=0.000um, trunk=4329.850um, leaf=38254.400um, total=42584.250um
[03/22 15:57:30   6040s]     hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10265.500um, total=13151.300um
[03/22 15:57:30   6040s]   Clock DAG net violations after routing clock trees: none
[03/22 15:57:30   6040s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/22 15:57:30   6040s]     Trunk : target=0.105ns count=19 avg=0.065ns sd=0.021ns min=0.016ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:57:30   6040s]     Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 81 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:57:30   6040s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/22 15:57:30   6040s]      Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:57:30   6040s]    Logics: CKAN2D1: 1 
[03/22 15:57:30   6040s]   Primary reporting skew groups after routing clock trees:
[03/22 15:57:30   6040s]     skew_group clk1/CON: insertion delay [min=0.344, max=0.402, avg=0.362, sd=0.009], skew [0.057 vs 0.057*], 100% {0.345, 0.402} (wid=0.034 ws=0.028) (gid=0.385 gs=0.052)
[03/22 15:57:30   6040s]         min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:57:30   6040s]         max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:57:30   6040s]   Skew group summary after routing clock trees:
[03/22 15:57:30   6040s]     skew_group clk1/CON: insertion delay [min=0.344, max=0.402, avg=0.362, sd=0.009], skew [0.057 vs 0.057*], 100% {0.345, 0.402} (wid=0.034 ws=0.028) (gid=0.385 gs=0.052)
[03/22 15:57:30   6040s]     skew_group clk2/CON: insertion delay [min=0.241, max=0.263, avg=0.252, sd=0.004], skew [0.022 vs 0.057], 100% {0.241, 0.263} (wid=0.034 ws=0.026) (gid=0.239 gs=0.018)
[03/22 15:57:30   6040s]   CCOpt::Phase::Routing done. (took cpu=0:02:02 real=0:00:34.5)
[03/22 15:57:30   6040s]   CCOpt::Phase::PostConditioning...
[03/22 15:57:30   6040s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[03/22 15:57:30   6040s] OPERPROF: Starting DPlace-Init at level 1, MEM:3923.7M
[03/22 15:57:30   6040s] z: 2, totalTracks: 1
[03/22 15:57:30   6040s] z: 4, totalTracks: 1
[03/22 15:57:30   6040s] z: 6, totalTracks: 1
[03/22 15:57:30   6040s] z: 8, totalTracks: 1
[03/22 15:57:30   6040s] #spOpts: N=65 mergeVia=F 
[03/22 15:57:30   6041s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3923.7M
[03/22 15:57:30   6041s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3923.7M
[03/22 15:57:30   6041s] Core basic site is core
[03/22 15:57:30   6041s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 15:57:30   6041s] SiteArray: use 3,846,144 bytes
[03/22 15:57:30   6041s] SiteArray: current memory after site array memory allocation 3927.4M
[03/22 15:57:30   6041s] SiteArray: FP blocked sites are writable
[03/22 15:57:31   6041s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 15:57:31   6041s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3959.4M
[03/22 15:57:31   6041s] Process 19822 wires and vias for routing blockage analysis
[03/22 15:57:31   6041s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.150, REAL:0.024, MEM:3959.4M
[03/22 15:57:31   6041s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.280, REAL:0.134, MEM:3959.4M
[03/22 15:57:31   6041s] OPERPROF:     Starting CMU at level 3, MEM:3959.4M
[03/22 15:57:31   6041s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.011, MEM:3959.4M
[03/22 15:57:31   6041s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.350, REAL:0.194, MEM:3959.4M
[03/22 15:57:31   6041s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3959.4MB).
[03/22 15:57:31   6041s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.440, REAL:0.284, MEM:3959.4M
[03/22 15:57:31   6041s]   Removing CTS place status from clock tree and sinks.
[03/22 15:57:31   6041s]   Removed CTS place status from 123 clock cells (out of 126 ) and 0 clock sinks (out of 0 ).
[03/22 15:57:31   6041s]   Switching to inst based legalization.
[03/22 15:57:31   6041s]   PostConditioning...
[03/22 15:57:31   6041s]     PostConditioning active optimizations:
[03/22 15:57:31   6041s]      - DRV fixing with cell sizing and buffering
[03/22 15:57:31   6041s]      - Skew fixing with cell sizing
[03/22 15:57:31   6041s]     
[03/22 15:57:31   6041s]     Currently running CTS, using active skew data
[03/22 15:57:31   6041s]     Reset bufferability constraints...
[03/22 15:57:31   6041s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/22 15:57:31   6041s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/22 15:57:31   6041s]     Upsizing to fix DRVs...
[03/22 15:57:31   6041s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[03/22 15:57:31   6041s]     CCOpt-PostConditioning: considered: 125, tested: 125, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/22 15:57:31   6041s]     
[03/22 15:57:31   6041s]     PRO Statistics: Fix DRVs (initial upsizing):
[03/22 15:57:31   6041s]     ============================================
[03/22 15:57:31   6041s]     
[03/22 15:57:31   6041s]     Cell changes by Net Type:
[03/22 15:57:31   6041s]     
[03/22 15:57:31   6041s]     -------------------------------------------------------------------------------------------------
[03/22 15:57:31   6041s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/22 15:57:31   6041s]     -------------------------------------------------------------------------------------------------
[03/22 15:57:31   6041s]     top                0            0           0            0                    0                0
[03/22 15:57:31   6041s]     trunk              0            0           0            0                    0                0
[03/22 15:57:31   6041s]     leaf               0            0           0            0                    0                0
[03/22 15:57:31   6041s]     -------------------------------------------------------------------------------------------------
[03/22 15:57:31   6041s]     Total              0            0           0            0                    0                0
[03/22 15:57:31   6041s]     -------------------------------------------------------------------------------------------------
[03/22 15:57:31   6041s]     
[03/22 15:57:31   6041s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/22 15:57:31   6041s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/22 15:57:31   6041s]     
[03/22 15:57:31   6041s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[03/22 15:57:31   6041s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:57:31   6041s]       cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:57:31   6041s]       cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:57:31   6041s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:57:31   6041s]       wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.727pF, total=7.395pF
[03/22 15:57:31   6041s]       wire lengths     : top=0.000um, trunk=4329.850um, leaf=38254.400um, total=42584.250um
[03/22 15:57:31   6041s]       hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10265.500um, total=13151.300um
[03/22 15:57:31   6041s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[03/22 15:57:31   6041s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[03/22 15:57:31   6041s]       Trunk : target=0.105ns count=19 avg=0.065ns sd=0.021ns min=0.016ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:57:31   6041s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 81 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:57:31   6041s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[03/22 15:57:31   6041s]        Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:57:31   6041s]      Logics: CKAN2D1: 1 
[03/22 15:57:31   6041s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[03/22 15:57:31   6041s]       skew_group clk1/CON: insertion delay [min=0.344, max=0.402, avg=0.362, sd=0.009], skew [0.057 vs 0.057*], 100% {0.345, 0.402} (wid=0.034 ws=0.028) (gid=0.385 gs=0.052)
[03/22 15:57:31   6041s]           min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:57:31   6041s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:57:31   6041s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[03/22 15:57:31   6041s]       skew_group clk1/CON: insertion delay [min=0.344, max=0.402, avg=0.362, sd=0.009], skew [0.057 vs 0.057*], 100% {0.345, 0.402} (wid=0.034 ws=0.028) (gid=0.385 gs=0.052)
[03/22 15:57:31   6041s]       skew_group clk2/CON: insertion delay [min=0.241, max=0.263, avg=0.252, sd=0.004], skew [0.022 vs 0.057], 100% {0.241, 0.263} (wid=0.034 ws=0.026) (gid=0.239 gs=0.018)
[03/22 15:57:31   6041s]     Upsizing to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/22 15:57:31   6041s]     Recomputing CTS skew targets...
[03/22 15:57:31   6041s]     Resolving skew group constraints...
[03/22 15:57:32   6042s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 48 variables and 128 constraints; tolerance 1
[03/22 15:57:32   6042s]     Resolving skew group constraints done.
[03/22 15:57:32   6042s]     Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/22 15:57:32   6042s]     Fixing DRVs...
[03/22 15:57:32   6042s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/22 15:57:32   6042s]     CCOpt-PostConditioning: considered: 125, tested: 125, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     PRO Statistics: Fix DRVs (cell sizing):
[03/22 15:57:32   6042s]     =======================================
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     Cell changes by Net Type:
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     -------------------------------------------------------------------------------------------------
[03/22 15:57:32   6042s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/22 15:57:32   6042s]     -------------------------------------------------------------------------------------------------
[03/22 15:57:32   6042s]     top                0            0           0            0                    0                0
[03/22 15:57:32   6042s]     trunk              0            0           0            0                    0                0
[03/22 15:57:32   6042s]     leaf               0            0           0            0                    0                0
[03/22 15:57:32   6042s]     -------------------------------------------------------------------------------------------------
[03/22 15:57:32   6042s]     Total              0            0           0            0                    0                0
[03/22 15:57:32   6042s]     -------------------------------------------------------------------------------------------------
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/22 15:57:32   6042s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     Clock DAG stats PostConditioning after DRV fixing:
[03/22 15:57:32   6042s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:57:32   6042s]       cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:57:32   6042s]       cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:57:32   6042s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:57:32   6042s]       wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.727pF, total=7.395pF
[03/22 15:57:32   6042s]       wire lengths     : top=0.000um, trunk=4329.850um, leaf=38254.400um, total=42584.250um
[03/22 15:57:32   6042s]       hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10265.500um, total=13151.300um
[03/22 15:57:32   6042s]     Clock DAG net violations PostConditioning after DRV fixing: none
[03/22 15:57:32   6042s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[03/22 15:57:32   6042s]       Trunk : target=0.105ns count=19 avg=0.065ns sd=0.021ns min=0.016ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:57:32   6042s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 81 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:57:32   6042s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[03/22 15:57:32   6042s]        Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:57:32   6042s]      Logics: CKAN2D1: 1 
[03/22 15:57:32   6042s]     Primary reporting skew groups PostConditioning after DRV fixing:
[03/22 15:57:32   6042s]       skew_group clk1/CON: insertion delay [min=0.344, max=0.402, avg=0.362, sd=0.009], skew [0.057 vs 0.057*], 100% {0.345, 0.402} (wid=0.034 ws=0.028) (gid=0.385 gs=0.052)
[03/22 15:57:32   6042s]           min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:57:32   6042s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:57:32   6042s]     Skew group summary PostConditioning after DRV fixing:
[03/22 15:57:32   6042s]       skew_group clk1/CON: insertion delay [min=0.344, max=0.402, avg=0.362, sd=0.009], skew [0.057 vs 0.057*], 100% {0.345, 0.402} (wid=0.034 ws=0.028) (gid=0.385 gs=0.052)
[03/22 15:57:32   6042s]       skew_group clk2/CON: insertion delay [min=0.241, max=0.263, avg=0.252, sd=0.004], skew [0.022 vs 0.057], 100% {0.241, 0.263} (wid=0.034 ws=0.026) (gid=0.239 gs=0.018)
[03/22 15:57:32   6042s]     Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
[03/22 15:57:32   6042s]     Buffering to fix DRVs...
[03/22 15:57:32   6042s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/22 15:57:32   6042s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/22 15:57:32   6042s]     Inserted 0 buffers and inverters.
[03/22 15:57:32   6042s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/22 15:57:32   6042s]     CCOpt-PostConditioning: nets considered: 125, nets tested: 125, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[03/22 15:57:32   6042s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/22 15:57:32   6042s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:57:32   6042s]       cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
[03/22 15:57:32   6042s]       cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
[03/22 15:57:32   6042s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:57:32   6042s]       wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.727pF, total=7.395pF
[03/22 15:57:32   6042s]       wire lengths     : top=0.000um, trunk=4329.850um, leaf=38254.400um, total=42584.250um
[03/22 15:57:32   6042s]       hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10265.500um, total=13151.300um
[03/22 15:57:32   6042s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[03/22 15:57:32   6042s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/22 15:57:32   6042s]       Trunk : target=0.105ns count=19 avg=0.065ns sd=0.021ns min=0.016ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:57:32   6042s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 81 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:57:32   6042s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/22 15:57:32   6042s]        Bufs: CKBD16: 106 CKBD12: 10 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:57:32   6042s]      Logics: CKAN2D1: 1 
[03/22 15:57:32   6042s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/22 15:57:32   6042s]       skew_group clk1/CON: insertion delay [min=0.344, max=0.402, avg=0.362, sd=0.009], skew [0.057 vs 0.057*], 100% {0.345, 0.402} (wid=0.034 ws=0.028) (gid=0.385 gs=0.052)
[03/22 15:57:32   6042s]           min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:57:32   6042s]           max path sink: normalizer_inst/div_in_1_reg_1__4_/CP
[03/22 15:57:32   6042s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/22 15:57:32   6042s]       skew_group clk1/CON: insertion delay [min=0.344, max=0.402, avg=0.362, sd=0.009], skew [0.057 vs 0.057*], 100% {0.345, 0.402} (wid=0.034 ws=0.028) (gid=0.385 gs=0.052)
[03/22 15:57:32   6042s]       skew_group clk2/CON: insertion delay [min=0.241, max=0.263, avg=0.252, sd=0.004], skew [0.022 vs 0.057], 100% {0.241, 0.263} (wid=0.034 ws=0.026) (gid=0.239 gs=0.018)
[03/22 15:57:32   6042s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     Slew Diagnostics: After DRV fixing
[03/22 15:57:32   6042s]     ==================================
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     Global Causes:
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     -----
[03/22 15:57:32   6042s]     Cause
[03/22 15:57:32   6042s]     -----
[03/22 15:57:32   6042s]       (empty table)
[03/22 15:57:32   6042s]     -----
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     Top 5 overslews:
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     ---------------------------------
[03/22 15:57:32   6042s]     Overslew    Causes    Driving Pin
[03/22 15:57:32   6042s]     ---------------------------------
[03/22 15:57:32   6042s]       (empty table)
[03/22 15:57:32   6042s]     ---------------------------------
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     -------------------
[03/22 15:57:32   6042s]     Cause    Occurences
[03/22 15:57:32   6042s]     -------------------
[03/22 15:57:32   6042s]       (empty table)
[03/22 15:57:32   6042s]     -------------------
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     Violation diagnostics counts from the 0 nodes that have violations:
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     -------------------
[03/22 15:57:32   6042s]     Cause    Occurences
[03/22 15:57:32   6042s]     -------------------
[03/22 15:57:32   6042s]       (empty table)
[03/22 15:57:32   6042s]     -------------------
[03/22 15:57:32   6042s]     
[03/22 15:57:32   6042s]     Fixing Skew by cell sizing...
[03/22 15:57:32   6043s]     Path optimization required 7 stage delay updates 
[03/22 15:57:32   6043s]     Resized 1 clock insts to decrease delay.
[03/22 15:57:32   6043s]     Fixing short paths with downsize only
[03/22 15:57:32   6043s]     Path optimization required 0 stage delay updates 
[03/22 15:57:32   6043s]     Resized 0 clock insts to increase delay.
[03/22 15:57:32   6043s]     
[03/22 15:57:32   6043s]     PRO Statistics: Fix Skew (cell sizing):
[03/22 15:57:32   6043s]     =======================================
[03/22 15:57:32   6043s]     
[03/22 15:57:32   6043s]     Cell changes by Net Type:
[03/22 15:57:32   6043s]     
[03/22 15:57:32   6043s]     ----------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:32   6043s]     Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[03/22 15:57:32   6043s]     ----------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:32   6043s]     top                0                    0                    0            0                    0                    0
[03/22 15:57:32   6043s]     trunk              0                    0                    0            0                    0                    0
[03/22 15:57:32   6043s]     leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[03/22 15:57:32   6043s]     ----------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:32   6043s]     Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[03/22 15:57:32   6043s]     ----------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:32   6043s]     
[03/22 15:57:32   6043s]     Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2 (0.185%)
[03/22 15:57:32   6043s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/22 15:57:32   6043s]     
[03/22 15:57:32   6043s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[03/22 15:57:32   6043s]       cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:57:32   6043s]       cell areas       : b=1170.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.880um^2
[03/22 15:57:32   6043s]       cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.640pF
[03/22 15:57:32   6043s]       sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:57:32   6043s]       wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.727pF, total=7.395pF
[03/22 15:57:32   6043s]       wire lengths     : top=0.000um, trunk=4329.850um, leaf=38254.400um, total=42584.250um
[03/22 15:57:32   6043s]       hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10265.500um, total=13151.300um
[03/22 15:57:32   6043s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[03/22 15:57:32   6043s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[03/22 15:57:32   6043s]       Trunk : target=0.105ns count=19 avg=0.065ns sd=0.021ns min=0.016ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:57:32   6043s]       Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.057ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 81 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:57:32   6043s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[03/22 15:57:32   6043s]        Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:57:32   6043s]      Logics: CKAN2D1: 1 
[03/22 15:57:33   6043s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[03/22 15:57:33   6043s]       skew_group clk1/CON: insertion delay [min=0.344, max=0.397, avg=0.362, sd=0.009], skew [0.053 vs 0.057], 100% {0.344, 0.397} (wid=0.034 ws=0.028) (gid=0.380 gs=0.046)
[03/22 15:57:33   6043s]           min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:57:33   6043s]           max path sink: normalizer_inst/div_in_1_reg_0__0_/CP
[03/22 15:57:33   6043s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[03/22 15:57:33   6043s]       skew_group clk1/CON: insertion delay [min=0.344, max=0.397, avg=0.362, sd=0.009], skew [0.053 vs 0.057], 100% {0.344, 0.397} (wid=0.034 ws=0.028) (gid=0.380 gs=0.046)
[03/22 15:57:33   6043s]       skew_group clk2/CON: insertion delay [min=0.241, max=0.263, avg=0.252, sd=0.004], skew [0.022 vs 0.057], 100% {0.241, 0.263} (wid=0.034 ws=0.026) (gid=0.239 gs=0.018)
[03/22 15:57:33   6043s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/22 15:57:33   6043s]     Reconnecting optimized routes...
[03/22 15:57:33   6043s]     Reset timing graph...
[03/22 15:57:33   6043s] Ignoring AAE DB Resetting ...
[03/22 15:57:33   6043s]     Reset timing graph done.
[03/22 15:57:33   6043s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/22 15:57:33   6043s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3843.1M
[03/22 15:57:33   6043s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.140, REAL:0.039, MEM:3839.1M
[03/22 15:57:33   6043s]     Leaving CCOpt scope - ClockRefiner...
[03/22 15:57:33   6043s]     Assigned high priority to 0 cells.
[03/22 15:57:33   6043s]     Performing Single Pass Refine Place.
[03/22 15:57:33   6043s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[03/22 15:57:33   6043s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3839.1M
[03/22 15:57:33   6043s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3839.1M
[03/22 15:57:33   6043s] z: 2, totalTracks: 1
[03/22 15:57:33   6043s] z: 4, totalTracks: 1
[03/22 15:57:33   6043s] z: 6, totalTracks: 1
[03/22 15:57:33   6043s] z: 8, totalTracks: 1
[03/22 15:57:33   6043s] #spOpts: N=65 mergeVia=F 
[03/22 15:57:33   6043s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3839.1M
[03/22 15:57:33   6043s] Info: 123 insts are soft-fixed.
[03/22 15:57:33   6043s] OPERPROF:       Starting CMU at level 4, MEM:3839.1M
[03/22 15:57:33   6043s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.012, MEM:3839.1M
[03/22 15:57:33   6043s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.120, MEM:3839.1M
[03/22 15:57:33   6043s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3839.1MB).
[03/22 15:57:33   6043s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.210, REAL:0.211, MEM:3839.1M
[03/22 15:57:33   6043s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.210, REAL:0.211, MEM:3839.1M
[03/22 15:57:33   6043s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.21
[03/22 15:57:33   6043s] OPERPROF: Starting RefinePlace at level 1, MEM:3839.1M
[03/22 15:57:33   6043s] *** Starting refinePlace (1:40:44 mem=3839.1M) ***
[03/22 15:57:33   6043s] Total net bbox length = 5.233e+05 (2.454e+05 2.779e+05) (ext = 2.709e+04)
[03/22 15:57:33   6043s] Info: 123 insts are soft-fixed.
[03/22 15:57:33   6043s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:57:33   6043s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:57:33   6043s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3839.1M
[03/22 15:57:33   6043s] Starting refinePlace ...
[03/22 15:57:33   6044s]   Spread Effort: high, standalone mode, useDDP on.
[03/22 15:57:33   6044s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3839.1MB) @(1:40:44 - 1:40:44).
[03/22 15:57:33   6044s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:57:34   6044s] wireLenOptFixPriorityInst 10270 inst fixed
[03/22 15:57:34   6044s] 
[03/22 15:57:34   6044s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:57:35   6047s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:57:35   6047s] [CPU] RefinePlace/Legalization (cpu=0:00:02.8, real=0:00:01.0, mem=3839.1MB) @(1:40:44 - 1:40:47).
[03/22 15:57:35   6047s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:57:35   6047s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 3839.1MB
[03/22 15:57:35   6047s] Statistics of distance of Instance movement in refine placement:
[03/22 15:57:35   6047s]   maximum (X+Y) =         0.00 um
[03/22 15:57:35   6047s]   mean    (X+Y) =         0.00 um
[03/22 15:57:35   6047s] Summary Report:
[03/22 15:57:35   6047s] Instances move: 0 (out of 40034 movable)
[03/22 15:57:35   6047s] Instances flipped: 0
[03/22 15:57:35   6047s] Mean displacement: 0.00 um
[03/22 15:57:35   6047s] Max displacement: 0.00 um 
[03/22 15:57:35   6047s] Total instances moved : 0
[03/22 15:57:35   6047s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.150, REAL:1.925, MEM:3839.1M
[03/22 15:57:35   6047s] Total net bbox length = 5.233e+05 (2.454e+05 2.779e+05) (ext = 2.709e+04)
[03/22 15:57:35   6047s] Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 3839.1MB
[03/22 15:57:35   6047s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:02.0, mem=3839.1MB) @(1:40:44 - 1:40:47).
[03/22 15:57:35   6047s] *** Finished refinePlace (1:40:47 mem=3839.1M) ***
[03/22 15:57:35   6047s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.21
[03/22 15:57:35   6047s] OPERPROF: Finished RefinePlace at level 1, CPU:3.330, REAL:2.098, MEM:3839.1M
[03/22 15:57:35   6047s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3839.1M
[03/22 15:57:35   6047s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.052, MEM:3839.1M
[03/22 15:57:35   6047s]     Moved 0, flipped 0 and cell swapped 0 of 10393 clock instance(s) during refinement.
[03/22 15:57:35   6047s]     The largest move was 0 microns for .
[03/22 15:57:35   6047s]     Moved 0 and flipped 0 of 123 clock instances (excluding sinks) during refinement
[03/22 15:57:35   6047s]     The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/22 15:57:35   6047s]     Moved 0 and flipped 0 of 10270 clock sinks during refinement.
[03/22 15:57:35   6047s]     The largest move for clock sinks was 0 microns. The inst with this movement was 
[03/22 15:57:35   6047s]     Revert refine place priority changes on 0 cells.
[03/22 15:57:35   6047s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.7 real=0:00:02.4)
[03/22 15:57:35   6047s]     Set dirty flag on 2 insts, 4 nets
[03/22 15:57:35   6047s]   PostConditioning done.
[03/22 15:57:35   6047s] Net route status summary:
[03/22 15:57:35   6047s]   Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:57:35   6047s]   Non-clock: 51450 (unrouted=9713, trialRouted=41737, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])
[03/22 15:57:35   6047s]   Update timing and DAG stats after post-conditioning...
[03/22 15:57:35   6047s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/22 15:57:35   6047s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/22 15:57:35   6047s] End AAE Lib Interpolated Model. (MEM=3839.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:57:35   6047s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
[03/22 15:57:35   6047s]   Clock DAG stats after post-conditioning:
[03/22 15:57:35   6047s]     cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:57:35   6047s]     cell areas       : b=1170.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.880um^2
[03/22 15:57:35   6047s]     cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.640pF
[03/22 15:57:35   6047s]     sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:57:35   6047s]     wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.727pF, total=7.395pF
[03/22 15:57:35   6047s]     wire lengths     : top=0.000um, trunk=4329.850um, leaf=38254.400um, total=42584.250um
[03/22 15:57:35   6047s]     hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10265.500um, total=13151.300um
[03/22 15:57:35   6047s]   Clock DAG net violations after post-conditioning: none
[03/22 15:57:35   6047s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/22 15:57:35   6047s]     Trunk : target=0.105ns count=19 avg=0.065ns sd=0.021ns min=0.016ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:57:35   6047s]     Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.057ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 81 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:57:35   6047s]   Clock DAG library cell distribution after post-conditioning {count}:
[03/22 15:57:35   6047s]      Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:57:35   6047s]    Logics: CKAN2D1: 1 
[03/22 15:57:36   6047s]   Primary reporting skew groups after post-conditioning:
[03/22 15:57:36   6047s]     skew_group clk1/CON: insertion delay [min=0.344, max=0.397, avg=0.362, sd=0.009], skew [0.053 vs 0.057], 100% {0.344, 0.397} (wid=0.034 ws=0.028) (gid=0.380 gs=0.046)
[03/22 15:57:36   6047s]         min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:57:36   6047s]         max path sink: normalizer_inst/div_in_1_reg_0__0_/CP
[03/22 15:57:36   6048s]   Skew group summary after post-conditioning:
[03/22 15:57:36   6048s]     skew_group clk1/CON: insertion delay [min=0.344, max=0.397, avg=0.362, sd=0.009], skew [0.053 vs 0.057], 100% {0.344, 0.397} (wid=0.034 ws=0.028) (gid=0.380 gs=0.046)
[03/22 15:57:36   6048s]     skew_group clk2/CON: insertion delay [min=0.241, max=0.263, avg=0.252, sd=0.004], skew [0.022 vs 0.057], 100% {0.241, 0.263} (wid=0.034 ws=0.026) (gid=0.239 gs=0.018)
[03/22 15:57:36   6048s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:07.2 real=0:00:05.4)
[03/22 15:57:36   6048s]   Setting CTS place status to fixed for clock tree and sinks.
[03/22 15:57:36   6048s]   numClockCells = 126, numClockCellsFixed = 126, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/22 15:57:36   6048s]   Post-balance tidy up or trial balance steps...
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Clock DAG stats at end of CTS:
[03/22 15:57:36   6048s]   ==============================
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   --------------------------------------------------------------
[03/22 15:57:36   6048s]   Cell type                     Count    Area        Capacitance
[03/22 15:57:36   6048s]   --------------------------------------------------------------
[03/22 15:57:36   6048s]   Buffers                        122     1170.720       0.640
[03/22 15:57:36   6048s]   Inverters                        0        0.000       0.000
[03/22 15:57:36   6048s]   Integrated Clock Gates           0        0.000       0.000
[03/22 15:57:36   6048s]   Non-Integrated Clock Gates       0        0.000       0.000
[03/22 15:57:36   6048s]   Clock Logic                      1        2.160       0.001
[03/22 15:57:36   6048s]   All                            123     1172.880       0.640
[03/22 15:57:36   6048s]   --------------------------------------------------------------
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Clock DAG wire lengths at end of CTS:
[03/22 15:57:36   6048s]   =====================================
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   --------------------
[03/22 15:57:36   6048s]   Type     Wire Length
[03/22 15:57:36   6048s]   --------------------
[03/22 15:57:36   6048s]   Top           0.000
[03/22 15:57:36   6048s]   Trunk      4329.850
[03/22 15:57:36   6048s]   Leaf      38254.400
[03/22 15:57:36   6048s]   Total     42584.250
[03/22 15:57:36   6048s]   --------------------
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Clock DAG hp wire lengths at end of CTS:
[03/22 15:57:36   6048s]   ========================================
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   -----------------------
[03/22 15:57:36   6048s]   Type     hp Wire Length
[03/22 15:57:36   6048s]   -----------------------
[03/22 15:57:36   6048s]   Top            0.000
[03/22 15:57:36   6048s]   Trunk       2885.800
[03/22 15:57:36   6048s]   Leaf       10265.500
[03/22 15:57:36   6048s]   Total      13151.300
[03/22 15:57:36   6048s]   -----------------------
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Clock DAG capacitances at end of CTS:
[03/22 15:57:36   6048s]   =====================================
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   ---------------------------------
[03/22 15:57:36   6048s]   Type     Gate     Wire     Total
[03/22 15:57:36   6048s]   ---------------------------------
[03/22 15:57:36   6048s]   Top      0.000    0.000     0.000
[03/22 15:57:36   6048s]   Trunk    0.640    0.668     1.308
[03/22 15:57:36   6048s]   Leaf     8.977    6.727    15.704
[03/22 15:57:36   6048s]   Total    9.618    7.395    17.012
[03/22 15:57:36   6048s]   ---------------------------------
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Clock DAG sink capacitances at end of CTS:
[03/22 15:57:36   6048s]   ==========================================
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   --------------------------------------------------------
[03/22 15:57:36   6048s]   Count    Total    Average    Std. Dev.    Min      Max
[03/22 15:57:36   6048s]   --------------------------------------------------------
[03/22 15:57:36   6048s]   10270    8.977     0.001       0.000      0.001    0.001
[03/22 15:57:36   6048s]   --------------------------------------------------------
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Clock DAG net violations at end of CTS:
[03/22 15:57:36   6048s]   =======================================
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   None
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/22 15:57:36   6048s]   ====================================================================
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:36   6048s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[03/22 15:57:36   6048s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:36   6048s]   Trunk       0.105       19      0.065       0.021      0.016    0.088    {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}          -
[03/22 15:57:36   6048s]   Leaf        0.105      106      0.092       0.004      0.057    0.103    {1 <= 0.063ns, 0 <= 0.084ns, 81 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}         -
[03/22 15:57:36   6048s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Clock DAG library cell distribution at end of CTS:
[03/22 15:57:36   6048s]   ==================================================
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   ----------------------------------------
[03/22 15:57:36   6048s]   Name       Type      Inst     Inst Area 
[03/22 15:57:36   6048s]                        Count    (um^2)
[03/22 15:57:36   6048s]   ----------------------------------------
[03/22 15:57:36   6048s]   CKBD16     buffer     107      1078.560
[03/22 15:57:36   6048s]   CKBD12     buffer       9        71.280
[03/22 15:57:36   6048s]   CKBD8      buffer       2        11.520
[03/22 15:57:36   6048s]   CKBD6      buffer       1         4.320
[03/22 15:57:36   6048s]   CKBD2      buffer       1         2.160
[03/22 15:57:36   6048s]   CKBD0      buffer       2         2.880
[03/22 15:57:36   6048s]   CKAN2D1    logic        1         2.160
[03/22 15:57:36   6048s]   ----------------------------------------
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Primary reporting skew groups summary at end of CTS:
[03/22 15:57:36   6048s]   ====================================================
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:36   6048s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/22 15:57:36   6048s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:36   6048s]   WC:setup.late    clk1/CON      0.344     0.397     0.053       0.057         0.028           0.008           0.362        0.009     100% {0.344, 0.397}
[03/22 15:57:36   6048s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Skew group summary at end of CTS:
[03/22 15:57:36   6048s]   =================================
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:36   6048s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/22 15:57:36   6048s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:36   6048s]   WC:setup.late    clk1/CON      0.344     0.397     0.053       0.057         0.028           0.008           0.362        0.009     100% {0.344, 0.397}
[03/22 15:57:36   6048s]   WC:setup.late    clk2/CON      0.241     0.263     0.022       0.057         0.026           0.007           0.252        0.004     100% {0.241, 0.263}
[03/22 15:57:36   6048s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Found a total of 0 clock tree pins with a slew violation.
[03/22 15:57:36   6048s]   
[03/22 15:57:36   6048s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.4)
[03/22 15:57:36   6048s] Synthesizing clock trees done.
[03/22 15:57:36   6048s] Tidy Up And Update Timing...
[03/22 15:57:36   6048s] External - Set all clocks to propagated mode...
[03/22 15:57:36   6048s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/22 15:57:36   6048s]  * CCOpt property update_io_latency is false
[03/22 15:57:36   6048s] 
[03/22 15:57:36   6048s] Setting all clocks to propagated mode.
[03/22 15:57:37   6050s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.7 real=0:00:00.4)
[03/22 15:57:37   6050s] Clock DAG stats after update timingGraph:
[03/22 15:57:37   6050s]   cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
[03/22 15:57:37   6050s]   cell areas       : b=1170.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1172.880um^2
[03/22 15:57:37   6050s]   cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.640pF
[03/22 15:57:37   6050s]   sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 15:57:37   6050s]   wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.727pF, total=7.395pF
[03/22 15:57:37   6050s]   wire lengths     : top=0.000um, trunk=4329.850um, leaf=38254.400um, total=42584.250um
[03/22 15:57:37   6050s]   hp wire lengths  : top=0.000um, trunk=2885.800um, leaf=10265.500um, total=13151.300um
[03/22 15:57:37   6050s] Clock DAG net violations after update timingGraph: none
[03/22 15:57:37   6050s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/22 15:57:37   6050s]   Trunk : target=0.105ns count=19 avg=0.065ns sd=0.021ns min=0.016ns max=0.088ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/22 15:57:37   6050s]   Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.057ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 81 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
[03/22 15:57:37   6050s] Clock DAG library cell distribution after update timingGraph {count}:
[03/22 15:57:37   6050s]    Bufs: CKBD16: 107 CKBD12: 9 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
[03/22 15:57:37   6050s]  Logics: CKAN2D1: 1 
[03/22 15:57:37   6050s] Primary reporting skew groups after update timingGraph:
[03/22 15:57:37   6050s]   skew_group clk1/CON: insertion delay [min=0.344, max=0.397, avg=0.362, sd=0.009], skew [0.053 vs 0.057], 100% {0.344, 0.397} (wid=0.034 ws=0.028) (gid=0.380 gs=0.046)
[03/22 15:57:37   6050s]       min path sink: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/CP
[03/22 15:57:37   6050s]       max path sink: normalizer_inst/div_in_1_reg_0__0_/CP
[03/22 15:57:37   6050s] Skew group summary after update timingGraph:
[03/22 15:57:37   6050s]   skew_group clk1/CON: insertion delay [min=0.344, max=0.397, avg=0.362, sd=0.009], skew [0.053 vs 0.057], 100% {0.344, 0.397} (wid=0.034 ws=0.028) (gid=0.380 gs=0.046)
[03/22 15:57:37   6050s]   skew_group clk2/CON: insertion delay [min=0.241, max=0.263, avg=0.252, sd=0.004], skew [0.022 vs 0.057], 100% {0.241, 0.263} (wid=0.034 ws=0.026) (gid=0.239 gs=0.018)
[03/22 15:57:37   6050s] Logging CTS constraint violations...
[03/22 15:57:37   6050s]   No violations found.
[03/22 15:57:37   6050s] Logging CTS constraint violations done.
[03/22 15:57:37   6050s] Tidy Up And Update Timing done. (took cpu=0:00:02.2 real=0:00:01.0)
[03/22 15:57:37   6050s] Runtime done. (took cpu=0:03:29 real=0:01:43)
[03/22 15:57:37   6050s] Runtime Report Coverage % = 92.8
[03/22 15:57:37   6050s] Runtime Summary
[03/22 15:57:37   6050s] ===============
[03/22 15:57:37   6050s] Clock Runtime:  (45%) Core CTS          43.03 (Init 6.00, Construction 11.01, Implementation 18.08, eGRPC 2.87, PostConditioning 3.00, Other 2.06)
[03/22 15:57:37   6050s] Clock Runtime:  (48%) CTS services      45.93 (RefinePlace 9.05, EarlyGlobalClock 5.42, NanoRoute 29.36, ExtractRC 2.11, TimingAnalysis 0.00)
[03/22 15:57:37   6050s] Clock Runtime:   (6%) Other CTS          6.50 (Init 2.29, CongRepair/EGR-DP 3.78, TimingUpdate 0.43, Other 0.00)
[03/22 15:57:37   6050s] Clock Runtime: (100%) Total             95.46
[03/22 15:57:37   6050s] 
[03/22 15:57:37   6050s] 
[03/22 15:57:37   6050s] Runtime Summary:
[03/22 15:57:37   6050s] ================
[03/22 15:57:37   6050s] 
[03/22 15:57:37   6050s] -------------------------------------------------------------------------------------------------------------------
[03/22 15:57:37   6050s] wall    % time  children  called  name
[03/22 15:57:37   6050s] -------------------------------------------------------------------------------------------------------------------
[03/22 15:57:37   6050s] 102.85  100.00   102.85     0       
[03/22 15:57:37   6050s] 102.85  100.00    95.46     1     Runtime
[03/22 15:57:37   6050s]   2.93    2.85     2.93     1     CCOpt::Phase::Initialization
[03/22 15:57:37   6050s]   2.93    2.85     2.90     1       Check Prerequisites
[03/22 15:57:37   6050s]   0.58    0.56     0.00     1         Leaving CCOpt scope - CheckPlace
[03/22 15:57:37   6050s]   2.32    2.25     0.00     1         Validating CTS configuration
[03/22 15:57:37   6050s]   0.00    0.00     0.00     1           Checking module port directions
[03/22 15:57:37   6050s]   0.00    0.00     0.00     1         External - Set all clocks to propagated mode
[03/22 15:57:37   6050s]   4.87    4.73     4.16     1     CCOpt::Phase::PreparingToBalance
[03/22 15:57:37   6050s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[03/22 15:57:37   6050s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing activity data
[03/22 15:57:37   6050s]   1.70    1.66     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/22 15:57:37   6050s]   0.50    0.48     0.00     1       Legalization setup
[03/22 15:57:37   6050s]   1.96    1.91     0.00     1       Validating CTS configuration
[03/22 15:57:37   6050s]   0.00    0.00     0.00     1         Checking module port directions
[03/22 15:57:37   6050s]   0.49    0.48     0.00     1     Preparing To Balance
[03/22 15:57:37   6050s]  19.32   18.79    19.32     1     CCOpt::Phase::Construction
[03/22 15:57:37   6050s]  14.88   14.47    14.80     1       Stage::Clustering
[03/22 15:57:37   6050s]   9.21    8.96     8.79     1         Clustering
[03/22 15:57:37   6050s]   0.01    0.01     0.00     1           Initialize for clustering
[03/22 15:57:37   6050s]   4.63    4.50     0.09     1           Bottom-up phase
[03/22 15:57:37   6050s]   0.09    0.09     0.00     1             Clock tree timing engine global stage delay update for WC:setup.late
[03/22 15:57:37   6050s]   4.15    4.04     3.46     1           Legalizing clock trees
[03/22 15:57:37   6050s]   3.35    3.26     0.00     1             Leaving CCOpt scope - ClockRefiner
[03/22 15:57:37   6050s]   0.11    0.11     0.00     1             Clock tree timing engine global stage delay update for WC:setup.late
[03/22 15:57:37   6050s]   5.59    5.43     5.08     1         CongRepair After Initial Clustering
[03/22 15:57:37   6050s]   4.22    4.10     3.46     1           Leaving CCOpt scope - Early Global Route
[03/22 15:57:37   6050s]   1.63    1.59     0.00     1             Early Global Route - eGR->NR step
[03/22 15:57:37   6050s]   1.83    1.78     0.00     1             Congestion Repair
[03/22 15:57:37   6050s]   0.74    0.72     0.00     1           Leaving CCOpt scope - extractRC
[03/22 15:57:37   6050s]   0.12    0.12     0.00     1           Clock tree timing engine global stage delay update for WC:setup.late
[03/22 15:57:37   6050s]   0.51    0.50     0.51     1       Stage::DRV Fixing
[03/22 15:57:37   6050s]   0.21    0.20     0.00     1         Fixing clock tree slew time and max cap violations
[03/22 15:57:37   6050s]   0.30    0.29     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[03/22 15:57:37   6050s]   3.93    3.82     3.89     1       Stage::Insertion Delay Reduction
[03/22 15:57:37   6050s]   0.15    0.14     0.00     1         Removing unnecessary root buffering
[03/22 15:57:37   6050s]   0.11    0.10     0.00     1         Removing unconstrained drivers
[03/22 15:57:37   6050s]   0.20    0.20     0.00     1         Reducing insertion delay 1
[03/22 15:57:37   6050s]   0.47    0.46     0.00     1         Removing longest path buffering
[03/22 15:57:37   6050s]   2.96    2.88     0.00     1         Reducing insertion delay 2
[03/22 15:57:37   6050s]  18.59   18.07    18.56     1     CCOpt::Phase::Implementation
[03/22 15:57:37   6050s]   3.25    3.16     3.21     1       Stage::Reducing Power
[03/22 15:57:37   6050s]   0.22    0.22     0.00     1         Improving clock tree routing
[03/22 15:57:37   6050s]   0.66    0.64     0.01     1         Reducing clock tree power 1
[03/22 15:57:37   6050s]   0.01    0.01     0.00     1           Legalizing clock trees
[03/22 15:57:37   6050s]   2.33    2.26     0.00     1         Reducing clock tree power 2
[03/22 15:57:37   6050s]   5.00    4.86     4.73     1       Stage::Balancing
[03/22 15:57:37   6050s]   3.13    3.05     3.00     1         Approximately balancing fragments step
[03/22 15:57:37   6050s]   1.07    1.04     0.00     1           Resolve constraints - Approximately balancing fragments
[03/22 15:57:37   6050s]   0.36    0.35     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/22 15:57:37   6050s]   0.18    0.18     0.00     1           Moving gates to improve sub-tree skew
[03/22 15:57:37   6050s]   1.03    1.01     0.00     1           Approximately balancing fragments bottom up
[03/22 15:57:37   6050s]   0.36    0.35     0.00     1           Approximately balancing fragments, wire and cell delays
[03/22 15:57:37   6050s]   0.28    0.27     0.00     1         Improving fragments clock skew
[03/22 15:57:37   6050s]   0.91    0.89     0.78     1         Approximately balancing step
[03/22 15:57:37   6050s]   0.61    0.59     0.00     1           Resolve constraints - Approximately balancing
[03/22 15:57:37   6050s]   0.18    0.17     0.00     1           Approximately balancing, wire and cell delays
[03/22 15:57:37   6050s]   0.16    0.16     0.00     1         Fixing clock tree overload
[03/22 15:57:37   6050s]   0.24    0.23     0.00     1         Approximately balancing paths
[03/22 15:57:37   6050s]   9.54    9.27     9.50     1       Stage::Polishing
[03/22 15:57:37   6050s]   0.39    0.38     0.11     1         Merging balancing drivers for power
[03/22 15:57:37   6050s]   0.11    0.11     0.00     1           Clock tree timing engine global stage delay update for WC:setup.late
[03/22 15:57:37   6050s]   0.28    0.27     0.00     1         Improving clock skew
[03/22 15:57:37   6050s]   0.86    0.84     0.01     1         Reducing clock tree power 3
[03/22 15:57:37   6050s]   0.01    0.01     0.00     1           Legalizing clock trees
[03/22 15:57:37   6050s]   0.24    0.23     0.00     1         Improving insertion delay
[03/22 15:57:37   6050s]   7.73    7.51     7.12     1         Wire Opt OverFix
[03/22 15:57:37   6050s]   6.82    6.63     6.53     1           Wire Reduction extra effort
[03/22 15:57:37   6050s]   0.13    0.13     0.00     1             Artificially removing short and long paths
[03/22 15:57:37   6050s]   0.28    0.27     0.00     1             Global shorten wires A0
[03/22 15:57:37   6050s]   4.50    4.38     0.00     2             Move For Wirelength - core
[03/22 15:57:37   6050s]   0.12    0.12     0.00     1             Global shorten wires A1
[03/22 15:57:37   6050s]   1.36    1.32     0.00     1             Global shorten wires B
[03/22 15:57:37   6050s]   0.15    0.14     0.00     1             Move For Wirelength - branch
[03/22 15:57:37   6050s]   0.30    0.29     0.30     1           Optimizing orientation
[03/22 15:57:37   6050s]   0.30    0.29     0.00     1             FlipOpt
[03/22 15:57:37   6050s]   0.77    0.75     0.51     1       Stage::Updating netlist
[03/22 15:57:37   6050s]   0.51    0.49     0.00     1         Leaving CCOpt scope - ClockRefiner
[03/22 15:57:37   6050s]   7.95    7.73     6.89     1     CCOpt::Phase::eGRPC
[03/22 15:57:37   6050s]   1.85    1.80     1.60     1       Leaving CCOpt scope - Routing Tools
[03/22 15:57:37   6050s]   1.60    1.55     0.00     1         Early Global Route - eGR->NR step
[03/22 15:57:37   6050s]   0.68    0.66     0.00     1       Leaving CCOpt scope - extractRC
[03/22 15:57:37   6050s]   0.08    0.08     0.08     1       Reset bufferability constraints
[03/22 15:57:37   6050s]   0.08    0.08     0.00     1         Clock tree timing engine global stage delay update for WC:setup.late
[03/22 15:57:37   6050s]   0.33    0.32     0.10     1       Moving buffers
[03/22 15:57:37   6050s]   0.10    0.10     0.00     1         Violation analysis
[03/22 15:57:37   6050s]   0.68    0.66     0.06     1       Initial Pass of Downsizing Clock Tree Cells
[03/22 15:57:37   6050s]   0.06    0.06     0.00     1         Artificially removing long paths
[03/22 15:57:37   6050s]   0.00    0.00     0.00     1         Reverting Artificially removing long paths
[03/22 15:57:37   6050s]   0.28    0.28     0.00     1       Fixing DRVs
[03/22 15:57:37   6050s]   0.10    0.10     0.00     1       Reconnecting optimized routes
[03/22 15:57:37   6050s]   0.08    0.08     0.00     1       Violation analysis
[03/22 15:57:37   6050s]   2.81    2.73     0.00     1       Leaving CCOpt scope - ClockRefiner
[03/22 15:57:37   6050s]  34.52   33.57    34.07     1     CCOpt::Phase::Routing
[03/22 15:57:37   6050s]  33.27   32.34    32.73     1       Leaving CCOpt scope - Routing Tools
[03/22 15:57:37   6050s]   1.44    1.40     0.00     1         Early Global Route - eGR->NR step
[03/22 15:57:37   6050s]  29.36   28.54     0.00     1         NanoRoute
[03/22 15:57:37   6050s]   1.94    1.89     0.00     1         Route Remaining Unrouted Nets
[03/22 15:57:37   6050s]   0.69    0.67     0.00     1       Leaving CCOpt scope - extractRC
[03/22 15:57:37   6050s]   0.11    0.11     0.00     1       Clock tree timing engine global stage delay update for WC:setup.late
[03/22 15:57:37   6050s]   5.38    5.24     4.54     1     CCOpt::Phase::PostConditioning
[03/22 15:57:37   6050s]   0.00    0.00     0.00     1       Reset bufferability constraints
[03/22 15:57:37   6050s]   0.33    0.32     0.00     1       Upsizing to fix DRVs
[03/22 15:57:37   6050s]   0.75    0.73     0.00     1       Recomputing CTS skew targets
[03/22 15:57:37   6050s]   0.28    0.27     0.00     1       Fixing DRVs
[03/22 15:57:37   6050s]   0.26    0.25     0.00     1       Buffering to fix DRVs
[03/22 15:57:37   6050s]   0.32    0.31     0.00     1       Fixing Skew by cell sizing
[03/22 15:57:37   6050s]   0.10    0.10     0.00     1       Reconnecting optimized routes
[03/22 15:57:37   6050s]   2.38    2.31     0.00     1       Leaving CCOpt scope - ClockRefiner
[03/22 15:57:37   6050s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[03/22 15:57:37   6050s]   0.11    0.11     0.00     1       Clock tree timing engine global stage delay update for WC:setup.late
[03/22 15:57:37   6050s]   0.43    0.42     0.00     1     Post-balance tidy up or trial balance steps
[03/22 15:57:37   6050s]   0.97    0.94     0.43     1     Tidy Up And Update Timing
[03/22 15:57:37   6050s]   0.43    0.42     0.00     1       External - Set all clocks to propagated mode
[03/22 15:57:37   6050s] -------------------------------------------------------------------------------------------------------------------
[03/22 15:57:37   6050s] 
[03/22 15:57:37   6050s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 15:57:37   6050s] Synthesizing clock trees with CCOpt done.
[03/22 15:57:37   6050s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2845.4M, totSessionCpu=1:40:51 **
[03/22 15:57:37   6050s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 15:57:38   6052s] Need call spDPlaceInit before registerPrioInstLoc.
[03/22 15:57:38   6052s] GigaOpt running with 8 threads.
[03/22 15:57:38   6052s] Info: 8 threads available for lower-level modules during optimization.
[03/22 15:57:38   6052s] OPERPROF: Starting DPlace-Init at level 1, MEM:3542.2M
[03/22 15:57:38   6052s] z: 2, totalTracks: 1
[03/22 15:57:38   6052s] z: 4, totalTracks: 1
[03/22 15:57:38   6052s] z: 6, totalTracks: 1
[03/22 15:57:38   6052s] z: 8, totalTracks: 1
[03/22 15:57:38   6052s] #spOpts: N=65 mergeVia=F 
[03/22 15:57:38   6052s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3542.2M
[03/22 15:57:38   6052s] OPERPROF:     Starting CMU at level 3, MEM:3542.2M
[03/22 15:57:38   6053s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.013, MEM:3538.2M
[03/22 15:57:38   6053s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.152, MEM:3538.2M
[03/22 15:57:38   6053s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3538.2MB).
[03/22 15:57:38   6053s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.254, MEM:3538.2M
[03/22 15:57:38   6053s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/22 15:57:38   6053s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/22 15:57:38   6053s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/22 15:57:38   6053s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/22 15:57:38   6053s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/22 15:57:38   6053s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/22 15:57:38   6053s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/22 15:57:38   6053s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/22 15:57:38   6053s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/22 15:57:38   6053s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/22 15:57:38   6053s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/22 15:57:38   6053s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/22 15:57:38   6053s] 	Cell FILL1_LL, site bcore.
[03/22 15:57:38   6053s] 	Cell FILL_NW_HH, site bcore.
[03/22 15:57:38   6053s] 	Cell FILL_NW_LL, site bcore.
[03/22 15:57:38   6053s] 	Cell LVLLHCD1, site bcore.
[03/22 15:57:38   6053s] 	Cell LVLLHCD2, site bcore.
[03/22 15:57:38   6053s] 	Cell LVLLHCD4, site bcore.
[03/22 15:57:38   6053s] 	Cell LVLLHCD8, site bcore.
[03/22 15:57:38   6053s] 	Cell LVLLHD1, site bcore.
[03/22 15:57:38   6053s] 	Cell LVLLHD2, site bcore.
[03/22 15:57:38   6053s] 	Cell LVLLHD4, site bcore.
[03/22 15:57:38   6053s] 	Cell LVLLHD8, site bcore.
[03/22 15:57:38   6053s] .
[03/22 15:57:38   6053s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3538.2M
[03/22 15:57:38   6053s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.046, MEM:3538.2M
[03/22 15:57:38   6053s] 
[03/22 15:57:38   6053s] Creating Lib Analyzer ...
[03/22 15:57:38   6053s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:57:38   6053s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:57:38   6053s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:57:38   6053s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:57:38   6053s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:57:38   6053s] 
[03/22 15:57:39   6054s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:40:54 mem=3546.2M
[03/22 15:57:39   6054s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:40:54 mem=3546.2M
[03/22 15:57:39   6054s] Creating Lib Analyzer, finished. 
[03/22 15:57:40   6054s] Effort level <high> specified for reg2reg path_group
[03/22 15:57:40   6055s] Effort level <high> specified for reg2cgate path_group
[03/22 15:57:40   6055s] Info: Begin MT loop @coeiCellPowerCachingJob with 8 threads.
[03/22 15:57:40   6057s] Info: End MT loop @coeiCellPowerCachingJob.
[03/22 15:57:40   6057s] Processing average sequential pin duty cycle 
[03/22 15:57:40   6057s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 8 threads.
[03/22 15:57:41   6060s] Info: End MT loop @coeiCellPinPowerCachingJob.
[03/22 15:57:41   6060s] **optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 2840.2M, totSessionCpu=1:41:01 **
[03/22 15:57:41   6060s] *** optDesign -postCTS ***
[03/22 15:57:41   6060s] DRC Margin: user margin 0.0; extra margin 0.2
[03/22 15:57:41   6060s] Hold Target Slack: user slack 0
[03/22 15:57:41   6060s] Setup Target Slack: user slack 0; extra slack 0.0
[03/22 15:57:41   6060s] setUsefulSkewMode -ecoRoute false
[03/22 15:57:41   6060s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 15:57:41   6060s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3548.2M
[03/22 15:57:41   6060s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.100, MEM:3548.2M
[03/22 15:57:41   6060s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3548.2M
[03/22 15:57:41   6060s] All LLGs are deleted
[03/22 15:57:41   6060s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3548.2M
[03/22 15:57:41   6060s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3544.6M
[03/22 15:57:41   6060s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3544.6M
[03/22 15:57:41   6060s] Start to check current routing status for nets...
[03/22 15:57:41   6061s] All nets are already routed correctly.
[03/22 15:57:41   6061s] End to check current routing status for nets (mem=3544.6M)
[03/22 15:57:42   6061s] ** Profile ** Start :  cpu=0:00:00.0, mem=3544.6M
[03/22 15:57:42   6061s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3544.6M
[03/22 15:57:42   6061s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3544.6M
[03/22 15:57:42   6061s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3548.2M
[03/22 15:57:42   6061s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.160, REAL:0.023, MEM:3548.2M
[03/22 15:57:42   6061s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.280, REAL:0.124, MEM:3548.2M
[03/22 15:57:42   6061s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.300, REAL:0.144, MEM:3548.2M
[03/22 15:57:42   6061s] ** Profile ** Other data :  cpu=0:00:00.4, mem=3548.2M
[03/22 15:57:42   6061s] Starting delay calculation for Setup views
[03/22 15:57:42   6061s] #################################################################################
[03/22 15:57:42   6061s] # Design Stage: PreRoute
[03/22 15:57:42   6061s] # Design Name: dualcore
[03/22 15:57:42   6061s] # Design Mode: 65nm
[03/22 15:57:42   6061s] # Analysis Mode: MMMC Non-OCV 
[03/22 15:57:42   6061s] # Parasitics Mode: No SPEF/RCDB
[03/22 15:57:42   6061s] # Signoff Settings: SI Off 
[03/22 15:57:42   6061s] #################################################################################
[03/22 15:57:42   6062s] Topological Sorting (REAL = 0:00:00.0, MEM = 3554.4M, InitMEM = 3548.2M)
[03/22 15:57:42   6062s] Calculate delays in BcWc mode...
[03/22 15:57:42   6062s] Start delay calculation (fullDC) (8 T). (MEM=3554.36)
[03/22 15:57:42   6063s] End AAE Lib Interpolated Model. (MEM=3565.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:57:44   6070s] Total number of fetched objects 41939
[03/22 15:57:44   6070s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/22 15:57:44   6070s] End delay calculation. (MEM=3936.35 CPU=0:00:05.8 REAL=0:00:01.0)
[03/22 15:57:44   6070s] End delay calculation (fullDC). (MEM=3936.35 CPU=0:00:07.5 REAL=0:00:02.0)
[03/22 15:57:44   6070s] *** CDM Built up (cpu=0:00:08.8  real=0:00:02.0  mem= 3936.4M) ***
[03/22 15:57:44   6071s] *** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:02.0 totSessionCpu=1:41:12 mem=3904.3M)
[03/22 15:57:44   6072s] ** Profile ** Overall slacks :  cpu=0:00:11.0, mem=3912.4M
[03/22 15:57:45   6073s] ** Profile ** DRVs :  cpu=0:00:01.3, mem=3934.9M
[03/22 15:57:45   6073s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.312  | -1.312  | -0.244  | -0.387  |
|           TNS (ns):| -35.195 | -28.308 | -0.244  | -6.643  |
|    Violating Paths:|   350   |   327   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.361%
       (98.299% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3934.9M
[03/22 15:57:45   6073s] **optDesign ... cpu = 0:00:23, real = 0:00:08, mem = 2870.5M, totSessionCpu=1:41:14 **
[03/22 15:57:45   6073s] ** INFO : this run is activating low effort ccoptDesign flow
[03/22 15:57:45   6073s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:57:45   6073s] ### Creating PhyDesignMc. totSessionCpu=1:41:14 mem=3573.9M
[03/22 15:57:45   6073s] OPERPROF: Starting DPlace-Init at level 1, MEM:3573.9M
[03/22 15:57:45   6073s] z: 2, totalTracks: 1
[03/22 15:57:45   6073s] z: 4, totalTracks: 1
[03/22 15:57:45   6073s] z: 6, totalTracks: 1
[03/22 15:57:45   6073s] z: 8, totalTracks: 1
[03/22 15:57:45   6073s] #spOpts: N=65 mergeVia=F 
[03/22 15:57:45   6073s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3573.9M
[03/22 15:57:45   6073s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:3573.9M
[03/22 15:57:45   6073s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3573.9MB).
[03/22 15:57:45   6073s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.194, MEM:3573.9M
[03/22 15:57:45   6074s] TotalInstCnt at PhyDesignMc Initialization: 40,034
[03/22 15:57:45   6074s] ### Creating PhyDesignMc, finished. totSessionCpu=1:41:14 mem=3573.9M
[03/22 15:57:45   6074s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3573.9M
[03/22 15:57:45   6074s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.038, MEM:3575.4M
[03/22 15:57:45   6074s] TotalInstCnt at PhyDesignMc Destruction: 40,034
[03/22 15:57:46   6074s] 
[03/22 15:57:46   6074s] Power view               = WC_VIEW
[03/22 15:57:46   6074s] Number of VT partitions  = 2
[03/22 15:57:46   6074s] Standard cells in design = 811
[03/22 15:57:46   6074s] Instances in design      = 40034
[03/22 15:57:46   6074s] 
[03/22 15:57:46   6074s] Instance distribution across the VT partitions:
[03/22 15:57:46   6074s] 
[03/22 15:57:46   6074s]  LVT : inst = 11180 (27.9%), cells = 335 (41.31%)
[03/22 15:57:46   6074s]    Lib tcbn65gpluswc        : inst = 11180 (27.9%)
[03/22 15:57:46   6074s] 
[03/22 15:57:46   6074s]  HVT : inst = 28854 (72.1%), cells = 461 (56.84%)
[03/22 15:57:46   6074s]    Lib tcbn65gpluswc        : inst = 28854 (72.1%)
[03/22 15:57:46   6074s] 
[03/22 15:57:46   6074s] Reporting took 0 sec
[03/22 15:57:46   6074s] #optDebug: fT-E <X 2 0 0 1>
[03/22 15:57:46   6075s] *** Starting optimizing excluded clock nets MEM= 3575.4M) ***
[03/22 15:57:46   6075s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3575.4M) ***
[03/22 15:57:46   6075s] *** Starting optimizing excluded clock nets MEM= 3575.4M) ***
[03/22 15:57:46   6075s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3575.4M) ***
[03/22 15:57:46   6075s] Info: Done creating the CCOpt slew target map.
[03/22 15:57:46   6075s] Begin: GigaOpt high fanout net optimization
[03/22 15:57:46   6075s] GigaOpt HFN: use maxLocalDensity 1.2
[03/22 15:57:46   6075s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/22 15:57:46   6075s] Info: 125 nets with fixed/cover wires excluded.
[03/22 15:57:46   6075s] Info: 125 clock nets excluded from IPO operation.
[03/22 15:57:46   6075s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:15.9/0:29:52.6 (3.4), mem = 3575.4M
[03/22 15:57:46   6075s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.16
[03/22 15:57:47   6076s] (I,S,L,T): WC_VIEW: 105.345, 31.3282, 2.08437, 138.758
[03/22 15:57:47   6076s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:57:47   6076s] ### Creating PhyDesignMc. totSessionCpu=1:41:16 mem=3583.4M
[03/22 15:57:47   6076s] OPERPROF: Starting DPlace-Init at level 1, MEM:3583.4M
[03/22 15:57:47   6076s] z: 2, totalTracks: 1
[03/22 15:57:47   6076s] z: 4, totalTracks: 1
[03/22 15:57:47   6076s] z: 6, totalTracks: 1
[03/22 15:57:47   6076s] z: 8, totalTracks: 1
[03/22 15:57:47   6076s] #spOpts: N=65 mergeVia=F 
[03/22 15:57:47   6076s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3583.4M
[03/22 15:57:47   6076s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.106, MEM:3583.4M
[03/22 15:57:47   6076s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3583.4MB).
[03/22 15:57:47   6076s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.199, MEM:3583.4M
[03/22 15:57:47   6077s] TotalInstCnt at PhyDesignMc Initialization: 40,034
[03/22 15:57:47   6077s] ### Creating PhyDesignMc, finished. totSessionCpu=1:41:17 mem=3583.4M
[03/22 15:57:48   6077s] ### Creating RouteCongInterface, started
[03/22 15:57:48   6077s] ### Creating LA Mngr. totSessionCpu=1:41:17 mem=3697.4M
[03/22 15:57:48   6077s] ### Creating LA Mngr, finished. totSessionCpu=1:41:17 mem=3697.4M
[03/22 15:57:48   6077s] 
[03/22 15:57:48   6077s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/22 15:57:48   6077s] 
[03/22 15:57:48   6077s] #optDebug: {0, 1.200}
[03/22 15:57:48   6077s] ### Creating RouteCongInterface, finished
[03/22 15:57:48   6077s] ### Creating LA Mngr. totSessionCpu=1:41:17 mem=3697.4M
[03/22 15:57:48   6077s] ### Creating LA Mngr, finished. totSessionCpu=1:41:17 mem=3697.4M
[03/22 15:57:51   6081s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 15:57:51   6082s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 15:57:51   6082s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 15:57:51   6082s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3695.9M
[03/22 15:57:51   6082s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.042, MEM:3697.4M
[03/22 15:57:51   6082s] TotalInstCnt at PhyDesignMc Destruction: 40,034
[03/22 15:57:51   6082s] (I,S,L,T): WC_VIEW: 105.345, 31.3282, 2.08437, 138.758
[03/22 15:57:51   6082s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.16
[03/22 15:57:51   6082s] *** DrvOpt [finish] : cpu/real = 0:00:06.6/0:00:04.9 (1.3), totSession cpu/real = 1:41:22.4/0:29:57.5 (3.4), mem = 3697.4M
[03/22 15:57:51   6082s] 
[03/22 15:57:51   6082s] =============================================================================================
[03/22 15:57:51   6082s]  Step TAT Report for DrvOpt #4
[03/22 15:57:51   6082s] =============================================================================================
[03/22 15:57:51   6082s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:57:51   6082s] ---------------------------------------------------------------------------------------------
[03/22 15:57:51   6082s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:57:51   6082s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (  11.7 % )     0:00:00.6 /  0:00:00.6    1.1
[03/22 15:57:51   6082s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.2
[03/22 15:57:51   6082s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/22 15:57:51   6082s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    4.5
[03/22 15:57:51   6082s] [ MISC                   ]          0:00:04.2  (  82.1 % )     0:00:04.2 /  0:00:05.7    1.4
[03/22 15:57:51   6082s] ---------------------------------------------------------------------------------------------
[03/22 15:57:51   6082s]  DrvOpt #4 TOTAL                    0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:06.7    1.3
[03/22 15:57:51   6082s] ---------------------------------------------------------------------------------------------
[03/22 15:57:51   6082s] 
[03/22 15:57:51   6082s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/22 15:57:51   6082s] End: GigaOpt high fanout net optimization
[03/22 15:57:51   6082s] skipped the cell partition in DRV
[03/22 15:57:52   6083s] *** Timing NOT met, worst failing slack is -1.312
[03/22 15:57:52   6083s] *** Check timing (0:00:00.0)
[03/22 15:57:52   6083s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:57:52   6083s] optDesignOneStep: Power Flow
[03/22 15:57:52   6083s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:57:52   6083s] Deleting Lib Analyzer.
[03/22 15:57:52   6083s] Begin: GigaOpt Optimization in TNS mode
[03/22 15:57:52   6083s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/22 15:57:52   6084s] Info: 125 nets with fixed/cover wires excluded.
[03/22 15:57:52   6084s] Info: 125 clock nets excluded from IPO operation.
[03/22 15:57:52   6084s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:24.1/0:29:58.6 (3.4), mem = 3697.4M
[03/22 15:57:52   6084s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.17
[03/22 15:57:53   6084s] (I,S,L,T): WC_VIEW: 105.345, 31.3282, 2.08437, 138.758
[03/22 15:57:53   6084s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:57:53   6084s] ### Creating PhyDesignMc. totSessionCpu=1:41:25 mem=3697.4M
[03/22 15:57:53   6084s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/22 15:57:53   6084s] OPERPROF: Starting DPlace-Init at level 1, MEM:3697.4M
[03/22 15:57:53   6084s] z: 2, totalTracks: 1
[03/22 15:57:53   6084s] z: 4, totalTracks: 1
[03/22 15:57:53   6084s] z: 6, totalTracks: 1
[03/22 15:57:53   6084s] z: 8, totalTracks: 1
[03/22 15:57:53   6084s] #spOpts: N=65 mergeVia=F 
[03/22 15:57:53   6084s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3697.4M
[03/22 15:57:53   6084s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.098, MEM:3697.4M
[03/22 15:57:53   6084s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3697.4MB).
[03/22 15:57:53   6084s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.194, MEM:3697.4M
[03/22 15:57:54   6085s] TotalInstCnt at PhyDesignMc Initialization: 40,034
[03/22 15:57:54   6085s] ### Creating PhyDesignMc, finished. totSessionCpu=1:41:25 mem=3697.4M
[03/22 15:57:54   6085s] ### Creating RouteCongInterface, started
[03/22 15:57:54   6085s] 
[03/22 15:57:54   6085s] Creating Lib Analyzer ...
[03/22 15:57:54   6085s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:57:54   6085s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:57:54   6085s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:57:54   6085s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:57:54   6085s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:57:54   6085s] 
[03/22 15:57:55   6086s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:41:27 mem=3697.4M
[03/22 15:57:55   6086s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:41:27 mem=3697.4M
[03/22 15:57:55   6086s] Creating Lib Analyzer, finished. 
[03/22 15:57:55   6086s] 
[03/22 15:57:55   6086s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 15:57:55   6086s] 
[03/22 15:57:55   6086s] #optDebug: {0, 1.200}
[03/22 15:57:55   6086s] ### Creating RouteCongInterface, finished
[03/22 15:57:55   6086s] ### Creating LA Mngr. totSessionCpu=1:41:27 mem=3697.4M
[03/22 15:57:55   6086s] ### Creating LA Mngr, finished. totSessionCpu=1:41:27 mem=3697.4M
[03/22 15:58:00   6091s] *info: 125 clock nets excluded
[03/22 15:58:00   6091s] *info: 2 special nets excluded.
[03/22 15:58:00   6091s] *info: 138 no-driver nets excluded.
[03/22 15:58:00   6091s] *info: 125 nets with fixed/cover wires excluded.
[03/22 15:58:02   6093s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.6
[03/22 15:58:02   6093s] PathGroup :  reg2cgate  TargetSlack : 0 
[03/22 15:58:02   6093s] PathGroup :  reg2reg  TargetSlack : 0 
[03/22 15:58:02   6094s] ** GigaOpt Optimizer WNS Slack -1.312 TNS Slack -35.197 Density 98.30
[03/22 15:58:02   6094s] Optimizer TNS Opt
[03/22 15:58:02   6094s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.388| -6.643|
|reg2cgate |-0.244| -0.244|
|reg2reg   |-1.312|-28.310|
|HEPG      |-1.312|-28.554|
|All Paths |-1.312|-35.197|
+----------+------+-------+

[03/22 15:58:02   6094s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.244ns TNS -0.244ns; reg2reg* WNS -1.312ns TNS -28.308ns; HEPG WNS -1.312ns TNS -28.308ns; all paths WNS -1.312ns TNS -35.195ns; Real time 0:02:08
[03/22 15:58:02   6094s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3874.9M
[03/22 15:58:02   6094s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3874.9M
[03/22 15:58:03   6094s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:58:03   6094s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:58:03   6094s] Active Path Group: reg2cgate reg2reg  
[03/22 15:58:03   6094s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:03   6094s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:58:03   6094s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:03   6094s] |  -1.312|   -1.312| -28.554|  -35.197|    98.30%|   0:00:00.0| 3906.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:05   6100s] |  -1.300|   -1.300| -28.305|  -34.948|    98.30%|   0:00:02.0| 4212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
[03/22 15:58:06   6102s] |  -1.300|   -1.300| -28.305|  -34.948|    98.30%|   0:00:01.0| 4212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
[03/22 15:58:06   6102s] |  -1.300|   -1.300| -28.213|  -34.856|    98.30%|   0:00:00.0| 4212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
[03/22 15:58:06   6103s] |  -1.300|   -1.300| -28.192|  -34.835|    98.30%|   0:00:00.0| 4212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
[03/22 15:58:06   6104s] |  -1.300|   -1.300| -28.192|  -34.835|    98.30%|   0:00:00.0| 4212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
[03/22 15:58:07   6104s] |  -1.300|   -1.300| -28.166|  -34.809|    98.30%|   0:00:01.0| 4212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
[03/22 15:58:07   6104s] |  -1.300|   -1.300| -28.153|  -34.795|    98.30%|   0:00:00.0| 4212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
[03/22 15:58:07   6105s] |  -1.300|   -1.300| -28.134|  -34.777|    98.30%|   0:00:00.0| 4212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
[03/22 15:58:07   6106s] |  -1.300|   -1.300| -28.068|  -34.710|    98.30%|   0:00:00.0| 4212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
[03/22 15:58:07   6106s] |  -1.300|   -1.300| -28.056|  -34.699|    98.30%|   0:00:00.0| 4212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
[03/22 15:58:08   6107s] |  -1.300|   -1.300| -27.990|  -34.633|    98.30%|   0:00:00.0| 4212.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q0_ |
[03/22 15:58:08   6107s] |        |         |        |         |          |            |        |          |         | reg_0_/D                                           |
[03/22 15:58:08   6108s] |  -1.300|   -1.300| -27.990|  -34.633|    98.30%|   0:00:00.0| 4212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:08   6108s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:09   6108s] 
[03/22 15:58:09   6108s] *** Finish Core Optimize Step (cpu=0:00:14.0 real=0:00:06.0 mem=4212.1M) ***
[03/22 15:58:09   6108s] 
[03/22 15:58:09   6108s] *** Finished Optimize Step Cumulative (cpu=0:00:14.0 real=0:00:06.0 mem=4212.1M) ***
[03/22 15:58:09   6108s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.388| -6.643|
|reg2cgate |-0.244| -0.244|
|reg2reg   |-1.300|-27.746|
|HEPG      |-1.300|-27.990|
|All Paths |-1.300|-34.633|
+----------+------+-------+

[03/22 15:58:09   6108s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.244ns TNS -0.244ns; reg2reg* WNS -1.300ns TNS -27.744ns; HEPG WNS -1.300ns TNS -27.744ns; all paths WNS -1.300ns TNS -34.631ns; Real time 0:02:15
[03/22 15:58:09   6108s] ** GigaOpt Optimizer WNS Slack -1.300 TNS Slack -34.633 Density 98.30
[03/22 15:58:09   6108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.11
[03/22 15:58:09   6109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4212.1M
[03/22 15:58:09   6109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.041, MEM:4212.1M
[03/22 15:58:09   6109s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4212.1M
[03/22 15:58:09   6109s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4212.1M
[03/22 15:58:09   6109s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4212.1M
[03/22 15:58:10   6109s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.135, MEM:4212.1M
[03/22 15:58:10   6109s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.224, MEM:4212.1M
[03/22 15:58:10   6109s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.224, MEM:4212.1M
[03/22 15:58:10   6109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.22
[03/22 15:58:10   6109s] OPERPROF: Starting RefinePlace at level 1, MEM:4212.1M
[03/22 15:58:10   6109s] *** Starting refinePlace (1:41:49 mem=4212.1M) ***
[03/22 15:58:10   6109s] Total net bbox length = 5.233e+05 (2.454e+05 2.779e+05) (ext = 2.709e+04)
[03/22 15:58:10   6109s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:58:10   6109s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:4212.1M
[03/22 15:58:10   6109s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4212.1M
[03/22 15:58:10   6109s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.037, MEM:4212.1M
[03/22 15:58:10   6109s] default core: bins with density > 0.750 = 100.00 % ( 1024 / 1024 )
[03/22 15:58:10   6109s] Density distribution unevenness ratio = 0.717%
[03/22 15:58:10   6109s] RPlace IncrNP Skipped
[03/22 15:58:10   6109s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4212.1MB) @(1:41:50 - 1:41:50).
[03/22 15:58:10   6109s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.050, REAL:0.051, MEM:4212.1M
[03/22 15:58:10   6109s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4212.1M
[03/22 15:58:10   6109s] Starting refinePlace ...
[03/22 15:58:10   6109s]   Spread Effort: high, standalone mode, useDDP on.
[03/22 15:58:10   6109s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4212.1MB) @(1:41:50 - 1:41:50).
[03/22 15:58:10   6109s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:58:10   6109s] wireLenOptFixPriorityInst 10270 inst fixed
[03/22 15:58:10   6110s] 
[03/22 15:58:10   6110s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:58:12   6112s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:58:12   6112s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:02.0, mem=4212.1MB) @(1:41:50 - 1:41:52).
[03/22 15:58:12   6112s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:58:12   6112s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4212.1MB
[03/22 15:58:12   6112s] Statistics of distance of Instance movement in refine placement:
[03/22 15:58:12   6112s]   maximum (X+Y) =         0.00 um
[03/22 15:58:12   6112s]   mean    (X+Y) =         0.00 um
[03/22 15:58:12   6112s] Summary Report:
[03/22 15:58:12   6112s] Instances move: 0 (out of 39910 movable)
[03/22 15:58:12   6112s] Instances flipped: 0
[03/22 15:58:12   6112s] Mean displacement: 0.00 um
[03/22 15:58:12   6112s] Max displacement: 0.00 um 
[03/22 15:58:12   6112s] Total instances moved : 0
[03/22 15:58:12   6112s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.950, REAL:2.008, MEM:4212.1M
[03/22 15:58:12   6112s] Total net bbox length = 5.233e+05 (2.454e+05 2.779e+05) (ext = 2.709e+04)
[03/22 15:58:12   6112s] Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4212.1MB
[03/22 15:58:12   6112s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:02.0, mem=4212.1MB) @(1:41:49 - 1:41:53).
[03/22 15:58:12   6112s] *** Finished refinePlace (1:41:53 mem=4212.1M) ***
[03/22 15:58:12   6112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.22
[03/22 15:58:12   6112s] OPERPROF: Finished RefinePlace at level 1, CPU:3.150, REAL:2.219, MEM:4212.1M
[03/22 15:58:12   6112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4212.1M
[03/22 15:58:12   6112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.042, MEM:4212.1M
[03/22 15:58:12   6112s] Finished re-routing un-routed nets (0:00:00.0 4212.1M)
[03/22 15:58:12   6112s] 
[03/22 15:58:12   6112s] OPERPROF: Starting DPlace-Init at level 1, MEM:4212.1M
[03/22 15:58:12   6113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4212.1M
[03/22 15:58:12   6113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.135, MEM:4212.1M
[03/22 15:58:12   6113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.227, MEM:4212.1M
[03/22 15:58:13   6113s] 
[03/22 15:58:13   6113s] Density : 0.9830
[03/22 15:58:13   6113s] Max route overflow : 0.0000
[03/22 15:58:13   6113s] 
[03/22 15:58:13   6113s] 
[03/22 15:58:13   6113s] *** Finish Physical Update (cpu=0:00:04.8 real=0:00:04.0 mem=4212.1M) ***
[03/22 15:58:13   6113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.11
[03/22 15:58:13   6113s] ** GigaOpt Optimizer WNS Slack -1.300 TNS Slack -34.633 Density 98.30
[03/22 15:58:13   6113s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.388| -6.643|
|reg2cgate |-0.244| -0.244|
|reg2reg   |-1.300|-27.746|
|HEPG      |-1.300|-27.990|
|All Paths |-1.300|-34.633|
+----------+------+-------+

[03/22 15:58:13   6113s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:58:13   6113s] Layer 3 has 125 constrained nets 
[03/22 15:58:13   6113s] Layer 7 has 304 constrained nets 
[03/22 15:58:13   6113s] **** End NDR-Layer Usage Statistics ****
[03/22 15:58:13   6113s] 
[03/22 15:58:13   6113s] *** Finish post-CTS Setup Fixing (cpu=0:00:20.1 real=0:00:11.0 mem=4212.1M) ***
[03/22 15:58:13   6113s] 
[03/22 15:58:13   6113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9874.6
[03/22 15:58:13   6113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4001.2M
[03/22 15:58:13   6114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.049, MEM:4002.7M
[03/22 15:58:13   6114s] TotalInstCnt at PhyDesignMc Destruction: 40,033
[03/22 15:58:13   6114s] (I,S,L,T): WC_VIEW: 105.347, 31.3288, 2.08469, 138.761
[03/22 15:58:13   6114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.17
[03/22 15:58:13   6114s] *** SetupOpt [finish] : cpu/real = 0:00:30.2/0:00:21.0 (1.4), totSession cpu/real = 1:41:54.3/0:30:19.7 (3.4), mem = 4002.7M
[03/22 15:58:13   6114s] 
[03/22 15:58:13   6114s] =============================================================================================
[03/22 15:58:13   6114s]  Step TAT Report for TnsOpt #4
[03/22 15:58:13   6114s] =============================================================================================
[03/22 15:58:13   6114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:58:13   6114s] ---------------------------------------------------------------------------------------------
[03/22 15:58:13   6114s] [ RefinePlace            ]      1   0:00:03.5  (  16.8 % )     0:00:03.5 /  0:00:04.8    1.4
[03/22 15:58:13   6114s] [ SlackTraversorInit     ]      2   0:00:00.6  (   2.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/22 15:58:13   6114s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   5.0 % )     0:00:01.1 /  0:00:01.1    1.0
[03/22 15:58:13   6114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/22 15:58:13   6114s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   2.8 % )     0:00:00.6 /  0:00:00.6    1.1
[03/22 15:58:13   6114s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:01.2 /  0:00:01.2    1.0
[03/22 15:58:13   6114s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:58:13   6114s] [ TransformInit          ]      1   0:00:07.2  (  34.3 % )     0:00:07.2 /  0:00:07.2    1.0
[03/22 15:58:13   6114s] [ OptSingleIteration     ]     57   0:00:00.6  (   2.8 % )     0:00:04.6 /  0:00:12.0    2.6
[03/22 15:58:13   6114s] [ OptGetWeight           ]     57   0:00:00.7  (   3.4 % )     0:00:00.7 /  0:00:00.8    1.1
[03/22 15:58:13   6114s] [ OptEval                ]     57   0:00:01.2  (   5.6 % )     0:00:01.2 /  0:00:06.6    5.6
[03/22 15:58:13   6114s] [ OptCommit              ]     57   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:58:13   6114s] [ IncrTimingUpdate       ]     47   0:00:00.6  (   2.7 % )     0:00:00.6 /  0:00:01.4    2.5
[03/22 15:58:13   6114s] [ PostCommitDelayUpdate  ]     58   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    2.4
[03/22 15:58:13   6114s] [ IncrDelayCalc          ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    3.9
[03/22 15:58:13   6114s] [ SetupOptGetWorkingSet  ]     97   0:00:01.3  (   6.1 % )     0:00:01.3 /  0:00:02.4    1.9
[03/22 15:58:13   6114s] [ SetupOptGetActiveNode  ]     97   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.2
[03/22 15:58:13   6114s] [ SetupOptSlackGraph     ]     57   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.5    3.6
[03/22 15:58:13   6114s] [ MISC                   ]          0:00:03.4  (  16.1 % )     0:00:03.4 /  0:00:03.7    1.1
[03/22 15:58:13   6114s] ---------------------------------------------------------------------------------------------
[03/22 15:58:13   6114s]  TnsOpt #4 TOTAL                    0:00:21.0  ( 100.0 % )     0:00:21.0 /  0:00:30.2    1.4
[03/22 15:58:13   6114s] ---------------------------------------------------------------------------------------------
[03/22 15:58:13   6114s] 
[03/22 15:58:13   6114s] End: GigaOpt Optimization in TNS mode
[03/22 15:58:14   6114s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:58:14   6114s] optDesignOneStep: Power Flow
[03/22 15:58:14   6114s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:58:14   6114s] Deleting Lib Analyzer.
[03/22 15:58:14   6114s] Begin: GigaOpt Optimization in WNS mode
[03/22 15:58:14   6114s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/22 15:58:14   6114s] Info: 125 nets with fixed/cover wires excluded.
[03/22 15:58:14   6114s] Info: 125 clock nets excluded from IPO operation.
[03/22 15:58:14   6114s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:54.6/0:30:20.0 (3.4), mem = 3626.7M
[03/22 15:58:14   6114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.18
[03/22 15:58:14   6115s] (I,S,L,T): WC_VIEW: 105.347, 31.3288, 2.08469, 138.761
[03/22 15:58:14   6115s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:58:14   6115s] ### Creating PhyDesignMc. totSessionCpu=1:41:55 mem=3626.7M
[03/22 15:58:14   6115s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/22 15:58:14   6115s] OPERPROF: Starting DPlace-Init at level 1, MEM:3626.7M
[03/22 15:58:14   6115s] z: 2, totalTracks: 1
[03/22 15:58:14   6115s] z: 4, totalTracks: 1
[03/22 15:58:14   6115s] z: 6, totalTracks: 1
[03/22 15:58:14   6115s] z: 8, totalTracks: 1
[03/22 15:58:14   6115s] #spOpts: N=65 mergeVia=F 
[03/22 15:58:14   6115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3626.7M
[03/22 15:58:14   6115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:3626.7M
[03/22 15:58:14   6115s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3626.7MB).
[03/22 15:58:14   6115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.203, MEM:3626.7M
[03/22 15:58:15   6115s] TotalInstCnt at PhyDesignMc Initialization: 40,033
[03/22 15:58:15   6115s] ### Creating PhyDesignMc, finished. totSessionCpu=1:41:56 mem=3626.7M
[03/22 15:58:15   6115s] ### Creating RouteCongInterface, started
[03/22 15:58:15   6115s] 
[03/22 15:58:15   6115s] Creating Lib Analyzer ...
[03/22 15:58:15   6115s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:58:15   6116s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:58:15   6116s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:58:15   6116s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:58:15   6116s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:58:15   6116s] 
[03/22 15:58:16   6117s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:41:57 mem=3628.7M
[03/22 15:58:16   6117s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:41:57 mem=3628.7M
[03/22 15:58:16   6117s] Creating Lib Analyzer, finished. 
[03/22 15:58:16   6117s] 
[03/22 15:58:16   6117s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 15:58:16   6117s] 
[03/22 15:58:16   6117s] #optDebug: {0, 1.200}
[03/22 15:58:16   6117s] ### Creating RouteCongInterface, finished
[03/22 15:58:16   6117s] ### Creating LA Mngr. totSessionCpu=1:41:57 mem=3628.7M
[03/22 15:58:16   6117s] ### Creating LA Mngr, finished. totSessionCpu=1:41:57 mem=3628.7M
[03/22 15:58:21   6122s] *info: 125 clock nets excluded
[03/22 15:58:21   6122s] *info: 2 special nets excluded.
[03/22 15:58:21   6122s] *info: 138 no-driver nets excluded.
[03/22 15:58:21   6122s] *info: 125 nets with fixed/cover wires excluded.
[03/22 15:58:23   6124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.7
[03/22 15:58:23   6124s] PathGroup :  reg2cgate  TargetSlack : 0.0145 
[03/22 15:58:23   6124s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/22 15:58:23   6124s] ** GigaOpt Optimizer WNS Slack -1.300 TNS Slack -34.633 Density 98.30
[03/22 15:58:23   6124s] Optimizer WNS Pass 0
[03/22 15:58:23   6124s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.388| -6.643|
|reg2cgate |-0.244| -0.244|
|reg2reg   |-1.300|-27.746|
|HEPG      |-1.300|-27.990|
|All Paths |-1.300|-34.633|
+----------+------+-------+

[03/22 15:58:24   6124s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.244ns TNS -0.244ns; reg2reg* WNS -1.300ns TNS -27.744ns; HEPG WNS -1.300ns TNS -27.744ns; all paths WNS -1.300ns TNS -34.631ns; Real time 0:02:30
[03/22 15:58:24   6124s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3806.1M
[03/22 15:58:24   6124s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3806.1M
[03/22 15:58:24   6124s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:58:24   6124s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:58:24   6124s] Active Path Group: reg2cgate reg2reg  
[03/22 15:58:24   6125s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:24   6125s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:58:24   6125s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:24   6125s] |  -1.300|   -1.300| -27.990|  -34.633|    98.30%|   0:00:00.0| 3838.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:30   6152s] |  -1.266|   -1.266| -27.635|  -34.278|    98.29%|   0:00:06.0| 4183.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 15:58:31   6155s] |  -1.265|   -1.265| -27.562|  -34.205|    98.29%|   0:00:01.0| 4183.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:31   6156s] |  -1.265|   -1.265| -27.551|  -34.194|    98.29%|   0:00:00.0| 4183.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:32   6159s] |  -1.256|   -1.256| -27.498|  -34.141|    98.29%|   0:00:01.0| 4183.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:33   6164s] |  -1.256|   -1.256| -27.485|  -34.128|    98.29%|   0:00:01.0| 4183.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:34   6169s] |  -1.251|   -1.251| -27.455|  -34.097|    98.29%|   0:00:01.0| 4183.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:35   6174s] |  -1.251|   -1.251| -27.443|  -34.085|    98.28%|   0:00:01.0| 4202.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:36   6179s] |  -1.249|   -1.249| -27.361|  -34.004|    98.28%|   0:00:01.0| 4202.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:36   6181s] |  -1.249|   -1.249| -27.330|  -33.973|    98.28%|   0:00:00.0| 4202.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:37   6182s] |  -1.250|   -1.250| -27.313|  -33.956|    98.28%|   0:00:01.0| 4202.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:40   6202s] Starting generalSmallTnsOpt
[03/22 15:58:40   6202s] Ending generalSmallTnsOpt End
[03/22 15:58:40   6202s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:41   6202s] **INFO: Starting Blocking QThread with 8 CPU
[03/22 15:58:41   6202s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 15:58:41   6202s] Multi-CPU acceleration using 8 CPU(s).
[03/22 15:58:41   6202s] *** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[03/22 15:58:41   6202s] Multithreaded Timing Analysis is initialized with 8 threads
[03/22 15:58:41   6202s] 
[03/22 15:58:41   6202s] #################################################################################
[03/22 15:58:41   6202s] # Design Stage: PreRoute
[03/22 15:58:41   6202s] # Design Name: dualcore
[03/22 15:58:41   6202s] # Design Mode: 65nm
[03/22 15:58:41   6202s] # Analysis Mode: MMMC Non-OCV 
[03/22 15:58:41   6202s] # Parasitics Mode: No SPEF/RCDB
[03/22 15:58:41   6202s] # Signoff Settings: SI Off 
[03/22 15:58:41   6202s] #################################################################################
[03/22 15:58:41   6202s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/22 15:58:41   6202s] Calculate delays in BcWc mode...
[03/22 15:58:41   6202s] Start delay calculation (fullDC) (8 T). (MEM=0)
[03/22 15:58:41   6202s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 15:58:41   6202s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 15:58:41   6202s] Total number of fetched objects 41925
[03/22 15:58:41   6202s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 15:58:41   6202s] End delay calculation. (MEM=4.62109 CPU=0:00:05.8 REAL=0:00:01.0)
[03/22 15:58:41   6202s] End delay calculation (fullDC). (MEM=4.62109 CPU=0:00:08.1 REAL=0:00:02.0)
[03/22 15:58:41   6202s] *** CDM Built up (cpu=0:00:10.7  real=0:00:03.0  mem= 4.6M) ***
[03/22 15:58:41   6202s] Design Initial Hold Timing WNS  -0.006  TNS -0.006 VIO 1
[03/22 15:58:41   6202s] *** QThread Job [finish] : cpu/real = 0:00:13.1/0:00:04.0 (3.3), mem = 0.0M
[03/22 15:58:45   6214s]  
_______________________________________________________________________
[03/22 15:58:48   6217s] skewClock has inserted normalizer_inst/FE_USKC3658_CTS_7 (BUFFD1)
[03/22 15:58:48   6217s] skewClock has inserted normalizer_inst/FE_USKC3659_CTS_4 (CKBD8)
[03/22 15:58:48   6217s] skewClock has inserted FE_USKC3660_CTS_10 (BUFFD12)
[03/22 15:58:48   6217s] skewClock has inserted FE_USKC3661_CTS_6 (CKBD16)
[03/22 15:58:48   6217s] skewClock sized 0 and inserted 4 insts
[03/22 15:58:48   6218s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:48   6218s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:58:48   6218s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:49   6222s] |  -1.202|   -1.202| -27.640|  -35.790|    98.27%|   0:00:12.0| 4260.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:49   6222s] |  -1.195|   -1.195| -27.584|  -35.734|    98.27%|   0:00:00.0| 4260.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:50   6224s] |  -1.195|   -1.195| -27.476|  -35.626|    98.27%|   0:00:01.0| 4260.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:50   6224s] |  -1.194|   -1.194| -27.471|  -35.621|    98.27%|   0:00:00.0| 4260.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:50   6225s] |  -1.193|   -1.193| -27.464|  -35.614|    98.27%|   0:00:00.0| 4260.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:51   6227s] |  -1.193|   -1.193| -27.463|  -35.612|    98.27%|   0:00:01.0| 4260.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:51   6228s] Starting generalSmallTnsOpt
[03/22 15:58:51   6228s] Ending generalSmallTnsOpt End
[03/22 15:58:51   6228s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:53   6230s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:53   6230s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:58:53   6230s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:53   6231s] |  -1.193|   -1.193| -27.463|  -35.612|    98.27%|   0:00:02.0| 4260.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:58:53   6231s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:53   6231s] 
[03/22 15:58:53   6231s] *** Finish Core Optimize Step (cpu=0:01:46 real=0:00:29.0 mem=4260.6M) ***
[03/22 15:58:54   6231s] Active Path Group: default 
[03/22 15:58:54   6231s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:54   6231s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:58:54   6231s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:54   6231s] |  -0.456|   -1.193|  -8.150|  -35.612|    98.27%|   0:00:00.0| 4260.6M|   WC_VIEW|  default| psum_norm_2[1]                                     |
[03/22 15:58:55   6233s] Starting generalSmallTnsOpt
[03/22 15:58:55   6233s] Ending generalSmallTnsOpt End
[03/22 15:58:55   6233s] |  -0.419|   -1.193|  -8.012|  -35.475|    98.27%|   0:00:01.0| 4260.6M|   WC_VIEW|  default| psum_norm_2[4]                                     |
[03/22 15:58:55   6233s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:55   6233s] 
[03/22 15:58:55   6233s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=4260.6M) ***
[03/22 15:58:55   6233s] 
[03/22 15:58:55   6233s] *** Finished Optimize Step Cumulative (cpu=0:01:48 real=0:00:31.0 mem=4260.6M) ***
[03/22 15:58:55   6233s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.419| -8.012|
|reg2cgate |-0.244| -0.244|
|reg2reg   |-1.193|-27.219|
|HEPG      |-1.193|-27.463|
|All Paths |-1.193|-35.475|
+----------+------+-------+

[03/22 15:58:55   6233s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.244ns TNS -0.244ns; reg2reg* WNS -1.193ns TNS -27.217ns; HEPG WNS -1.193ns TNS -27.217ns; all paths WNS -1.193ns TNS -35.473ns; Real time 0:03:01
[03/22 15:58:55   6233s] ** GigaOpt Optimizer WNS Slack -1.193 TNS Slack -35.475 Density 98.27
[03/22 15:58:55   6233s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.12
[03/22 15:58:55   6233s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4260.6M
[03/22 15:58:55   6233s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.052, MEM:4260.6M
[03/22 15:58:55   6233s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4260.6M
[03/22 15:58:55   6233s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4260.6M
[03/22 15:58:55   6233s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4260.6M
[03/22 15:58:55   6233s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.170, REAL:0.139, MEM:4260.6M
[03/22 15:58:55   6233s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.234, MEM:4260.6M
[03/22 15:58:55   6233s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.234, MEM:4260.6M
[03/22 15:58:55   6233s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.23
[03/22 15:58:55   6233s] OPERPROF: Starting RefinePlace at level 1, MEM:4260.6M
[03/22 15:58:55   6233s] *** Starting refinePlace (1:43:54 mem=4260.6M) ***
[03/22 15:58:55   6233s] Total net bbox length = 5.236e+05 (2.457e+05 2.779e+05) (ext = 2.709e+04)
[03/22 15:58:55   6234s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:58:55   6234s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:58:55   6234s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:4260.6M
[03/22 15:58:55   6234s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4260.6M
[03/22 15:58:55   6234s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.047, MEM:4260.6M
[03/22 15:58:55   6234s] default core: bins with density > 0.750 = 100.00 % ( 1024 / 1024 )
[03/22 15:58:55   6234s] Density distribution unevenness ratio = 0.727%
[03/22 15:58:55   6234s] RPlace IncrNP Skipped
[03/22 15:58:55   6234s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4260.6MB) @(1:43:54 - 1:43:54).
[03/22 15:58:55   6234s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.060, REAL:0.065, MEM:4260.6M
[03/22 15:58:55   6234s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:58:55   6234s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4260.6MB
[03/22 15:58:55   6234s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4260.6M
[03/22 15:58:55   6234s] Starting refinePlace ...
[03/22 15:58:56   6234s]   Spread Effort: high, standalone mode, useDDP on.
[03/22 15:58:56   6234s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=4275.8MB) @(1:43:54 - 1:43:54).
[03/22 15:58:56   6234s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:58:56   6234s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:58:56   6234s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 4275.8MB
[03/22 15:58:56   6234s] Statistics of distance of Instance movement in refine placement:
[03/22 15:58:56   6234s]   maximum (X+Y) =         0.00 um
[03/22 15:58:56   6234s]   mean    (X+Y) =         0.00 um
[03/22 15:58:56   6234s] Summary Report:
[03/22 15:58:56   6234s] Instances move: 0 (out of 39900 movable)
[03/22 15:58:56   6234s] Instances flipped: 0
[03/22 15:58:56   6234s] Mean displacement: 0.00 um
[03/22 15:58:56   6234s] Max displacement: 0.00 um 
[03/22 15:58:56   6234s] Total instances moved : 0
[03/22 15:58:56   6234s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.310, REAL:0.321, MEM:4275.8M
[03/22 15:58:56   6234s] Total net bbox length = 5.236e+05 (2.457e+05 2.779e+05) (ext = 2.709e+04)
[03/22 15:58:56   6234s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 4275.8MB
[03/22 15:58:56   6234s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=4275.8MB) @(1:43:54 - 1:43:54).
[03/22 15:58:56   6234s] *** Finished refinePlace (1:43:55 mem=4275.8M) ***
[03/22 15:58:56   6234s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.23
[03/22 15:58:56   6234s] OPERPROF: Finished RefinePlace at level 1, CPU:0.560, REAL:0.569, MEM:4275.8M
[03/22 15:58:56   6234s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4275.8M
[03/22 15:58:56   6234s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.053, MEM:4275.8M
[03/22 15:58:56   6234s] Finished re-routing un-routed nets (0:00:00.0 4275.8M)
[03/22 15:58:56   6234s] 
[03/22 15:58:56   6234s] OPERPROF: Starting DPlace-Init at level 1, MEM:4275.8M
[03/22 15:58:56   6234s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4275.8M
[03/22 15:58:56   6235s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.105, MEM:4275.8M
[03/22 15:58:56   6235s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.194, MEM:4275.8M
[03/22 15:58:57   6235s] 
[03/22 15:58:57   6235s] Density : 0.9828
[03/22 15:58:57   6235s] Max route overflow : 0.0000
[03/22 15:58:57   6235s] 
[03/22 15:58:57   6235s] 
[03/22 15:58:57   6235s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=4275.8M) ***
[03/22 15:58:57   6235s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.12
[03/22 15:58:57   6235s] ** GigaOpt Optimizer WNS Slack -1.193 TNS Slack -35.475 Density 98.28
[03/22 15:58:57   6235s] Optimizer WNS Pass 1
[03/22 15:58:57   6235s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.419| -8.012|
|reg2cgate |-0.244| -0.244|
|reg2reg   |-1.193|-27.219|
|HEPG      |-1.193|-27.463|
|All Paths |-1.193|-35.475|
+----------+------+-------+

[03/22 15:58:57   6235s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.244ns TNS -0.244ns; reg2reg* WNS -1.193ns TNS -27.217ns; HEPG WNS -1.193ns TNS -27.217ns; all paths WNS -1.193ns TNS -35.473ns; Real time 0:03:03
[03/22 15:58:57   6235s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4275.8M
[03/22 15:58:57   6235s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4275.8M
[03/22 15:58:57   6236s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:58:57   6236s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:58:57   6236s] Active Path Group: reg2cgate reg2reg  
[03/22 15:58:58   6236s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:58   6236s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:58:58   6236s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:58:58   6236s] |  -1.193|   -1.193| -27.463|  -35.475|    98.28%|   0:00:01.0| 4275.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:59:04   6269s] Starting generalSmallTnsOpt
[03/22 15:59:04   6269s] Ending generalSmallTnsOpt End
[03/22 15:59:04   6269s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:06   6271s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:06   6271s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:59:06   6271s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:07   6271s] |  -1.186|   -1.186| -27.421|  -35.434|    98.28%|   0:00:09.0| 4275.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:59:07   6272s] |  -1.186|   -1.186| -27.422|  -35.434|    98.28%|   0:00:00.0| 4275.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:59:07   6272s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:07   6272s] 
[03/22 15:59:07   6272s] *** Finish Core Optimize Step (cpu=0:00:36.4 real=0:00:10.0 mem=4275.8M) ***
[03/22 15:59:07   6272s] Active Path Group: default 
[03/22 15:59:07   6272s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:08   6272s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:59:08   6272s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:08   6273s] |  -0.419|   -1.186|  -8.012|  -35.434|    98.28%|   0:00:01.0| 4275.8M|   WC_VIEW|  default| psum_norm_2[4]                                     |
[03/22 15:59:08   6273s] Starting generalSmallTnsOpt
[03/22 15:59:08   6273s] Ending generalSmallTnsOpt End
[03/22 15:59:08   6273s] |  -0.419|   -1.186|  -8.012|  -35.434|    98.28%|   0:00:00.0| 4275.8M|   WC_VIEW|  default| psum_norm_2[4]                                     |
[03/22 15:59:08   6273s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:08   6273s] 
[03/22 15:59:08   6273s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=4275.8M) ***
[03/22 15:59:08   6273s] 
[03/22 15:59:08   6273s] *** Finished Optimize Step Cumulative (cpu=0:00:37.6 real=0:00:11.0 mem=4275.8M) ***
[03/22 15:59:08   6273s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.419| -8.012|
|reg2cgate |-0.244| -0.244|
|reg2reg   |-1.186|-27.177|
|HEPG      |-1.186|-27.422|
|All Paths |-1.186|-35.434|
+----------+------+-------+

[03/22 15:59:08   6274s] CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.244ns TNS -0.244ns; reg2reg* WNS -1.186ns TNS -27.176ns; HEPG WNS -1.186ns TNS -27.176ns; all paths WNS -1.186ns TNS -35.432ns; Real time 0:03:14
[03/22 15:59:08   6274s] ** GigaOpt Optimizer WNS Slack -1.186 TNS Slack -35.434 Density 98.28
[03/22 15:59:08   6274s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.13
[03/22 15:59:08   6274s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4275.8M
[03/22 15:59:08   6274s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.041, MEM:4275.8M
[03/22 15:59:09   6274s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4275.8M
[03/22 15:59:09   6274s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4275.8M
[03/22 15:59:09   6274s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4275.8M
[03/22 15:59:09   6274s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.132, MEM:4275.8M
[03/22 15:59:09   6274s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.228, MEM:4275.8M
[03/22 15:59:09   6274s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.228, MEM:4275.8M
[03/22 15:59:09   6274s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.24
[03/22 15:59:09   6274s] OPERPROF: Starting RefinePlace at level 1, MEM:4275.8M
[03/22 15:59:09   6274s] *** Starting refinePlace (1:44:35 mem=4275.8M) ***
[03/22 15:59:09   6274s] Total net bbox length = 5.236e+05 (2.457e+05 2.779e+05) (ext = 2.709e+04)
[03/22 15:59:09   6274s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:59:09   6274s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:59:09   6274s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:4275.8M
[03/22 15:59:09   6274s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4275.8M
[03/22 15:59:09   6274s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.039, MEM:4275.8M
[03/22 15:59:09   6274s] default core: bins with density > 0.750 = 100.00 % ( 1024 / 1024 )
[03/22 15:59:09   6274s] Density distribution unevenness ratio = 0.731%
[03/22 15:59:09   6274s] RPlace IncrNP: Rollback Lev = -3
[03/22 15:59:09   6274s] RPlace: Density =1.007778, incremental np is triggered.
[03/22 15:59:09   6274s] OPERPROF:     Starting spMPad at level 3, MEM:4275.8M
[03/22 15:59:09   6274s] OPERPROF:       Starting spContextMPad at level 4, MEM:4275.8M
[03/22 15:59:09   6274s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:4275.8M
[03/22 15:59:09   6274s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.014, MEM:4275.8M
[03/22 15:59:09   6275s] nrCritNet: 1.97% ( 826 / 41849 ) cutoffSlk: -1196.8ps stdDelay: 14.5ps
[03/22 15:59:09   6275s] incrNP running in 8 threads.
[03/22 15:59:09   6275s] OPERPROF:     Starting npMain at level 3, MEM:4275.8M
[03/22 15:59:09   6275s] incrNP th 1.000, 0.100
[03/22 15:59:10   6275s] limitMaxMove -1, priorityInstMaxMove 7
[03/22 15:59:10   6275s] SP #FI/SF FL/PI 123/0 29628/10270
[03/22 15:59:10   6275s] OPERPROF:       Starting npPlace at level 4, MEM:4375.9M
[03/22 15:59:10   6276s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 15:59:10   6276s] No instances found in the vector
[03/22 15:59:10   6276s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4391.9M, DRC: 0)
[03/22 15:59:10   6276s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:59:13   6285s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 15:59:13   6285s] No instances found in the vector
[03/22 15:59:13   6285s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4595.3M, DRC: 0)
[03/22 15:59:13   6285s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:59:17   6297s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 15:59:17   6297s] No instances found in the vector
[03/22 15:59:17   6297s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4600.9M, DRC: 0)
[03/22 15:59:17   6297s] 0 (out of 0) MH cells were successfully legalized.
[03/22 15:59:19   6303s] OPERPROF:       Finished npPlace at level 4, CPU:28.050, REAL:8.689, MEM:4481.1M
[03/22 15:59:19   6304s] OPERPROF:     Finished npMain at level 3, CPU:28.950, REAL:9.390, MEM:4353.1M
[03/22 15:59:19   6304s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4353.1M
[03/22 15:59:19   6304s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.034, MEM:4353.1M
[03/22 15:59:19   6304s] default core: bins with density > 0.750 = 99.12 % ( 1015 / 1024 )
[03/22 15:59:19   6304s] Density distribution unevenness ratio = 2.582%
[03/22 15:59:19   6304s] RPlace postIncrNP: Density = 1.007778 -> 1.186667.
[03/22 15:59:19   6304s] RPlace postIncrNP Info: Density distribution changes:
[03/22 15:59:19   6304s] [1.10+      ] :	 0 (0.00%) -> 33 (3.22%)
[03/22 15:59:19   6304s] [1.05 - 1.10] :	 0 (0.00%) -> 103 (10.06%)
[03/22 15:59:19   6304s] [1.00 - 1.05] :	 1 (0.10%) -> 248 (24.22%)
[03/22 15:59:19   6304s] [0.95 - 1.00] :	 976 (95.31%) -> 348 (33.98%)
[03/22 15:59:19   6304s] [0.90 - 0.95] :	 45 (4.39%) -> 182 (17.77%)
[03/22 15:59:19   6304s] [0.85 - 0.90] :	 2 (0.20%) -> 72 (7.03%)
[03/22 15:59:19   6304s] [0.80 - 0.85] :	 0 (0.00%) -> 24 (2.34%)
[03/22 15:59:19   6304s] [CPU] RefinePlace/IncrNP (cpu=0:00:29.4, real=0:00:10.0, mem=4353.1MB) @(1:44:35 - 1:45:04).
[03/22 15:59:19   6304s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:29.370, REAL:9.816, MEM:4353.1M
[03/22 15:59:19   6304s] Move report: incrNP moves 75661 insts, mean move: 5.17 um, max move: 44.20 um
[03/22 15:59:19   6304s] 	Max move on inst (normalizer_inst/FE_USKC3659_CTS_4): (339.80, 127.00) --> (364.20, 146.80)
[03/22 15:59:19   6304s] Move report: Timing Driven Placement moves 75661 insts, mean move: 5.17 um, max move: 44.20 um
[03/22 15:59:19   6304s] 	Max move on inst (normalizer_inst/FE_USKC3659_CTS_4): (339.80, 127.00) --> (364.20, 146.80)
[03/22 15:59:19   6304s] 	Runtime: CPU: 0:00:29.4 REAL: 0:00:10.0 MEM: 4353.1MB
[03/22 15:59:19   6304s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4353.1M
[03/22 15:59:19   6304s] Starting refinePlace ...
[03/22 15:59:19   6304s] ** Cut row section cpu time 0:00:00.0.
[03/22 15:59:19   6304s]    Spread Effort: high, standalone mode, useDDP on.
[03/22 15:59:21   6307s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.8, real=0:00:02.0, mem=4353.1MB) @(1:45:04 - 1:45:07).
[03/22 15:59:21   6307s] Move report: preRPlace moves 69794 insts, mean move: 2.98 um, max move: 65.60 um
[03/22 15:59:21   6307s] 	Max move on inst (FILLER__2_3612): (241.20, 256.60) --> (247.40, 316.00)
[03/22 15:59:21   6307s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: DCAP
[03/22 15:59:21   6307s] wireLenOptFixPriorityInst 10270 inst fixed
[03/22 15:59:21   6307s] tweakage running in 8 threads.
[03/22 15:59:21   6307s] Placement tweakage begins.
[03/22 15:59:21   6307s] wire length = 7.006e+05
[03/22 15:59:22   6310s] wire length = 6.665e+05
[03/22 15:59:22   6310s] Placement tweakage ends.
[03/22 15:59:22   6310s] Move report: tweak moves 18739 insts, mean move: 1.95 um, max move: 13.20 um
[03/22 15:59:22   6310s] 	Max move on inst (FILLER__6_706): (290.80, 299.80) --> (304.00, 299.80)
[03/22 15:59:22   6310s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.2, real=0:00:01.0, mem=4353.1MB) @(1:45:07 - 1:45:10).
[03/22 15:59:23   6310s] 
[03/22 15:59:23   6310s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:59:25   6313s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:59:25   6313s] [CPU] RefinePlace/Legalization (cpu=0:00:03.6, real=0:00:03.0, mem=4353.1MB) @(1:45:10 - 1:45:14).
[03/22 15:59:25   6313s] Move report: Detail placement moves 70151 insts, mean move: 3.15 um, max move: 65.60 um
[03/22 15:59:25   6313s] 	Max move on inst (FILLER__2_3612): (241.20, 256.60) --> (247.40, 316.00)
[03/22 15:59:25   6313s] 	Runtime: CPU: 0:00:09.7 REAL: 0:00:06.0 MEM: 4353.1MB
[03/22 15:59:25   6313s] Statistics of distance of Instance movement in refine placement:
[03/22 15:59:25   6313s]   maximum (X+Y) =        49.40 um
[03/22 15:59:25   6313s]   inst (normalizer_inst/FE_USKC3659_CTS_4) with max move: (339.8, 127) -> (369.4, 146.8)
[03/22 15:59:25   6313s]   mean    (X+Y) =         4.88 um
[03/22 15:59:25   6313s] Total instances flipped for legalization: 86
[03/22 15:59:25   6313s] Summary Report:
[03/22 15:59:25   6313s] Instances move: 39608 (out of 39898 movable)
[03/22 15:59:25   6313s] Instances flipped: 86
[03/22 15:59:25   6313s] Mean displacement: 4.88 um
[03/22 15:59:25   6313s] Max displacement: 49.40 um (Instance: normalizer_inst/FE_USKC3659_CTS_4) (339.8, 127) -> (369.4, 146.8)
[03/22 15:59:25   6313s] 	Length: 16 sites, height: 1 rows, site name: core, cell type: CKBD8
[03/22 15:59:25   6313s] Total instances moved : 39608
[03/22 15:59:25   6313s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:9.730, REAL:5.910, MEM:4353.1M
[03/22 15:59:25   6313s] Total net bbox length = 5.260e+05 (2.589e+05 2.671e+05) (ext = 2.712e+04)
[03/22 15:59:25   6313s] Runtime: CPU: 0:00:39.3 REAL: 0:00:16.0 MEM: 4353.1MB
[03/22 15:59:25   6313s] [CPU] RefinePlace/total (cpu=0:00:39.3, real=0:00:16.0, mem=4353.1MB) @(1:44:35 - 1:45:14).
[03/22 15:59:25   6313s] *** Finished refinePlace (1:45:14 mem=4353.1M) ***
[03/22 15:59:25   6313s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.24
[03/22 15:59:25   6313s] OPERPROF: Finished RefinePlace at level 1, CPU:39.300, REAL:15.920, MEM:4353.1M
[03/22 15:59:25   6314s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4353.1M
[03/22 15:59:25   6314s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.046, MEM:4353.1M
[03/22 15:59:25   6314s] Finished re-routing un-routed nets (0:00:00.1 4353.1M)
[03/22 15:59:25   6314s] 
[03/22 15:59:25   6315s] TotalInstCnt at stopUpdate before init: 40,021
[03/22 15:59:25   6315s] OPERPROF: Starting DPlace-Init at level 1, MEM:4353.1M
[03/22 15:59:25   6315s] z: 2, totalTracks: 1
[03/22 15:59:25   6315s] z: 4, totalTracks: 1
[03/22 15:59:25   6315s] z: 6, totalTracks: 1
[03/22 15:59:25   6315s] z: 8, totalTracks: 1
[03/22 15:59:25   6315s] #spOpts: N=65 mergeVia=F 
[03/22 15:59:26   6315s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4353.1M
[03/22 15:59:26   6315s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.132, MEM:4353.1M
[03/22 15:59:26   6315s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4353.1MB).
[03/22 15:59:26   6315s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.245, MEM:4353.1M
[03/22 15:59:26   6316s] 
[03/22 15:59:26   6316s] Density : 0.9828
[03/22 15:59:26   6316s] Max route overflow : 0.0000
[03/22 15:59:26   6316s] 
[03/22 15:59:26   6316s] TotalInstCnt at stopUpdate after init: 40,021
[03/22 15:59:26   6316s] 
[03/22 15:59:26   6316s] *** Finish Physical Update (cpu=0:00:42.3 real=0:00:18.0 mem=4353.1M) ***
[03/22 15:59:26   6316s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.13
[03/22 15:59:27   6317s] ** GigaOpt Optimizer WNS Slack -1.210 TNS Slack -36.211 Density 98.28
[03/22 15:59:27   6317s] Recovering Place ECO bump
[03/22 15:59:27   6317s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4353.1M
[03/22 15:59:27   6317s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:4353.1M
[03/22 15:59:27   6317s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:59:27   6317s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:59:27   6317s] Active Path Group: reg2cgate reg2reg  
[03/22 15:59:27   6317s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:27   6317s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:59:27   6317s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:27   6317s] |  -1.210|   -1.210| -28.175|  -36.211|    98.28%|   0:00:00.0| 4353.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:59:30   6328s] |  -1.201|   -1.201| -28.022|  -36.058|    98.28%|   0:00:03.0| 4353.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:59:30   6328s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:30   6328s] 
[03/22 15:59:30   6328s] *** Finish Core Optimize Step (cpu=0:00:10.8 real=0:00:03.0 mem=4353.1M) ***
[03/22 15:59:30   6328s] Active Path Group: default 
[03/22 15:59:30   6328s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:30   6328s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:59:30   6328s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:30   6328s] |  -0.420|   -1.201|  -8.036|  -36.058|    98.28%|   0:00:00.0| 4353.1M|   WC_VIEW|  default| psum_norm_2[4]                                     |
[03/22 15:59:30   6328s] |  -0.420|   -1.201|  -8.036|  -36.058|    98.28%|   0:00:00.0| 4353.1M|   WC_VIEW|  default| psum_norm_2[4]                                     |
[03/22 15:59:30   6328s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:30   6328s] 
[03/22 15:59:30   6328s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4353.1M) ***
[03/22 15:59:30   6328s] 
[03/22 15:59:30   6328s] *** Finished Optimize Step Cumulative (cpu=0:00:11.3 real=0:00:03.0 mem=4353.1M) ***
[03/22 15:59:30   6328s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4353.1M
[03/22 15:59:31   6328s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.046, MEM:4353.1M
[03/22 15:59:31   6329s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4353.1M
[03/22 15:59:31   6329s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4353.1M
[03/22 15:59:31   6329s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4353.1M
[03/22 15:59:31   6329s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.138, MEM:4353.1M
[03/22 15:59:31   6329s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.232, MEM:4353.1M
[03/22 15:59:31   6329s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.233, MEM:4353.1M
[03/22 15:59:31   6329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.25
[03/22 15:59:31   6329s] OPERPROF: Starting RefinePlace at level 1, MEM:4353.1M
[03/22 15:59:31   6329s] *** Starting refinePlace (1:45:29 mem=4353.1M) ***
[03/22 15:59:31   6329s] Total net bbox length = 5.260e+05 (2.589e+05 2.671e+05) (ext = 2.712e+04)
[03/22 15:59:31   6329s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:59:31   6329s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4353.1M
[03/22 15:59:31   6329s] Starting refinePlace ...
[03/22 15:59:31   6329s] 
[03/22 15:59:31   6329s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 15:59:33   6331s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:59:33   6331s] [CPU] RefinePlace/Legalization (cpu=0:00:02.4, real=0:00:02.0, mem=4353.1MB) @(1:45:29 - 1:45:32).
[03/22 15:59:33   6331s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:59:33   6331s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 4353.1MB
[03/22 15:59:33   6331s] Statistics of distance of Instance movement in refine placement:
[03/22 15:59:33   6331s]   maximum (X+Y) =         0.00 um
[03/22 15:59:33   6331s]   mean    (X+Y) =         0.00 um
[03/22 15:59:33   6331s] Summary Report:
[03/22 15:59:33   6331s] Instances move: 0 (out of 39898 movable)
[03/22 15:59:33   6331s] Instances flipped: 0
[03/22 15:59:33   6331s] Mean displacement: 0.00 um
[03/22 15:59:33   6331s] Max displacement: 0.00 um 
[03/22 15:59:33   6331s] Total instances moved : 0
[03/22 15:59:33   6331s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.480, REAL:1.755, MEM:4353.1M
[03/22 15:59:33   6331s] Total net bbox length = 5.260e+05 (2.589e+05 2.671e+05) (ext = 2.712e+04)
[03/22 15:59:33   6331s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 4353.1MB
[03/22 15:59:33   6331s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=4353.1MB) @(1:45:29 - 1:45:32).
[03/22 15:59:33   6331s] *** Finished refinePlace (1:45:32 mem=4353.1M) ***
[03/22 15:59:33   6331s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.25
[03/22 15:59:33   6331s] OPERPROF: Finished RefinePlace at level 1, CPU:2.630, REAL:1.911, MEM:4353.1M
[03/22 15:59:33   6332s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4353.1M
[03/22 15:59:33   6332s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.040, MEM:4353.1M
[03/22 15:59:33   6332s] Finished re-routing un-routed nets (0:00:00.0 4353.1M)
[03/22 15:59:33   6332s] 
[03/22 15:59:33   6332s] OPERPROF: Starting DPlace-Init at level 1, MEM:4353.1M
[03/22 15:59:33   6332s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4353.1M
[03/22 15:59:33   6332s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.131, MEM:4353.1M
[03/22 15:59:33   6332s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.228, MEM:4353.1M
[03/22 15:59:34   6332s] 
[03/22 15:59:34   6332s] Density : 0.9828
[03/22 15:59:34   6332s] Max route overflow : 0.0000
[03/22 15:59:34   6332s] 
[03/22 15:59:34   6333s] 
[03/22 15:59:34   6333s] *** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=4353.1M) ***
[03/22 15:59:34   6333s] ** GigaOpt Optimizer WNS Slack -1.201 TNS Slack -36.058 Density 98.28
[03/22 15:59:34   6333s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.420| -8.036|
|reg2cgate |-0.244| -0.244|
|reg2reg   |-1.201|-27.778|
|HEPG      |-1.201|-28.022|
|All Paths |-1.201|-36.058|
+----------+------+-------+

[03/22 15:59:34   6333s] **** Begin NDR-Layer Usage Statistics ****
[03/22 15:59:34   6333s] Layer 3 has 129 constrained nets 
[03/22 15:59:34   6333s] Layer 7 has 276 constrained nets 
[03/22 15:59:34   6333s] **** End NDR-Layer Usage Statistics ****
[03/22 15:59:34   6333s] 
[03/22 15:59:34   6333s] *** Finish post-CTS Setup Fixing (cpu=0:03:29 real=0:01:11 mem=4353.1M) ***
[03/22 15:59:34   6333s] 
[03/22 15:59:34   6333s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9874.7
[03/22 15:59:34   6333s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4142.2M
[03/22 15:59:34   6333s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.044, MEM:4143.6M
[03/22 15:59:34   6333s] TotalInstCnt at PhyDesignMc Destruction: 40,021
[03/22 15:59:34   6333s] (I,S,L,T): WC_VIEW: 105.327, 31.3061, 2.08486, 138.718
[03/22 15:59:34   6333s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.18
[03/22 15:59:34   6333s] *** SetupOpt [finish] : cpu/real = 0:03:39.2/0:01:20.7 (2.7), totSession cpu/real = 1:45:33.8/0:31:40.7 (3.3), mem = 4143.6M
[03/22 15:59:34   6333s] 
[03/22 15:59:34   6333s] =============================================================================================
[03/22 15:59:34   6333s]  Step TAT Report for WnsOpt #3
[03/22 15:59:34   6333s] =============================================================================================
[03/22 15:59:34   6333s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 15:59:34   6333s] ---------------------------------------------------------------------------------------------
[03/22 15:59:34   6333s] [ SkewClock              ]      3   0:00:07.6  (   9.4 % )     0:00:12.1 /  0:00:20.1    1.7
[03/22 15:59:34   6333s] [ RefinePlace            ]      3   0:00:22.7  (  28.1 % )     0:00:22.9 /  0:00:48.9    2.1
[03/22 15:59:34   6333s] [ QThreadMaster          ]      1   0:00:04.2  (   5.2 % )     0:00:04.2 /  0:00:12.1    2.9
[03/22 15:59:34   6333s] [ SlackTraversorInit     ]      4   0:00:01.3  (   1.7 % )     0:00:01.3 /  0:00:01.5    1.1
[03/22 15:59:34   6333s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   1.3 % )     0:00:01.1 /  0:00:01.1    1.0
[03/22 15:59:34   6333s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.3
[03/22 15:59:34   6333s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/22 15:59:34   6333s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:01.2 /  0:00:01.2    1.0
[03/22 15:59:34   6333s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 15:59:34   6333s] [ TransformInit          ]      1   0:00:07.1  (   8.8 % )     0:00:07.1 /  0:00:07.1    1.0
[03/22 15:59:34   6333s] [ SmallTnsOpt            ]      5   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    2.1
[03/22 15:59:34   6333s] [ OptSingleIteration     ]     84   0:00:00.4  (   0.5 % )     0:00:29.2 /  0:02:14.2    4.6
[03/22 15:59:34   6333s] [ OptGetWeight           ]     84   0:00:01.5  (   1.9 % )     0:00:01.5 /  0:00:01.5    1.0
[03/22 15:59:34   6333s] [ OptEval                ]     84   0:00:19.4  (  24.1 % )     0:00:19.4 /  0:01:54.8    5.9
[03/22 15:59:34   6333s] [ OptCommit              ]     84   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.6
[03/22 15:59:34   6333s] [ IncrTimingUpdate       ]     72   0:00:03.3  (   4.1 % )     0:00:03.3 /  0:00:08.6    2.6
[03/22 15:59:34   6333s] [ PostCommitDelayUpdate  ]     88   0:00:00.2  (   0.3 % )     0:00:00.5 /  0:00:01.5    2.9
[03/22 15:59:34   6333s] [ IncrDelayCalc          ]    174   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:01.2    4.5
[03/22 15:59:34   6333s] [ SetupOptGetWorkingSet  ]    199   0:00:04.0  (   5.0 % )     0:00:04.0 /  0:00:08.3    2.1
[03/22 15:59:34   6333s] [ SetupOptGetActiveNode  ]    199   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[03/22 15:59:34   6333s] [ SetupOptSlackGraph     ]     84   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.8    2.9
[03/22 15:59:34   6333s] [ MISC                   ]          0:00:06.3  (   7.7 % )     0:00:06.3 /  0:00:05.4    0.9
[03/22 15:59:34   6333s] ---------------------------------------------------------------------------------------------
[03/22 15:59:34   6333s]  WnsOpt #3 TOTAL                    0:01:20.7  ( 100.0 % )     0:01:20.7 /  0:03:39.2    2.7
[03/22 15:59:34   6333s] ---------------------------------------------------------------------------------------------
[03/22 15:59:34   6333s] 
[03/22 15:59:34   6333s] End: GigaOpt Optimization in WNS mode
[03/22 15:59:34   6333s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:59:34   6333s] optDesignOneStep: Power Flow
[03/22 15:59:34   6333s] #InfoCS: Num dontuse cells 92, Num usable cells 948
[03/22 15:59:34   6333s] Deleting Lib Analyzer.
[03/22 15:59:35   6333s] Begin: GigaOpt Optimization in TNS mode
[03/22 15:59:35   6334s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/22 15:59:35   6334s] Info: 125 nets with fixed/cover wires excluded.
[03/22 15:59:35   6334s] Info: 129 clock nets excluded from IPO operation.
[03/22 15:59:35   6334s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:45:34.1/0:31:41.0 (3.3), mem = 3756.6M
[03/22 15:59:35   6334s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.19
[03/22 15:59:35   6334s] (I,S,L,T): WC_VIEW: 105.327, 31.3061, 2.08486, 138.718
[03/22 15:59:35   6334s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 15:59:35   6334s] ### Creating PhyDesignMc. totSessionCpu=1:45:35 mem=3756.6M
[03/22 15:59:35   6334s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/22 15:59:35   6334s] OPERPROF: Starting DPlace-Init at level 1, MEM:3756.6M
[03/22 15:59:35   6334s] z: 2, totalTracks: 1
[03/22 15:59:35   6334s] z: 4, totalTracks: 1
[03/22 15:59:35   6334s] z: 6, totalTracks: 1
[03/22 15:59:35   6334s] z: 8, totalTracks: 1
[03/22 15:59:35   6334s] #spOpts: N=65 mergeVia=F 
[03/22 15:59:35   6334s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3756.6M
[03/22 15:59:35   6334s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:3756.6M
[03/22 15:59:35   6334s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3756.6MB).
[03/22 15:59:35   6334s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.207, MEM:3756.6M
[03/22 15:59:36   6335s] TotalInstCnt at PhyDesignMc Initialization: 40,021
[03/22 15:59:36   6335s] ### Creating PhyDesignMc, finished. totSessionCpu=1:45:35 mem=3756.6M
[03/22 15:59:36   6335s] ### Creating RouteCongInterface, started
[03/22 15:59:36   6335s] 
[03/22 15:59:36   6335s] Creating Lib Analyzer ...
[03/22 15:59:36   6335s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 15:59:36   6335s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 15:59:36   6335s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 15:59:36   6335s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 15:59:36   6335s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 15:59:36   6335s] 
[03/22 15:59:37   6336s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:45:37 mem=3758.6M
[03/22 15:59:37   6336s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:45:37 mem=3758.6M
[03/22 15:59:37   6336s] Creating Lib Analyzer, finished. 
[03/22 15:59:37   6336s] 
[03/22 15:59:37   6336s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 15:59:37   6336s] 
[03/22 15:59:37   6336s] #optDebug: {0, 1.200}
[03/22 15:59:37   6336s] ### Creating RouteCongInterface, finished
[03/22 15:59:37   6336s] ### Creating LA Mngr. totSessionCpu=1:45:37 mem=3758.6M
[03/22 15:59:37   6336s] ### Creating LA Mngr, finished. totSessionCpu=1:45:37 mem=3758.6M
[03/22 15:59:42   6341s] *info: 129 clock nets excluded
[03/22 15:59:42   6341s] *info: 2 special nets excluded.
[03/22 15:59:42   6341s] *info: 138 no-driver nets excluded.
[03/22 15:59:42   6341s] *info: 125 nets with fixed/cover wires excluded.
[03/22 15:59:45   6344s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.8
[03/22 15:59:45   6344s] PathGroup :  reg2cgate  TargetSlack : 0.0145 
[03/22 15:59:45   6344s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/22 15:59:45   6344s] ** GigaOpt Optimizer WNS Slack -1.201 TNS Slack -36.058 Density 98.28
[03/22 15:59:45   6344s] Optimizer TNS Opt
[03/22 15:59:45   6344s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.420| -8.036|
|reg2cgate |-0.244| -0.244|
|reg2reg   |-1.201|-27.778|
|HEPG      |-1.201|-28.022|
|All Paths |-1.201|-36.058|
+----------+------+-------+

[03/22 15:59:45   6344s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.244ns TNS -0.244ns; reg2reg* WNS -1.201ns TNS -27.777ns; HEPG WNS -1.201ns TNS -27.777ns; all paths WNS -1.201ns TNS -36.057ns; Real time 0:03:51
[03/22 15:59:45   6344s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3936.1M
[03/22 15:59:45   6344s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3936.1M
[03/22 15:59:45   6344s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 15:59:45   6344s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 15:59:45   6344s] Active Path Group: reg2cgate reg2reg  
[03/22 15:59:45   6345s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:45   6345s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 15:59:45   6345s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:46   6345s] |  -1.201|   -1.201| -28.022|  -36.058|    98.28%|   0:00:01.0| 3968.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:59:50   6370s] |  -1.201|   -1.201| -27.937|  -35.972|    98.28%|   0:00:04.0| 4326.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
[03/22 15:59:52   6373s] |  -1.201|   -1.201| -27.923|  -35.958|    98.28%|   0:00:02.0| 4326.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
[03/22 15:59:52   6374s] |  -1.201|   -1.201| -27.883|  -35.919|    98.28%|   0:00:00.0| 4326.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
[03/22 15:59:52   6376s] |  -1.201|   -1.201| -27.874|  -35.910|    98.28%|   0:00:00.0| 4326.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
[03/22 15:59:54   6380s] |  -1.201|   -1.201| -27.875|  -35.911|    98.28%|   0:00:02.0| 4326.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
[03/22 15:59:54   6380s] |  -1.201|   -1.201| -27.868|  -35.903|    98.28%|   0:00:00.0| 4326.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
[03/22 15:59:54   6382s] |  -1.201|   -1.201| -27.835|  -35.871|    98.28%|   0:00:00.0| 4326.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
[03/22 15:59:54   6382s] |  -1.201|   -1.201| -27.830|  -35.866|    98.28%|   0:00:00.0| 4326.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
[03/22 15:59:55   6383s] |  -1.201|   -1.201| -27.796|  -35.832|    98.28%|   0:00:01.0| 4334.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
[03/22 15:59:55   6384s] |  -1.201|   -1.201| -27.760|  -35.796|    98.28%|   0:00:00.0| 4334.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__5_/E               |
[03/22 15:59:55   6384s] |  -1.201|   -1.201| -27.359|  -35.395|    98.28%|   0:00:00.0| 4334.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
[03/22 15:59:55   6384s] |        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
[03/22 15:59:55   6384s] |  -1.201|   -1.201| -27.350|  -35.385|    98.28%|   0:00:00.0| 4334.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/E                       |
[03/22 15:59:55   6385s] |  -1.201|   -1.201| -27.340|  -35.375|    98.28%|   0:00:00.0| 4334.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/E                       |
[03/22 15:59:56   6386s] |  -1.201|   -1.201| -27.295|  -35.331|    98.28%|   0:00:01.0| 4334.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
[03/22 15:59:56   6386s] |        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
[03/22 15:59:56   6388s] |  -1.201|   -1.201| -27.181|  -35.217|    98.28%|   0:00:00.0| 4342.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
[03/22 15:59:56   6388s] |        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
[03/22 15:59:57   6391s] |  -1.201|   -1.201| -27.103|  -35.139|    98.28%|   0:00:01.0| 4342.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
[03/22 15:59:57   6391s] |        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
[03/22 15:59:59   6396s] |  -1.201|   -1.201| -27.103|  -35.139|    98.28%|   0:00:02.0| 4342.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
[03/22 15:59:59   6396s] |  -1.201|   -1.201| -27.103|  -35.139|    98.28%|   0:00:00.0| 4342.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
[03/22 15:59:59   6396s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 15:59:59   6396s] 
[03/22 15:59:59   6396s] *** Finish Core Optimize Step (cpu=0:00:51.2 real=0:00:14.0 mem=4342.8M) ***
[03/22 15:59:59   6396s] 
[03/22 15:59:59   6396s] *** Finished Optimize Step Cumulative (cpu=0:00:51.2 real=0:00:14.0 mem=4342.8M) ***
[03/22 15:59:59   6396s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.420| -8.036|
|reg2cgate |-0.210| -0.210|
|reg2reg   |-1.201|-26.893|
|HEPG      |-1.201|-27.103|
|All Paths |-1.201|-35.139|
+----------+------+-------+

[03/22 15:59:59   6396s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.210ns TNS -0.210ns; reg2reg* WNS -1.201ns TNS -26.892ns; HEPG WNS -1.201ns TNS -26.892ns; all paths WNS -1.201ns TNS -35.138ns; Real time 0:04:05
[03/22 15:59:59   6396s] ** GigaOpt Optimizer WNS Slack -1.201 TNS Slack -35.139 Density 98.28
[03/22 15:59:59   6396s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.14
[03/22 15:59:59   6396s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4342.8M
[03/22 15:59:59   6396s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.039, MEM:4342.8M
[03/22 15:59:59   6396s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4342.8M
[03/22 15:59:59   6396s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4342.8M
[03/22 15:59:59   6396s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4342.8M
[03/22 15:59:59   6396s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.135, MEM:4342.8M
[03/22 15:59:59   6396s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.223, MEM:4342.8M
[03/22 15:59:59   6396s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.224, MEM:4342.8M
[03/22 15:59:59   6396s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.26
[03/22 15:59:59   6396s] OPERPROF: Starting RefinePlace at level 1, MEM:4342.8M
[03/22 15:59:59   6396s] *** Starting refinePlace (1:46:37 mem=4342.8M) ***
[03/22 15:59:59   6396s] Total net bbox length = 5.260e+05 (2.589e+05 2.670e+05) (ext = 2.712e+04)
[03/22 15:59:59   6396s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:59:59   6396s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 15:59:59   6396s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:4342.8M
[03/22 15:59:59   6396s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4342.8M
[03/22 15:59:59   6397s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.039, MEM:4342.8M
[03/22 15:59:59   6397s] default core: bins with density > 0.750 = 99.90 % ( 1023 / 1024 )
[03/22 15:59:59   6397s] Density distribution unevenness ratio = 1.138%
[03/22 15:59:59   6397s] RPlace IncrNP: Rollback Lev = -3
[03/22 15:59:59   6397s] RPlace: Density =1.011111, incremental np is triggered.
[03/22 15:59:59   6397s] OPERPROF:     Starting spMPad at level 3, MEM:4342.8M
[03/22 16:00:00   6397s] OPERPROF:       Starting spContextMPad at level 4, MEM:4342.8M
[03/22 16:00:00   6397s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:4342.8M
[03/22 16:00:00   6397s] OPERPROF:     Finished spMPad at level 3, CPU:0.020, REAL:0.015, MEM:4342.8M
[03/22 16:00:00   6397s] nrCritNet: 1.98% ( 830 / 41849 ) cutoffSlk: -1207.4ps stdDelay: 14.5ps
[03/22 16:00:00   6397s] incrNP running in 8 threads.
[03/22 16:00:00   6397s] OPERPROF:     Starting npMain at level 3, MEM:4342.8M
[03/22 16:00:00   6397s] incrNP th 1.000, 0.100
[03/22 16:00:00   6397s] limitMaxMove -1, priorityInstMaxMove 7
[03/22 16:00:00   6397s] SP #FI/SF FL/PI 123/0 29628/10270
[03/22 16:00:00   6397s] OPERPROF:       Starting npPlace at level 4, MEM:4438.8M
[03/22 16:00:01   6398s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/22 16:00:01   6398s] No instances found in the vector
[03/22 16:00:01   6398s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4454.8M, DRC: 0)
[03/22 16:00:01   6398s] 0 (out of 0) MH cells were successfully legalized.
[03/22 16:00:04   6406s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/22 16:00:04   6406s] No instances found in the vector
[03/22 16:00:04   6406s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4655.8M, DRC: 0)
[03/22 16:00:04   6406s] 0 (out of 0) MH cells were successfully legalized.
[03/22 16:00:08   6420s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/22 16:00:08   6420s] No instances found in the vector
[03/22 16:00:08   6420s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4661.5M, DRC: 0)
[03/22 16:00:08   6420s] 0 (out of 0) MH cells were successfully legalized.
[03/22 16:00:10   6428s] OPERPROF:       Finished npPlace at level 4, CPU:30.660, REAL:10.040, MEM:4541.7M
[03/22 16:00:11   6428s] OPERPROF:     Finished npMain at level 3, CPU:31.600, REAL:10.791, MEM:4413.6M
[03/22 16:00:11   6428s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4413.6M
[03/22 16:00:11   6428s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.041, MEM:4413.6M
[03/22 16:00:11   6428s] default core: bins with density > 0.750 = 99.32 % ( 1017 / 1024 )
[03/22 16:00:11   6428s] Density distribution unevenness ratio = 2.656%
[03/22 16:00:11   6428s] RPlace postIncrNP: Density = 1.011111 -> 1.185556.
[03/22 16:00:11   6428s] RPlace postIncrNP Info: Density distribution changes:
[03/22 16:00:11   6428s] [1.10+      ] :	 0 (0.00%) -> 41 (4.00%)
[03/22 16:00:11   6428s] [1.05 - 1.10] :	 0 (0.00%) -> 103 (10.06%)
[03/22 16:00:11   6428s] [1.00 - 1.05] :	 1 (0.10%) -> 260 (25.39%)
[03/22 16:00:11   6428s] [0.95 - 1.00] :	 889 (86.82%) -> 318 (31.05%)
[03/22 16:00:11   6428s] [0.90 - 0.95] :	 103 (10.06%) -> 186 (18.16%)
[03/22 16:00:11   6428s] [0.85 - 0.90] :	 22 (2.15%) -> 84 (8.20%)
[03/22 16:00:11   6428s] [0.80 - 0.85] :	 6 (0.59%) -> 21 (2.05%)
[03/22 16:00:11   6428s] [CPU] RefinePlace/IncrNP (cpu=0:00:32.0, real=0:00:12.0, mem=4413.6MB) @(1:46:37 - 1:47:09).
[03/22 16:00:11   6428s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:32.040, REAL:11.236, MEM:4413.6M
[03/22 16:00:11   6429s] Move report: incrNP moves 75190 insts, mean move: 3.84 um, max move: 23.00 um
[03/22 16:00:11   6429s] 	Max move on inst (normalizer_inst/U176): (522.00, 278.20) --> (502.60, 274.60)
[03/22 16:00:11   6429s] Move report: Timing Driven Placement moves 75190 insts, mean move: 3.84 um, max move: 23.00 um
[03/22 16:00:11   6429s] 	Max move on inst (normalizer_inst/U176): (522.00, 278.20) --> (502.60, 274.60)
[03/22 16:00:11   6429s] 	Runtime: CPU: 0:00:32.1 REAL: 0:00:12.0 MEM: 4413.6MB
[03/22 16:00:11   6429s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4413.6M
[03/22 16:00:11   6429s] Starting refinePlace ...
[03/22 16:00:11   6429s] ** Cut row section cpu time 0:00:00.0.
[03/22 16:00:11   6429s]    Spread Effort: high, standalone mode, useDDP on.
[03/22 16:00:13   6432s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.8, real=0:00:02.0, mem=4406.6MB) @(1:47:09 - 1:47:13).
[03/22 16:00:13   6432s] Move report: preRPlace moves 69836 insts, mean move: 3.93 um, max move: 106.60 um
[03/22 16:00:13   6432s] 	Max move on inst (FILLER__2_3503): (244.00, 258.40) --> (255.20, 353.80)
[03/22 16:00:13   6432s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: DCAP
[03/22 16:00:13   6432s] wireLenOptFixPriorityInst 10270 inst fixed
[03/22 16:00:13   6432s] tweakage running in 8 threads.
[03/22 16:00:13   6432s] Placement tweakage begins.
[03/22 16:00:14   6433s] wire length = 7.073e+05
[03/22 16:00:15   6436s] wire length = 6.741e+05
[03/22 16:00:15   6436s] Placement tweakage ends.
[03/22 16:00:15   6436s] Move report: tweak moves 16958 insts, mean move: 1.97 um, max move: 15.20 um
[03/22 16:00:15   6436s] 	Max move on inst (FILLER__6_825): (403.80, 298.00) --> (419.00, 298.00)
[03/22 16:00:15   6436s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.9, real=0:00:02.0, mem=4406.6MB) @(1:47:13 - 1:47:17).
[03/22 16:00:16   6437s] 
[03/22 16:00:16   6437s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 16:00:18   6440s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:00:18   6440s] [CPU] RefinePlace/Legalization (cpu=0:00:04.2, real=0:00:03.0, mem=4406.6MB) @(1:47:17 - 1:47:21).
[03/22 16:00:19   6440s] Move report: Detail placement moves 70024 insts, mean move: 4.07 um, max move: 106.60 um
[03/22 16:00:19   6440s] 	Max move on inst (FILLER__2_3503): (244.00, 258.40) --> (255.20, 353.80)
[03/22 16:00:19   6440s] 	Runtime: CPU: 0:00:12.0 REAL: 0:00:08.0 MEM: 4406.6MB
[03/22 16:00:19   6441s] Statistics of distance of Instance movement in refine placement:
[03/22 16:00:19   6441s]   maximum (X+Y) =        28.60 um
[03/22 16:00:19   6441s]   inst (normalizer_inst/FE_OFC2992_n6569) with max move: (330, 220.6) -> (315.8, 235)
[03/22 16:00:19   6441s]   mean    (X+Y) =         4.27 um
[03/22 16:00:19   6441s] Total instances flipped for legalization: 114
[03/22 16:00:19   6441s] Summary Report:
[03/22 16:00:19   6441s] Instances move: 39339 (out of 39898 movable)
[03/22 16:00:19   6441s] Instances flipped: 114
[03/22 16:00:19   6441s] Mean displacement: 4.27 um
[03/22 16:00:19   6441s] Max displacement: 28.60 um (Instance: normalizer_inst/FE_OFC2992_n6569) (330, 220.6) -> (315.8, 235)
[03/22 16:00:19   6441s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/22 16:00:19   6441s] Total instances moved : 39339
[03/22 16:00:19   6441s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:12.000, REAL:7.861, MEM:4406.6M
[03/22 16:00:19   6441s] Total net bbox length = 5.333e+05 (2.680e+05 2.653e+05) (ext = 2.706e+04)
[03/22 16:00:19   6441s] Runtime: CPU: 0:00:44.2 REAL: 0:00:20.0 MEM: 4406.6MB
[03/22 16:00:19   6441s] [CPU] RefinePlace/total (cpu=0:00:44.2, real=0:00:20.0, mem=4406.6MB) @(1:46:37 - 1:47:21).
[03/22 16:00:19   6441s] *** Finished refinePlace (1:47:21 mem=4406.6M) ***
[03/22 16:00:19   6441s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.26
[03/22 16:00:19   6441s] OPERPROF: Finished RefinePlace at level 1, CPU:44.250, REAL:19.311, MEM:4406.6M
[03/22 16:00:19   6441s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4406.6M
[03/22 16:00:19   6441s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.047, MEM:4406.6M
[03/22 16:00:19   6441s] Finished re-routing un-routed nets (0:00:00.3 4406.6M)
[03/22 16:00:19   6441s] 
[03/22 16:00:20   6445s] TotalInstCnt at stopUpdate before init: 40,021
[03/22 16:00:20   6445s] OPERPROF: Starting DPlace-Init at level 1, MEM:4406.6M
[03/22 16:00:20   6445s] z: 2, totalTracks: 1
[03/22 16:00:20   6445s] z: 4, totalTracks: 1
[03/22 16:00:20   6445s] z: 6, totalTracks: 1
[03/22 16:00:20   6445s] z: 8, totalTracks: 1
[03/22 16:00:20   6445s] #spOpts: N=65 mergeVia=F 
[03/22 16:00:20   6445s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4406.6M
[03/22 16:00:21   6445s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.152, MEM:4406.6M
[03/22 16:00:21   6445s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4406.6MB).
[03/22 16:00:21   6445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.291, MEM:4406.6M
[03/22 16:00:21   6445s] 
[03/22 16:00:21   6445s] Density : 0.9828
[03/22 16:00:21   6445s] Max route overflow : 0.0000
[03/22 16:00:21   6445s] 
[03/22 16:00:21   6445s] TotalInstCnt at stopUpdate after init: 40,021
[03/22 16:00:21   6446s] 
[03/22 16:00:21   6446s] *** Finish Physical Update (cpu=0:00:49.8 real=0:00:22.0 mem=4406.6M) ***
[03/22 16:00:21   6446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.14
[03/22 16:00:22   6446s] ** GigaOpt Optimizer WNS Slack -1.213 TNS Slack -36.129 Density 98.28
[03/22 16:00:22   6446s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.421| -8.044|
|reg2cgate |-0.210| -0.210|
|reg2reg   |-1.213|-27.875|
|HEPG      |-1.213|-28.085|
|All Paths |-1.213|-36.129|
+----------+------+-------+

[03/22 16:00:22   6446s] **** Begin NDR-Layer Usage Statistics ****
[03/22 16:00:22   6446s] Layer 3 has 129 constrained nets 
[03/22 16:00:22   6446s] Layer 7 has 276 constrained nets 
[03/22 16:00:22   6446s] **** End NDR-Layer Usage Statistics ****
[03/22 16:00:22   6446s] 
[03/22 16:00:22   6446s] *** Finish post-CTS Setup Fixing (cpu=0:01:43 real=0:00:37.0 mem=4406.6M) ***
[03/22 16:00:22   6446s] 
[03/22 16:00:22   6446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9874.8
[03/22 16:00:22   6447s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4195.7M
[03/22 16:00:22   6447s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.052, MEM:4197.2M
[03/22 16:00:22   6447s] TotalInstCnt at PhyDesignMc Destruction: 40,021
[03/22 16:00:22   6447s] (I,S,L,T): WC_VIEW: 105.339, 31.4532, 2.08591, 138.879
[03/22 16:00:22   6447s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.19
[03/22 16:00:22   6447s] *** SetupOpt [finish] : cpu/real = 0:01:53.4/0:00:47.4 (2.4), totSession cpu/real = 1:47:27.5/0:32:28.4 (3.3), mem = 4197.2M
[03/22 16:00:22   6447s] 
[03/22 16:00:22   6447s] =============================================================================================
[03/22 16:00:22   6447s]  Step TAT Report for TnsOpt #5
[03/22 16:00:22   6447s] =============================================================================================
[03/22 16:00:22   6447s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:00:22   6447s] ---------------------------------------------------------------------------------------------
[03/22 16:00:22   6447s] [ RefinePlace            ]      1   0:00:21.5  (  45.3 % )     0:00:22.2 /  0:00:49.8    2.2
[03/22 16:00:22   6447s] [ SlackTraversorInit     ]      2   0:00:00.9  (   1.8 % )     0:00:00.9 /  0:00:01.3    1.5
[03/22 16:00:22   6447s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   2.3 % )     0:00:01.1 /  0:00:01.1    1.0
[03/22 16:00:22   6447s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:00:22   6447s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.7    1.1
[03/22 16:00:22   6447s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:01.2 /  0:00:01.3    1.0
[03/22 16:00:22   6447s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:00:22   6447s] [ TransformInit          ]      1   0:00:07.4  (  15.7 % )     0:00:07.4 /  0:00:07.4    1.0
[03/22 16:00:22   6447s] [ OptSingleIteration     ]     79   0:00:00.6  (   1.4 % )     0:00:12.0 /  0:00:48.4    4.1
[03/22 16:00:22   6447s] [ OptGetWeight           ]     79   0:00:01.0  (   2.2 % )     0:00:01.0 /  0:00:01.0    1.0
[03/22 16:00:22   6447s] [ OptEval                ]     79   0:00:07.0  (  14.7 % )     0:00:07.0 /  0:00:39.6    5.7
[03/22 16:00:22   6447s] [ OptCommit              ]     79   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[03/22 16:00:22   6447s] [ IncrTimingUpdate       ]     61   0:00:00.8  (   1.6 % )     0:00:00.8 /  0:00:01.7    2.2
[03/22 16:00:22   6447s] [ PostCommitDelayUpdate  ]     80   0:00:00.4  (   0.9 % )     0:00:00.8 /  0:00:02.9    3.5
[03/22 16:00:22   6447s] [ IncrDelayCalc          ]    123   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:02.4    5.7
[03/22 16:00:22   6447s] [ SetupOptGetWorkingSet  ]    170   0:00:02.0  (   4.2 % )     0:00:02.0 /  0:00:04.3    2.1
[03/22 16:00:22   6447s] [ SetupOptGetActiveNode  ]    170   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:00:22   6447s] [ SetupOptSlackGraph     ]     79   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:01.4    3.9
[03/22 16:00:22   6447s] [ MISC                   ]          0:00:03.1  (   6.5 % )     0:00:03.1 /  0:00:04.5    1.4
[03/22 16:00:22   6447s] ---------------------------------------------------------------------------------------------
[03/22 16:00:22   6447s]  TnsOpt #5 TOTAL                    0:00:47.4  ( 100.0 % )     0:00:47.4 /  0:01:53.4    2.4
[03/22 16:00:22   6447s] ---------------------------------------------------------------------------------------------
[03/22 16:00:22   6447s] 
[03/22 16:00:22   6447s] End: GigaOpt Optimization in TNS mode
[03/22 16:00:23   6447s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/22 16:00:23   6448s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:00:23   6448s] Info: 129 clock nets excluded from IPO operation.
[03/22 16:00:23   6448s] ### Creating LA Mngr. totSessionCpu=1:47:28 mem=3794.2M
[03/22 16:00:23   6448s] ### Creating LA Mngr, finished. totSessionCpu=1:47:28 mem=3794.2M
[03/22 16:00:23   6448s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 16:00:23   6448s] ### Creating PhyDesignMc. totSessionCpu=1:47:28 mem=4002.2M
[03/22 16:00:23   6448s] OPERPROF: Starting DPlace-Init at level 1, MEM:4002.2M
[03/22 16:00:23   6448s] z: 2, totalTracks: 1
[03/22 16:00:23   6448s] z: 4, totalTracks: 1
[03/22 16:00:23   6448s] z: 6, totalTracks: 1
[03/22 16:00:23   6448s] z: 8, totalTracks: 1
[03/22 16:00:23   6448s] #spOpts: N=65 mergeVia=F 
[03/22 16:00:23   6448s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4002.2M
[03/22 16:00:23   6448s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.118, MEM:4002.2M
[03/22 16:00:23   6448s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4002.2MB).
[03/22 16:00:23   6448s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.225, MEM:4002.2M
[03/22 16:00:23   6448s] TotalInstCnt at PhyDesignMc Initialization: 40,021
[03/22 16:00:23   6448s] ### Creating PhyDesignMc, finished. totSessionCpu=1:47:29 mem=4002.2M
[03/22 16:00:23   6448s] Begin: Area Reclaim Optimization
[03/22 16:00:23   6448s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:47:28.8/0:32:29.6 (3.3), mem = 4002.2M
[03/22 16:00:23   6448s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.20
[03/22 16:00:24   6449s] (I,S,L,T): WC_VIEW: 105.339, 31.4532, 2.08591, 138.879
[03/22 16:00:24   6449s] ### Creating RouteCongInterface, started
[03/22 16:00:24   6449s] 
[03/22 16:00:24   6449s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/22 16:00:24   6449s] 
[03/22 16:00:24   6449s] #optDebug: {0, 1.200}
[03/22 16:00:24   6449s] ### Creating RouteCongInterface, finished
[03/22 16:00:24   6449s] ### Creating LA Mngr. totSessionCpu=1:47:30 mem=4002.2M
[03/22 16:00:24   6449s] ### Creating LA Mngr, finished. totSessionCpu=1:47:30 mem=4002.2M
[03/22 16:00:24   6449s] Usable buffer cells for single buffer setup transform:
[03/22 16:00:24   6449s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/22 16:00:24   6449s] Number of usable buffer cells above: 18
[03/22 16:00:25   6450s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4002.2M
[03/22 16:00:25   6450s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4002.2M
[03/22 16:00:26   6451s] Reclaim Optimization WNS Slack -1.213  TNS Slack -36.129 Density 98.28
[03/22 16:00:26   6451s] +----------+---------+--------+--------+------------+--------+
[03/22 16:00:26   6451s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 16:00:26   6451s] +----------+---------+--------+--------+------------+--------+
[03/22 16:00:26   6451s] |    98.28%|        -|  -1.213| -36.129|   0:00:00.0| 4002.2M|
[03/22 16:00:30   6464s] |    98.25%|      139|  -1.208| -36.009|   0:00:04.0| 4307.4M|
[03/22 16:00:30   6466s] |    98.25%|        1|  -1.208| -36.009|   0:00:00.0| 4307.4M|
[03/22 16:00:30   6466s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 16:00:35   6477s] |    98.25%|      223|  -1.186| -35.371|   0:00:05.0| 4307.4M|
[03/22 16:00:37   6482s] |    98.22%|       50|  -1.179| -35.246|   0:00:02.0| 4307.4M|
[03/22 16:00:49   6518s] |    97.80%|     1450|  -1.156| -35.244|   0:00:12.0| 4309.4M|
[03/22 16:00:50   6520s] |    97.79%|       46|  -1.156| -35.228|   0:00:01.0| 4309.4M|
[03/22 16:00:51   6521s] |    97.79%|        1|  -1.156| -35.228|   0:00:01.0| 4309.4M|
[03/22 16:00:51   6522s] |    97.79%|        0|  -1.156| -35.228|   0:00:00.0| 4309.4M|
[03/22 16:00:51   6522s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 16:00:51   6522s] |    97.79%|        2|  -1.156| -35.227|   0:00:00.0| 4309.4M|
[03/22 16:00:51   6522s] +----------+---------+--------+--------+------------+--------+
[03/22 16:00:51   6522s] Reclaim Optimization End WNS Slack -1.156  TNS Slack -35.227 Density 97.79
[03/22 16:00:51   6522s] 
[03/22 16:00:51   6522s] ** Summary: Restruct = 140 Buffer Deletion = 37 Declone = 15 Resize = 1213 **
[03/22 16:00:51   6522s] --------------------------------------------------------------
[03/22 16:00:51   6522s] |                                   | Total     | Sequential |
[03/22 16:00:51   6522s] --------------------------------------------------------------
[03/22 16:00:51   6522s] | Num insts resized                 |    1192  |       4    |
[03/22 16:00:51   6522s] | Num insts undone                  |     283  |       0    |
[03/22 16:00:51   6522s] | Num insts Downsized               |    1192  |       4    |
[03/22 16:00:51   6522s] | Num insts Samesized               |       0  |       0    |
[03/22 16:00:51   6522s] | Num insts Upsized                 |       0  |       0    |
[03/22 16:00:51   6522s] | Num multiple commits+uncommits    |      23  |       -    |
[03/22 16:00:51   6522s] --------------------------------------------------------------
[03/22 16:00:52   6522s] **** Begin NDR-Layer Usage Statistics ****
[03/22 16:00:52   6522s] Layer 3 has 129 constrained nets 
[03/22 16:00:52   6522s] Layer 7 has 51 constrained nets 
[03/22 16:00:52   6522s] **** End NDR-Layer Usage Statistics ****
[03/22 16:00:52   6522s] End: Core Area Reclaim Optimization (cpu = 0:01:14) (real = 0:00:29.0) **
[03/22 16:00:52   6523s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4309.4M
[03/22 16:00:52   6523s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.046, MEM:4309.4M
[03/22 16:00:52   6523s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4309.4M
[03/22 16:00:52   6523s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4309.4M
[03/22 16:00:52   6523s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4309.4M
[03/22 16:00:52   6523s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.136, MEM:4309.4M
[03/22 16:00:52   6523s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4309.4M
[03/22 16:00:52   6523s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.002, MEM:4309.4M
[03/22 16:00:52   6523s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.228, MEM:4309.4M
[03/22 16:00:52   6523s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.230, MEM:4309.4M
[03/22 16:00:52   6523s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.27
[03/22 16:00:52   6523s] OPERPROF: Starting RefinePlace at level 1, MEM:4309.4M
[03/22 16:00:52   6523s] *** Starting refinePlace (1:48:44 mem=4309.4M) ***
[03/22 16:00:52   6523s] Total net bbox length = 5.332e+05 (2.684e+05 2.647e+05) (ext = 2.706e+04)
[03/22 16:00:52   6523s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:00:52   6523s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4309.4M
[03/22 16:00:52   6523s] Starting refinePlace ...
[03/22 16:00:52   6523s] 
[03/22 16:00:52   6523s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 16:00:54   6526s] Move report: legalization moves 421 insts, mean move: 4.38 um, max move: 50.40 um
[03/22 16:00:54   6526s] 	Max move on inst (FILLER__2_875): (189.00, 211.60) --> (189.00, 262.00)
[03/22 16:00:54   6526s] [CPU] RefinePlace/Legalization (cpu=0:00:02.9, real=0:00:02.0, mem=4336.9MB) @(1:48:44 - 1:48:47).
[03/22 16:00:54   6526s] Move report: Detail placement moves 421 insts, mean move: 4.38 um, max move: 50.40 um
[03/22 16:00:54   6526s] 	Max move on inst (FILLER__2_875): (189.00, 211.60) --> (189.00, 262.00)
[03/22 16:00:54   6526s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4336.9MB
[03/22 16:00:54   6526s] Statistics of distance of Instance movement in refine placement:
[03/22 16:00:54   6526s]   maximum (X+Y) =         8.20 um
[03/22 16:00:54   6526s]   inst (normalizer_inst/FE_OCPC3600_n2870) with max move: (338.8, 278.2) -> (330.6, 278.2)
[03/22 16:00:54   6526s]   mean    (X+Y) =         2.43 um
[03/22 16:00:54   6526s] Total instances flipped for legalization: 21
[03/22 16:00:54   6526s] Summary Report:
[03/22 16:00:54   6526s] Instances move: 189 (out of 39704 movable)
[03/22 16:00:54   6526s] Instances flipped: 21
[03/22 16:00:54   6526s] Mean displacement: 2.43 um
[03/22 16:00:54   6526s] Max displacement: 8.20 um (Instance: normalizer_inst/FE_OCPC3600_n2870) (338.8, 278.2) -> (330.6, 278.2)
[03/22 16:00:54   6526s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
[03/22 16:00:54   6526s] Total instances moved : 189
[03/22 16:00:54   6526s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.990, REAL:1.793, MEM:4336.9M
[03/22 16:00:54   6526s] Total net bbox length = 5.336e+05 (2.686e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:00:54   6526s] Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4336.9MB
[03/22 16:00:54   6526s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:02.0, mem=4336.9MB) @(1:48:44 - 1:48:47).
[03/22 16:00:54   6526s] *** Finished refinePlace (1:48:47 mem=4336.9M) ***
[03/22 16:00:54   6526s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.27
[03/22 16:00:54   6526s] OPERPROF: Finished RefinePlace at level 1, CPU:3.180, REAL:1.970, MEM:4336.9M
[03/22 16:00:54   6526s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4336.9M
[03/22 16:00:54   6527s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.046, MEM:4336.9M
[03/22 16:00:54   6527s] Finished re-routing un-routed nets (0:00:00.0 4336.9M)
[03/22 16:00:54   6527s] 
[03/22 16:00:54   6527s] TotalInstCnt at stopUpdate before init: 39,827
[03/22 16:00:54   6527s] OPERPROF: Starting DPlace-Init at level 1, MEM:4336.9M
[03/22 16:00:54   6527s] z: 2, totalTracks: 1
[03/22 16:00:54   6527s] z: 4, totalTracks: 1
[03/22 16:00:54   6527s] z: 6, totalTracks: 1
[03/22 16:00:54   6527s] z: 8, totalTracks: 1
[03/22 16:00:54   6527s] #spOpts: N=65 mergeVia=F 
[03/22 16:00:54   6527s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4336.9M
[03/22 16:00:54   6527s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.136, MEM:4336.9M
[03/22 16:00:54   6527s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4336.9M
[03/22 16:00:54   6527s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.003, MEM:4336.9M
[03/22 16:00:54   6527s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4336.9MB).
[03/22 16:00:54   6527s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.234, MEM:4336.9M
[03/22 16:00:55   6527s] 
[03/22 16:00:55   6527s] Density : 0.9779
[03/22 16:00:55   6527s] Max route overflow : 0.0000
[03/22 16:00:55   6527s] 
[03/22 16:00:55   6527s] TotalInstCnt at stopUpdate after init: 39,827
[03/22 16:00:55   6527s] 
[03/22 16:00:55   6527s] *** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4336.9M) ***
[03/22 16:00:55   6528s] (I,S,L,T): WC_VIEW: 104.828, 30.72, 2.0665, 137.615
[03/22 16:00:55   6528s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.20
[03/22 16:00:55   6528s] *** AreaOpt [finish] : cpu/real = 0:01:19.4/0:00:31.8 (2.5), totSession cpu/real = 1:48:48.2/0:33:01.4 (3.3), mem = 4336.9M
[03/22 16:00:55   6528s] 
[03/22 16:00:55   6528s] =============================================================================================
[03/22 16:00:55   6528s]  Step TAT Report for AreaOpt #10
[03/22 16:00:55   6528s] =============================================================================================
[03/22 16:00:55   6528s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:00:55   6528s] ---------------------------------------------------------------------------------------------
[03/22 16:00:55   6528s] [ RefinePlace            ]      1   0:00:03.4  (  10.6 % )     0:00:03.4 /  0:00:05.0    1.5
[03/22 16:00:55   6528s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.4    1.2
[03/22 16:00:55   6528s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:00:55   6528s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.2
[03/22 16:00:55   6528s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:00:55   6528s] [ OptSingleIteration     ]      9   0:00:01.0  (   3.2 % )     0:00:24.1 /  0:01:10.1    2.9
[03/22 16:00:55   6528s] [ OptGetWeight           ]   1291   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.6
[03/22 16:00:55   6528s] [ OptEval                ]   1291   0:00:04.7  (  14.7 % )     0:00:04.7 /  0:00:23.1    4.9
[03/22 16:00:55   6528s] [ OptCommit              ]   1291   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.4    0.8
[03/22 16:00:55   6528s] [ IncrTimingUpdate       ]    384   0:00:15.4  (  48.4 % )     0:00:15.4 /  0:00:39.0    2.5
[03/22 16:00:55   6528s] [ PostCommitDelayUpdate  ]   1380   0:00:01.1  (   3.5 % )     0:00:02.4 /  0:00:06.4    2.6
[03/22 16:00:55   6528s] [ IncrDelayCalc          ]   1322   0:00:01.3  (   4.1 % )     0:00:01.3 /  0:00:05.4    4.1
[03/22 16:00:55   6528s] [ MISC                   ]          0:00:03.8  (  12.0 % )     0:00:03.8 /  0:00:03.7    1.0
[03/22 16:00:55   6528s] ---------------------------------------------------------------------------------------------
[03/22 16:00:55   6528s]  AreaOpt #10 TOTAL                  0:00:31.8  ( 100.0 % )     0:00:31.8 /  0:01:19.4    2.5
[03/22 16:00:55   6528s] ---------------------------------------------------------------------------------------------
[03/22 16:00:55   6528s] 
[03/22 16:00:55   6528s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4127.4M
[03/22 16:00:55   6528s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.054, MEM:4128.9M
[03/22 16:00:55   6528s] TotalInstCnt at PhyDesignMc Destruction: 39,827
[03/22 16:00:55   6528s] End: Area Reclaim Optimization (cpu=0:01:20, real=0:00:32, mem=3796.93M, totSessionCpu=1:48:48).
[03/22 16:00:56   6529s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3796.9M
[03/22 16:00:56   6529s] All LLGs are deleted
[03/22 16:00:56   6529s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3796.9M
[03/22 16:00:56   6529s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.006, MEM:3793.3M
[03/22 16:00:56   6529s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.006, MEM:3793.3M
[03/22 16:00:56   6529s] ### Creating LA Mngr. totSessionCpu=1:48:49 mem=3793.3M
[03/22 16:00:56   6529s] ### Creating LA Mngr, finished. totSessionCpu=1:48:49 mem=3793.3M
[03/22 16:00:56   6529s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3793.26 MB )
[03/22 16:00:56   6529s] (I)       Started Loading and Dumping File ( Curr Mem: 3793.26 MB )
[03/22 16:00:56   6529s] (I)       Reading DB...
[03/22 16:00:56   6529s] (I)       Read data from FE... (mem=3793.3M)
[03/22 16:00:56   6529s] (I)       Read nodes and places... (mem=3793.3M)
[03/22 16:00:56   6529s] (I)       Done Read nodes and places (cpu=0.120s, mem=3825.1M)
[03/22 16:00:56   6529s] (I)       Read nets... (mem=3825.1M)
[03/22 16:00:56   6529s] (I)       Done Read nets (cpu=0.150s, mem=3833.1M)
[03/22 16:00:56   6529s] (I)       Done Read data from FE (cpu=0.270s, mem=3833.1M)
[03/22 16:00:56   6529s] (I)       before initializing RouteDB syMemory usage = 3833.1 MB
[03/22 16:00:56   6529s] (I)       Honor MSV route constraint: false
[03/22 16:00:56   6529s] (I)       Maximum routing layer  : 127
[03/22 16:00:56   6529s] (I)       Minimum routing layer  : 2
[03/22 16:00:56   6529s] (I)       Supply scale factor H  : 1.00
[03/22 16:00:56   6529s] (I)       Supply scale factor V  : 1.00
[03/22 16:00:56   6529s] (I)       Tracks used by clock wire: 0
[03/22 16:00:56   6529s] (I)       Reverse direction      : 
[03/22 16:00:56   6529s] (I)       Honor partition pin guides: true
[03/22 16:00:56   6529s] (I)       Route selected nets only: false
[03/22 16:00:56   6529s] (I)       Route secondary PG pins: false
[03/22 16:00:56   6529s] (I)       Second PG max fanout   : 2147483647
[03/22 16:00:56   6529s] (I)       Number threads         : 8
[03/22 16:00:56   6529s] (I)       Apply function for special wires: true
[03/22 16:00:56   6529s] (I)       Layer by layer blockage reading: true
[03/22 16:00:56   6529s] (I)       Offset calculation fix : true
[03/22 16:00:56   6529s] (I)       Route stripe layer range: 
[03/22 16:00:56   6529s] (I)       Honor partition fences : 
[03/22 16:00:56   6529s] (I)       Honor partition pin    : 
[03/22 16:00:56   6529s] (I)       Honor partition fences with feedthrough: 
[03/22 16:00:56   6529s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 16:00:56   6529s] (I)       Use row-based GCell size
[03/22 16:00:56   6529s] (I)       Use row-based GCell align
[03/22 16:00:56   6529s] (I)       GCell unit size   : 3600
[03/22 16:00:56   6529s] (I)       GCell multiplier  : 1
[03/22 16:00:56   6529s] (I)       GCell row height  : 3600
[03/22 16:00:56   6529s] (I)       Actual row height : 3600
[03/22 16:00:56   6529s] (I)       GCell align ref   : 20000 20000
[03/22 16:00:56   6529s] [NR-eGR] Track table information for default rule: 
[03/22 16:00:56   6529s] [NR-eGR] M1 has no routable track
[03/22 16:00:56   6529s] [NR-eGR] M2 has single uniform track structure
[03/22 16:00:56   6529s] [NR-eGR] M3 has single uniform track structure
[03/22 16:00:56   6529s] [NR-eGR] M4 has single uniform track structure
[03/22 16:00:56   6529s] [NR-eGR] M5 has single uniform track structure
[03/22 16:00:56   6529s] [NR-eGR] M6 has single uniform track structure
[03/22 16:00:56   6529s] [NR-eGR] M7 has single uniform track structure
[03/22 16:00:56   6529s] [NR-eGR] M8 has single uniform track structure
[03/22 16:00:56   6529s] (I)       ===========================================================================
[03/22 16:00:56   6529s] (I)       == Report All Rule Vias ==
[03/22 16:00:56   6529s] (I)       ===========================================================================
[03/22 16:00:56   6529s] (I)        Via Rule : (Default)
[03/22 16:00:56   6529s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 16:00:56   6529s] (I)       ---------------------------------------------------------------------------
[03/22 16:00:56   6529s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/22 16:00:56   6529s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 16:00:56   6529s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 16:00:56   6529s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 16:00:56   6529s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/22 16:00:56   6529s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/22 16:00:56   6529s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/22 16:00:56   6529s] (I)        8    0 : ---                         0 : ---                      
[03/22 16:00:56   6529s] (I)       ===========================================================================
[03/22 16:00:56   6529s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3833.13 MB )
[03/22 16:00:56   6529s] [NR-eGR] Read 32480 PG shapes
[03/22 16:00:56   6529s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3833.13 MB )
[03/22 16:00:56   6529s] [NR-eGR] #Routing Blockages  : 0
[03/22 16:00:56   6529s] [NR-eGR] #Instance Blockages : 0
[03/22 16:00:56   6529s] [NR-eGR] #PG Blockages       : 32480
[03/22 16:00:56   6529s] [NR-eGR] #Bump Blockages     : 0
[03/22 16:00:56   6529s] [NR-eGR] #Boundary Blockages : 0
[03/22 16:00:56   6529s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 16:00:56   6529s] [NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32356
[03/22 16:00:56   6529s] (I)       readDataFromPlaceDB
[03/22 16:00:56   6529s] (I)       Read net information..
[03/22 16:00:56   6529s] [NR-eGR] Read numTotalNets=41655  numIgnoredNets=125
[03/22 16:00:56   6529s] (I)       Read testcase time = 0.020 seconds
[03/22 16:00:56   6529s] 
[03/22 16:00:56   6529s] (I)       early_global_route_priority property id does not exist.
[03/22 16:00:56   6529s] (I)       Start initializing grid graph
[03/22 16:00:56   6529s] (I)       End initializing grid graph
[03/22 16:00:56   6529s] (I)       Model blockages into capacity
[03/22 16:00:56   6529s] (I)       Read Num Blocks=32480  Num Prerouted Wires=32356  Num CS=0
[03/22 16:00:56   6529s] (I)       Started Modeling ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Started Modeling Layer 1 ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Started Modeling Layer 2 ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 11269
[03/22 16:00:56   6529s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Started Modeling Layer 3 ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 17186
[03/22 16:00:56   6529s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Started Modeling Layer 4 ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 3461
[03/22 16:00:56   6529s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Started Modeling Layer 5 ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 385
[03/22 16:00:56   6529s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Started Modeling Layer 6 ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 55
[03/22 16:00:56   6529s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Started Modeling Layer 7 ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 16:00:56   6529s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Started Modeling Layer 8 ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 16:00:56   6529s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       -- layer congestion ratio --
[03/22 16:00:56   6529s] (I)       Layer 1 : 0.100000
[03/22 16:00:56   6529s] (I)       Layer 2 : 0.700000
[03/22 16:00:56   6529s] (I)       Layer 3 : 0.700000
[03/22 16:00:56   6529s] (I)       Layer 4 : 0.700000
[03/22 16:00:56   6529s] (I)       Layer 5 : 0.700000
[03/22 16:00:56   6529s] (I)       Layer 6 : 0.700000
[03/22 16:00:56   6529s] (I)       Layer 7 : 0.700000
[03/22 16:00:56   6529s] (I)       Layer 8 : 0.700000
[03/22 16:00:56   6529s] (I)       ----------------------------
[03/22 16:00:56   6529s] (I)       Number of ignored nets = 125
[03/22 16:00:56   6529s] (I)       Number of fixed nets = 125.  Ignored: Yes
[03/22 16:00:56   6529s] (I)       Number of clock nets = 129.  Ignored: No
[03/22 16:00:56   6529s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 16:00:56   6529s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 16:00:56   6529s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 16:00:56   6529s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 16:00:56   6529s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 16:00:56   6529s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 16:00:56   6529s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 16:00:56   6529s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[03/22 16:00:56   6529s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3842.3 MB
[03/22 16:00:56   6529s] (I)       Ndr track 0 does not exist
[03/22 16:00:56   6529s] (I)       Ndr track 0 does not exist
[03/22 16:00:56   6529s] (I)       Layer1  viaCost=300.00
[03/22 16:00:56   6529s] (I)       Layer2  viaCost=100.00
[03/22 16:00:56   6529s] (I)       Layer3  viaCost=100.00
[03/22 16:00:56   6529s] (I)       Layer4  viaCost=100.00
[03/22 16:00:56   6529s] (I)       Layer5  viaCost=100.00
[03/22 16:00:56   6529s] (I)       Layer6  viaCost=200.00
[03/22 16:00:56   6529s] (I)       Layer7  viaCost=100.00
[03/22 16:00:56   6529s] (I)       ---------------------Grid Graph Info--------------------
[03/22 16:00:56   6529s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 16:00:56   6529s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 16:00:56   6529s] (I)       Site width          :   400  (dbu)
[03/22 16:00:56   6529s] (I)       Row height          :  3600  (dbu)
[03/22 16:00:56   6529s] (I)       GCell row height    :  3600  (dbu)
[03/22 16:00:56   6529s] (I)       GCell width         :  3600  (dbu)
[03/22 16:00:56   6529s] (I)       GCell height        :  3600  (dbu)
[03/22 16:00:56   6529s] (I)       Grid                :   325   324     8
[03/22 16:00:56   6529s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 16:00:56   6529s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 16:00:56   6529s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 16:00:56   6529s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 16:00:56   6529s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 16:00:56   6529s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 16:00:56   6529s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 16:00:56   6529s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 16:00:56   6529s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 16:00:56   6529s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 16:00:56   6529s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 16:00:56   6529s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 16:00:56   6529s] (I)       --------------------------------------------------------
[03/22 16:00:56   6529s] 
[03/22 16:00:56   6529s] [NR-eGR] ============ Routing rule table ============
[03/22 16:00:56   6529s] [NR-eGR] Rule id: 0  Nets: 41526 
[03/22 16:00:56   6529s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 16:00:56   6529s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 16:00:56   6529s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 16:00:56   6529s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 16:00:56   6529s] [NR-eGR] Rule id: 1  Nets: 4 
[03/22 16:00:56   6529s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/22 16:00:56   6529s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/22 16:00:56   6529s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/22 16:00:56   6529s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 16:00:56   6529s] [NR-eGR] ========================================
[03/22 16:00:56   6529s] [NR-eGR] 
[03/22 16:00:56   6529s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 16:00:56   6529s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 16:00:56   6529s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 16:00:56   6529s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 16:00:56   6529s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 16:00:56   6529s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 16:00:56   6529s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 16:00:56   6529s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 16:00:56   6529s] (I)       After initializing earlyGlobalRoute syMemory usage = 3842.3 MB
[03/22 16:00:56   6529s] (I)       Finished Loading and Dumping File ( CPU: 0.47 sec, Real: 0.64 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Started Global Routing ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       ============= Initialization =============
[03/22 16:00:56   6529s] (I)       totalPins=129819  totalGlobalPin=120917 (93.14%)
[03/22 16:00:56   6529s] (I)       Started Build MST ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Generate topology with 8 threads
[03/22 16:00:56   6529s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       total 2D Cap : 473445 = (236925 H, 236520 V)
[03/22 16:00:56   6529s] [NR-eGR] Layer group 1: route 51 net(s) in layer range [7, 8]
[03/22 16:00:56   6529s] (I)       ============  Phase 1a Route ============
[03/22 16:00:56   6529s] (I)       Started Phase 1a ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Usage: 3136 = (1240 H, 1896 V) = (0.52% H, 0.80% V) = (2.232e+03um H, 3.413e+03um V)
[03/22 16:00:56   6529s] (I)       
[03/22 16:00:56   6529s] (I)       ============  Phase 1b Route ============
[03/22 16:00:56   6529s] (I)       Usage: 3136 = (1240 H, 1896 V) = (0.52% H, 0.80% V) = (2.232e+03um H, 3.413e+03um V)
[03/22 16:00:56   6529s] (I)       
[03/22 16:00:56   6529s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.644800e+03um
[03/22 16:00:56   6529s] (I)       ============  Phase 1c Route ============
[03/22 16:00:56   6529s] (I)       Usage: 3136 = (1240 H, 1896 V) = (0.52% H, 0.80% V) = (2.232e+03um H, 3.413e+03um V)
[03/22 16:00:56   6529s] (I)       
[03/22 16:00:56   6529s] (I)       ============  Phase 1d Route ============
[03/22 16:00:56   6529s] (I)       Usage: 3136 = (1240 H, 1896 V) = (0.52% H, 0.80% V) = (2.232e+03um H, 3.413e+03um V)
[03/22 16:00:56   6529s] (I)       
[03/22 16:00:56   6529s] (I)       ============  Phase 1e Route ============
[03/22 16:00:56   6529s] (I)       Started Phase 1e ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Usage: 3136 = (1240 H, 1896 V) = (0.52% H, 0.80% V) = (2.232e+03um H, 3.413e+03um V)
[03/22 16:00:56   6529s] (I)       
[03/22 16:00:56   6529s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.644800e+03um
[03/22 16:00:56   6529s] [NR-eGR] 
[03/22 16:00:56   6529s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Running layer assignment with 8 threads
[03/22 16:00:56   6529s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Started Build MST ( Curr Mem: 3842.33 MB )
[03/22 16:00:56   6529s] (I)       Generate topology with 8 threads
[03/22 16:00:57   6529s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:57   6529s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 16:00:57   6529s] [NR-eGR] Layer group 2: route 41479 net(s) in layer range [2, 8]
[03/22 16:00:57   6529s] (I)       ============  Phase 1a Route ============
[03/22 16:00:57   6529s] (I)       Started Phase 1a ( Curr Mem: 3842.33 MB )
[03/22 16:00:57   6529s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:57   6529s] (I)       Usage: 333101 = (167937 H, 165164 V) = (8.03% H, 5.90% V) = (3.023e+05um H, 2.973e+05um V)
[03/22 16:00:57   6529s] (I)       
[03/22 16:00:57   6529s] (I)       ============  Phase 1b Route ============
[03/22 16:00:57   6529s] (I)       Usage: 333101 = (167937 H, 165164 V) = (8.03% H, 5.90% V) = (3.023e+05um H, 2.973e+05um V)
[03/22 16:00:57   6529s] (I)       
[03/22 16:00:57   6529s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.995818e+05um
[03/22 16:00:57   6529s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/22 16:00:57   6529s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 16:00:57   6529s] (I)       ============  Phase 1c Route ============
[03/22 16:00:57   6529s] (I)       Usage: 333101 = (167937 H, 165164 V) = (8.03% H, 5.90% V) = (3.023e+05um H, 2.973e+05um V)
[03/22 16:00:57   6529s] (I)       
[03/22 16:00:57   6529s] (I)       ============  Phase 1d Route ============
[03/22 16:00:57   6529s] (I)       Usage: 333101 = (167937 H, 165164 V) = (8.03% H, 5.90% V) = (3.023e+05um H, 2.973e+05um V)
[03/22 16:00:57   6529s] (I)       
[03/22 16:00:57   6529s] (I)       ============  Phase 1e Route ============
[03/22 16:00:57   6529s] (I)       Started Phase 1e ( Curr Mem: 3842.33 MB )
[03/22 16:00:57   6529s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:57   6529s] (I)       Usage: 333101 = (167937 H, 165164 V) = (8.03% H, 5.90% V) = (3.023e+05um H, 2.973e+05um V)
[03/22 16:00:57   6529s] (I)       
[03/22 16:00:57   6529s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.995818e+05um
[03/22 16:00:57   6529s] [NR-eGR] 
[03/22 16:00:57   6529s] (I)       Current Phase 1l[Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:57   6529s] (I)       Running layer assignment with 8 threads
[03/22 16:00:57   6530s] (I)       Finished Phase 1l ( CPU: 0.57 sec, Real: 0.16 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:57   6530s] (I)       ============  Phase 1l Route ============
[03/22 16:00:57   6530s] (I)       
[03/22 16:00:57   6530s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 16:00:57   6530s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/22 16:00:57   6530s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/22 16:00:57   6530s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[03/22 16:00:57   6530s] [NR-eGR] --------------------------------------------------------------------------------
[03/22 16:00:57   6530s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:00:57   6530s] [NR-eGR]      M2  (2)       192( 0.19%)        25( 0.02%)         2( 0.00%)   ( 0.21%) 
[03/22 16:00:57   6530s] [NR-eGR]      M3  (3)        11( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/22 16:00:57   6530s] [NR-eGR]      M4  (4)       159( 0.17%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[03/22 16:00:57   6530s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:00:57   6530s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:00:57   6530s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:00:57   6530s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:00:57   6530s] [NR-eGR] --------------------------------------------------------------------------------
[03/22 16:00:57   6530s] [NR-eGR] Total              362( 0.05%)        26( 0.00%)         2( 0.00%)   ( 0.05%) 
[03/22 16:00:57   6530s] [NR-eGR] 
[03/22 16:00:57   6530s] (I)       Finished Global Routing ( CPU: 0.86 sec, Real: 0.46 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:57   6530s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 16:00:57   6530s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 16:00:57   6530s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 16:00:57   6530s] (I)       ============= track Assignment ============
[03/22 16:00:57   6530s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3842.33 MB )
[03/22 16:00:57   6530s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:57   6530s] (I)       Started Greedy Track Assignment ( Curr Mem: 3842.33 MB )
[03/22 16:00:57   6530s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 16:00:57   6530s] (I)       Running track assignment with 8 threads
[03/22 16:00:57   6530s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:57   6530s] (I)       Run Multi-thread track assignment
[03/22 16:00:57   6531s] (I)       Finished Greedy Track Assignment ( CPU: 0.75 sec, Real: 0.12 sec, Curr Mem: 3842.33 MB )
[03/22 16:00:57   6531s] [NR-eGR] --------------------------------------------------------------------------
[03/22 16:00:57   6531s] [NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 140031
[03/22 16:00:57   6531s] [NR-eGR]     M2  (2V) length: 2.171852e+05um, number of vias: 193693
[03/22 16:00:57   6531s] [NR-eGR]     M3  (3H) length: 2.793739e+05um, number of vias: 22290
[03/22 16:00:57   6531s] [NR-eGR]     M4  (4V) length: 9.751728e+04um, number of vias: 5243
[03/22 16:00:57   6531s] [NR-eGR]     M5  (5H) length: 5.105080e+04um, number of vias: 1411
[03/22 16:00:57   6531s] [NR-eGR]     M6  (6V) length: 1.680781e+04um, number of vias: 356
[03/22 16:00:57   6531s] [NR-eGR]     M7  (7H) length: 2.373000e+03um, number of vias: 467
[03/22 16:00:57   6531s] [NR-eGR]     M8  (8V) length: 3.770745e+03um, number of vias: 0
[03/22 16:00:57   6531s] [NR-eGR] Total length: 6.680791e+05um, number of vias: 363491
[03/22 16:00:57   6531s] [NR-eGR] --------------------------------------------------------------------------
[03/22 16:00:57   6531s] [NR-eGR] Total eGR-routed clock nets wire length: 7.040000e+01um 
[03/22 16:00:57   6531s] [NR-eGR] --------------------------------------------------------------------------
[03/22 16:00:58   6532s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.95 sec, Real: 2.00 sec, Curr Mem: 3752.81 MB )
[03/22 16:00:58   6532s] Extraction called for design 'dualcore' of instances=76385 and nets=41793 using extraction engine 'preRoute' .
[03/22 16:00:58   6532s] PreRoute RC Extraction called for design dualcore.
[03/22 16:00:58   6532s] RC Extraction called in multi-corner(2) mode.
[03/22 16:00:58   6532s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 16:00:58   6532s] RCMode: PreRoute
[03/22 16:00:58   6532s]       RC Corner Indexes            0       1   
[03/22 16:00:58   6532s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 16:00:58   6532s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 16:00:58   6532s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 16:00:58   6532s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 16:00:58   6532s] Shrink Factor                : 1.00000
[03/22 16:00:58   6532s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 16:00:58   6532s] Using capacitance table file ...
[03/22 16:00:58   6532s] LayerId::1 widthSet size::4
[03/22 16:00:58   6532s] LayerId::2 widthSet size::4
[03/22 16:00:58   6532s] LayerId::3 widthSet size::4
[03/22 16:00:58   6532s] LayerId::4 widthSet size::4
[03/22 16:00:58   6532s] LayerId::5 widthSet size::4
[03/22 16:00:58   6532s] LayerId::6 widthSet size::4
[03/22 16:00:58   6532s] LayerId::7 widthSet size::4
[03/22 16:00:58   6532s] LayerId::8 widthSet size::4
[03/22 16:00:58   6532s] Updating RC grid for preRoute extraction ...
[03/22 16:00:58   6532s] Initializing multi-corner capacitance tables ... 
[03/22 16:00:58   6532s] Initializing multi-corner resistance tables ...
[03/22 16:00:58   6532s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.242609 ; uaWl: 0.991789 ; uaWlH: 0.231067 ; aWlH: 0.008167 ; Pmax: 0.828300 ; wcR: 0.636400 ; newSi: 0.089500 ; pMod: 82 ; 
[03/22 16:00:58   6532s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3741.812M)
[03/22 16:01:00   6533s] Compute RC Scale Done ...
[03/22 16:01:00   6533s] OPERPROF: Starting HotSpotCal at level 1, MEM:3741.8M
[03/22 16:01:00   6533s] [hotspot] +------------+---------------+---------------+
[03/22 16:01:00   6533s] [hotspot] |            |   max hotspot | total hotspot |
[03/22 16:01:00   6533s] [hotspot] +------------+---------------+---------------+
[03/22 16:01:00   6533s] [hotspot] | normalized |          0.00 |          0.00 |
[03/22 16:01:00   6533s] [hotspot] +------------+---------------+---------------+
[03/22 16:01:00   6533s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 16:01:00   6533s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 16:01:00   6533s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.019, MEM:3741.8M
[03/22 16:01:00   6534s] #################################################################################
[03/22 16:01:00   6534s] # Design Stage: PreRoute
[03/22 16:01:00   6534s] # Design Name: dualcore
[03/22 16:01:00   6534s] # Design Mode: 65nm
[03/22 16:01:00   6534s] # Analysis Mode: MMMC Non-OCV 
[03/22 16:01:00   6534s] # Parasitics Mode: No SPEF/RCDB
[03/22 16:01:00   6534s] # Signoff Settings: SI Off 
[03/22 16:01:00   6534s] #################################################################################
[03/22 16:01:00   6535s] Topological Sorting (REAL = 0:00:00.0, MEM = 3754.0M, InitMEM = 3747.9M)
[03/22 16:01:00   6536s] Calculate delays in BcWc mode...
[03/22 16:01:00   6536s] Start delay calculation (fullDC) (8 T). (MEM=3754.02)
[03/22 16:01:01   6536s] End AAE Lib Interpolated Model. (MEM=3765.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 16:01:02   6544s] Total number of fetched objects 41732
[03/22 16:01:02   6545s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/22 16:01:02   6545s] End delay calculation. (MEM=4108.93 CPU=0:00:06.6 REAL=0:00:01.0)
[03/22 16:01:02   6545s] End delay calculation (fullDC). (MEM=4108.93 CPU=0:00:08.7 REAL=0:00:02.0)
[03/22 16:01:02   6545s] *** CDM Built up (cpu=0:00:11.0  real=0:00:02.0  mem= 4108.9M) ***
[03/22 16:01:03   6546s] Begin: GigaOpt postEco DRV Optimization
[03/22 16:01:03   6546s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -maintainWNS -postCTS -max_fanout
[03/22 16:01:03   6546s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:01:03   6546s] Info: 129 clock nets excluded from IPO operation.
[03/22 16:01:03   6546s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:49:06.6/0:33:09.2 (3.3), mem = 4076.9M
[03/22 16:01:03   6546s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.21
[03/22 16:01:04   6547s] (I,S,L,T): WC_VIEW: 104.845, 31.3286, 2.0665, 138.24
[03/22 16:01:04   6547s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 16:01:04   6547s] ### Creating PhyDesignMc. totSessionCpu=1:49:07 mem=4076.9M
[03/22 16:01:04   6547s] OPERPROF: Starting DPlace-Init at level 1, MEM:4076.9M
[03/22 16:01:04   6547s] z: 2, totalTracks: 1
[03/22 16:01:04   6547s] z: 4, totalTracks: 1
[03/22 16:01:04   6547s] z: 6, totalTracks: 1
[03/22 16:01:04   6547s] z: 8, totalTracks: 1
[03/22 16:01:04   6547s] #spOpts: N=65 mergeVia=F 
[03/22 16:01:04   6547s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4076.9M
[03/22 16:01:04   6547s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4076.9M
[03/22 16:01:04   6547s] Core basic site is core
[03/22 16:01:04   6547s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 16:01:04   6547s] SiteArray: use 3,846,144 bytes
[03/22 16:01:04   6547s] SiteArray: current memory after site array memory allocation 4080.6M
[03/22 16:01:04   6547s] SiteArray: FP blocked sites are writable
[03/22 16:01:04   6547s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 16:01:04   6547s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:4112.6M
[03/22 16:01:04   6547s] Process 19822 wires and vias for routing blockage analysis
[03/22 16:01:04   6547s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.160, REAL:0.029, MEM:4112.6M
[03/22 16:01:04   6547s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.280, REAL:0.141, MEM:4112.6M
[03/22 16:01:04   6547s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.310, REAL:0.169, MEM:4112.6M
[03/22 16:01:04   6547s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=4112.6MB).
[03/22 16:01:04   6547s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.420, REAL:0.285, MEM:4112.6M
[03/22 16:01:04   6548s] TotalInstCnt at PhyDesignMc Initialization: 39,827
[03/22 16:01:04   6548s] ### Creating PhyDesignMc, finished. totSessionCpu=1:49:08 mem=4112.6M
[03/22 16:01:04   6548s] ### Creating RouteCongInterface, started
[03/22 16:01:04   6548s] 
[03/22 16:01:04   6548s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/22 16:01:04   6548s] 
[03/22 16:01:04   6548s] #optDebug: {0, 1.200}
[03/22 16:01:04   6548s] ### Creating RouteCongInterface, finished
[03/22 16:01:04   6548s] ### Creating LA Mngr. totSessionCpu=1:49:08 mem=4112.6M
[03/22 16:01:04   6548s] ### Creating LA Mngr, finished. totSessionCpu=1:49:08 mem=4112.6M
[03/22 16:01:08   6553s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4320.6M
[03/22 16:01:08   6553s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4320.6M
[03/22 16:01:09   6554s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 16:01:09   6554s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/22 16:01:09   6554s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 16:01:09   6554s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/22 16:01:09   6554s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 16:01:09   6554s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 16:01:09   6555s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 16:01:09   6555s] Info: violation cost 3.450878 (cap = 0.185975, tran = 3.264903, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 16:01:09   6555s] |     3|    38|    -0.06|     3|     3|    -0.01|     0|     0|     0|     0|    -1.30|   -38.52|       0|       0|       0|  97.79|          |         |
[03/22 16:01:09   6555s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 16:01:09   6555s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 16:01:09   6555s] Info: violation cost 2.988332 (cap = 0.115845, tran = 2.872487, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 16:01:09   6555s] |     2|    33|    -0.06|     2|     2|    -0.01|     0|     0|     0|     0|    -1.29|   -38.49|       0|       0|       1|  97.79| 0:00:00.0|  4320.6M|
[03/22 16:01:09   6555s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 16:01:09   6555s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 16:01:09   6555s] Info: violation cost 2.988332 (cap = 0.115845, tran = 2.872487, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 16:01:09   6555s] |     2|    33|    -0.06|     2|     2|    -0.01|     0|     0|     0|     0|    -1.29|   -38.49|       0|       0|       0|  97.79| 0:00:00.0|  4320.6M|
[03/22 16:01:09   6555s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 16:01:09   6555s] 
[03/22 16:01:09   6555s] ###############################################################################
[03/22 16:01:09   6555s] #
[03/22 16:01:09   6555s] #  Large fanout net report:  
[03/22 16:01:09   6555s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[03/22 16:01:09   6555s] #     - current density: 97.79
[03/22 16:01:09   6555s] #
[03/22 16:01:09   6555s] #  List of high fanout nets:
[03/22 16:01:09   6555s] #
[03/22 16:01:09   6555s] ###############################################################################
[03/22 16:01:09   6555s] **** Begin NDR-Layer Usage Statistics ****
[03/22 16:01:09   6555s] Layer 3 has 129 constrained nets 
[03/22 16:01:09   6555s] Layer 7 has 25 constrained nets 
[03/22 16:01:09   6555s] **** End NDR-Layer Usage Statistics ****
[03/22 16:01:09   6555s] 
[03/22 16:01:09   6555s] 
[03/22 16:01:09   6555s] =======================================================================
[03/22 16:01:09   6555s]                 Reasons for remaining drv violations
[03/22 16:01:09   6555s] =======================================================================
[03/22 16:01:09   6555s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[03/22 16:01:09   6555s] 
[03/22 16:01:09   6555s] 
[03/22 16:01:09   6555s] *** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=4320.6M) ***
[03/22 16:01:09   6555s] 
[03/22 16:01:09   6555s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4320.6M
[03/22 16:01:09   6556s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.054, MEM:4320.6M
[03/22 16:01:09   6556s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4320.6M
[03/22 16:01:09   6556s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4320.6M
[03/22 16:01:09   6556s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4320.6M
[03/22 16:01:10   6556s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.143, MEM:4320.6M
[03/22 16:01:10   6556s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4320.6M
[03/22 16:01:10   6556s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.002, MEM:4320.6M
[03/22 16:01:10   6556s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.238, MEM:4320.6M
[03/22 16:01:10   6556s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.239, MEM:4320.6M
[03/22 16:01:10   6556s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.28
[03/22 16:01:10   6556s] OPERPROF: Starting RefinePlace at level 1, MEM:4320.6M
[03/22 16:01:10   6556s] *** Starting refinePlace (1:49:16 mem=4320.6M) ***
[03/22 16:01:10   6556s] Total net bbox length = 5.336e+05 (2.686e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:01:10   6556s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:01:10   6556s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4320.6M
[03/22 16:01:10   6556s] Starting refinePlace ...
[03/22 16:01:10   6556s] 
[03/22 16:01:10   6556s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 16:01:11   6559s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:01:11   6559s] [CPU] RefinePlace/Legalization (cpu=0:00:02.8, real=0:00:01.0, mem=4320.6MB) @(1:49:16 - 1:49:19).
[03/22 16:01:11   6559s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:01:11   6559s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4320.6MB
[03/22 16:01:11   6559s] Statistics of distance of Instance movement in refine placement:
[03/22 16:01:11   6559s]   maximum (X+Y) =         0.00 um
[03/22 16:01:11   6559s]   mean    (X+Y) =         0.00 um
[03/22 16:01:11   6559s] Summary Report:
[03/22 16:01:11   6559s] Instances move: 0 (out of 39704 movable)
[03/22 16:01:11   6559s] Instances flipped: 0
[03/22 16:01:11   6559s] Mean displacement: 0.00 um
[03/22 16:01:11   6559s] Max displacement: 0.00 um 
[03/22 16:01:11   6559s] Total instances moved : 0
[03/22 16:01:11   6559s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.890, REAL:1.718, MEM:4320.6M
[03/22 16:01:11   6559s] Total net bbox length = 5.336e+05 (2.686e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:01:11   6559s] Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 4320.6MB
[03/22 16:01:11   6559s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:01.0, mem=4320.6MB) @(1:49:16 - 1:49:19).
[03/22 16:01:11   6559s] *** Finished refinePlace (1:49:19 mem=4320.6M) ***
[03/22 16:01:11   6559s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.28
[03/22 16:01:11   6559s] OPERPROF: Finished RefinePlace at level 1, CPU:3.060, REAL:1.901, MEM:4320.6M
[03/22 16:01:12   6559s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4320.6M
[03/22 16:01:12   6559s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.043, MEM:4320.6M
[03/22 16:01:12   6559s] Finished re-routing un-routed nets (0:00:00.0 4320.6M)
[03/22 16:01:12   6559s] 
[03/22 16:01:12   6559s] OPERPROF: Starting DPlace-Init at level 1, MEM:4320.6M
[03/22 16:01:12   6559s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4320.6M
[03/22 16:01:12   6560s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.137, MEM:4320.6M
[03/22 16:01:12   6560s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4320.6M
[03/22 16:01:12   6560s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:4320.6M
[03/22 16:01:12   6560s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.238, MEM:4320.6M
[03/22 16:01:12   6560s] 
[03/22 16:01:12   6560s] Density : 0.9779
[03/22 16:01:12   6560s] Max route overflow : 0.0000
[03/22 16:01:12   6560s] 
[03/22 16:01:12   6560s] 
[03/22 16:01:12   6560s] *** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4320.6M) ***
[03/22 16:01:12   6560s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4111.1M
[03/22 16:01:13   6560s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.051, MEM:4112.6M
[03/22 16:01:13   6560s] TotalInstCnt at PhyDesignMc Destruction: 39,827
[03/22 16:01:13   6560s] (I,S,L,T): WC_VIEW: 104.845, 31.3286, 2.0665, 138.24
[03/22 16:01:13   6560s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.21
[03/22 16:01:13   6560s] *** DrvOpt [finish] : cpu/real = 0:00:14.3/0:00:09.8 (1.5), totSession cpu/real = 1:49:20.9/0:33:19.1 (3.3), mem = 4112.6M
[03/22 16:01:13   6560s] 
[03/22 16:01:13   6560s] =============================================================================================
[03/22 16:01:13   6560s]  Step TAT Report for DrvOpt #5
[03/22 16:01:13   6560s] =============================================================================================
[03/22 16:01:13   6560s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:01:13   6560s] ---------------------------------------------------------------------------------------------
[03/22 16:01:13   6560s] [ RefinePlace            ]      1   0:00:03.3  (  33.0 % )     0:00:03.3 /  0:00:04.8    1.5
[03/22 16:01:13   6560s] [ SlackTraversorInit     ]      1   0:00:00.4  (   4.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/22 16:01:13   6560s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:01:13   6560s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   7.3 % )     0:00:00.7 /  0:00:00.9    1.2
[03/22 16:01:13   6560s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    1.3
[03/22 16:01:13   6560s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:01:13   6560s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.3    2.0
[03/22 16:01:13   6560s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:01:13   6560s] [ OptEval                ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    2.1
[03/22 16:01:13   6560s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:01:13   6560s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    2.4
[03/22 16:01:13   6560s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:01:13   6560s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:01:13   6560s] [ DrvFindVioNets         ]      3   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.6    3.8
[03/22 16:01:13   6560s] [ DrvComputeSummary      ]      3   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    0.8
[03/22 16:01:13   6560s] [ MISC                   ]          0:00:04.9  (  48.6 % )     0:00:04.9 /  0:00:07.0    1.4
[03/22 16:01:13   6560s] ---------------------------------------------------------------------------------------------
[03/22 16:01:13   6560s]  DrvOpt #5 TOTAL                    0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:14.4    1.4
[03/22 16:01:13   6560s] ---------------------------------------------------------------------------------------------
[03/22 16:01:13   6560s] 
[03/22 16:01:13   6560s] End: GigaOpt postEco DRV Optimization
[03/22 16:01:13   6561s] GigaOpt: WNS changes after routing: -1.156 -> -1.290 (bump = 0.134)
[03/22 16:01:13   6561s] GigaOpt: WNS bump threshold: -14.5
[03/22 16:01:13   6561s] Begin: GigaOpt postEco optimization
[03/22 16:01:13   6561s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 8  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/22 16:01:13   6561s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:01:13   6561s] Info: 129 clock nets excluded from IPO operation.
[03/22 16:01:13   6561s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:49:21.4/0:33:19.5 (3.3), mem = 4112.6M
[03/22 16:01:13   6561s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.22
[03/22 16:01:14   6561s] (I,S,L,T): WC_VIEW: 104.845, 31.3286, 2.0665, 138.24
[03/22 16:01:14   6561s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 16:01:14   6561s] ### Creating PhyDesignMc. totSessionCpu=1:49:22 mem=4112.6M
[03/22 16:01:14   6561s] OPERPROF: Starting DPlace-Init at level 1, MEM:4112.6M
[03/22 16:01:14   6561s] z: 2, totalTracks: 1
[03/22 16:01:14   6561s] z: 4, totalTracks: 1
[03/22 16:01:14   6561s] z: 6, totalTracks: 1
[03/22 16:01:14   6561s] z: 8, totalTracks: 1
[03/22 16:01:14   6561s] #spOpts: N=65 mergeVia=F 
[03/22 16:01:14   6561s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4112.6M
[03/22 16:01:14   6562s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:4112.6M
[03/22 16:01:14   6562s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4112.6MB).
[03/22 16:01:14   6562s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.204, MEM:4112.6M
[03/22 16:01:14   6562s] TotalInstCnt at PhyDesignMc Initialization: 39,827
[03/22 16:01:14   6562s] ### Creating PhyDesignMc, finished. totSessionCpu=1:49:23 mem=4112.6M
[03/22 16:01:14   6562s] ### Creating RouteCongInterface, started
[03/22 16:01:15   6562s] 
[03/22 16:01:15   6562s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 16:01:15   6562s] 
[03/22 16:01:15   6562s] #optDebug: {0, 1.200}
[03/22 16:01:15   6562s] ### Creating RouteCongInterface, finished
[03/22 16:01:15   6562s] ### Creating LA Mngr. totSessionCpu=1:49:23 mem=4112.6M
[03/22 16:01:15   6562s] ### Creating LA Mngr, finished. totSessionCpu=1:49:23 mem=4112.6M
[03/22 16:01:20   6568s] *info: 129 clock nets excluded
[03/22 16:01:20   6568s] *info: 2 special nets excluded.
[03/22 16:01:20   6568s] *info: 138 no-driver nets excluded.
[03/22 16:01:20   6568s] *info: 125 nets with fixed/cover wires excluded.
[03/22 16:01:22   6570s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.9
[03/22 16:01:22   6570s] PathGroup :  reg2cgate  TargetSlack : 0 
[03/22 16:01:22   6570s] PathGroup :  reg2reg  TargetSlack : 0 
[03/22 16:01:22   6570s] ** GigaOpt Optimizer WNS Slack -1.290 TNS Slack -38.494 Density 97.79
[03/22 16:01:22   6570s] Optimizer WNS Pass 0
[03/22 16:01:22   6570s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.402| -7.848|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.290|-30.415|
|HEPG      |-1.290|-30.645|
|All Paths |-1.290|-38.494|
+----------+------+-------+

[03/22 16:01:23   6570s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.290ns TNS -30.415ns; HEPG WNS -1.290ns TNS -30.415ns; all paths WNS -1.290ns TNS -38.494ns; Real time 0:05:29
[03/22 16:01:23   6570s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4320.6M
[03/22 16:01:23   6570s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4320.6M
[03/22 16:01:23   6571s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 16:01:23   6571s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 16:01:23   6571s] Active Path Group: reg2cgate reg2reg  
[03/22 16:01:23   6571s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:23   6571s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:01:23   6571s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:23   6571s] |  -1.290|   -1.290| -30.645|  -38.494|    97.79%|   0:00:00.0| 4320.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:01:28   6591s] INFO (IMPSP-237): Unable to unplace normalizer_inst/U9735 - no resize TGrid at inst's location.
[03/22 16:01:29   6600s] |  -1.228|   -1.228| -30.131|  -37.979|    97.79%|   0:00:06.0| 4358.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:01:29   6601s] |  -1.228|   -1.228| -30.068|  -37.916|    97.80%|   0:00:00.0| 4358.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:01:30   6601s] |  -1.228|   -1.228| -30.068|  -37.916|    97.80%|   0:00:01.0| 4358.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:01:30   6601s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:30   6601s] 
[03/22 16:01:30   6601s] *** Finish Core Optimize Step (cpu=0:00:30.8 real=0:00:07.0 mem=4358.7M) ***
[03/22 16:01:30   6601s] Active Path Group: default 
[03/22 16:01:30   6602s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:30   6602s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:01:30   6602s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:30   6602s] |  -0.402|   -1.228|  -7.848|  -37.916|    97.80%|   0:00:00.0| 4358.7M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:01:30   6602s] |  -0.402|   -1.228|  -7.848|  -37.916|    97.80%|   0:00:00.0| 4358.7M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:01:30   6602s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:30   6602s] 
[03/22 16:01:30   6602s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=4358.7M) ***
[03/22 16:01:30   6602s] 
[03/22 16:01:30   6602s] *** Finished Optimize Step Cumulative (cpu=0:00:31.4 real=0:00:07.0 mem=4358.7M) ***
[03/22 16:01:30   6602s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.402| -7.848|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.228|-29.837|
|HEPG      |-1.228|-30.068|
|All Paths |-1.228|-37.916|
+----------+------+-------+

[03/22 16:01:31   6602s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.228ns TNS -29.837ns; HEPG WNS -1.228ns TNS -29.837ns; all paths WNS -1.228ns TNS -37.916ns; Real time 0:05:37
[03/22 16:01:31   6602s] ** GigaOpt Optimizer WNS Slack -1.228 TNS Slack -37.916 Density 97.80
[03/22 16:01:31   6602s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.15
[03/22 16:01:31   6602s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4358.7M
[03/22 16:01:31   6603s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.036, MEM:4358.7M
[03/22 16:01:31   6603s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4358.7M
[03/22 16:01:31   6603s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4358.7M
[03/22 16:01:31   6603s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4358.7M
[03/22 16:01:31   6603s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.136, MEM:4358.7M
[03/22 16:01:31   6603s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.226, MEM:4358.7M
[03/22 16:01:31   6603s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.227, MEM:4358.7M
[03/22 16:01:31   6603s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.29
[03/22 16:01:31   6603s] OPERPROF: Starting RefinePlace at level 1, MEM:4358.7M
[03/22 16:01:31   6603s] *** Starting refinePlace (1:50:03 mem=4358.7M) ***
[03/22 16:01:31   6603s] Total net bbox length = 5.336e+05 (2.686e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:01:31   6603s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:01:31   6603s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4358.7M
[03/22 16:01:31   6603s] Starting refinePlace ...
[03/22 16:01:31   6603s] 
[03/22 16:01:31   6603s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 16:01:33   6606s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:01:33   6606s] [CPU] RefinePlace/Legalization (cpu=0:00:02.8, real=0:00:02.0, mem=4358.7MB) @(1:50:03 - 1:50:06).
[03/22 16:01:33   6606s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:01:33   6606s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4358.7MB
[03/22 16:01:33   6606s] Statistics of distance of Instance movement in refine placement:
[03/22 16:01:33   6606s]   maximum (X+Y) =         0.00 um
[03/22 16:01:33   6606s]   mean    (X+Y) =         0.00 um
[03/22 16:01:33   6606s] Summary Report:
[03/22 16:01:33   6606s] Instances move: 0 (out of 39702 movable)
[03/22 16:01:33   6606s] Instances flipped: 0
[03/22 16:01:33   6606s] Mean displacement: 0.00 um
[03/22 16:01:33   6606s] Max displacement: 0.00 um 
[03/22 16:01:33   6606s] Total instances moved : 0
[03/22 16:01:33   6606s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.910, REAL:1.679, MEM:4358.7M
[03/22 16:01:33   6606s] Total net bbox length = 5.336e+05 (2.686e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:01:33   6606s] Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4358.7MB
[03/22 16:01:33   6606s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:02.0, mem=4358.7MB) @(1:50:03 - 1:50:06).
[03/22 16:01:33   6606s] *** Finished refinePlace (1:50:06 mem=4358.7M) ***
[03/22 16:01:33   6606s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.29
[03/22 16:01:33   6606s] OPERPROF: Finished RefinePlace at level 1, CPU:3.070, REAL:1.842, MEM:4358.7M
[03/22 16:01:33   6606s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4358.7M
[03/22 16:01:33   6606s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.046, MEM:4358.7M
[03/22 16:01:33   6606s] Finished re-routing un-routed nets (0:00:00.0 4358.7M)
[03/22 16:01:33   6606s] 
[03/22 16:01:33   6606s] OPERPROF: Starting DPlace-Init at level 1, MEM:4358.7M
[03/22 16:01:33   6606s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4358.7M
[03/22 16:01:33   6607s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.144, MEM:4358.7M
[03/22 16:01:33   6607s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.236, MEM:4358.7M
[03/22 16:01:34   6607s] 
[03/22 16:01:34   6607s] Density : 0.9780
[03/22 16:01:34   6607s] Max route overflow : 0.0000
[03/22 16:01:34   6607s] 
[03/22 16:01:34   6607s] 
[03/22 16:01:34   6607s] *** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4358.7M) ***
[03/22 16:01:34   6607s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.15
[03/22 16:01:34   6607s] ** GigaOpt Optimizer WNS Slack -1.228 TNS Slack -37.916 Density 97.80
[03/22 16:01:34   6607s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.402| -7.848|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.228|-29.837|
|HEPG      |-1.228|-30.068|
|All Paths |-1.228|-37.916|
+----------+------+-------+

[03/22 16:01:34   6607s] **** Begin NDR-Layer Usage Statistics ****
[03/22 16:01:34   6607s] Layer 3 has 129 constrained nets 
[03/22 16:01:34   6607s] Layer 7 has 25 constrained nets 
[03/22 16:01:34   6607s] **** End NDR-Layer Usage Statistics ****
[03/22 16:01:34   6607s] 
[03/22 16:01:34   6607s] *** Finish post-CTS Setup Fixing (cpu=0:00:37.5 real=0:00:12.0 mem=4358.7M) ***
[03/22 16:01:34   6607s] 
[03/22 16:01:34   6607s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9874.9
[03/22 16:01:34   6607s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4149.3M
[03/22 16:01:34   6608s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.045, MEM:4150.8M
[03/22 16:01:34   6608s] TotalInstCnt at PhyDesignMc Destruction: 39,825
[03/22 16:01:34   6608s] (I,S,L,T): WC_VIEW: 104.866, 31.3497, 2.06696, 138.283
[03/22 16:01:34   6608s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.22
[03/22 16:01:34   6608s] *** SetupOpt [finish] : cpu/real = 0:00:46.9/0:00:21.2 (2.2), totSession cpu/real = 1:50:08.3/0:33:40.7 (3.3), mem = 4150.8M
[03/22 16:01:34   6608s] 
[03/22 16:01:34   6608s] =============================================================================================
[03/22 16:01:34   6608s]  Step TAT Report for WnsOpt #4
[03/22 16:01:34   6608s] =============================================================================================
[03/22 16:01:34   6608s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:01:34   6608s] ---------------------------------------------------------------------------------------------
[03/22 16:01:34   6608s] [ RefinePlace            ]      1   0:00:03.2  (  15.1 % )     0:00:03.2 /  0:00:04.8    1.5
[03/22 16:01:34   6608s] [ SlackTraversorInit     ]      2   0:00:00.6  (   2.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/22 16:01:34   6608s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:01:34   6608s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   2.9 % )     0:00:00.6 /  0:00:00.7    1.1
[03/22 16:01:34   6608s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.2
[03/22 16:01:34   6608s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:01:34   6608s] [ TransformInit          ]      1   0:00:07.6  (  35.6 % )     0:00:07.6 /  0:00:07.6    1.0
[03/22 16:01:34   6608s] [ OptSingleIteration     ]     17   0:00:00.1  (   0.4 % )     0:00:06.4 /  0:00:30.5    4.8
[03/22 16:01:34   6608s] [ OptGetWeight           ]     17   0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.0
[03/22 16:01:34   6608s] [ OptEval                ]     17   0:00:03.8  (  18.2 % )     0:00:03.8 /  0:00:25.3    6.6
[03/22 16:01:34   6608s] [ OptCommit              ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.7
[03/22 16:01:34   6608s] [ IncrTimingUpdate       ]     16   0:00:01.1  (   5.3 % )     0:00:01.1 /  0:00:03.0    2.6
[03/22 16:01:35   6608s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.3
[03/22 16:01:35   6608s] [ IncrDelayCalc          ]     48   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    3.7
[03/22 16:01:35   6608s] [ SetupOptGetWorkingSet  ]     33   0:00:00.6  (   2.7 % )     0:00:00.6 /  0:00:01.1    2.0
[03/22 16:01:35   6608s] [ SetupOptGetActiveNode  ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:01:35   6608s] [ SetupOptSlackGraph     ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.2    3.7
[03/22 16:01:35   6608s] [ MISC                   ]          0:00:02.7  (  12.8 % )     0:00:02.7 /  0:00:02.6    1.0
[03/22 16:01:35   6608s] ---------------------------------------------------------------------------------------------
[03/22 16:01:35   6608s]  WnsOpt #4 TOTAL                    0:00:21.2  ( 100.0 % )     0:00:21.2 /  0:00:46.9    2.2
[03/22 16:01:35   6608s] ---------------------------------------------------------------------------------------------
[03/22 16:01:35   6608s] 
[03/22 16:01:35   6608s] End: GigaOpt postEco optimization
[03/22 16:01:35   6608s] GigaOpt: WNS changes after postEco optimization: -1.156 -> -1.228 (bump = 0.072)
[03/22 16:01:35   6608s] Begin: GigaOpt nonLegal postEco optimization
[03/22 16:01:35   6608s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -inPostEcoStage -maxLocalDensity 1.0 -numThreads 8 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -lowEffort -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/22 16:01:35   6608s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:01:35   6608s] Info: 129 clock nets excluded from IPO operation.
[03/22 16:01:35   6608s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:50:08.7/0:33:41.5 (3.3), mem = 4150.8M
[03/22 16:01:35   6608s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.23
[03/22 16:01:36   6609s] (I,S,L,T): WC_VIEW: 104.866, 31.3497, 2.06696, 138.283
[03/22 16:01:36   6609s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 16:01:36   6609s] ### Creating PhyDesignMc. totSessionCpu=1:50:09 mem=4150.8M
[03/22 16:01:36   6609s] OPERPROF: Starting DPlace-Init at level 1, MEM:4150.8M
[03/22 16:01:36   6609s] z: 2, totalTracks: 1
[03/22 16:01:36   6609s] z: 4, totalTracks: 1
[03/22 16:01:36   6609s] z: 6, totalTracks: 1
[03/22 16:01:36   6609s] z: 8, totalTracks: 1
[03/22 16:01:36   6609s] #spOpts: N=65 mergeVia=F 
[03/22 16:01:36   6609s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4150.8M
[03/22 16:01:36   6609s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:4150.8M
[03/22 16:01:36   6609s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4150.8MB).
[03/22 16:01:36   6609s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.202, MEM:4150.8M
[03/22 16:01:36   6609s] TotalInstCnt at PhyDesignMc Initialization: 39,825
[03/22 16:01:36   6609s] ### Creating PhyDesignMc, finished. totSessionCpu=1:50:10 mem=4150.8M
[03/22 16:01:36   6609s] ### Creating RouteCongInterface, started
[03/22 16:01:36   6610s] 
[03/22 16:01:36   6610s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 16:01:36   6610s] 
[03/22 16:01:36   6610s] #optDebug: {0, 1.200}
[03/22 16:01:36   6610s] ### Creating RouteCongInterface, finished
[03/22 16:01:36   6610s] ### Creating LA Mngr. totSessionCpu=1:50:10 mem=4150.8M
[03/22 16:01:36   6610s] ### Creating LA Mngr, finished. totSessionCpu=1:50:10 mem=4150.8M
[03/22 16:01:42   6615s] *info: 129 clock nets excluded
[03/22 16:01:42   6615s] *info: 2 special nets excluded.
[03/22 16:01:42   6615s] *info: 138 no-driver nets excluded.
[03/22 16:01:42   6615s] *info: 125 nets with fixed/cover wires excluded.
[03/22 16:01:44   6617s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.10
[03/22 16:01:44   6617s] PathGroup :  reg2cgate  TargetSlack : 0 
[03/22 16:01:44   6617s] PathGroup :  reg2reg  TargetSlack : 0 
[03/22 16:01:44   6617s] ** GigaOpt Optimizer WNS Slack -1.228 TNS Slack -37.916 Density 97.80
[03/22 16:01:44   6617s] Optimizer WNS Pass 0
[03/22 16:01:44   6617s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.402| -7.848|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.228|-29.837|
|HEPG      |-1.228|-30.068|
|All Paths |-1.228|-37.916|
+----------+------+-------+

[03/22 16:01:44   6617s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.228ns TNS -29.837ns; HEPG WNS -1.228ns TNS -29.837ns; all paths WNS -1.228ns TNS -37.916ns; Real time 0:05:50
[03/22 16:01:44   6617s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4358.7M
[03/22 16:01:44   6617s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4358.7M
[03/22 16:01:44   6617s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 16:01:44   6618s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 16:01:44   6618s] Active Path Group: reg2cgate reg2reg  
[03/22 16:01:45   6618s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:45   6618s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:01:45   6618s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:45   6618s] |  -1.228|   -1.228| -30.068|  -37.916|    97.80%|   0:00:01.0| 4358.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:01:49   6632s] |  -1.225|   -1.225| -29.999|  -37.847|    97.79%|   0:00:04.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:01:49   6633s] |  -1.225|   -1.225| -29.993|  -37.842|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:01:49   6633s] |  -1.225|   -1.225| -29.993|  -37.842|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:01:49   6633s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:49   6633s] 
[03/22 16:01:49   6633s] *** Finish Core Optimize Step (cpu=0:00:15.9 real=0:00:05.0 mem=4394.9M) ***
[03/22 16:01:50   6634s] Active Path Group: default 
[03/22 16:01:50   6634s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:50   6634s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:01:50   6634s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:50   6634s] |  -0.402|   -1.225|  -7.848|  -37.842|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:01:50   6634s] |  -0.402|   -1.225|  -7.848|  -37.842|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:01:50   6634s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:50   6634s] 
[03/22 16:01:50   6634s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4394.9M) ***
[03/22 16:01:50   6634s] 
[03/22 16:01:50   6634s] *** Finished Optimize Step Cumulative (cpu=0:00:16.3 real=0:00:06.0 mem=4394.9M) ***
[03/22 16:01:50   6634s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.402| -7.848|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.225|-29.763|
|HEPG      |-1.225|-29.993|
|All Paths |-1.225|-37.842|
+----------+------+-------+

[03/22 16:01:50   6634s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.225ns TNS -29.762ns; HEPG WNS -1.225ns TNS -29.762ns; all paths WNS -1.225ns TNS -37.841ns; Real time 0:05:56
[03/22 16:01:50   6634s] ** GigaOpt Optimizer WNS Slack -1.225 TNS Slack -37.842 Density 97.79
[03/22 16:01:50   6634s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.16
[03/22 16:01:50   6634s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4394.9M
[03/22 16:01:50   6634s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.044, MEM:4394.9M
[03/22 16:01:50   6634s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4394.9M
[03/22 16:01:50   6634s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4394.9M
[03/22 16:01:50   6634s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4394.9M
[03/22 16:01:51   6635s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.152, MEM:4394.9M
[03/22 16:01:51   6635s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.247, MEM:4394.9M
[03/22 16:01:51   6635s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.247, MEM:4394.9M
[03/22 16:01:51   6635s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.30
[03/22 16:01:51   6635s] OPERPROF: Starting RefinePlace at level 1, MEM:4394.9M
[03/22 16:01:51   6635s] *** Starting refinePlace (1:50:35 mem=4394.9M) ***
[03/22 16:01:51   6635s] Total net bbox length = 5.336e+05 (2.686e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:01:51   6635s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:01:51   6635s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4394.9M
[03/22 16:01:51   6635s] Starting refinePlace ...
[03/22 16:01:51   6635s]   Spread Effort: high, standalone mode, useDDP on.
[03/22 16:01:51   6635s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4394.9MB) @(1:50:35 - 1:50:36).
[03/22 16:01:51   6635s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:01:51   6635s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:01:51   6635s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4394.9MB
[03/22 16:01:51   6635s] Statistics of distance of Instance movement in refine placement:
[03/22 16:01:51   6635s]   maximum (X+Y) =         0.00 um
[03/22 16:01:51   6635s]   mean    (X+Y) =         0.00 um
[03/22 16:01:51   6635s] Summary Report:
[03/22 16:01:51   6635s] Instances move: 0 (out of 39699 movable)
[03/22 16:01:51   6635s] Instances flipped: 0
[03/22 16:01:51   6635s] Mean displacement: 0.00 um
[03/22 16:01:51   6635s] Max displacement: 0.00 um 
[03/22 16:01:51   6635s] Total instances moved : 0
[03/22 16:01:51   6635s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.310, REAL:0.320, MEM:4394.9M
[03/22 16:01:51   6635s] Total net bbox length = 5.336e+05 (2.686e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:01:51   6635s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4394.9MB
[03/22 16:01:51   6635s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=4394.9MB) @(1:50:35 - 1:50:36).
[03/22 16:01:51   6635s] *** Finished refinePlace (1:50:36 mem=4394.9M) ***
[03/22 16:01:51   6635s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.30
[03/22 16:01:51   6635s] OPERPROF: Finished RefinePlace at level 1, CPU:0.480, REAL:0.474, MEM:4394.9M
[03/22 16:01:51   6635s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4394.9M
[03/22 16:01:51   6635s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.043, MEM:4394.9M
[03/22 16:01:51   6635s] Finished re-routing un-routed nets (0:00:00.0 4394.9M)
[03/22 16:01:51   6635s] 
[03/22 16:01:51   6636s] OPERPROF: Starting DPlace-Init at level 1, MEM:4394.9M
[03/22 16:01:51   6636s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4394.9M
[03/22 16:01:52   6636s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.105, MEM:4394.9M
[03/22 16:01:52   6636s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.206, MEM:4394.9M
[03/22 16:01:52   6636s] 
[03/22 16:01:52   6636s] Density : 0.9779
[03/22 16:01:52   6636s] Max route overflow : 0.0000
[03/22 16:01:52   6636s] 
[03/22 16:01:52   6636s] 
[03/22 16:01:52   6636s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=4394.9M) ***
[03/22 16:01:52   6636s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.16
[03/22 16:01:52   6636s] ** GigaOpt Optimizer WNS Slack -1.225 TNS Slack -37.842 Density 97.79
[03/22 16:01:52   6637s] Optimizer WNS Pass 1
[03/22 16:01:52   6637s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.402| -7.848|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.225|-29.763|
|HEPG      |-1.225|-29.993|
|All Paths |-1.225|-37.842|
+----------+------+-------+

[03/22 16:01:52   6637s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.225ns TNS -29.762ns; HEPG WNS -1.225ns TNS -29.762ns; all paths WNS -1.225ns TNS -37.841ns; Real time 0:05:58
[03/22 16:01:52   6637s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4394.9M
[03/22 16:01:52   6637s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4394.9M
[03/22 16:01:53   6637s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 16:01:53   6637s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 16:01:53   6637s] Active Path Group: reg2cgate reg2reg  
[03/22 16:01:53   6637s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:53   6637s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:01:53   6637s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:53   6637s] |  -1.225|   -1.225| -29.993|  -37.842|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:01:56   6651s] |  -1.222|   -1.222| -29.973|  -37.821|    97.79%|   0:00:03.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:01:56   6651s] |  -1.222|   -1.222| -29.973|  -37.821|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:01:56   6651s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:56   6651s] 
[03/22 16:01:56   6651s] *** Finish Core Optimize Step (cpu=0:00:13.7 real=0:00:03.0 mem=4394.9M) ***
[03/22 16:01:57   6651s] Active Path Group: default 
[03/22 16:01:57   6651s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:57   6651s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:01:57   6651s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:57   6651s] |  -0.402|   -1.222|  -7.848|  -37.821|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:01:57   6651s] |  -0.402|   -1.222|  -7.848|  -37.821|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:01:57   6651s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:01:57   6651s] 
[03/22 16:01:57   6651s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4394.9M) ***
[03/22 16:01:57   6651s] 
[03/22 16:01:57   6651s] *** Finished Optimize Step Cumulative (cpu=0:00:14.1 real=0:00:04.0 mem=4394.9M) ***
[03/22 16:01:57   6651s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.402| -7.848|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.222|-29.742|
|HEPG      |-1.222|-29.973|
|All Paths |-1.222|-37.821|
+----------+------+-------+

[03/22 16:01:57   6651s] CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.222ns TNS -29.742ns; HEPG WNS -1.222ns TNS -29.742ns; all paths WNS -1.222ns TNS -37.821ns; Real time 0:06:03
[03/22 16:01:57   6651s] ** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -37.821 Density 97.79
[03/22 16:01:57   6651s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.17
[03/22 16:01:57   6651s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4394.9M
[03/22 16:01:57   6652s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.034, MEM:4394.9M
[03/22 16:01:57   6652s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4394.9M
[03/22 16:01:57   6652s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4394.9M
[03/22 16:01:57   6652s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4394.9M
[03/22 16:01:58   6652s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.136, MEM:4394.9M
[03/22 16:01:58   6652s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.234, MEM:4394.9M
[03/22 16:01:58   6652s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.235, MEM:4394.9M
[03/22 16:01:58   6652s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.31
[03/22 16:01:58   6652s] OPERPROF: Starting RefinePlace at level 1, MEM:4394.9M
[03/22 16:01:58   6652s] *** Starting refinePlace (1:50:52 mem=4394.9M) ***
[03/22 16:01:58   6652s] Total net bbox length = 5.336e+05 (2.687e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:01:58   6652s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:01:58   6652s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4394.9M
[03/22 16:01:58   6652s] Starting refinePlace ...
[03/22 16:01:58   6652s]   Spread Effort: high, standalone mode, useDDP on.
[03/22 16:01:58   6652s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4394.9MB) @(1:50:52 - 1:50:53).
[03/22 16:01:58   6652s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:01:58   6652s] wireLenOptFixPriorityInst 10270 inst fixed
[03/22 16:01:58   6653s] 
[03/22 16:01:58   6653s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 16:02:00   6655s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:02:00   6655s] [CPU] RefinePlace/Legalization (cpu=0:00:02.9, real=0:00:02.0, mem=4394.9MB) @(1:50:53 - 1:50:56).
[03/22 16:02:00   6655s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:02:00   6655s] 	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 4394.9MB
[03/22 16:02:00   6655s] Statistics of distance of Instance movement in refine placement:
[03/22 16:02:00   6655s]   maximum (X+Y) =         0.00 um
[03/22 16:02:00   6655s]   mean    (X+Y) =         0.00 um
[03/22 16:02:00   6655s] Summary Report:
[03/22 16:02:00   6655s] Instances move: 0 (out of 39699 movable)
[03/22 16:02:00   6655s] Instances flipped: 0
[03/22 16:02:00   6655s] Mean displacement: 0.00 um
[03/22 16:02:00   6655s] Max displacement: 0.00 um 
[03/22 16:02:00   6655s] Total instances moved : 0
[03/22 16:02:00   6655s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.290, REAL:2.044, MEM:4394.9M
[03/22 16:02:00   6655s] Total net bbox length = 5.336e+05 (2.687e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:02:00   6655s] Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4394.9MB
[03/22 16:02:00   6655s] [CPU] RefinePlace/total (cpu=0:00:03.4, real=0:00:02.0, mem=4394.9MB) @(1:50:52 - 1:50:56).
[03/22 16:02:00   6655s] *** Finished refinePlace (1:50:56 mem=4394.9M) ***
[03/22 16:02:00   6655s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.31
[03/22 16:02:00   6655s] OPERPROF: Finished RefinePlace at level 1, CPU:3.430, REAL:2.194, MEM:4394.9M
[03/22 16:02:00   6655s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4394.9M
[03/22 16:02:00   6656s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.048, MEM:4394.9M
[03/22 16:02:00   6656s] Finished re-routing un-routed nets (0:00:00.0 4394.9M)
[03/22 16:02:00   6656s] 
[03/22 16:02:00   6656s] OPERPROF: Starting DPlace-Init at level 1, MEM:4394.9M
[03/22 16:02:00   6656s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4394.9M
[03/22 16:02:00   6656s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.134, MEM:4394.9M
[03/22 16:02:00   6656s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.230, MEM:4394.9M
[03/22 16:02:01   6656s] 
[03/22 16:02:01   6656s] Density : 0.9779
[03/22 16:02:01   6656s] Max route overflow : 0.0000
[03/22 16:02:01   6656s] 
[03/22 16:02:01   6656s] 
[03/22 16:02:01   6656s] *** Finish Physical Update (cpu=0:00:05.2 real=0:00:04.0 mem=4394.9M) ***
[03/22 16:02:01   6656s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.17
[03/22 16:02:01   6657s] ** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -37.821 Density 97.79
[03/22 16:02:01   6657s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.402| -7.848|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.222|-29.742|
|HEPG      |-1.222|-29.973|
|All Paths |-1.222|-37.821|
+----------+------+-------+

[03/22 16:02:01   6657s] **** Begin NDR-Layer Usage Statistics ****
[03/22 16:02:01   6657s] Layer 3 has 129 constrained nets 
[03/22 16:02:01   6657s] Layer 7 has 25 constrained nets 
[03/22 16:02:01   6657s] **** End NDR-Layer Usage Statistics ****
[03/22 16:02:01   6657s] 
[03/22 16:02:01   6657s] *** Finish post-CTS Setup Fixing (cpu=0:00:40.1 real=0:00:17.0 mem=4394.9M) ***
[03/22 16:02:01   6657s] 
[03/22 16:02:01   6657s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9874.10
[03/22 16:02:01   6657s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4185.4M
[03/22 16:02:01   6657s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.060, MEM:4186.9M
[03/22 16:02:01   6657s] TotalInstCnt at PhyDesignMc Destruction: 39,822
[03/22 16:02:02   6657s] (I,S,L,T): WC_VIEW: 104.874, 31.356, 2.06725, 138.297
[03/22 16:02:02   6657s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.23
[03/22 16:02:02   6657s] *** SetupOpt [finish] : cpu/real = 0:00:49.1/0:00:26.5 (1.9), totSession cpu/real = 1:50:57.8/0:34:07.9 (3.3), mem = 4186.9M
[03/22 16:02:02   6657s] 
[03/22 16:02:02   6657s] =============================================================================================
[03/22 16:02:02   6657s]  Step TAT Report for WnsOpt #5
[03/22 16:02:02   6657s] =============================================================================================
[03/22 16:02:02   6657s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:02:02   6657s] ---------------------------------------------------------------------------------------------
[03/22 16:02:02   6657s] [ RefinePlace            ]      2   0:00:05.4  (  20.3 % )     0:00:05.4 /  0:00:07.4    1.4
[03/22 16:02:02   6657s] [ SlackTraversorInit     ]      3   0:00:00.9  (   3.5 % )     0:00:00.9 /  0:00:00.9    1.0
[03/22 16:02:02   6657s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:02   6657s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/22 16:02:02   6657s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.2
[03/22 16:02:02   6657s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:02   6657s] [ TransformInit          ]      1   0:00:07.2  (  27.3 % )     0:00:07.2 /  0:00:07.2    1.0
[03/22 16:02:02   6657s] [ OptSingleIteration     ]     28   0:00:00.1  (   0.5 % )     0:00:07.3 /  0:00:29.1    4.0
[03/22 16:02:02   6657s] [ OptGetWeight           ]     28   0:00:01.1  (   4.2 % )     0:00:01.1 /  0:00:01.1    1.0
[03/22 16:02:02   6657s] [ OptEval                ]     28   0:00:04.2  (  15.8 % )     0:00:04.2 /  0:00:24.2    5.8
[03/22 16:02:02   6657s] [ OptCommit              ]     28   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/22 16:02:02   6657s] [ IncrTimingUpdate       ]     24   0:00:00.9  (   3.5 % )     0:00:00.9 /  0:00:01.8    2.0
[03/22 16:02:02   6657s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.7
[03/22 16:02:02   6657s] [ IncrDelayCalc          ]     48   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    2.4
[03/22 16:02:02   6657s] [ SetupOptGetWorkingSet  ]     25   0:00:00.7  (   2.5 % )     0:00:00.7 /  0:00:01.3    2.0
[03/22 16:02:02   6657s] [ SetupOptGetActiveNode  ]     25   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:02   6657s] [ SetupOptSlackGraph     ]     25   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.3    2.8
[03/22 16:02:02   6657s] [ MISC                   ]          0:00:04.9  (  18.5 % )     0:00:04.9 /  0:00:03.6    0.7
[03/22 16:02:02   6657s] ---------------------------------------------------------------------------------------------
[03/22 16:02:02   6657s]  WnsOpt #5 TOTAL                    0:00:26.5  ( 100.0 % )     0:00:26.5 /  0:00:49.1    1.9
[03/22 16:02:02   6657s] ---------------------------------------------------------------------------------------------
[03/22 16:02:02   6657s] 
[03/22 16:02:02   6657s] End: GigaOpt nonLegal postEco optimization
[03/22 16:02:02   6658s] Design TNS changes after trial route: -35.229 -> -37.821
[03/22 16:02:02   6658s] Begin: GigaOpt TNS recovery
[03/22 16:02:02   6658s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 8 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco
[03/22 16:02:02   6658s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:02:02   6658s] Info: 129 clock nets excluded from IPO operation.
[03/22 16:02:02   6658s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:50:58.4/0:34:08.5 (3.3), mem = 4186.9M
[03/22 16:02:02   6658s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.24
[03/22 16:02:03   6658s] (I,S,L,T): WC_VIEW: 104.874, 31.356, 2.06725, 138.297
[03/22 16:02:03   6658s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 16:02:03   6658s] ### Creating PhyDesignMc. totSessionCpu=1:50:59 mem=4186.9M
[03/22 16:02:03   6658s] OPERPROF: Starting DPlace-Init at level 1, MEM:4186.9M
[03/22 16:02:03   6658s] z: 2, totalTracks: 1
[03/22 16:02:03   6658s] z: 4, totalTracks: 1
[03/22 16:02:03   6658s] z: 6, totalTracks: 1
[03/22 16:02:03   6658s] z: 8, totalTracks: 1
[03/22 16:02:03   6658s] #spOpts: N=65 mergeVia=F 
[03/22 16:02:03   6659s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4186.9M
[03/22 16:02:03   6659s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.119, MEM:4186.9M
[03/22 16:02:03   6659s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4186.9MB).
[03/22 16:02:03   6659s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.222, MEM:4186.9M
[03/22 16:02:04   6659s] TotalInstCnt at PhyDesignMc Initialization: 39,822
[03/22 16:02:04   6659s] ### Creating PhyDesignMc, finished. totSessionCpu=1:51:00 mem=4186.9M
[03/22 16:02:04   6659s] ### Creating RouteCongInterface, started
[03/22 16:02:04   6659s] 
[03/22 16:02:04   6659s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 16:02:04   6659s] 
[03/22 16:02:04   6659s] #optDebug: {0, 1.200}
[03/22 16:02:04   6659s] ### Creating RouteCongInterface, finished
[03/22 16:02:04   6659s] ### Creating LA Mngr. totSessionCpu=1:51:00 mem=4186.9M
[03/22 16:02:04   6659s] ### Creating LA Mngr, finished. totSessionCpu=1:51:00 mem=4186.9M
[03/22 16:02:09   6665s] *info: 129 clock nets excluded
[03/22 16:02:09   6665s] *info: 2 special nets excluded.
[03/22 16:02:09   6665s] *info: 138 no-driver nets excluded.
[03/22 16:02:09   6665s] *info: 125 nets with fixed/cover wires excluded.
[03/22 16:02:11   6667s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.11
[03/22 16:02:11   6667s] PathGroup :  reg2cgate  TargetSlack : 0 
[03/22 16:02:11   6667s] PathGroup :  reg2reg  TargetSlack : 0 
[03/22 16:02:12   6667s] ** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -37.821 Density 97.79
[03/22 16:02:12   6667s] Optimizer TNS Opt
[03/22 16:02:12   6667s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.402| -7.848|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.222|-29.742|
|HEPG      |-1.222|-29.973|
|All Paths |-1.222|-37.821|
+----------+------+-------+

[03/22 16:02:12   6667s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.222ns TNS -29.742ns; HEPG WNS -1.222ns TNS -29.742ns; all paths WNS -1.222ns TNS -37.821ns; Real time 0:06:18
[03/22 16:02:12   6667s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4394.9M
[03/22 16:02:12   6667s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4394.9M
[03/22 16:02:12   6668s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 16:02:12   6668s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 16:02:12   6668s] Active Path Group: reg2cgate reg2reg  
[03/22 16:02:12   6668s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:12   6668s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:02:12   6668s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:12   6668s] |  -1.222|   -1.222| -29.973|  -37.821|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:02:15   6674s] |  -1.222|   -1.222| -29.876|  -37.724|    97.79%|   0:00:03.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:02:15   6675s] |  -1.222|   -1.222| -29.875|  -37.723|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
[03/22 16:02:15   6676s] |  -1.222|   -1.222| -29.853|  -37.701|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
[03/22 16:02:16   6677s] |  -1.222|   -1.222| -29.853|  -37.701|    97.79%|   0:00:01.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
[03/22 16:02:16   6678s] |  -1.222|   -1.222| -29.842|  -37.690|    97.79%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
[03/22 16:02:16   6679s] |  -1.222|   -1.222| -29.783|  -37.631|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
[03/22 16:02:17   6679s] |  -1.222|   -1.222| -29.782|  -37.630|    97.80%|   0:00:01.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
[03/22 16:02:17   6680s] |  -1.222|   -1.222| -29.702|  -37.550|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 16:02:17   6680s] |  -1.222|   -1.222| -29.459|  -37.307|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
[03/22 16:02:17   6681s] |  -1.222|   -1.222| -29.225|  -37.073|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
[03/22 16:02:18   6682s] |  -1.222|   -1.222| -29.159|  -37.008|    97.80%|   0:00:01.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
[03/22 16:02:18   6682s] |  -1.222|   -1.222| -28.994|  -36.842|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
[03/22 16:02:18   6682s] |  -1.222|   -1.222| -28.963|  -36.811|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
[03/22 16:02:18   6682s] |        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
[03/22 16:02:18   6682s] |  -1.222|   -1.222| -28.689|  -36.537|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
[03/22 16:02:18   6683s] |  -1.222|   -1.222| -28.504|  -36.353|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
[03/22 16:02:18   6683s] |        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
[03/22 16:02:18   6684s] |  -1.222|   -1.222| -28.216|  -36.065|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
[03/22 16:02:18   6684s] |        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
[03/22 16:02:19   6685s] |  -1.222|   -1.222| -28.041|  -35.889|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
[03/22 16:02:19   6685s] |        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
[03/22 16:02:19   6685s] |  -1.222|   -1.222| -28.036|  -35.884|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
[03/22 16:02:19   6685s] |        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
[03/22 16:02:19   6686s] |  -1.222|   -1.222| -27.856|  -35.705|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q5_ |
[03/22 16:02:19   6686s] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/22 16:02:20   6688s] |  -1.222|   -1.222| -27.665|  -35.513|    97.80%|   0:00:01.0| 4394.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ |
[03/22 16:02:20   6688s] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/22 16:02:20   6689s] |  -1.222|   -1.222| -27.665|  -35.513|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:02:20   6689s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:21   6689s] 
[03/22 16:02:21   6689s] *** Finish Core Optimize Step (cpu=0:00:21.4 real=0:00:09.0 mem=4394.9M) ***
[03/22 16:02:21   6689s] Active Path Group: default 
[03/22 16:02:21   6689s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:21   6689s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:02:21   6689s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:21   6689s] |  -0.402|   -1.222|  -7.848|  -35.513|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:02:21   6690s] |  -0.403|   -1.222|  -7.703|  -35.368|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  default| psum_norm_1[9]                                     |
[03/22 16:02:21   6690s] |  -0.403|   -1.222|  -7.703|  -35.368|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:02:21   6690s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:21   6690s] 
[03/22 16:02:21   6690s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=4394.9M) ***
[03/22 16:02:21   6690s] 
[03/22 16:02:21   6690s] *** Finished Optimize Step Cumulative (cpu=0:00:22.2 real=0:00:09.0 mem=4394.9M) ***
[03/22 16:02:21   6690s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.403| -7.703|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.222|-27.434|
|HEPG      |-1.222|-27.665|
|All Paths |-1.222|-35.368|
+----------+------+-------+

[03/22 16:02:22   6690s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.222ns TNS -27.434ns; HEPG WNS -1.222ns TNS -27.434ns; all paths WNS -1.222ns TNS -35.368ns; Real time 0:06:28
[03/22 16:02:22   6690s] ** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -35.368 Density 97.80
[03/22 16:02:22   6690s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.18
[03/22 16:02:22   6690s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4394.9M
[03/22 16:02:22   6690s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.033, MEM:4394.9M
[03/22 16:02:22   6691s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4394.9M
[03/22 16:02:22   6691s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4394.9M
[03/22 16:02:22   6691s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4394.9M
[03/22 16:02:22   6691s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.140, MEM:4394.9M
[03/22 16:02:22   6691s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.238, MEM:4394.9M
[03/22 16:02:22   6691s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.238, MEM:4394.9M
[03/22 16:02:22   6691s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.32
[03/22 16:02:22   6691s] OPERPROF: Starting RefinePlace at level 1, MEM:4394.9M
[03/22 16:02:22   6691s] *** Starting refinePlace (1:51:31 mem=4394.9M) ***
[03/22 16:02:22   6691s] Total net bbox length = 5.337e+05 (2.687e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:02:22   6691s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:02:22   6691s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4394.9M
[03/22 16:02:22   6691s] Starting refinePlace ...
[03/22 16:02:22   6691s] 
[03/22 16:02:22   6691s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 16:02:24   6694s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:02:24   6694s] [CPU] RefinePlace/Legalization (cpu=0:00:02.8, real=0:00:02.0, mem=4394.9MB) @(1:51:31 - 1:51:34).
[03/22 16:02:24   6694s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:02:24   6694s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4394.9MB
[03/22 16:02:24   6694s] Statistics of distance of Instance movement in refine placement:
[03/22 16:02:24   6694s]   maximum (X+Y) =         0.00 um
[03/22 16:02:24   6694s]   mean    (X+Y) =         0.00 um
[03/22 16:02:24   6694s] Summary Report:
[03/22 16:02:24   6694s] Instances move: 0 (out of 39699 movable)
[03/22 16:02:24   6694s] Instances flipped: 0
[03/22 16:02:24   6694s] Mean displacement: 0.00 um
[03/22 16:02:24   6694s] Max displacement: 0.00 um 
[03/22 16:02:24   6694s] Total instances moved : 0
[03/22 16:02:24   6694s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.870, REAL:1.740, MEM:4394.9M
[03/22 16:02:24   6694s] Total net bbox length = 5.337e+05 (2.687e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:02:24   6694s] Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4394.9MB
[03/22 16:02:24   6694s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:02.0, mem=4394.9MB) @(1:51:31 - 1:51:34).
[03/22 16:02:24   6694s] *** Finished refinePlace (1:51:34 mem=4394.9M) ***
[03/22 16:02:24   6694s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.32
[03/22 16:02:24   6694s] OPERPROF: Finished RefinePlace at level 1, CPU:3.020, REAL:1.894, MEM:4394.9M
[03/22 16:02:24   6694s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4394.9M
[03/22 16:02:24   6694s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.050, MEM:4394.9M
[03/22 16:02:24   6694s] Finished re-routing un-routed nets (0:00:00.0 4394.9M)
[03/22 16:02:24   6694s] 
[03/22 16:02:24   6694s] OPERPROF: Starting DPlace-Init at level 1, MEM:4394.9M
[03/22 16:02:24   6694s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4394.9M
[03/22 16:02:24   6694s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.138, MEM:4394.9M
[03/22 16:02:24   6694s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.232, MEM:4394.9M
[03/22 16:02:25   6695s] 
[03/22 16:02:25   6695s] Density : 0.9780
[03/22 16:02:25   6695s] Max route overflow : 0.0000
[03/22 16:02:25   6695s] 
[03/22 16:02:25   6695s] 
[03/22 16:02:25   6695s] *** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4394.9M) ***
[03/22 16:02:25   6695s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.18
[03/22 16:02:25   6695s] ** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -35.368 Density 97.80
[03/22 16:02:25   6695s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.403| -7.703|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.222|-27.434|
|HEPG      |-1.222|-27.665|
|All Paths |-1.222|-35.368|
+----------+------+-------+

[03/22 16:02:25   6695s] **** Begin NDR-Layer Usage Statistics ****
[03/22 16:02:25   6695s] Layer 3 has 129 constrained nets 
[03/22 16:02:25   6695s] Layer 7 has 25 constrained nets 
[03/22 16:02:25   6695s] **** End NDR-Layer Usage Statistics ****
[03/22 16:02:25   6695s] 
[03/22 16:02:25   6695s] *** Finish post-CTS Setup Fixing (cpu=0:00:28.4 real=0:00:14.0 mem=4394.9M) ***
[03/22 16:02:25   6695s] 
[03/22 16:02:25   6695s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9874.11
[03/22 16:02:25   6695s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4185.4M
[03/22 16:02:25   6695s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.043, MEM:4186.9M
[03/22 16:02:25   6695s] TotalInstCnt at PhyDesignMc Destruction: 39,822
[03/22 16:02:25   6696s] (I,S,L,T): WC_VIEW: 104.896, 31.3744, 2.06828, 138.339
[03/22 16:02:25   6696s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.24
[03/22 16:02:25   6696s] *** SetupOpt [finish] : cpu/real = 0:00:37.9/0:00:23.3 (1.6), totSession cpu/real = 1:51:36.2/0:34:31.8 (3.2), mem = 4186.9M
[03/22 16:02:26   6696s] 
[03/22 16:02:26   6696s] =============================================================================================
[03/22 16:02:26   6696s]  Step TAT Report for TnsOpt #6
[03/22 16:02:26   6696s] =============================================================================================
[03/22 16:02:26   6696s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:02:26   6696s] ---------------------------------------------------------------------------------------------
[03/22 16:02:26   6696s] [ RefinePlace            ]      1   0:00:03.3  (  14.0 % )     0:00:03.3 /  0:00:04.8    1.5
[03/22 16:02:26   6696s] [ SlackTraversorInit     ]      2   0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.0
[03/22 16:02:26   6696s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:26   6696s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   2.9 % )     0:00:00.7 /  0:00:00.7    1.1
[03/22 16:02:26   6696s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.1
[03/22 16:02:26   6696s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:26   6696s] [ TransformInit          ]      1   0:00:07.5  (  32.4 % )     0:00:07.5 /  0:00:07.5    1.0
[03/22 16:02:26   6696s] [ OptSingleIteration     ]    100   0:00:01.0  (   4.4 % )     0:00:07.2 /  0:00:19.7    2.7
[03/22 16:02:26   6696s] [ OptGetWeight           ]    100   0:00:00.8  (   3.3 % )     0:00:00.8 /  0:00:00.7    0.9
[03/22 16:02:26   6696s] [ OptEval                ]    100   0:00:01.9  (   8.1 % )     0:00:01.9 /  0:00:11.4    6.0
[03/22 16:02:26   6696s] [ OptCommit              ]    100   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[03/22 16:02:26   6696s] [ IncrTimingUpdate       ]     74   0:00:00.8  (   3.6 % )     0:00:00.8 /  0:00:01.8    2.1
[03/22 16:02:26   6696s] [ PostCommitDelayUpdate  ]    101   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.3    1.9
[03/22 16:02:26   6696s] [ IncrDelayCalc          ]    116   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.8
[03/22 16:02:26   6696s] [ SetupOptGetWorkingSet  ]    200   0:00:02.3  (   9.8 % )     0:00:02.3 /  0:00:04.5    2.0
[03/22 16:02:26   6696s] [ SetupOptGetActiveNode  ]    200   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[03/22 16:02:26   6696s] [ SetupOptSlackGraph     ]    100   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.7    3.0
[03/22 16:02:26   6696s] [ MISC                   ]          0:00:03.8  (  16.4 % )     0:00:03.8 /  0:00:04.3    1.1
[03/22 16:02:26   6696s] ---------------------------------------------------------------------------------------------
[03/22 16:02:26   6696s]  TnsOpt #6 TOTAL                    0:00:23.3  ( 100.0 % )     0:00:23.3 /  0:00:37.9    1.6
[03/22 16:02:26   6696s] ---------------------------------------------------------------------------------------------
[03/22 16:02:26   6696s] 
[03/22 16:02:26   6696s] End: GigaOpt TNS recovery
[03/22 16:02:26   6696s] GigaOpt: WNS changes after routing: -1.156 -> -1.222 (bump = 0.066)
[03/22 16:02:26   6696s] GigaOpt: WNS bump threshold: -14.5
[03/22 16:02:26   6696s] Begin: GigaOpt postEco optimization
[03/22 16:02:26   6696s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 8  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/22 16:02:26   6696s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:02:26   6696s] Info: 129 clock nets excluded from IPO operation.
[03/22 16:02:26   6696s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:51:36.8/0:34:32.3 (3.2), mem = 4186.9M
[03/22 16:02:26   6696s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.25
[03/22 16:02:27   6697s] (I,S,L,T): WC_VIEW: 104.896, 31.3744, 2.06828, 138.339
[03/22 16:02:27   6697s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 16:02:27   6697s] ### Creating PhyDesignMc. totSessionCpu=1:51:37 mem=4186.9M
[03/22 16:02:27   6697s] OPERPROF: Starting DPlace-Init at level 1, MEM:4186.9M
[03/22 16:02:27   6697s] z: 2, totalTracks: 1
[03/22 16:02:27   6697s] z: 4, totalTracks: 1
[03/22 16:02:27   6697s] z: 6, totalTracks: 1
[03/22 16:02:27   6697s] z: 8, totalTracks: 1
[03/22 16:02:27   6697s] #spOpts: N=65 mergeVia=F 
[03/22 16:02:27   6697s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4186.9M
[03/22 16:02:27   6697s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:4186.9M
[03/22 16:02:27   6697s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4186.9MB).
[03/22 16:02:27   6697s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.209, MEM:4186.9M
[03/22 16:02:27   6698s] TotalInstCnt at PhyDesignMc Initialization: 39,822
[03/22 16:02:27   6698s] ### Creating PhyDesignMc, finished. totSessionCpu=1:51:38 mem=4186.9M
[03/22 16:02:27   6698s] ### Creating RouteCongInterface, started
[03/22 16:02:27   6698s] 
[03/22 16:02:27   6698s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 16:02:27   6698s] 
[03/22 16:02:27   6698s] #optDebug: {0, 1.200}
[03/22 16:02:27   6698s] ### Creating RouteCongInterface, finished
[03/22 16:02:27   6698s] ### Creating LA Mngr. totSessionCpu=1:51:38 mem=4186.9M
[03/22 16:02:27   6698s] ### Creating LA Mngr, finished. totSessionCpu=1:51:38 mem=4186.9M
[03/22 16:02:33   6703s] *info: 129 clock nets excluded
[03/22 16:02:33   6703s] *info: 2 special nets excluded.
[03/22 16:02:33   6703s] *info: 138 no-driver nets excluded.
[03/22 16:02:33   6703s] *info: 125 nets with fixed/cover wires excluded.
[03/22 16:02:35   6706s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.12
[03/22 16:02:35   6706s] PathGroup :  reg2cgate  TargetSlack : 0 
[03/22 16:02:35   6706s] PathGroup :  reg2reg  TargetSlack : 0 
[03/22 16:02:35   6706s] ** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -35.368 Density 97.80
[03/22 16:02:35   6706s] Optimizer WNS Pass 0
[03/22 16:02:35   6706s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.403| -7.703|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.222|-27.434|
|HEPG      |-1.222|-27.665|
|All Paths |-1.222|-35.368|
+----------+------+-------+

[03/22 16:02:36   6706s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.222ns TNS -27.434ns; HEPG WNS -1.222ns TNS -27.434ns; all paths WNS -1.222ns TNS -35.368ns; Real time 0:06:42
[03/22 16:02:36   6706s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4394.9M
[03/22 16:02:36   6706s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4394.9M
[03/22 16:02:36   6706s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 16:02:36   6706s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 16:02:36   6706s] Active Path Group: reg2cgate reg2reg  
[03/22 16:02:36   6706s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:36   6706s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:02:36   6706s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:36   6706s] |  -1.222|   -1.222| -27.665|  -35.368|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:02:38   6716s] |  -1.222|   -1.222| -27.670|  -35.373|    97.80%|   0:00:02.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:02:38   6716s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:39   6716s] 
[03/22 16:02:39   6716s] *** Finish Core Optimize Step (cpu=0:00:09.3 real=0:00:03.0 mem=4394.9M) ***
[03/22 16:02:39   6716s] Active Path Group: default 
[03/22 16:02:39   6716s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:39   6716s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:02:39   6716s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:39   6716s] |  -0.403|   -1.222|  -7.703|  -35.373|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:02:39   6716s] |  -0.403|   -1.222|  -7.703|  -35.373|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:02:39   6716s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:39   6716s] 
[03/22 16:02:39   6716s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=4394.9M) ***
[03/22 16:02:40   6716s] 
[03/22 16:02:40   6716s] *** Finished Optimize Step Cumulative (cpu=0:00:10.0 real=0:00:04.0 mem=4394.9M) ***
[03/22 16:02:40   6716s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.403| -7.703|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.222|-27.439|
|HEPG      |-1.222|-27.670|
|All Paths |-1.222|-35.373|
+----------+------+-------+

[03/22 16:02:40   6716s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.222ns TNS -27.439ns; HEPG WNS -1.222ns TNS -27.439ns; all paths WNS -1.222ns TNS -35.373ns; Real time 0:06:46
[03/22 16:02:40   6716s] ** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -35.373 Density 97.80
[03/22 16:02:40   6716s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9874.19
[03/22 16:02:40   6717s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4394.9M
[03/22 16:02:40   6717s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.076, MEM:4394.9M
[03/22 16:02:40   6717s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4394.9M
[03/22 16:02:40   6717s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4394.9M
[03/22 16:02:40   6717s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4394.9M
[03/22 16:02:40   6717s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.141, MEM:4394.9M
[03/22 16:02:40   6717s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.239, MEM:4394.9M
[03/22 16:02:40   6717s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.240, MEM:4394.9M
[03/22 16:02:40   6717s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.33
[03/22 16:02:40   6717s] OPERPROF: Starting RefinePlace at level 1, MEM:4394.9M
[03/22 16:02:40   6717s] *** Starting refinePlace (1:51:57 mem=4394.9M) ***
[03/22 16:02:40   6717s] Total net bbox length = 5.337e+05 (2.687e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:02:40   6717s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:02:40   6717s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4394.9M
[03/22 16:02:40   6717s] Starting refinePlace ...
[03/22 16:02:41   6717s] 
[03/22 16:02:41   6717s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 16:02:42   6720s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:02:42   6720s] [CPU] RefinePlace/Legalization (cpu=0:00:02.4, real=0:00:02.0, mem=4394.9MB) @(1:51:58 - 1:52:00).
[03/22 16:02:42   6720s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:02:42   6720s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 4394.9MB
[03/22 16:02:42   6720s] Statistics of distance of Instance movement in refine placement:
[03/22 16:02:42   6720s]   maximum (X+Y) =         0.00 um
[03/22 16:02:42   6720s]   mean    (X+Y) =         0.00 um
[03/22 16:02:42   6720s] Summary Report:
[03/22 16:02:42   6720s] Instances move: 0 (out of 39699 movable)
[03/22 16:02:42   6720s] Instances flipped: 0
[03/22 16:02:42   6720s] Mean displacement: 0.00 um
[03/22 16:02:42   6720s] Max displacement: 0.00 um 
[03/22 16:02:42   6720s] Total instances moved : 0
[03/22 16:02:42   6720s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.450, REAL:1.766, MEM:4394.9M
[03/22 16:02:42   6720s] Total net bbox length = 5.337e+05 (2.687e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:02:42   6720s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 4394.9MB
[03/22 16:02:42   6720s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=4394.9MB) @(1:51:57 - 1:52:00).
[03/22 16:02:42   6720s] *** Finished refinePlace (1:52:00 mem=4394.9M) ***
[03/22 16:02:42   6720s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.33
[03/22 16:02:42   6720s] OPERPROF: Finished RefinePlace at level 1, CPU:2.620, REAL:1.942, MEM:4394.9M
[03/22 16:02:42   6720s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4394.9M
[03/22 16:02:42   6720s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.036, MEM:4394.9M
[03/22 16:02:42   6720s] Finished re-routing un-routed nets (0:00:00.0 4394.9M)
[03/22 16:02:42   6720s] 
[03/22 16:02:42   6720s] OPERPROF: Starting DPlace-Init at level 1, MEM:4394.9M
[03/22 16:02:42   6720s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4394.9M
[03/22 16:02:43   6720s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.142, MEM:4394.9M
[03/22 16:02:43   6720s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.236, MEM:4394.9M
[03/22 16:02:43   6721s] 
[03/22 16:02:43   6721s] Density : 0.9780
[03/22 16:02:43   6721s] Max route overflow : 0.0000
[03/22 16:02:43   6721s] 
[03/22 16:02:43   6721s] 
[03/22 16:02:43   6721s] *** Finish Physical Update (cpu=0:00:04.4 real=0:00:03.0 mem=4394.9M) ***
[03/22 16:02:43   6721s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9874.19
[03/22 16:02:43   6721s] ** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -35.373 Density 97.80
[03/22 16:02:43   6721s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.403| -7.703|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.222|-27.439|
|HEPG      |-1.222|-27.670|
|All Paths |-1.222|-35.373|
+----------+------+-------+

[03/22 16:02:43   6721s] **** Begin NDR-Layer Usage Statistics ****
[03/22 16:02:43   6721s] Layer 3 has 129 constrained nets 
[03/22 16:02:43   6721s] Layer 7 has 25 constrained nets 
[03/22 16:02:43   6721s] **** End NDR-Layer Usage Statistics ****
[03/22 16:02:43   6721s] 
[03/22 16:02:43   6721s] *** Finish post-CTS Setup Fixing (cpu=0:00:15.6 real=0:00:08.0 mem=4394.9M) ***
[03/22 16:02:43   6721s] 
[03/22 16:02:43   6721s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9874.12
[03/22 16:02:43   6721s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4185.4M
[03/22 16:02:43   6721s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.037, MEM:4186.9M
[03/22 16:02:43   6721s] TotalInstCnt at PhyDesignMc Destruction: 39,822
[03/22 16:02:44   6721s] (I,S,L,T): WC_VIEW: 104.903, 31.3791, 2.06838, 138.35
[03/22 16:02:44   6721s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.25
[03/22 16:02:44   6721s] *** SetupOpt [finish] : cpu/real = 0:00:25.2/0:00:17.7 (1.4), totSession cpu/real = 1:52:02.0/0:34:50.0 (3.2), mem = 4186.9M
[03/22 16:02:44   6721s] 
[03/22 16:02:44   6721s] =============================================================================================
[03/22 16:02:44   6721s]  Step TAT Report for WnsOpt #6
[03/22 16:02:44   6721s] =============================================================================================
[03/22 16:02:44   6721s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:02:44   6721s] ---------------------------------------------------------------------------------------------
[03/22 16:02:44   6721s] [ RefinePlace            ]      1   0:00:03.4  (  19.1 % )     0:00:03.4 /  0:00:04.4    1.3
[03/22 16:02:44   6721s] [ SlackTraversorInit     ]      2   0:00:00.6  (   3.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/22 16:02:44   6721s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:44   6721s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   4.0 % )     0:00:00.7 /  0:00:00.8    1.1
[03/22 16:02:44   6721s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.3
[03/22 16:02:44   6721s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:44   6721s] [ TransformInit          ]      1   0:00:07.7  (  43.7 % )     0:00:07.7 /  0:00:07.7    1.0
[03/22 16:02:44   6721s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.1 % )     0:00:02.3 /  0:00:09.4    4.1
[03/22 16:02:44   6721s] [ OptGetWeight           ]      7   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.1
[03/22 16:02:44   6721s] [ OptEval                ]      7   0:00:01.5  (   8.3 % )     0:00:01.5 /  0:00:08.2    5.6
[03/22 16:02:44   6721s] [ OptCommit              ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:44   6721s] [ IncrTimingUpdate       ]      9   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.5    1.8
[03/22 16:02:44   6721s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[03/22 16:02:44   6721s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/22 16:02:44   6721s] [ SetupOptGetWorkingSet  ]     13   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.6
[03/22 16:02:44   6721s] [ SetupOptGetActiveNode  ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:44   6721s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[03/22 16:02:44   6721s] [ MISC                   ]          0:00:02.8  (  15.8 % )     0:00:02.8 /  0:00:02.1    0.8
[03/22 16:02:44   6721s] ---------------------------------------------------------------------------------------------
[03/22 16:02:44   6721s]  WnsOpt #6 TOTAL                    0:00:17.7  ( 100.0 % )     0:00:17.7 /  0:00:25.2    1.4
[03/22 16:02:44   6721s] ---------------------------------------------------------------------------------------------
[03/22 16:02:44   6721s] 
[03/22 16:02:44   6721s] End: GigaOpt postEco optimization
[03/22 16:02:44   6721s] *** Steiner Routed Nets: 0.034%; Threshold: 100; Threshold for Hold: 100
[03/22 16:02:44   6721s] ### Creating LA Mngr. totSessionCpu=1:52:02 mem=4186.9M
[03/22 16:02:44   6721s] ### Creating LA Mngr, finished. totSessionCpu=1:52:02 mem=4186.9M
[03/22 16:02:44   6722s] Re-routed 0 nets
[03/22 16:02:44   6722s] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 16:02:44   6722s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
[03/22 16:02:44   6722s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:02:44   6722s] Info: 129 clock nets excluded from IPO operation.
[03/22 16:02:44   6722s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:52:02.2/0:34:50.2 (3.2), mem = 4186.9M
[03/22 16:02:44   6722s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.26
[03/22 16:02:45   6722s] (I,S,L,T): WC_VIEW: 104.903, 31.3791, 2.06838, 138.35
[03/22 16:02:45   6722s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 16:02:45   6722s] ### Creating PhyDesignMc. totSessionCpu=1:52:03 mem=4186.9M
[03/22 16:02:45   6722s] OPERPROF: Starting DPlace-Init at level 1, MEM:4186.9M
[03/22 16:02:45   6722s] z: 2, totalTracks: 1
[03/22 16:02:45   6722s] z: 4, totalTracks: 1
[03/22 16:02:45   6722s] z: 6, totalTracks: 1
[03/22 16:02:45   6722s] z: 8, totalTracks: 1
[03/22 16:02:45   6722s] #spOpts: N=65 mergeVia=F 
[03/22 16:02:45   6722s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4186.9M
[03/22 16:02:45   6723s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.114, MEM:4186.9M
[03/22 16:02:45   6723s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4186.9MB).
[03/22 16:02:45   6723s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.223, MEM:4186.9M
[03/22 16:02:45   6723s] TotalInstCnt at PhyDesignMc Initialization: 39,822
[03/22 16:02:45   6723s] ### Creating PhyDesignMc, finished. totSessionCpu=1:52:04 mem=4186.9M
[03/22 16:02:45   6723s] ### Creating RouteCongInterface, started
[03/22 16:02:45   6723s] 
[03/22 16:02:45   6723s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 16:02:45   6723s] 
[03/22 16:02:45   6723s] #optDebug: {0, 1.200}
[03/22 16:02:45   6723s] ### Creating RouteCongInterface, finished
[03/22 16:02:45   6723s] ### Creating LA Mngr. totSessionCpu=1:52:04 mem=4186.9M
[03/22 16:02:45   6723s] ### Creating LA Mngr, finished. totSessionCpu=1:52:04 mem=4186.9M
[03/22 16:02:51   6729s] *info: 129 clock nets excluded
[03/22 16:02:51   6729s] *info: 2 special nets excluded.
[03/22 16:02:51   6729s] *info: 138 no-driver nets excluded.
[03/22 16:02:51   6729s] *info: 125 nets with fixed/cover wires excluded.
[03/22 16:02:53   6731s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.13
[03/22 16:02:53   6731s] PathGroup :  reg2cgate  TargetSlack : 0 
[03/22 16:02:53   6731s] PathGroup :  reg2reg  TargetSlack : 0 
[03/22 16:02:53   6731s] ** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -35.373 Density 97.80
[03/22 16:02:53   6731s] Optimizer TNS Opt
[03/22 16:02:53   6731s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.403| -7.703|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.222|-27.439|
|HEPG      |-1.222|-27.670|
|All Paths |-1.222|-35.373|
+----------+------+-------+

[03/22 16:02:53   6731s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.222ns TNS -27.439ns; HEPG WNS -1.222ns TNS -27.439ns; all paths WNS -1.222ns TNS -35.373ns; Real time 0:06:59
[03/22 16:02:53   6731s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4394.9M
[03/22 16:02:53   6731s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:4394.9M
[03/22 16:02:54   6731s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 16:02:54   6732s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 16:02:54   6732s] Active Path Group: reg2cgate reg2reg  
[03/22 16:02:54   6732s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:54   6732s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:02:54   6732s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:54   6732s] |  -1.222|   -1.222| -27.670|  -35.373|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:02:55   6733s] |  -1.222|   -1.222| -27.670|  -35.373|    97.80%|   0:00:01.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
[03/22 16:02:55   6734s] |  -1.222|   -1.222| -27.670|  -35.373|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
[03/22 16:02:56   6735s] |  -1.222|   -1.222| -27.670|  -35.373|    97.80%|   0:00:01.0| 4394.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:02:56   6735s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:56   6735s] 
[03/22 16:02:56   6735s] *** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:02.0 mem=4394.9M) ***
[03/22 16:02:56   6735s] Active Path Group: default 
[03/22 16:02:56   6735s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:56   6735s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:02:56   6735s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:56   6735s] |  -0.403|   -1.222|  -7.703|  -35.373|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:02:56   6735s] |  -0.403|   -1.222|  -7.703|  -35.373|    97.80%|   0:00:00.0| 4394.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
[03/22 16:02:56   6735s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:02:57   6735s] 
[03/22 16:02:57   6735s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4394.9M) ***
[03/22 16:02:57   6735s] 
[03/22 16:02:57   6735s] *** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:03.0 mem=4394.9M) ***
[03/22 16:02:57   6735s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.403| -7.703|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.222|-27.439|
|HEPG      |-1.222|-27.670|
|All Paths |-1.222|-35.373|
+----------+------+-------+

[03/22 16:02:57   6735s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.222ns TNS -27.439ns; HEPG WNS -1.222ns TNS -27.439ns; all paths WNS -1.222ns TNS -35.373ns; Real time 0:07:03
[03/22 16:02:57   6735s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.403| -7.703|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.222|-27.439|
|HEPG      |-1.222|-27.670|
|All Paths |-1.222|-35.373|
+----------+------+-------+

[03/22 16:02:57   6735s] **** Begin NDR-Layer Usage Statistics ****
[03/22 16:02:57   6735s] Layer 3 has 129 constrained nets 
[03/22 16:02:57   6735s] Layer 7 has 25 constrained nets 
[03/22 16:02:57   6735s] **** End NDR-Layer Usage Statistics ****
[03/22 16:02:57   6735s] 
[03/22 16:02:57   6735s] *** Finish post-CTS Setup Fixing (cpu=0:00:04.3 real=0:00:04.0 mem=4394.9M) ***
[03/22 16:02:57   6735s] 
[03/22 16:02:57   6735s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9874.13
[03/22 16:02:57   6735s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4185.4M
[03/22 16:02:57   6735s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.041, MEM:4186.9M
[03/22 16:02:57   6735s] TotalInstCnt at PhyDesignMc Destruction: 39,822
[03/22 16:02:57   6736s] (I,S,L,T): WC_VIEW: 104.903, 31.3791, 2.06838, 138.35
[03/22 16:02:57   6736s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.26
[03/22 16:02:57   6736s] *** SetupOpt [finish] : cpu/real = 0:00:13.8/0:00:13.2 (1.0), totSession cpu/real = 1:52:16.0/0:35:03.3 (3.2), mem = 4186.9M
[03/22 16:02:57   6736s] 
[03/22 16:02:57   6736s] =============================================================================================
[03/22 16:02:57   6736s]  Step TAT Report for TnsOpt #7
[03/22 16:02:57   6736s] =============================================================================================
[03/22 16:02:57   6736s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:02:57   6736s] ---------------------------------------------------------------------------------------------
[03/22 16:02:57   6736s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 16:02:57   6736s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:57   6736s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   5.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/22 16:02:57   6736s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/22 16:02:57   6736s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:57   6736s] [ TransformInit          ]      1   0:00:07.5  (  56.7 % )     0:00:07.5 /  0:00:07.5    1.0
[03/22 16:02:57   6736s] [ OptSingleIteration     ]     36   0:00:00.1  (   0.8 % )     0:00:01.3 /  0:00:01.8    1.4
[03/22 16:02:57   6736s] [ OptGetWeight           ]     36   0:00:00.8  (   5.8 % )     0:00:00.8 /  0:00:00.8    1.1
[03/22 16:02:57   6736s] [ OptEval                ]     36   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.3
[03/22 16:02:57   6736s] [ OptCommit              ]     36   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.9
[03/22 16:02:57   6736s] [ IncrTimingUpdate       ]     41   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[03/22 16:02:57   6736s] [ PostCommitDelayUpdate  ]     36   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:02:57   6736s] [ SetupOptGetWorkingSet  ]     36   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.7    2.2
[03/22 16:02:57   6736s] [ SetupOptGetActiveNode  ]     36   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/22 16:02:57   6736s] [ SetupOptSlackGraph     ]     36   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    3.0
[03/22 16:02:57   6736s] [ MISC                   ]          0:00:03.3  (  24.7 % )     0:00:03.3 /  0:00:03.4    1.0
[03/22 16:02:57   6736s] ---------------------------------------------------------------------------------------------
[03/22 16:02:57   6736s]  TnsOpt #7 TOTAL                    0:00:13.2  ( 100.0 % )     0:00:13.2 /  0:00:13.8    1.0
[03/22 16:02:57   6736s] ---------------------------------------------------------------------------------------------
[03/22 16:02:57   6736s] 
[03/22 16:02:57   6736s] End: GigaOpt Optimization in post-eco TNS mode
[03/22 16:02:58   6737s]   Timing/DRV Snapshot: (REF)
[03/22 16:02:58   6737s]      Weighted WNS: -1.222
[03/22 16:02:58   6737s]       All  PG WNS: -1.222
[03/22 16:02:58   6737s]       High PG WNS: -1.222
[03/22 16:02:58   6737s]       All  PG TNS: -35.373
[03/22 16:02:58   6737s]       High PG TNS: -27.670
[03/22 16:02:58   6737s]          Tran DRV: 0
[03/22 16:02:58   6737s]           Cap DRV: 0
[03/22 16:02:58   6737s]        Fanout DRV: 0
[03/22 16:02:58   6737s]            Glitch: 0
[03/22 16:02:58   6737s]    Category Slack: { [L, -1.222] [H, -1.222] [H, -1.222] }
[03/22 16:02:58   6737s] 
[03/22 16:02:58   6738s] **optDesign ... cpu = 0:11:27, real = 0:05:21, mem = 3058.1M, totSessionCpu=1:52:18 **
[03/22 16:02:58   6738s] **optDesign ... cpu = 0:11:28, real = 0:05:21, mem = 3056.1M, totSessionCpu=1:52:18 **
[03/22 16:02:58   6738s] ** Profile ** Start :  cpu=0:00:00.0, mem=3757.4M
[03/22 16:02:58   6738s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3757.4M
[03/22 16:02:59   6738s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.135, MEM:3757.4M
[03/22 16:02:59   6738s] ** Profile ** Other data :  cpu=0:00:00.3, mem=3757.4M
[03/22 16:02:59   6739s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3836.9M
[03/22 16:02:59   6740s] ** Profile ** DRVs :  cpu=0:00:01.1, mem=3836.9M
[03/22 16:02:59   6740s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.222  | -1.222  | -0.231  | -0.403  |
|           TNS (ns):| -35.373 | -27.439 | -0.231  | -7.703  |
|    Violating Paths:|   204   |   181   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.864%
       (97.802% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3836.9M
[03/22 16:02:59   6740s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 8 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -postCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/22 16:03:00   6740s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:03:00   6740s] Info: 129 clock nets excluded from IPO operation.
[03/22 16:03:00   6740s] ### Creating LA Mngr. totSessionCpu=1:52:21 mem=3836.9M
[03/22 16:03:00   6740s] ### Creating LA Mngr, finished. totSessionCpu=1:52:21 mem=3836.9M
[03/22 16:03:00   6740s] 
[03/22 16:03:00   6740s] Begin: Power Optimization
[03/22 16:03:00   6740s] 
[03/22 16:03:00   6740s] Begin Power Analysis
[03/22 16:03:00   6740s] 
[03/22 16:03:00   6740s]              0V	    VSS
[03/22 16:03:00   6740s]            0.9V	    VDD
[03/22 16:03:00   6740s] Begin Processing Timing Library for Power Calculation
[03/22 16:03:00   6740s] 
[03/22 16:03:00   6740s] Begin Processing Timing Library for Power Calculation
[03/22 16:03:00   6740s] 
[03/22 16:03:00   6740s] 
[03/22 16:03:00   6740s] 
[03/22 16:03:00   6740s] Begin Processing Power Net/Grid for Power Calculation
[03/22 16:03:00   6740s] 
[03/22 16:03:00   6740s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3084.02MB/5093.25MB/3424.10MB)
[03/22 16:03:00   6740s] 
[03/22 16:03:00   6740s] Begin Processing Timing Window Data for Power Calculation
[03/22 16:03:00   6740s] 
[03/22 16:03:00   6741s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3084.02MB/5093.25MB/3424.10MB)
[03/22 16:03:00   6741s] 
[03/22 16:03:00   6741s] Begin Processing User Attributes
[03/22 16:03:00   6741s] 
[03/22 16:03:00   6741s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3084.02MB/5093.25MB/3424.10MB)
[03/22 16:03:00   6741s] 
[03/22 16:03:00   6741s] Begin Processing Signal Activity
[03/22 16:03:00   6741s] 
[03/22 16:03:02   6743s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3085.14MB/5093.25MB/3424.10MB)
[03/22 16:03:02   6743s] 
[03/22 16:03:02   6743s] Begin Power Computation
[03/22 16:03:02   6743s] 
[03/22 16:03:02   6743s]       ----------------------------------------------------------
[03/22 16:03:02   6743s]       # of cell(s) missing both power/leakage table: 0
[03/22 16:03:02   6743s]       # of cell(s) missing power table: 1
[03/22 16:03:02   6743s]       # of cell(s) missing leakage table: 0
[03/22 16:03:02   6743s]       # of MSMV cell(s) missing power_level: 0
[03/22 16:03:02   6743s]       ----------------------------------------------------------
[03/22 16:03:02   6743s] CellName                                  Missing Table(s)
[03/22 16:03:02   6743s] TIEL                                      internal power, 
[03/22 16:03:02   6743s] 
[03/22 16:03:02   6743s] 
[03/22 16:03:04   6746s] Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3089.30MB/5158.01MB/3424.10MB)
[03/22 16:03:04   6746s] 
[03/22 16:03:04   6746s] Begin Processing User Attributes
[03/22 16:03:04   6746s] 
[03/22 16:03:04   6746s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3089.30MB/5158.01MB/3424.10MB)
[03/22 16:03:04   6746s] 
[03/22 16:03:04   6746s] Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=3089.30MB/5158.01MB/3424.10MB)
[03/22 16:03:04   6746s] 
[03/22 16:03:05   6747s] *



[03/22 16:03:05   6747s] Total Power
[03/22 16:03:05   6747s] -----------------------------------------------------------------------------------------
[03/22 16:03:05   6747s] Total Internal Power:      107.36233748 	   69.5580%
[03/22 16:03:05   6747s] Total Switching Power:      44.83823113 	   29.0498%
[03/22 16:03:05   6747s] Total Leakage Power:         2.14871602 	    1.3921%
[03/22 16:03:05   6747s] Total Power:               154.34928486
[03/22 16:03:05   6747s] -----------------------------------------------------------------------------------------
[03/22 16:03:06   6748s] Processing average sequential pin duty cycle 
[03/22 16:03:06   6748s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 16:03:06   6748s] ### Creating PhyDesignMc. totSessionCpu=1:52:28 mem=4094.3M
[03/22 16:03:06   6748s] OPERPROF: Starting DPlace-Init at level 1, MEM:4094.3M
[03/22 16:03:06   6748s] z: 2, totalTracks: 1
[03/22 16:03:06   6748s] z: 4, totalTracks: 1
[03/22 16:03:06   6748s] z: 6, totalTracks: 1
[03/22 16:03:06   6748s] z: 8, totalTracks: 1
[03/22 16:03:06   6748s] #spOpts: N=65 mergeVia=F 
[03/22 16:03:06   6748s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4094.3M
[03/22 16:03:06   6748s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.133, MEM:4094.3M
[03/22 16:03:06   6748s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4094.3MB).
[03/22 16:03:06   6748s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.273, MEM:4094.3M
[03/22 16:03:07   6749s] TotalInstCnt at PhyDesignMc Initialization: 39,822
[03/22 16:03:07   6749s] ### Creating PhyDesignMc, finished. totSessionCpu=1:52:29 mem=4110.3M
[03/22 16:03:07   6749s]   Timing Snapshot: (REF)
[03/22 16:03:07   6749s]      Weighted WNS: -1.222
[03/22 16:03:07   6749s]       All  PG WNS: -1.222
[03/22 16:03:07   6749s]       High PG WNS: -1.222
[03/22 16:03:07   6749s]       All  PG TNS: -35.373
[03/22 16:03:07   6749s]       High PG TNS: -27.670
[03/22 16:03:07   6749s]    Category Slack: { [L, -1.222] [H, -1.222] [H, -1.222] }
[03/22 16:03:07   6749s] 
[03/22 16:03:09   6751s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4110.3M
[03/22 16:03:09   6751s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4110.3M
[03/22 16:03:14   6764s] 
[03/22 16:03:14   6764s] Phase 1 finished in (cpu = 0:00:11.1) (real = 0:00:03.0) **
[03/22 16:03:15   6765s] 
[03/22 16:03:15   6765s] =============================================================================================
[03/22 16:03:15   6765s]  Step TAT Report for PowerOpt #3
[03/22 16:03:15   6765s] =============================================================================================
[03/22 16:03:15   6765s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:03:15   6765s] ---------------------------------------------------------------------------------------------
[03/22 16:03:15   6765s] [ SlackTraversorInit     ]      1   0:00:00.3  (   4.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 16:03:15   6765s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:15   6765s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    1.2
[03/22 16:03:15   6765s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:15   6765s] [ BottleneckAnalyzerInit ]      1   0:00:01.0  (  15.2 % )     0:00:01.0 /  0:00:03.9    3.8
[03/22 16:03:15   6765s] [ OptSingleIteration     ]      5   0:00:00.7  (   9.8 % )     0:00:02.2 /  0:00:07.1    3.2
[03/22 16:03:15   6765s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:15   6765s] [ OptEval                ]      7   0:00:00.6  (   9.0 % )     0:00:00.6 /  0:00:03.8    6.2
[03/22 16:03:15   6765s] [ OptCommit              ]      7   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 16:03:15   6765s] [ IncrTimingUpdate       ]      7   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.8    3.2
[03/22 16:03:15   6765s] [ PostCommitDelayUpdate  ]      6   0:00:00.2  (   3.0 % )     0:00:00.4 /  0:00:01.3    3.4
[03/22 16:03:15   6765s] [ IncrDelayCalc          ]     36   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:01.1    6.2
[03/22 16:03:15   6765s] [ DrvFindVioNets         ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.5    6.5
[03/22 16:03:15   6765s] [ MISC                   ]          0:00:03.0  (  43.9 % )     0:00:03.0 /  0:00:03.0    1.0
[03/22 16:03:15   6765s] ---------------------------------------------------------------------------------------------
[03/22 16:03:15   6765s]  PowerOpt #3 TOTAL                  0:00:06.9  ( 100.0 % )     0:00:06.9 /  0:00:14.9    2.2
[03/22 16:03:15   6765s] ---------------------------------------------------------------------------------------------
[03/22 16:03:15   6765s] 
[03/22 16:03:15   6765s] Finished Timing Update in (cpu = 0:00:15.3) (real = 0:00:08.0) **
[03/22 16:03:15   6765s] OPT: Doing preprocessing before recovery...
[03/22 16:03:16   6766s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4225.2M
[03/22 16:03:16   6766s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:4225.2M
[03/22 16:03:19   6769s] skewClock sized 2 and inserted 5 insts
[03/22 16:03:20   6770s] OptDebug: End of preprocessForPowerRecovery:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.430| -8.302|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.195|-37.200|
|HEPG      |-1.195|-37.431|
|All Paths |-1.195|-45.732|
+----------+------+-------+

[03/22 16:03:20   6771s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 16:03:20   6771s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 16:03:20   6771s] Info: violation cost 3.228883 (cap = 0.126237, tran = 3.102646, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 16:03:20   6771s]   Timing Snapshot: (TGT)
[03/22 16:03:20   6771s]      Weighted WNS: -1.195
[03/22 16:03:20   6771s]       All  PG WNS: -1.195
[03/22 16:03:20   6771s]       High PG WNS: -1.195
[03/22 16:03:20   6771s]       All  PG TNS: -45.732
[03/22 16:03:20   6771s]       High PG TNS: -37.431
[03/22 16:03:20   6771s]    Category Slack: { [L, -1.195] [H, -1.195] [H, -1.195] }
[03/22 16:03:20   6771s] 
[03/22 16:03:20   6771s] Checking setup slack degradation ...
[03/22 16:03:20   6771s] 
[03/22 16:03:20   6771s] Recovery Manager:
[03/22 16:03:20   6771s]   Low  Effort WNS Jump: 0.000 (REF: -1.222, TGT: -1.195, Threshold: 0.010) - Skip
[03/22 16:03:20   6771s]   High Effort WNS Jump: 0.000 (REF: { -1.222, -1.222 }, TGT: { -1.195, -1.195 }, Threshold: 0.010) - Skip
[03/22 16:03:20   6771s]   Low  Effort TNS Jump: 10.359 (REF: -35.373, TGT: -45.732, Threshold: 10.000) - Trigger
[03/22 16:03:20   6771s]   High Effort TNS Jump: 9.761 (REF: -27.670, TGT: -37.431, Threshold: 5.000) - Trigger
[03/22 16:03:20   6771s] 
[03/22 16:03:21   6772s] Begin: GigaOpt nonLegal postEco optimization
[03/22 16:03:21   6772s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -inPostEcoStage -maxLocalDensity 0.9 -numThreads 8 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -lowEffort
[03/22 16:03:21   6772s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:03:21   6772s] Info: 134 clock nets excluded from IPO operation.
[03/22 16:03:21   6772s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:52:52.6/0:35:27.3 (3.2), mem = 4347.7M
[03/22 16:03:21   6772s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.28
[03/22 16:03:22   6773s] (I,S,L,T): WC_VIEW: 104.688, 31.2748, 2.05257, 138.015
[03/22 16:03:22   6773s] ### Creating RouteCongInterface, started
[03/22 16:03:22   6773s] 
[03/22 16:03:22   6773s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 16:03:22   6773s] 
[03/22 16:03:22   6773s] #optDebug: {0, 1.200}
[03/22 16:03:22   6773s] ### Creating RouteCongInterface, finished
[03/22 16:03:22   6773s] ### Creating LA Mngr. totSessionCpu=1:52:53 mem=4347.8M
[03/22 16:03:22   6773s] ### Creating LA Mngr, finished. totSessionCpu=1:52:53 mem=4347.8M
[03/22 16:03:27   6778s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:03:27   6778s] Info: 134 clock nets excluded from IPO operation.
[03/22 16:03:29   6780s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9874.14
[03/22 16:03:29   6780s] PathGroup :  reg2cgate  TargetSlack : 0 
[03/22 16:03:29   6780s] PathGroup :  reg2reg  TargetSlack : 0 
[03/22 16:03:29   6781s] ** GigaOpt Optimizer WNS Slack -1.195 TNS Slack -45.732 Density 97.66
[03/22 16:03:29   6781s] Optimizer WNS Pass 0
[03/22 16:03:29   6781s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.430| -8.302|
|reg2cgate |-0.231| -0.231|
|reg2reg   |-1.195|-37.200|
|HEPG      |-1.195|-37.431|
|All Paths |-1.195|-45.732|
+----------+------+-------+

[03/22 16:03:30   6781s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.231ns TNS -0.231ns; reg2reg* WNS -1.195ns TNS -37.200ns; HEPG WNS -1.195ns TNS -37.200ns; all paths WNS -1.195ns TNS -45.733ns; Real time 0:07:36
[03/22 16:03:30   6781s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4546.2M
[03/22 16:03:30   6781s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4546.2M
[03/22 16:03:30   6781s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/22 16:03:30   6781s] Info: End MT loop @oiCellDelayCachingJob.
[03/22 16:03:30   6781s] Active Path Group: reg2cgate reg2reg  
[03/22 16:03:30   6781s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:03:30   6781s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:03:30   6781s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:03:30   6781s] |  -1.195|   -1.195| -37.431|  -45.732|    97.66%|   0:00:00.0| 4546.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:03:31   6782s]   Timing Snapshot: (TGT)
[03/22 16:03:31   6782s]      Weighted WNS: -1.195
[03/22 16:03:31   6782s]       All  PG WNS: -1.195
[03/22 16:03:31   6782s]       High PG WNS: -1.195
[03/22 16:03:31   6782s]       All  PG TNS: -45.732
[03/22 16:03:31   6782s]       High PG TNS: -37.431
[03/22 16:03:31   6782s]    Category Slack: { [L, -1.195] [H, -1.195] [H, -1.195] }
[03/22 16:03:31   6782s] 
[03/22 16:03:31   6782s] Checking setup slack degradation ...
[03/22 16:03:31   6782s] 
[03/22 16:03:31   6782s] Recovery Manager:
[03/22 16:03:31   6782s]   Low  Effort WNS Jump: 0.000 (REF: -1.222, TGT: -1.195, Threshold: 0.010) - Skip
[03/22 16:03:31   6782s]   High Effort WNS Jump: 0.000 (REF: { -1.222, -1.222 }, TGT: { -1.195, -1.195 }, Threshold: 0.010) - Skip
[03/22 16:03:31   6782s]   Low  Effort TNS Jump: 10.359 (REF: -35.373, TGT: -45.732, Threshold: 10.000) - Trigger
[03/22 16:03:31   6782s]   High Effort TNS Jump: 9.761 (REF: -27.670, TGT: -37.431, Threshold: 5.000) - Trigger
[03/22 16:03:31   6782s] 
[03/22 16:03:32   6783s] 
[03/22 16:03:32   6783s] =============================================================================================
[03/22 16:03:32   6783s]  Step TAT Report for WnsOpt #7
[03/22 16:03:32   6783s] =============================================================================================
[03/22 16:03:32   6783s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:03:32   6783s] ---------------------------------------------------------------------------------------------
[03/22 16:03:32   6783s] [ SlackTraversorInit     ]      2   0:00:00.6  (   5.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/22 16:03:32   6783s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:32   6783s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/22 16:03:32   6783s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:32   6783s] [ TransformInit          ]      1   0:00:07.4  (  70.5 % )     0:00:07.4 /  0:00:07.5    1.0
[03/22 16:03:32   6783s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.9    1.8
[03/22 16:03:32   6783s] [ OptGetWeight           ]      1   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/22 16:03:32   6783s] [ OptEval                ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.5    6.3
[03/22 16:03:32   6783s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:32   6783s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:32   6783s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:32   6783s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[03/22 16:03:32   6783s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:32   6783s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.9
[03/22 16:03:32   6783s] [ MISC                   ]          0:00:01.9  (  17.7 % )     0:00:01.9 /  0:00:01.7    0.9
[03/22 16:03:32   6783s] ---------------------------------------------------------------------------------------------
[03/22 16:03:32   6783s]  WnsOpt #7 TOTAL                    0:00:10.6  ( 100.0 % )     0:00:10.6 /  0:00:10.8    1.0
[03/22 16:03:32   6783s] ---------------------------------------------------------------------------------------------
[03/22 16:03:32   6783s] 
[03/22 16:03:32   6783s] End: GigaOpt nonLegal postEco optimization
[03/22 16:03:32   6783s] Begin: GigaOpt TNS non-legal recovery
[03/22 16:03:32   6783s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 0.9 -numThreads 8 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -inPostEcoStage
[03/22 16:03:41   6792s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4546.2M
[03/22 16:03:41   6792s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4546.2M
[03/22 16:03:46   6807s]   Timing Snapshot: (TGT)
[03/22 16:03:46   6807s]      Weighted WNS: -1.195
[03/22 16:03:46   6807s]       All  PG WNS: -1.195
[03/22 16:03:46   6807s]       High PG WNS: -1.195
[03/22 16:03:46   6807s]       All  PG TNS: -45.000
[03/22 16:03:46   6807s]       High PG TNS: -36.698
[03/22 16:03:46   6807s]    Category Slack: { [L, -1.195] [H, -1.195] [H, -1.195] }
[03/22 16:03:46   6807s] 
[03/22 16:03:46   6807s] Checking setup slack degradation ...
[03/22 16:03:46   6807s] 
[03/22 16:03:46   6807s] Recovery Manager:
[03/22 16:03:46   6807s]   Low  Effort WNS Jump: 0.000 (REF: -1.222, TGT: -1.195, Threshold: 0.010) - Skip
[03/22 16:03:46   6807s]   High Effort WNS Jump: 0.000 (REF: { -1.222, -1.222 }, TGT: { -1.195, -1.195 }, Threshold: 0.010) - Skip
[03/22 16:03:46   6807s]   Low  Effort TNS Jump: 9.627 (REF: -35.373, TGT: -45.000, Threshold: 10.000) - Skip
[03/22 16:03:46   6807s]   High Effort TNS Jump: 9.028 (REF: -27.670, TGT: -36.698, Threshold: 5.000) - Trigger
[03/22 16:03:46   6807s] 
[03/22 16:03:46   6807s] 
[03/22 16:03:46   6807s] =============================================================================================
[03/22 16:03:46   6807s]  Step TAT Report for TnsOpt #8
[03/22 16:03:46   6807s] =============================================================================================
[03/22 16:03:46   6807s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:03:46   6807s] ---------------------------------------------------------------------------------------------
[03/22 16:03:46   6807s] [ SlackTraversorInit     ]      2   0:00:00.6  (   4.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/22 16:03:46   6807s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:46   6807s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.3
[03/22 16:03:46   6807s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:46   6807s] [ TransformInit          ]      1   0:00:07.6  (  53.7 % )     0:00:07.6 /  0:00:07.6    1.0
[03/22 16:03:46   6807s] [ OptSingleIteration     ]     65   0:00:00.1  (   1.0 % )     0:00:03.7 /  0:00:12.6    3.4
[03/22 16:03:46   6807s] [ OptGetWeight           ]     65   0:00:00.9  (   6.4 % )     0:00:00.9 /  0:00:00.9    1.0
[03/22 16:03:46   6807s] [ OptEval                ]     65   0:00:01.2  (   8.3 % )     0:00:01.2 /  0:00:07.2    6.1
[03/22 16:03:46   6807s] [ OptCommit              ]     65   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[03/22 16:03:46   6807s] [ IncrTimingUpdate       ]     45   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.3    2.3
[03/22 16:03:46   6807s] [ PostCommitDelayUpdate  ]     65   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.6
[03/22 16:03:46   6807s] [ IncrDelayCalc          ]     35   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    4.1
[03/22 16:03:46   6807s] [ SetupOptGetWorkingSet  ]     65   0:00:00.9  (   6.2 % )     0:00:00.9 /  0:00:02.2    2.5
[03/22 16:03:46   6807s] [ SetupOptGetActiveNode  ]     65   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:03:46   6807s] [ SetupOptSlackGraph     ]     65   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:01.7    4.4
[03/22 16:03:46   6807s] [ MISC                   ]          0:00:02.1  (  14.7 % )     0:00:02.1 /  0:00:03.1    1.5
[03/22 16:03:46   6807s] ---------------------------------------------------------------------------------------------
[03/22 16:03:46   6807s]  TnsOpt #8 TOTAL                    0:00:14.1  ( 100.0 % )     0:00:14.1 /  0:00:24.1    1.7
[03/22 16:03:46   6807s] ---------------------------------------------------------------------------------------------
[03/22 16:03:46   6807s] 
[03/22 16:03:46   6807s] End: GigaOpt TNS non-legal recovery
[03/22 16:03:47   6810s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4366.8M
[03/22 16:03:47   6810s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.041, MEM:4366.8M
[03/22 16:03:47   6810s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4366.8M
[03/22 16:03:47   6810s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4366.8M
[03/22 16:03:47   6810s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4366.8M
[03/22 16:03:47   6810s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.138, MEM:4366.8M
[03/22 16:03:47   6810s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.229, MEM:4366.8M
[03/22 16:03:47   6810s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.229, MEM:4366.8M
[03/22 16:03:47   6810s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.34
[03/22 16:03:47   6810s] OPERPROF: Starting RefinePlace at level 1, MEM:4366.8M
[03/22 16:03:47   6810s] *** Starting refinePlace (1:53:30 mem=4366.8M) ***
[03/22 16:03:47   6810s] Total net bbox length = 5.339e+05 (2.689e+05 2.650e+05) (ext = 2.706e+04)
[03/22 16:03:47   6810s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:03:47   6810s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4366.8M
[03/22 16:03:47   6810s] Starting refinePlace ...
[03/22 16:03:48   6810s] 
[03/22 16:03:48   6810s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 16:03:49   6813s] Move report: legalization moves 163 insts, mean move: 5.59 um, max move: 59.60 um
[03/22 16:03:49   6813s] 	Max move on inst (FILLER__5_5191): (116.80, 177.40) --> (98.60, 136.00)
[03/22 16:03:49   6813s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:02.0, mem=4386.0MB) @(1:53:31 - 1:53:33).
[03/22 16:03:49   6813s] Move report: Detail placement moves 163 insts, mean move: 5.59 um, max move: 59.60 um
[03/22 16:03:49   6813s] 	Max move on inst (FILLER__5_5191): (116.80, 177.40) --> (98.60, 136.00)
[03/22 16:03:49   6813s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4386.0MB
[03/22 16:03:49   6813s] Statistics of distance of Instance movement in refine placement:
[03/22 16:03:49   6813s]   maximum (X+Y) =         8.00 um
[03/22 16:03:49   6813s]   inst (normalizer_inst/U3425) with max move: (365, 236.8) -> (373, 236.8)
[03/22 16:03:49   6813s]   mean    (X+Y) =         3.10 um
[03/22 16:03:49   6813s] Summary Report:
[03/22 16:03:49   6813s] Instances move: 66 (out of 39705 movable)
[03/22 16:03:49   6813s] Instances flipped: 0
[03/22 16:03:49   6813s] Mean displacement: 3.10 um
[03/22 16:03:49   6813s] Max displacement: 8.00 um (Instance: normalizer_inst/U3425) (365, 236.8) -> (373, 236.8)
[03/22 16:03:49   6813s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/22 16:03:49   6813s] Total instances moved : 66
[03/22 16:03:49   6813s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.700, REAL:1.790, MEM:4386.0M
[03/22 16:03:49   6813s] Total net bbox length = 5.341e+05 (2.690e+05 2.651e+05) (ext = 2.706e+04)
[03/22 16:03:49   6813s] Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4386.0MB
[03/22 16:03:49   6813s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:02.0, mem=4386.0MB) @(1:53:30 - 1:53:33).
[03/22 16:03:49   6813s] *** Finished refinePlace (1:53:33 mem=4386.0M) ***
[03/22 16:03:49   6813s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.34
[03/22 16:03:49   6813s] OPERPROF: Finished RefinePlace at level 1, CPU:2.860, REAL:1.949, MEM:4386.0M
[03/22 16:03:49   6813s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4386.0M
[03/22 16:03:49   6813s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.041, MEM:4386.1M
[03/22 16:03:49   6813s] Finished re-routing un-routed nets (0:00:00.0 4386.1M)
[03/22 16:03:49   6813s] 
[03/22 16:03:50   6813s] OPERPROF: Starting DPlace-Init at level 1, MEM:4386.1M
[03/22 16:03:50   6813s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4386.1M
[03/22 16:03:50   6813s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.139, MEM:4386.1M
[03/22 16:03:50   6813s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.232, MEM:4386.1M
[03/22 16:03:50   6814s] 
[03/22 16:03:50   6814s] Density : 0.9767
[03/22 16:03:50   6814s] Max route overflow : 0.0000
[03/22 16:03:50   6814s] 
[03/22 16:03:50   6814s] 
[03/22 16:03:50   6814s] *** Finish Physical Update (cpu=0:00:04.6 real=0:00:03.0 mem=4386.1M) ***
[03/22 16:03:51   6814s]   Timing Snapshot: (TGT)
[03/22 16:03:51   6814s]      Weighted WNS: -1.195
[03/22 16:03:51   6814s]       All  PG WNS: -1.195
[03/22 16:03:51   6814s]       High PG WNS: -1.195
[03/22 16:03:51   6814s]       All  PG TNS: -44.990
[03/22 16:03:51   6814s]       High PG TNS: -36.688
[03/22 16:03:51   6814s]    Category Slack: { [L, -1.195] [H, -1.195] [H, -1.195] }
[03/22 16:03:51   6814s] 
[03/22 16:03:51   6814s] Checking setup slack degradation ...
[03/22 16:03:51   6814s] 
[03/22 16:03:51   6814s] Recovery Manager:
[03/22 16:03:51   6814s]   Low  Effort WNS Jump: 0.000 (REF: -1.222, TGT: -1.195, Threshold: 0.010) - Skip
[03/22 16:03:51   6814s]   High Effort WNS Jump: 0.000 (REF: { -1.222, -1.222 }, TGT: { -1.195, -1.195 }, Threshold: 0.010) - Skip
[03/22 16:03:51   6814s]   Low  Effort TNS Jump: 9.617 (REF: -35.373, TGT: -44.990, Threshold: 10.000) - Skip
[03/22 16:03:51   6814s]   High Effort TNS Jump: 9.018 (REF: -27.670, TGT: -36.688, Threshold: 5.000) - Trigger
[03/22 16:03:51   6814s] 
[03/22 16:03:51   6815s] Begin: GigaOpt postEco optimization
[03/22 16:03:51   6815s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.98 -numThreads 8  -NDROptEffortAuto -nativePathGroupFlow  -postEcoForPowerRecovery -allEndPoints  -useDynPwrCost 
[03/22 16:03:59   6823s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4584.5M
[03/22 16:03:59   6823s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4584.5M
[03/22 16:04:07   6844s]   Timing Snapshot: (TGT)
[03/22 16:04:07   6844s]      Weighted WNS: -1.195
[03/22 16:04:07   6844s]       All  PG WNS: -1.195
[03/22 16:04:07   6844s]       High PG WNS: -1.195
[03/22 16:04:07   6844s]       All  PG TNS: -35.825
[03/22 16:04:07   6844s]       High PG TNS: -27.523
[03/22 16:04:07   6844s]    Category Slack: { [L, -1.195] [H, -1.195] [H, -1.195] }
[03/22 16:04:07   6844s] 
[03/22 16:04:07   6844s] Checking setup slack degradation ...
[03/22 16:04:07   6844s] 
[03/22 16:04:07   6844s] Recovery Manager:
[03/22 16:04:07   6844s]   Low  Effort WNS Jump: 0.000 (REF: -1.222, TGT: -1.195, Threshold: 0.010) - Skip
[03/22 16:04:07   6844s]   High Effort WNS Jump: 0.000 (REF: { -1.222, -1.222 }, TGT: { -1.195, -1.195 }, Threshold: 0.010) - Skip
[03/22 16:04:07   6844s]   Low  Effort TNS Jump: 0.452 (REF: -35.373, TGT: -35.825, Threshold: 10.000) - Skip
[03/22 16:04:07   6844s]   High Effort TNS Jump: 0.000 (REF: -27.670, TGT: -27.523, Threshold: 5.000) - Skip
[03/22 16:04:07   6844s] 
[03/22 16:04:07   6845s] 
[03/22 16:04:07   6845s] =============================================================================================
[03/22 16:04:07   6845s]  Step TAT Report for TnsOpt #9
[03/22 16:04:07   6845s] =============================================================================================
[03/22 16:04:07   6845s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:04:07   6845s] ---------------------------------------------------------------------------------------------
[03/22 16:04:07   6845s] [ SlackTraversorInit     ]      3   0:00:01.0  (   6.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/22 16:04:07   6845s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:04:07   6845s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.3
[03/22 16:04:07   6845s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:04:07   6845s] [ TransformInit          ]      1   0:00:07.2  (  43.9 % )     0:00:07.2 /  0:00:07.3    1.0
[03/22 16:04:07   6845s] [ OptSingleIteration     ]    132   0:00:00.3  (   1.8 % )     0:00:05.7 /  0:00:18.1    3.2
[03/22 16:04:07   6845s] [ OptGetWeight           ]    132   0:00:00.9  (   5.4 % )     0:00:00.9 /  0:00:00.9    1.0
[03/22 16:04:07   6845s] [ OptEval                ]    132   0:00:01.5  (   9.1 % )     0:00:01.5 /  0:00:09.6    6.4
[03/22 16:04:07   6845s] [ OptCommit              ]    132   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.1
[03/22 16:04:07   6845s] [ IncrTimingUpdate       ]     60   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:01.3    2.4
[03/22 16:04:07   6845s] [ PostCommitDelayUpdate  ]    132   0:00:00.1  (   0.6 % )     0:00:00.2 /  0:00:00.6    2.7
[03/22 16:04:07   6845s] [ IncrDelayCalc          ]     81   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.5    3.6
[03/22 16:04:07   6845s] [ SetupOptGetWorkingSet  ]    128   0:00:01.8  (  10.6 % )     0:00:01.8 /  0:00:03.9    2.2
[03/22 16:04:07   6845s] [ SetupOptGetActiveNode  ]    128   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[03/22 16:04:07   6845s] [ SetupOptSlackGraph     ]    128   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:01.2    3.7
[03/22 16:04:07   6845s] [ MISC                   ]          0:00:02.4  (  14.4 % )     0:00:02.4 /  0:00:03.5    1.5
[03/22 16:04:07   6845s] ---------------------------------------------------------------------------------------------
[03/22 16:04:07   6845s]  TnsOpt #9 TOTAL                    0:00:16.5  ( 100.0 % )     0:00:16.5 /  0:00:30.1    1.8
[03/22 16:04:07   6845s] ---------------------------------------------------------------------------------------------
[03/22 16:04:07   6845s] 
[03/22 16:04:07   6845s] End: GigaOpt postEco optimization
[03/22 16:04:08   6846s]   Timing Snapshot: (TGT)
[03/22 16:04:08   6846s]      Weighted WNS: -1.195
[03/22 16:04:08   6846s]       All  PG WNS: -1.195
[03/22 16:04:08   6846s]       High PG WNS: -1.195
[03/22 16:04:08   6846s]       All  PG TNS: -35.828
[03/22 16:04:08   6846s]       High PG TNS: -27.526
[03/22 16:04:08   6846s]    Category Slack: { [L, -1.195] [H, -1.195] [H, -1.195] }
[03/22 16:04:08   6846s] 
[03/22 16:04:08   6846s] Checking setup slack degradation ...
[03/22 16:04:08   6846s] 
[03/22 16:04:08   6846s] Recovery Manager:
[03/22 16:04:08   6846s]   Low  Effort WNS Jump: 0.000 (REF: -1.222, TGT: -1.195, Threshold: 0.010) - Skip
[03/22 16:04:08   6846s]   High Effort WNS Jump: 0.000 (REF: { -1.222, -1.222 }, TGT: { -1.195, -1.195 }, Threshold: 0.010) - Skip
[03/22 16:04:08   6846s]   Low  Effort TNS Jump: 0.455 (REF: -35.373, TGT: -35.828, Threshold: 10.000) - Skip
[03/22 16:04:08   6846s]   High Effort TNS Jump: 0.000 (REF: -27.670, TGT: -27.526, Threshold: 5.000) - Skip
[03/22 16:04:08   6846s] 
[03/22 16:04:08   6846s] Executing incremental physical updates
[03/22 16:04:08   6846s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4708.4M
[03/22 16:04:08   6847s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.044, MEM:4708.4M
[03/22 16:04:08   6847s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4708.4M
[03/22 16:04:08   6847s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4708.4M
[03/22 16:04:09   6847s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4708.4M
[03/22 16:04:09   6847s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.131, MEM:4708.4M
[03/22 16:04:09   6847s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.224, MEM:4708.4M
[03/22 16:04:09   6847s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.224, MEM:4708.4M
[03/22 16:04:09   6847s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.35
[03/22 16:04:09   6847s] OPERPROF: Starting RefinePlace at level 1, MEM:4708.4M
[03/22 16:04:09   6847s] *** Starting refinePlace (1:54:07 mem=4708.4M) ***
[03/22 16:04:09   6847s] Total net bbox length = 5.340e+05 (2.689e+05 2.651e+05) (ext = 2.706e+04)
[03/22 16:04:09   6847s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:04:09   6847s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4708.4M
[03/22 16:04:09   6847s] Starting refinePlace ...
[03/22 16:04:09   6847s] 
[03/22 16:04:09   6847s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 16:04:10   6850s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:04:10   6850s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:01.0, mem=4708.4MB) @(1:54:07 - 1:54:10).
[03/22 16:04:10   6850s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:04:10   6850s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 4708.4MB
[03/22 16:04:10   6850s] Statistics of distance of Instance movement in refine placement:
[03/22 16:04:10   6850s]   maximum (X+Y) =         0.00 um
[03/22 16:04:10   6850s]   mean    (X+Y) =         0.00 um
[03/22 16:04:10   6850s] Summary Report:
[03/22 16:04:10   6850s] Instances move: 0 (out of 39705 movable)
[03/22 16:04:10   6850s] Instances flipped: 0
[03/22 16:04:10   6850s] Mean displacement: 0.00 um
[03/22 16:04:10   6850s] Max displacement: 0.00 um 
[03/22 16:04:10   6850s] Total instances moved : 0
[03/22 16:04:10   6850s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.760, REAL:1.619, MEM:4708.4M
[03/22 16:04:10   6850s] Total net bbox length = 5.340e+05 (2.689e+05 2.651e+05) (ext = 2.706e+04)
[03/22 16:04:10   6850s] Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4708.4MB
[03/22 16:04:10   6850s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:01.0, mem=4708.4MB) @(1:54:07 - 1:54:10).
[03/22 16:04:10   6850s] *** Finished refinePlace (1:54:10 mem=4708.4M) ***
[03/22 16:04:10   6850s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.35
[03/22 16:04:10   6850s] OPERPROF: Finished RefinePlace at level 1, CPU:2.920, REAL:1.788, MEM:4708.4M
[03/22 16:04:11   6850s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4708.4M
[03/22 16:04:11   6850s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.047, MEM:4708.4M
[03/22 16:04:11   6850s] Finished re-routing un-routed nets (0:00:00.0 4708.4M)
[03/22 16:04:11   6850s] 
[03/22 16:04:11   6850s] OPERPROF: Starting DPlace-Init at level 1, MEM:4708.4M
[03/22 16:04:11   6850s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4708.4M
[03/22 16:04:11   6850s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.132, MEM:4708.4M
[03/22 16:04:11   6850s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.220, MEM:4708.4M
[03/22 16:04:11   6851s] 
[03/22 16:04:11   6851s] Density : 0.9775
[03/22 16:04:11   6851s] Max route overflow : 0.0000
[03/22 16:04:11   6851s] 
[03/22 16:04:11   6851s] 
[03/22 16:04:11   6851s] *** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4708.4M) ***
[03/22 16:04:11   6851s] Begin: Core Power Optimization
[03/22 16:04:11   6851s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:54:11.4/0:36:17.7 (3.1), mem = 4708.4M
[03/22 16:04:11   6851s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.31
[03/22 16:04:12   6851s] (I,S,L,T): WC_VIEW: 104.819, 31.3386, 2.06162, 138.219
[03/22 16:04:12   6851s] ### Creating RouteCongInterface, started
[03/22 16:04:12   6852s] 
[03/22 16:04:12   6852s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/22 16:04:12   6852s] 
[03/22 16:04:12   6852s] #optDebug: {0, 1.200}
[03/22 16:04:12   6852s] ### Creating RouteCongInterface, finished
[03/22 16:04:12   6852s] ### Creating LA Mngr. totSessionCpu=1:54:12 mem=4708.4M
[03/22 16:04:12   6852s] ### Creating LA Mngr, finished. totSessionCpu=1:54:12 mem=4708.4M
[03/22 16:04:12   6852s] Usable buffer cells for single buffer setup transform:
[03/22 16:04:12   6852s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/22 16:04:12   6852s] Number of usable buffer cells above: 18
[03/22 16:04:13   6852s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4708.4M
[03/22 16:04:13   6852s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:4708.4M
[03/22 16:04:14   6853s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 16:04:14   6854s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 16:04:14   6854s] Info: violation cost 3.228883 (cap = 0.126237, tran = 3.102646, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 16:04:14   6854s] Reclaim Optimization WNS Slack -1.195  TNS Slack -35.828 Density 97.75
[03/22 16:04:14   6854s] +----------+---------+--------+--------+------------+--------+
[03/22 16:04:14   6854s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 16:04:14   6854s] +----------+---------+--------+--------+------------+--------+
[03/22 16:04:14   6854s] |    97.75%|        -|  -1.195| -35.828|   0:00:00.0| 4708.4M|
[03/22 16:04:14   6854s] Running power reclaim iteration with 21.44814 cutoff 
[03/22 16:04:14   6854s] |    97.75%|        0|  -1.195| -35.828|   0:00:00.0| 4708.4M|
[03/22 16:04:14   6854s] Running power reclaim iteration with 21.44814 cutoff 
[03/22 16:04:16   6862s] |    97.75%|       25|  -1.194| -35.772|   0:00:02.0| 4708.4M|
[03/22 16:04:16   6863s] |    97.75%|        4|  -1.194| -35.727|   0:00:00.0| 4708.4M|
[03/22 16:04:16   6863s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/22 16:04:16   6863s] Running power reclaim iteration with 21.44814 cutoff 
[03/22 16:04:18   6871s] |    97.75%|        0|  -1.194| -35.727|   0:00:02.0| 4708.4M|
[03/22 16:04:18   6871s] Running power reclaim iteration with 4.28963 cutoff 
[03/22 16:04:19   6879s] |    97.75%|        0|  -1.194| -35.727|   0:00:01.0| 4708.4M|
[03/22 16:04:19   6879s] +----------+---------+--------+--------+------------+--------+
[03/22 16:04:19   6879s] Reclaim Optimization End WNS Slack -1.194  TNS Slack -35.727 Density 97.75
[03/22 16:04:19   6879s] 
[03/22 16:04:19   6879s] ** Summary: Restruct = 29 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/22 16:04:19   6879s] --------------------------------------------------------------
[03/22 16:04:19   6879s] |                                   | Total     | Sequential |
[03/22 16:04:19   6879s] --------------------------------------------------------------
[03/22 16:04:19   6879s] | Num insts resized                 |       0  |       0    |
[03/22 16:04:19   6879s] | Num insts undone                  |       0  |       0    |
[03/22 16:04:19   6879s] | Num insts Downsized               |       0  |       0    |
[03/22 16:04:19   6879s] | Num insts Samesized               |       0  |       0    |
[03/22 16:04:19   6879s] | Num insts Upsized                 |       0  |       0    |
[03/22 16:04:19   6879s] | Num multiple commits+uncommits    |       0  |       -    |
[03/22 16:04:19   6879s] --------------------------------------------------------------
[03/22 16:04:19   6879s] **** Begin NDR-Layer Usage Statistics ****
[03/22 16:04:19   6879s] Layer 3 has 134 constrained nets 
[03/22 16:04:19   6879s] Layer 7 has 25 constrained nets 
[03/22 16:04:19   6879s] **** End NDR-Layer Usage Statistics ****
[03/22 16:04:19   6879s] 
[03/22 16:04:19   6879s] 
[03/22 16:04:19   6879s] =======================================================================
[03/22 16:04:19   6879s]                 Reasons for not reclaiming further
[03/22 16:04:19   6879s] =======================================================================
[03/22 16:04:19   6879s] *info: Total 1 instance(s) which couldn't be reclaimed.
[03/22 16:04:19   6879s] 
[03/22 16:04:19   6879s] Resizing failure reasons
[03/22 16:04:19   6879s] ------------------------------------------------
[03/22 16:04:19   6879s] *info:     1 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/22 16:04:19   6879s] 
[03/22 16:04:19   6879s] 
[03/22 16:04:19   6879s] Number of insts committed for which the initial cell was dont use = 0
[03/22 16:04:19   6879s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/22 16:04:19   6879s] End: Core Power Optimization (cpu = 0:00:28.1) (real = 0:00:08.0) **
[03/22 16:04:20   6879s] (I,S,L,T): WC_VIEW: 104.816, 31.3304, 2.06147, 138.207
[03/22 16:04:20   6879s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.31
[03/22 16:04:20   6879s] *** PowerOpt [finish] : cpu/real = 0:00:28.3/0:00:08.2 (3.4), totSession cpu/real = 1:54:39.8/0:36:26.0 (3.1), mem = 4708.4M
[03/22 16:04:20   6879s] 
[03/22 16:04:20   6879s] =============================================================================================
[03/22 16:04:20   6879s]  Step TAT Report for PowerOpt #4
[03/22 16:04:20   6879s] =============================================================================================
[03/22 16:04:20   6879s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:04:20   6879s] ---------------------------------------------------------------------------------------------
[03/22 16:04:20   6879s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 16:04:20   6879s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.7
[03/22 16:04:20   6879s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.2    1.2
[03/22 16:04:20   6879s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:04:20   6879s] [ BottleneckAnalyzerInit ]      2   0:00:01.5  (  18.4 % )     0:00:01.5 /  0:00:07.7    5.1
[03/22 16:04:20   6879s] [ OptSingleIteration     ]      7   0:00:00.6  (   6.9 % )     0:00:02.9 /  0:00:16.4    5.6
[03/22 16:04:20   6879s] [ OptGetWeight           ]    104   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[03/22 16:04:20   6879s] [ OptEval                ]    104   0:00:02.1  (  25.3 % )     0:00:02.1 /  0:00:14.9    7.2
[03/22 16:04:20   6879s] [ OptCommit              ]    104   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.5
[03/22 16:04:20   6879s] [ IncrTimingUpdate       ]     17   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.4    2.2
[03/22 16:04:20   6879s] [ PostCommitDelayUpdate  ]     82   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.3
[03/22 16:04:20   6879s] [ IncrDelayCalc          ]     47   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[03/22 16:04:20   6879s] [ DrvFindVioNets         ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.5    7.2
[03/22 16:04:20   6879s] [ MISC                   ]          0:00:03.3  (  39.6 % )     0:00:03.3 /  0:00:03.2    1.0
[03/22 16:04:20   6879s] ---------------------------------------------------------------------------------------------
[03/22 16:04:20   6879s]  PowerOpt #4 TOTAL                  0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:28.4    3.4
[03/22 16:04:20   6879s] ---------------------------------------------------------------------------------------------
[03/22 16:04:20   6879s] 
[03/22 16:04:20   6879s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4708.4M
[03/22 16:04:20   6880s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.033, MEM:4708.4M
[03/22 16:04:20   6880s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4708.4M
[03/22 16:04:20   6880s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4708.4M
[03/22 16:04:20   6880s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4708.4M
[03/22 16:04:20   6880s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.132, MEM:4708.4M
[03/22 16:04:20   6880s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.223, MEM:4708.4M
[03/22 16:04:20   6880s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.224, MEM:4708.4M
[03/22 16:04:20   6880s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.36
[03/22 16:04:20   6880s] OPERPROF: Starting RefinePlace at level 1, MEM:4708.4M
[03/22 16:04:20   6880s] *** Starting refinePlace (1:54:40 mem=4708.4M) ***
[03/22 16:04:20   6880s] Total net bbox length = 5.339e+05 (2.689e+05 2.651e+05) (ext = 2.706e+04)
[03/22 16:04:20   6880s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:04:20   6880s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4708.4M
[03/22 16:04:20   6880s] Starting refinePlace ...
[03/22 16:04:20   6880s] 
[03/22 16:04:20   6880s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 16:04:22   6883s] Move report: legalization moves 54 insts, mean move: 5.95 um, max move: 42.80 um
[03/22 16:04:22   6883s] 	Max move on inst (FILLER__6_1136): (574.00, 298.00) --> (543.80, 285.40)
[03/22 16:04:22   6883s] [CPU] RefinePlace/Legalization (cpu=0:00:02.8, real=0:00:02.0, mem=4708.4MB) @(1:54:40 - 1:54:43).
[03/22 16:04:22   6883s] Move report: Detail placement moves 54 insts, mean move: 5.95 um, max move: 42.80 um
[03/22 16:04:22   6883s] 	Max move on inst (FILLER__6_1136): (574.00, 298.00) --> (543.80, 285.40)
[03/22 16:04:22   6883s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4708.4MB
[03/22 16:04:22   6883s] Statistics of distance of Instance movement in refine placement:
[03/22 16:04:22   6883s]   maximum (X+Y) =         3.60 um
[03/22 16:04:22   6883s]   inst (core1_inst/mac_array_instance/col_idx_4__mac_col_inst/FE_RC_2420_0) with max move: (219.8, 168.4) -> (219.8, 164.8)
[03/22 16:04:22   6883s]   mean    (X+Y) =         1.96 um
[03/22 16:04:22   6883s] Total instances flipped for legalization: 1
[03/22 16:04:22   6883s] Summary Report:
[03/22 16:04:22   6883s] Instances move: 11 (out of 39672 movable)
[03/22 16:04:22   6883s] Instances flipped: 1
[03/22 16:04:22   6883s] Mean displacement: 1.96 um
[03/22 16:04:22   6883s] Max displacement: 3.60 um (Instance: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/FE_RC_2420_0) (219.8, 168.4) -> (219.8, 164.8)
[03/22 16:04:22   6883s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
[03/22 16:04:22   6883s] Total instances moved : 11
[03/22 16:04:22   6883s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.910, REAL:1.631, MEM:4708.4M
[03/22 16:04:22   6883s] Total net bbox length = 5.339e+05 (2.689e+05 2.651e+05) (ext = 2.706e+04)
[03/22 16:04:22   6883s] Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4708.4MB
[03/22 16:04:22   6883s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:02.0, mem=4708.4MB) @(1:54:40 - 1:54:43).
[03/22 16:04:22   6883s] *** Finished refinePlace (1:54:43 mem=4708.4M) ***
[03/22 16:04:22   6883s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.36
[03/22 16:04:22   6883s] OPERPROF: Finished RefinePlace at level 1, CPU:3.060, REAL:1.781, MEM:4708.4M
[03/22 16:04:22   6883s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4708.4M
[03/22 16:04:22   6883s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.039, MEM:4708.4M
[03/22 16:04:22   6883s] Finished re-routing un-routed nets (0:00:00.0 4708.4M)
[03/22 16:04:22   6883s] 
[03/22 16:04:22   6883s] OPERPROF: Starting DPlace-Init at level 1, MEM:4708.4M
[03/22 16:04:22   6883s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4708.4M
[03/22 16:04:22   6884s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.137, MEM:4708.4M
[03/22 16:04:22   6884s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.225, MEM:4708.4M
[03/22 16:04:23   6884s] 
[03/22 16:04:23   6884s] Density : 0.9775
[03/22 16:04:23   6884s] Max route overflow : 0.0000
[03/22 16:04:23   6884s] 
[03/22 16:04:23   6884s] 
[03/22 16:04:23   6884s] *** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4708.4M) ***
[03/22 16:04:23   6884s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/22 16:04:23   6885s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/22 16:04:23   6885s] Info: violation cost 3.228883 (cap = 0.126237, tran = 3.102646, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 16:04:23   6885s]   Timing Snapshot: (TGT)
[03/22 16:04:23   6885s]      Weighted WNS: -1.194
[03/22 16:04:23   6885s]       All  PG WNS: -1.194
[03/22 16:04:23   6885s]       High PG WNS: -1.194
[03/22 16:04:23   6885s]       All  PG TNS: -35.727
[03/22 16:04:23   6885s]       High PG TNS: -27.425
[03/22 16:04:23   6885s]    Category Slack: { [L, -1.194] [H, -1.194] [H, -1.194] }
[03/22 16:04:23   6885s] 
[03/22 16:04:23   6885s] Checking setup slack degradation ...
[03/22 16:04:23   6885s] 
[03/22 16:04:23   6885s] Recovery Manager:
[03/22 16:04:23   6885s]   Low  Effort WNS Jump: 0.000 (REF: -1.222, TGT: -1.194, Threshold: 0.010) - Skip
[03/22 16:04:23   6885s]   High Effort WNS Jump: 0.000 (REF: { -1.222, -1.222 }, TGT: { -1.194, -1.194 }, Threshold: 0.010) - Skip
[03/22 16:04:23   6885s]   Low  Effort TNS Jump: 0.354 (REF: -35.373, TGT: -35.727, Threshold: 10.000) - Skip
[03/22 16:04:23   6885s]   High Effort TNS Jump: 0.000 (REF: -27.670, TGT: -27.425, Threshold: 5.000) - Skip
[03/22 16:04:23   6885s] 
[03/22 16:04:24   6886s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 8 -maxIter 1 
[03/22 16:04:24   6886s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:04:24   6886s] Info: 134 clock nets excluded from IPO operation.
[03/22 16:04:24   6886s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:54:46.4/0:36:30.5 (3.1), mem = 4708.4M
[03/22 16:04:24   6886s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.32
[03/22 16:04:25   6886s] (I,S,L,T): WC_VIEW: 104.816, 31.3304, 2.06147, 138.207
[03/22 16:04:25   6886s] ### Creating RouteCongInterface, started
[03/22 16:04:25   6887s] 
[03/22 16:04:25   6887s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/22 16:04:25   6887s] 
[03/22 16:04:25   6887s] #optDebug: {0, 1.200}
[03/22 16:04:25   6887s] ### Creating RouteCongInterface, finished
[03/22 16:04:25   6887s] ### Creating LA Mngr. totSessionCpu=1:54:47 mem=4708.4M
[03/22 16:04:25   6887s] ### Creating LA Mngr, finished. totSessionCpu=1:54:47 mem=4708.4M
[03/22 16:04:30   6892s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:04:30   6892s] Info: 134 clock nets excluded from IPO operation.
[03/22 16:04:32   6894s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4906.8M
[03/22 16:04:32   6894s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:4906.8M
[03/22 16:04:33   6895s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:04:33   6895s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 16:04:33   6895s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:04:33   6895s] |  -1.194|   -1.194| -35.727|  -35.727|    97.75%|   0:00:00.0| 4906.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
[03/22 16:04:33   6895s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 16:04:33   6895s] 
[03/22 16:04:33   6895s] *** Finish post-CTS Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4906.8M) ***
[03/22 16:04:33   6895s] 
[03/22 16:04:33   6895s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4906.8M) ***
[03/22 16:04:33   6895s] **** Begin NDR-Layer Usage Statistics ****
[03/22 16:04:33   6895s] Layer 3 has 134 constrained nets 
[03/22 16:04:33   6895s] Layer 7 has 25 constrained nets 
[03/22 16:04:33   6895s] **** End NDR-Layer Usage Statistics ****
[03/22 16:04:34   6895s] (I,S,L,T): WC_VIEW: 104.816, 31.3304, 2.06147, 138.207
[03/22 16:04:34   6895s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.32
[03/22 16:04:34   6895s] *** SetupOpt [finish] : cpu/real = 0:00:09.4/0:00:09.5 (1.0), totSession cpu/real = 1:54:55.8/0:36:40.1 (3.1), mem = 4706.9M
[03/22 16:04:34   6895s] 
[03/22 16:04:34   6895s] =============================================================================================
[03/22 16:04:34   6895s]  Step TAT Report for HardenOpt #2
[03/22 16:04:34   6895s] =============================================================================================
[03/22 16:04:34   6895s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:04:34   6895s] ---------------------------------------------------------------------------------------------
[03/22 16:04:34   6895s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 16:04:34   6895s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:04:34   6895s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    1.3
[03/22 16:04:34   6895s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:04:34   6895s] [ TransformInit          ]      1   0:00:07.3  (  76.9 % )     0:00:07.3 /  0:00:07.4    1.0
[03/22 16:04:34   6895s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.3    1.9
[03/22 16:04:34   6895s] [ OptGetWeight           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/22 16:04:34   6895s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    7.4
[03/22 16:04:34   6895s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:04:34   6895s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:04:34   6895s] [ SetupOptGetWorkingSet  ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/22 16:04:34   6895s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:04:34   6895s] [ MISC                   ]          0:00:01.6  (  17.1 % )     0:00:01.6 /  0:00:01.3    0.8
[03/22 16:04:34   6895s] ---------------------------------------------------------------------------------------------
[03/22 16:04:34   6895s]  HardenOpt #2 TOTAL                 0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:09.4    1.0
[03/22 16:04:34   6895s] ---------------------------------------------------------------------------------------------
[03/22 16:04:34   6895s] 
[03/22 16:04:34   6895s] Executing incremental physical updates
[03/22 16:04:34   6896s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4708.4M
[03/22 16:04:34   6896s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.041, MEM:4708.4M
[03/22 16:04:34   6896s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4708.4M
[03/22 16:04:34   6896s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4708.4M
[03/22 16:04:34   6896s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4708.4M
[03/22 16:04:34   6896s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.136, MEM:4708.4M
[03/22 16:04:34   6896s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.224, MEM:4708.4M
[03/22 16:04:34   6896s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.224, MEM:4708.4M
[03/22 16:04:34   6896s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9874.37
[03/22 16:04:34   6896s] OPERPROF: Starting RefinePlace at level 1, MEM:4708.4M
[03/22 16:04:34   6896s] *** Starting refinePlace (1:54:57 mem=4708.4M) ***
[03/22 16:04:34   6896s] Total net bbox length = 5.339e+05 (2.689e+05 2.651e+05) (ext = 2.706e+04)
[03/22 16:04:34   6896s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:04:34   6896s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4708.4M
[03/22 16:04:34   6896s] Starting refinePlace ...
[03/22 16:04:35   6896s] 
[03/22 16:04:35   6896s] Running Spiral MT with 8 threads  fetchWidth=225 
[03/22 16:04:36   6899s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:04:36   6899s] [CPU] RefinePlace/Legalization (cpu=0:00:02.9, real=0:00:02.0, mem=4708.4MB) @(1:54:57 - 1:55:00).
[03/22 16:04:36   6899s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 16:04:36   6899s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4708.4MB
[03/22 16:04:36   6899s] Statistics of distance of Instance movement in refine placement:
[03/22 16:04:36   6899s]   maximum (X+Y) =         0.00 um
[03/22 16:04:36   6899s]   mean    (X+Y) =         0.00 um
[03/22 16:04:36   6899s] Summary Report:
[03/22 16:04:36   6899s] Instances move: 0 (out of 39672 movable)
[03/22 16:04:36   6899s] Instances flipped: 0
[03/22 16:04:36   6899s] Mean displacement: 0.00 um
[03/22 16:04:36   6899s] Max displacement: 0.00 um 
[03/22 16:04:36   6899s] Total instances moved : 0
[03/22 16:04:36   6899s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.950, REAL:1.696, MEM:4708.4M
[03/22 16:04:36   6899s] Total net bbox length = 5.339e+05 (2.689e+05 2.651e+05) (ext = 2.706e+04)
[03/22 16:04:36   6899s] Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4708.4MB
[03/22 16:04:36   6899s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:02.0, mem=4708.4MB) @(1:54:57 - 1:55:00).
[03/22 16:04:36   6899s] *** Finished refinePlace (1:55:00 mem=4708.4M) ***
[03/22 16:04:36   6899s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9874.37
[03/22 16:04:36   6899s] OPERPROF: Finished RefinePlace at level 1, CPU:3.110, REAL:1.853, MEM:4708.4M
[03/22 16:04:36   6899s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4708.4M
[03/22 16:04:36   6899s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.039, MEM:4708.4M
[03/22 16:04:36   6900s] Finished re-routing un-routed nets (0:00:00.0 4708.4M)
[03/22 16:04:36   6900s] 
[03/22 16:04:36   6900s] OPERPROF: Starting DPlace-Init at level 1, MEM:4708.4M
[03/22 16:04:36   6900s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4708.4M
[03/22 16:04:37   6900s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.141, MEM:4708.4M
[03/22 16:04:37   6900s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.235, MEM:4708.4M
[03/22 16:04:37   6900s] 
[03/22 16:04:37   6900s] Density : 0.9775
[03/22 16:04:37   6900s] Max route overflow : 0.0000
[03/22 16:04:37   6900s] 
[03/22 16:04:37   6900s] 
[03/22 16:04:37   6900s] *** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4708.4M) ***
[03/22 16:04:37   6900s] 
[03/22 16:04:37   6900s] Begin Power Analysis
[03/22 16:04:37   6900s] 
[03/22 16:04:37   6900s]              0V	    VSS
[03/22 16:04:37   6900s]            0.9V	    VDD
[03/22 16:04:37   6901s] Begin Processing Timing Library for Power Calculation
[03/22 16:04:37   6901s] 
[03/22 16:04:37   6901s] Begin Processing Timing Library for Power Calculation
[03/22 16:04:37   6901s] 
[03/22 16:04:37   6901s] 
[03/22 16:04:37   6901s] 
[03/22 16:04:37   6901s] Begin Processing Power Net/Grid for Power Calculation
[03/22 16:04:37   6901s] 
[03/22 16:04:37   6901s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3288.23MB/5964.81MB/3424.10MB)
[03/22 16:04:37   6901s] 
[03/22 16:04:37   6901s] Begin Processing Timing Window Data for Power Calculation
[03/22 16:04:37   6901s] 
[03/22 16:04:38   6901s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3288.23MB/5964.81MB/3424.10MB)
[03/22 16:04:38   6901s] 
[03/22 16:04:38   6901s] Begin Processing User Attributes
[03/22 16:04:38   6901s] 
[03/22 16:04:38   6901s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3288.23MB/5964.81MB/3424.10MB)
[03/22 16:04:38   6901s] 
[03/22 16:04:38   6901s] Begin Processing Signal Activity
[03/22 16:04:38   6901s] 
[03/22 16:04:40   6903s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3288.80MB/5964.81MB/3424.10MB)
[03/22 16:04:40   6903s] 
[03/22 16:04:40   6903s] Begin Power Computation
[03/22 16:04:40   6903s] 
[03/22 16:04:40   6903s]       ----------------------------------------------------------
[03/22 16:04:40   6903s]       # of cell(s) missing both power/leakage table: 0
[03/22 16:04:40   6903s]       # of cell(s) missing power table: 1
[03/22 16:04:40   6903s]       # of cell(s) missing leakage table: 0
[03/22 16:04:40   6903s]       # of MSMV cell(s) missing power_level: 0
[03/22 16:04:40   6903s]       ----------------------------------------------------------
[03/22 16:04:40   6903s] CellName                                  Missing Table(s)
[03/22 16:04:40   6903s] TIEL                                      internal power, 
[03/22 16:04:40   6903s] 
[03/22 16:04:40   6903s] 
[03/22 16:04:41   6906s] Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3290.59MB/6028.82MB/3424.10MB)
[03/22 16:04:41   6906s] 
[03/22 16:04:41   6906s] Begin Processing User Attributes
[03/22 16:04:41   6906s] 
[03/22 16:04:41   6906s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3290.59MB/6028.82MB/3424.10MB)
[03/22 16:04:41   6906s] 
[03/22 16:04:41   6906s] Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3290.59MB/6028.82MB/3424.10MB)
[03/22 16:04:41   6906s] 
[03/22 16:04:42   6906s] *



[03/22 16:04:42   6906s] Total Power
[03/22 16:04:42   6906s] -----------------------------------------------------------------------------------------
[03/22 16:04:42   6906s] Total Internal Power:      107.33163539 	   69.5661%
[03/22 16:04:42   6906s] Total Switching Power:      44.81333290 	   29.0454%
[03/22 16:04:42   6906s] Total Leakage Power:         2.14226794 	    1.3885%
[03/22 16:04:42   6906s] Total Power:               154.28723649
[03/22 16:04:42   6906s] -----------------------------------------------------------------------------------------
[03/22 16:04:43   6907s] Processing average sequential pin duty cycle 
[03/22 16:04:43   6907s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4562.9M
[03/22 16:04:43   6907s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.039, MEM:4564.4M
[03/22 16:04:43   6907s] TotalInstCnt at PhyDesignMc Destruction: 39,794
[03/22 16:04:43   6908s] ** Power Reclaim End WNS Slack -1.194  TNS Slack -35.727 
[03/22 16:04:43   6908s] End: Power Optimization (cpu=0:02:38, real=0:01:36, mem=3911.40M, totSessionCpu=1:55:08).
[03/22 16:04:43   6908s] **optDesign ... cpu = 0:14:17, real = 0:07:06, mem = 3067.2M, totSessionCpu=1:55:08 **
[03/22 16:04:43   6908s] #optDebug: fT-D <X 1 0 0 0>
[03/22 16:04:43   6908s] 
[03/22 16:04:43   6908s] Active setup views:
[03/22 16:04:43   6908s]  WC_VIEW
[03/22 16:04:43   6908s]   Dominating endpoints: 0
[03/22 16:04:43   6908s]   Dominating TNS: -0.000
[03/22 16:04:43   6908s] 
[03/22 16:04:44   6908s] Extraction called for design 'dualcore' of instances=76352 and nets=41760 using extraction engine 'preRoute' .
[03/22 16:04:44   6908s] PreRoute RC Extraction called for design dualcore.
[03/22 16:04:44   6908s] RC Extraction called in multi-corner(2) mode.
[03/22 16:04:44   6908s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 16:04:44   6908s] RCMode: PreRoute
[03/22 16:04:44   6908s]       RC Corner Indexes            0       1   
[03/22 16:04:44   6908s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 16:04:44   6908s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 16:04:44   6908s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 16:04:44   6908s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 16:04:44   6908s] Shrink Factor                : 1.00000
[03/22 16:04:44   6908s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 16:04:44   6908s] Using capacitance table file ...
[03/22 16:04:44   6908s] RC Grid backup saved.
[03/22 16:04:44   6908s] LayerId::1 widthSet size::4
[03/22 16:04:44   6908s] LayerId::2 widthSet size::4
[03/22 16:04:44   6908s] LayerId::3 widthSet size::4
[03/22 16:04:44   6908s] LayerId::4 widthSet size::4
[03/22 16:04:44   6908s] LayerId::5 widthSet size::4
[03/22 16:04:44   6908s] LayerId::6 widthSet size::4
[03/22 16:04:44   6908s] LayerId::7 widthSet size::4
[03/22 16:04:44   6908s] LayerId::8 widthSet size::4
[03/22 16:04:44   6908s] Skipped RC grid update for preRoute extraction.
[03/22 16:04:44   6908s] Initializing multi-corner capacitance tables ... 
[03/22 16:04:44   6909s] Initializing multi-corner resistance tables ...
[03/22 16:04:44   6909s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.242609 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.828300 ; wcR: 0.636400 ; newSi: 0.089500 ; pMod: 82 ; 
[03/22 16:04:44   6909s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3862.402M)
[03/22 16:04:44   6909s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3862.40 MB )
[03/22 16:04:44   6909s] (I)       Started Loading and Dumping File ( Curr Mem: 3862.40 MB )
[03/22 16:04:44   6909s] (I)       Reading DB...
[03/22 16:04:44   6909s] (I)       Read data from FE... (mem=3862.4M)
[03/22 16:04:44   6909s] (I)       Read nodes and places... (mem=3862.4M)
[03/22 16:04:45   6909s] (I)       Done Read nodes and places (cpu=0.120s, mem=3894.3M)
[03/22 16:04:45   6909s] (I)       Read nets... (mem=3894.3M)
[03/22 16:04:45   6909s] (I)       Done Read nets (cpu=0.160s, mem=3902.3M)
[03/22 16:04:45   6909s] (I)       Done Read data from FE (cpu=0.280s, mem=3902.3M)
[03/22 16:04:45   6909s] (I)       before initializing RouteDB syMemory usage = 3902.3 MB
[03/22 16:04:45   6909s] (I)       Build term to term wires: false
[03/22 16:04:45   6909s] (I)       Honor MSV route constraint: false
[03/22 16:04:45   6909s] (I)       Maximum routing layer  : 127
[03/22 16:04:45   6909s] (I)       Minimum routing layer  : 2
[03/22 16:04:45   6909s] (I)       Supply scale factor H  : 1.00
[03/22 16:04:45   6909s] (I)       Supply scale factor V  : 1.00
[03/22 16:04:45   6909s] (I)       Tracks used by clock wire: 0
[03/22 16:04:45   6909s] (I)       Reverse direction      : 
[03/22 16:04:45   6909s] (I)       Honor partition pin guides: true
[03/22 16:04:45   6909s] (I)       Route selected nets only: false
[03/22 16:04:45   6909s] (I)       Route secondary PG pins: false
[03/22 16:04:45   6909s] (I)       Second PG max fanout   : 2147483647
[03/22 16:04:45   6909s] (I)       Number threads         : 8
[03/22 16:04:45   6909s] (I)       Apply function for special wires: true
[03/22 16:04:45   6909s] (I)       Layer by layer blockage reading: true
[03/22 16:04:45   6909s] (I)       Offset calculation fix : true
[03/22 16:04:45   6909s] (I)       Route stripe layer range: 
[03/22 16:04:45   6909s] (I)       Honor partition fences : 
[03/22 16:04:45   6909s] (I)       Honor partition pin    : 
[03/22 16:04:45   6909s] (I)       Honor partition fences with feedthrough: 
[03/22 16:04:45   6909s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 16:04:45   6909s] (I)       Use row-based GCell size
[03/22 16:04:45   6909s] (I)       Use row-based GCell align
[03/22 16:04:45   6909s] (I)       GCell unit size   : 3600
[03/22 16:04:45   6909s] (I)       GCell multiplier  : 1
[03/22 16:04:45   6909s] (I)       GCell row height  : 3600
[03/22 16:04:45   6909s] (I)       Actual row height : 3600
[03/22 16:04:45   6909s] (I)       GCell align ref   : 20000 20000
[03/22 16:04:45   6909s] [NR-eGR] Track table information for default rule: 
[03/22 16:04:45   6909s] [NR-eGR] M1 has no routable track
[03/22 16:04:45   6909s] [NR-eGR] M2 has single uniform track structure
[03/22 16:04:45   6909s] [NR-eGR] M3 has single uniform track structure
[03/22 16:04:45   6909s] [NR-eGR] M4 has single uniform track structure
[03/22 16:04:45   6909s] [NR-eGR] M5 has single uniform track structure
[03/22 16:04:45   6909s] [NR-eGR] M6 has single uniform track structure
[03/22 16:04:45   6909s] [NR-eGR] M7 has single uniform track structure
[03/22 16:04:45   6909s] [NR-eGR] M8 has single uniform track structure
[03/22 16:04:45   6909s] (I)       ===========================================================================
[03/22 16:04:45   6909s] (I)       == Report All Rule Vias ==
[03/22 16:04:45   6909s] (I)       ===========================================================================
[03/22 16:04:45   6909s] (I)        Via Rule : (Default)
[03/22 16:04:45   6909s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 16:04:45   6909s] (I)       ---------------------------------------------------------------------------
[03/22 16:04:45   6909s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/22 16:04:45   6909s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 16:04:45   6909s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 16:04:45   6909s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 16:04:45   6909s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/22 16:04:45   6909s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/22 16:04:45   6909s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/22 16:04:45   6909s] (I)        8    0 : ---                         0 : ---                      
[03/22 16:04:45   6909s] (I)       ===========================================================================
[03/22 16:04:45   6909s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3902.28 MB )
[03/22 16:04:45   6909s] [NR-eGR] Read 32480 PG shapes
[03/22 16:04:45   6909s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3902.28 MB )
[03/22 16:04:45   6909s] [NR-eGR] #Routing Blockages  : 0
[03/22 16:04:45   6909s] [NR-eGR] #Instance Blockages : 0
[03/22 16:04:45   6909s] [NR-eGR] #PG Blockages       : 32480
[03/22 16:04:45   6909s] [NR-eGR] #Bump Blockages     : 0
[03/22 16:04:45   6909s] [NR-eGR] #Boundary Blockages : 0
[03/22 16:04:45   6909s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 16:04:45   6909s] [NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32356
[03/22 16:04:45   6909s] (I)       readDataFromPlaceDB
[03/22 16:04:45   6909s] (I)       Read net information..
[03/22 16:04:45   6909s] [NR-eGR] Read numTotalNets=41622  numIgnoredNets=125
[03/22 16:04:45   6909s] (I)       Read testcase time = 0.010 seconds
[03/22 16:04:45   6909s] 
[03/22 16:04:45   6909s] (I)       early_global_route_priority property id does not exist.
[03/22 16:04:45   6909s] (I)       Start initializing grid graph
[03/22 16:04:45   6909s] (I)       End initializing grid graph
[03/22 16:04:45   6909s] (I)       Model blockages into capacity
[03/22 16:04:45   6909s] (I)       Read Num Blocks=32480  Num Prerouted Wires=32356  Num CS=0
[03/22 16:04:45   6909s] (I)       Started Modeling ( Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Started Modeling Layer 1 ( Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Started Modeling Layer 2 ( Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 11269
[03/22 16:04:45   6909s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Started Modeling Layer 3 ( Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 17186
[03/22 16:04:45   6909s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Started Modeling Layer 4 ( Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 3461
[03/22 16:04:45   6909s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Started Modeling Layer 5 ( Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 385
[03/22 16:04:45   6909s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Started Modeling Layer 6 ( Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 55
[03/22 16:04:45   6909s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Started Modeling Layer 7 ( Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 16:04:45   6909s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Started Modeling Layer 8 ( Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 16:04:45   6909s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3911.46 MB )
[03/22 16:04:45   6909s] (I)       -- layer congestion ratio --
[03/22 16:04:45   6909s] (I)       Layer 1 : 0.100000
[03/22 16:04:45   6909s] (I)       Layer 2 : 0.700000
[03/22 16:04:45   6909s] (I)       Layer 3 : 0.700000
[03/22 16:04:45   6909s] (I)       Layer 4 : 0.700000
[03/22 16:04:45   6909s] (I)       Layer 5 : 0.700000
[03/22 16:04:45   6909s] (I)       Layer 6 : 0.700000
[03/22 16:04:45   6909s] (I)       Layer 7 : 0.700000
[03/22 16:04:45   6909s] (I)       Layer 8 : 0.700000
[03/22 16:04:45   6909s] (I)       ----------------------------
[03/22 16:04:45   6909s] (I)       Number of ignored nets = 125
[03/22 16:04:45   6909s] (I)       Number of fixed nets = 125.  Ignored: Yes
[03/22 16:04:45   6909s] (I)       Number of clock nets = 134.  Ignored: No
[03/22 16:04:45   6909s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 16:04:45   6909s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 16:04:45   6909s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 16:04:45   6909s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 16:04:45   6909s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 16:04:45   6909s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 16:04:45   6909s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 16:04:45   6909s] [NR-eGR] There are 9 clock nets ( 9 with NDR ).
[03/22 16:04:45   6909s] (I)       Before initializing earlyGlobalRoute syMemory usage = 3911.5 MB
[03/22 16:04:45   6909s] (I)       Ndr track 0 does not exist
[03/22 16:04:45   6909s] (I)       Ndr track 0 does not exist
[03/22 16:04:45   6909s] (I)       Layer1  viaCost=300.00
[03/22 16:04:45   6909s] (I)       Layer2  viaCost=100.00
[03/22 16:04:45   6909s] (I)       Layer3  viaCost=100.00
[03/22 16:04:45   6909s] (I)       Layer4  viaCost=100.00
[03/22 16:04:45   6909s] (I)       Layer5  viaCost=100.00
[03/22 16:04:45   6909s] (I)       Layer6  viaCost=200.00
[03/22 16:04:45   6909s] (I)       Layer7  viaCost=100.00
[03/22 16:04:45   6909s] (I)       ---------------------Grid Graph Info--------------------
[03/22 16:04:45   6909s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 16:04:45   6910s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 16:04:45   6910s] (I)       Site width          :   400  (dbu)
[03/22 16:04:45   6910s] (I)       Row height          :  3600  (dbu)
[03/22 16:04:45   6910s] (I)       GCell row height    :  3600  (dbu)
[03/22 16:04:45   6910s] (I)       GCell width         :  3600  (dbu)
[03/22 16:04:45   6910s] (I)       GCell height        :  3600  (dbu)
[03/22 16:04:45   6910s] (I)       Grid                :   325   324     8
[03/22 16:04:45   6910s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 16:04:45   6910s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 16:04:45   6910s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 16:04:45   6910s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 16:04:45   6910s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 16:04:45   6910s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 16:04:45   6910s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 16:04:45   6910s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 16:04:45   6910s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 16:04:45   6910s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 16:04:45   6910s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 16:04:45   6910s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 16:04:45   6910s] (I)       --------------------------------------------------------
[03/22 16:04:45   6910s] 
[03/22 16:04:45   6910s] [NR-eGR] ============ Routing rule table ============
[03/22 16:04:45   6910s] [NR-eGR] Rule id: 0  Nets: 41488 
[03/22 16:04:45   6910s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 16:04:45   6910s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 16:04:45   6910s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 16:04:45   6910s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 16:04:45   6910s] [NR-eGR] Rule id: 1  Nets: 9 
[03/22 16:04:45   6910s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/22 16:04:45   6910s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/22 16:04:45   6910s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/22 16:04:45   6910s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 16:04:45   6910s] [NR-eGR] ========================================
[03/22 16:04:45   6910s] [NR-eGR] 
[03/22 16:04:45   6910s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 16:04:45   6910s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 16:04:45   6910s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 16:04:45   6910s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 16:04:45   6910s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 16:04:45   6910s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 16:04:45   6910s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 16:04:45   6910s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 16:04:45   6910s] (I)       After initializing earlyGlobalRoute syMemory usage = 3911.5 MB
[03/22 16:04:45   6910s] (I)       Finished Loading and Dumping File ( CPU: 0.49 sec, Real: 0.71 sec, Curr Mem: 3911.46 MB )
[03/22 16:04:45   6910s] (I)       Started Global Routing ( Curr Mem: 3911.46 MB )
[03/22 16:04:45   6910s] (I)       ============= Initialization =============
[03/22 16:04:45   6910s] (I)       totalPins=129749  totalGlobalPin=120899 (93.18%)
[03/22 16:04:45   6910s] (I)       Started Build MST ( Curr Mem: 3911.46 MB )
[03/22 16:04:45   6910s] (I)       Generate topology with 8 threads
[03/22 16:04:45   6910s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       total 2D Cap : 473445 = (236925 H, 236520 V)
[03/22 16:04:45   6910s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [7, 8]
[03/22 16:04:45   6910s] (I)       ============  Phase 1a Route ============
[03/22 16:04:45   6910s] (I)       Started Phase 1a ( Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Usage: 2787 = (1075 H, 1712 V) = (0.45% H, 0.72% V) = (1.935e+03um H, 3.082e+03um V)
[03/22 16:04:45   6910s] (I)       
[03/22 16:04:45   6910s] (I)       ============  Phase 1b Route ============
[03/22 16:04:45   6910s] (I)       Usage: 2787 = (1075 H, 1712 V) = (0.45% H, 0.72% V) = (1.935e+03um H, 3.082e+03um V)
[03/22 16:04:45   6910s] (I)       
[03/22 16:04:45   6910s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.016600e+03um
[03/22 16:04:45   6910s] (I)       ============  Phase 1c Route ============
[03/22 16:04:45   6910s] (I)       Usage: 2787 = (1075 H, 1712 V) = (0.45% H, 0.72% V) = (1.935e+03um H, 3.082e+03um V)
[03/22 16:04:45   6910s] (I)       
[03/22 16:04:45   6910s] (I)       ============  Phase 1d Route ============
[03/22 16:04:45   6910s] (I)       Usage: 2787 = (1075 H, 1712 V) = (0.45% H, 0.72% V) = (1.935e+03um H, 3.082e+03um V)
[03/22 16:04:45   6910s] (I)       
[03/22 16:04:45   6910s] (I)       ============  Phase 1e Route ============
[03/22 16:04:45   6910s] (I)       Started Phase 1e ( Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Usage: 2787 = (1075 H, 1712 V) = (0.45% H, 0.72% V) = (1.935e+03um H, 3.082e+03um V)
[03/22 16:04:45   6910s] (I)       
[03/22 16:04:45   6910s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.016600e+03um
[03/22 16:04:45   6910s] [NR-eGR] 
[03/22 16:04:45   6910s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Running layer assignment with 8 threads
[03/22 16:04:45   6910s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Started Build MST ( Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Generate topology with 8 threads
[03/22 16:04:45   6910s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 16:04:45   6910s] [NR-eGR] Layer group 2: route 41472 net(s) in layer range [2, 8]
[03/22 16:04:45   6910s] (I)       ============  Phase 1a Route ============
[03/22 16:04:45   6910s] (I)       Started Phase 1a ( Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Usage: 333301 = (168078 H, 165223 V) = (8.03% H, 5.90% V) = (3.025e+05um H, 2.974e+05um V)
[03/22 16:04:45   6910s] (I)       
[03/22 16:04:45   6910s] (I)       ============  Phase 1b Route ============
[03/22 16:04:45   6910s] (I)       Usage: 333301 = (168078 H, 165223 V) = (8.03% H, 5.90% V) = (3.025e+05um H, 2.974e+05um V)
[03/22 16:04:45   6910s] (I)       
[03/22 16:04:45   6910s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.999418e+05um
[03/22 16:04:45   6910s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/22 16:04:45   6910s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 16:04:45   6910s] (I)       ============  Phase 1c Route ============
[03/22 16:04:45   6910s] (I)       Usage: 333301 = (168078 H, 165223 V) = (8.03% H, 5.90% V) = (3.025e+05um H, 2.974e+05um V)
[03/22 16:04:45   6910s] (I)       
[03/22 16:04:45   6910s] (I)       ============  Phase 1d Route ============
[03/22 16:04:45   6910s] (I)       Usage: 333301 = (168078 H, 165223 V) = (8.03% H, 5.90% V) = (3.025e+05um H, 2.974e+05um V)
[03/22 16:04:45   6910s] (I)       
[03/22 16:04:45   6910s] (I)       ============  Phase 1e Route ============
[03/22 16:04:45   6910s] (I)       Started Phase 1e ( Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Usage: 333301 = (168078 H, 165223 V) = (8.03% H, 5.90% V) = (3.025e+05um H, 2.974e+05um V)
[03/22 16:04:45   6910s] (I)       
[03/22 16:04:45   6910s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.999418e+05um
[03/22 16:04:45   6910s] [NR-eGR] 
[03/22 16:04:45   6910s] (I)       Current Phase 1l[Initialization] ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:45   6910s] (I)       Running layer assignment with 8 threads
[03/22 16:04:46   6911s] (I)       Finished Phase 1l ( CPU: 0.91 sec, Real: 0.23 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:46   6911s] (I)       ============  Phase 1l Route ============
[03/22 16:04:46   6911s] (I)       
[03/22 16:04:46   6911s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 16:04:46   6911s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/22 16:04:46   6911s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/22 16:04:46   6911s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[03/22 16:04:46   6911s] [NR-eGR] --------------------------------------------------------------------------------
[03/22 16:04:46   6911s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:04:46   6911s] [NR-eGR]      M2  (2)       201( 0.20%)        25( 0.02%)         2( 0.00%)   ( 0.22%) 
[03/22 16:04:46   6911s] [NR-eGR]      M3  (3)        11( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/22 16:04:46   6911s] [NR-eGR]      M4  (4)       159( 0.17%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[03/22 16:04:46   6911s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:04:46   6911s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:04:46   6911s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:04:46   6911s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:04:46   6911s] [NR-eGR] --------------------------------------------------------------------------------
[03/22 16:04:46   6911s] [NR-eGR] Total              371( 0.05%)        26( 0.00%)         2( 0.00%)   ( 0.06%) 
[03/22 16:04:46   6911s] [NR-eGR] 
[03/22 16:04:46   6911s] (I)       Finished Global Routing ( CPU: 1.18 sec, Real: 0.57 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:46   6911s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 16:04:46   6911s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 16:04:46   6911s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 16:04:46   6911s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.71 sec, Real: 1.34 sec, Curr Mem: 3912.95 MB )
[03/22 16:04:46   6911s] OPERPROF: Starting HotSpotCal at level 1, MEM:3912.9M
[03/22 16:04:46   6911s] [hotspot] +------------+---------------+---------------+
[03/22 16:04:46   6911s] [hotspot] |            |   max hotspot | total hotspot |
[03/22 16:04:46   6911s] [hotspot] +------------+---------------+---------------+
[03/22 16:04:46   6911s] [hotspot] | normalized |          0.00 |          0.00 |
[03/22 16:04:46   6911s] [hotspot] +------------+---------------+---------------+
[03/22 16:04:46   6911s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 16:04:46   6911s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 16:04:46   6911s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.025, MEM:3912.9M
[03/22 16:04:46   6911s] <optDesign CMD> Restore Using all VT Cells
[03/22 16:04:46   6911s] Starting delay calculation for Setup views
[03/22 16:04:46   6911s] #################################################################################
[03/22 16:04:46   6911s] # Design Stage: PreRoute
[03/22 16:04:46   6911s] # Design Name: dualcore
[03/22 16:04:46   6911s] # Design Mode: 65nm
[03/22 16:04:46   6911s] # Analysis Mode: MMMC Non-OCV 
[03/22 16:04:46   6911s] # Parasitics Mode: No SPEF/RCDB
[03/22 16:04:46   6911s] # Signoff Settings: SI Off 
[03/22 16:04:46   6911s] #################################################################################
[03/22 16:04:46   6913s] Topological Sorting (REAL = 0:00:00.0, MEM = 3782.9M, InitMEM = 3782.9M)
[03/22 16:04:46   6913s] Calculate delays in BcWc mode...
[03/22 16:04:46   6913s] Start delay calculation (fullDC) (8 T). (MEM=3782.94)
[03/22 16:04:47   6914s] End AAE Lib Interpolated Model. (MEM=3794.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 16:04:48   6921s] Total number of fetched objects 41699
[03/22 16:04:48   6921s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 16:04:48   6921s] End delay calculation. (MEM=4128.32 CPU=0:00:06.0 REAL=0:00:01.0)
[03/22 16:04:48   6921s] End delay calculation (fullDC). (MEM=4128.32 CPU=0:00:08.0 REAL=0:00:02.0)
[03/22 16:04:48   6921s] *** CDM Built up (cpu=0:00:10.3  real=0:00:02.0  mem= 4128.3M) ***
[03/22 16:04:48   6923s] *** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:02.0 totSessionCpu=1:55:23 mem=4096.3M)
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s] Begin Power Analysis
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s]              0V	    VSS
[03/22 16:04:49   6923s]            0.9V	    VDD
[03/22 16:04:49   6923s] Begin Processing Timing Library for Power Calculation
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s] Begin Processing Timing Library for Power Calculation
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s] Begin Processing Power Net/Grid for Power Calculation
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3093.75MB/5352.75MB/3424.10MB)
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s] Begin Processing Timing Window Data for Power Calculation
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3093.75MB/5352.75MB/3424.10MB)
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s] Begin Processing User Attributes
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3093.75MB/5352.75MB/3424.10MB)
[03/22 16:04:49   6923s] 
[03/22 16:04:49   6923s] Begin Processing Signal Activity
[03/22 16:04:49   6923s] 
[03/22 16:04:51   6925s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3095.05MB/5352.75MB/3424.10MB)
[03/22 16:04:51   6925s] 
[03/22 16:04:51   6925s] Begin Power Computation
[03/22 16:04:51   6925s] 
[03/22 16:04:51   6925s]       ----------------------------------------------------------
[03/22 16:04:51   6925s]       # of cell(s) missing both power/leakage table: 0
[03/22 16:04:51   6925s]       # of cell(s) missing power table: 1
[03/22 16:04:51   6925s]       # of cell(s) missing leakage table: 0
[03/22 16:04:51   6925s]       # of MSMV cell(s) missing power_level: 0
[03/22 16:04:51   6925s]       ----------------------------------------------------------
[03/22 16:04:51   6925s] CellName                                  Missing Table(s)
[03/22 16:04:51   6925s] TIEL                                      internal power, 
[03/22 16:04:51   6925s] 
[03/22 16:04:51   6925s] 
[03/22 16:04:53   6929s] Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3099.62MB/5432.78MB/3424.10MB)
[03/22 16:04:53   6929s] 
[03/22 16:04:53   6929s] Begin Processing User Attributes
[03/22 16:04:53   6929s] 
[03/22 16:04:53   6929s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3099.62MB/5432.78MB/3424.10MB)
[03/22 16:04:53   6929s] 
[03/22 16:04:53   6929s] Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3099.62MB/5432.78MB/3424.10MB)
[03/22 16:04:53   6929s] 
[03/22 16:04:53   6929s] *



[03/22 16:04:53   6929s] Total Power
[03/22 16:04:53   6929s] -----------------------------------------------------------------------------------------
[03/22 16:04:53   6929s] Total Internal Power:      107.33158648 	   69.5661%
[03/22 16:04:53   6929s] Total Switching Power:      44.81333290 	   29.0454%
[03/22 16:04:53   6929s] Total Leakage Power:         2.14226794 	    1.3885%
[03/22 16:04:53   6929s] Total Power:               154.28718757
[03/22 16:04:53   6929s] -----------------------------------------------------------------------------------------
[03/22 16:04:54   6930s] Processing average sequential pin duty cycle 
[03/22 16:04:54   6930s] **optDesign ... cpu = 0:14:40, real = 0:07:17, mem = 3063.1M, totSessionCpu=1:55:30 **
[03/22 16:04:54   6930s] cleaningup cpe interface
[03/22 16:04:54   6930s] Reported timing to dir ./timingReports
[03/22 16:04:54   6930s] **optDesign ... cpu = 0:14:40, real = 0:07:17, mem = 3055.6M, totSessionCpu=1:55:30 **
[03/22 16:04:54   6930s] ** Profile ** Start :  cpu=0:00:00.0, mem=3832.3M
[03/22 16:04:54   6930s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3832.4M
[03/22 16:04:55   6930s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.109, MEM:3832.4M
[03/22 16:04:55   6930s] ** Profile ** Other data :  cpu=0:00:00.2, mem=3832.4M
[03/22 16:04:55   6931s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3919.8M
[03/22 16:04:55   6931s] ** Profile ** Total reports :  cpu=0:00:00.4, mem=3842.8M
[03/22 16:04:57   6934s] ** Profile ** DRVs :  cpu=0:00:02.2, mem=3847.3M
[03/22 16:04:57   6934s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.194  | -1.194  | -0.231  | -0.430  |
|           TNS (ns):| -35.721 | -27.201 | -0.231  | -8.289  |
|    Violating Paths:|   222   |   199   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.807%
       (97.745% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3847.3M
[03/22 16:04:58   6934s] **optDesign ... cpu = 0:14:43, real = 0:07:21, mem = 3040.4M, totSessionCpu=1:55:34 **
[03/22 16:04:58   6934s] *** Finished optDesign ***
[03/22 16:04:58   6934s] cleaningup cpe interface
[03/22 16:04:58   6934s] 
[03/22 16:04:58   6934s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:15:10 real=  0:07:32)
[03/22 16:04:58   6934s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:02:24 real=  0:01:09)
[03/22 16:04:58   6934s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:03:39 real=  0:01:21)
[03/22 16:04:58   6934s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=  0:01:20 real=0:00:32.7)
[03/22 16:04:58   6934s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:03:22 real=  0:01:58)
[03/22 16:04:58   6934s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:02:50 real=  0:01:45)
[03/22 16:04:58   6934s] Info: pop threads available for lower-level modules during optimization.
[03/22 16:04:58   6934s] Deleting Lib Analyzer.
[03/22 16:04:58   6934s] Info: Destroy the CCOpt slew target map.
[03/22 16:04:58   6934s] clean pInstBBox. size 0
[03/22 16:04:58   6934s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 16:04:58   6934s] Deleting Cell Server ...
[03/22 16:04:58   6934s] Set place::cacheFPlanSiteMark to 0
[03/22 16:04:58   6934s] All LLGs are deleted
[03/22 16:04:58   6934s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3847.3M
[03/22 16:04:58   6934s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3843.6M
[03/22 16:04:58   6934s] cleaningup cpe interface
[03/22 16:04:58   6934s] 
[03/22 16:04:58   6934s] *** Summary of all messages that are not suppressed in this session:
[03/22 16:04:58   6934s] Severity  ID               Count  Summary                                  
[03/22 16:04:58   6934s] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/22 16:04:58   6934s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/22 16:04:58   6934s] WARNING   IMPCCOPT-2332      235  The property %s is deprecated. It still ...
[03/22 16:04:58   6934s] WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
[03/22 16:04:58   6934s] WARNING   IMPCCOPT-2231        2  CCOpt data structures have been affected...
[03/22 16:04:58   6934s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/22 16:04:58   6934s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/22 16:04:58   6934s] *** Message Summary: 258 warning(s), 0 error(s)
[03/22 16:04:58   6934s] 
[03/22 16:04:58   6934s] 
[03/22 16:04:58   6934s] =============================================================================================
[03/22 16:04:58   6934s]  Final TAT Report for ccopt_design
[03/22 16:04:58   6934s] =============================================================================================
[03/22 16:04:58   6934s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:04:58   6934s] ---------------------------------------------------------------------------------------------
[03/22 16:04:58   6934s] [ WnsOpt                 ]      5   0:01:49.9  (  20.2 % )     0:02:36.8 /  0:05:51.1    2.2
[03/22 16:04:58   6934s] [ TnsOpt                 ]      6   0:01:46.5  (  19.6 % )     0:02:15.5 /  0:04:09.6    1.8
[03/22 16:04:58   6934s] [ HardenOpt              ]      1   0:00:09.5  (   1.8 % )     0:00:09.5 /  0:00:09.4    1.0
[03/22 16:04:58   6934s] [ DrvOpt                 ]      2   0:00:11.8  (   2.2 % )     0:00:15.1 /  0:00:21.1    1.4
[03/22 16:04:58   6934s] [ SkewClock              ]      3   0:00:07.9  (   1.4 % )     0:00:12.1 /  0:00:20.1    1.7
[03/22 16:04:58   6934s] [ AreaOpt                ]      1   0:00:28.4  (   5.2 % )     0:00:31.8 /  0:01:19.4    2.5
[03/22 16:04:58   6934s] [ PowerOpt               ]      2   0:00:15.1  (   2.8 % )     0:00:15.1 /  0:00:43.3    2.9
[03/22 16:04:58   6934s] [ ViewPruning            ]      7   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/22 16:04:58   6934s] [ IncrReplace            ]      1   0:00:01.8  (   0.3 % )     0:00:01.8 /  0:00:02.7    1.5
[03/22 16:04:58   6934s] [ RefinePlace            ]     16   0:01:23.2  (  15.3 % )     0:01:23.2 /  0:02:33.6    1.8
[03/22 16:04:58   6934s] [ TimingUpdate           ]      6   0:00:00.6  (   0.1 % )     0:00:05.0 /  0:00:22.3    4.5
[03/22 16:04:58   6934s] [ FullDelayCalc          ]      2   0:00:04.4  (   0.8 % )     0:00:04.4 /  0:00:19.6    4.5
[03/22 16:04:58   6934s] [ QThreadMaster          ]      1   0:00:04.2  (   0.8 % )     0:00:04.2 /  0:00:12.1    2.9
[03/22 16:04:58   6934s] [ OptSummaryReport       ]      3   0:00:01.5  (   0.3 % )     0:00:07.9 /  0:00:18.4    2.3
[03/22 16:04:58   6934s] [ TimingReport           ]      3   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:02.0    3.0
[03/22 16:04:58   6934s] [ DrvReport              ]      3   0:00:03.1  (   0.6 % )     0:00:03.1 /  0:00:04.7    1.5
[03/22 16:04:58   6934s] [ PowerReport            ]      3   0:00:17.7  (   3.2 % )     0:00:17.7 /  0:00:21.9    1.2
[03/22 16:04:58   6934s] [ GenerateReports        ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.4    1.0
[03/22 16:04:58   6934s] [ PropagateActivity      ]      1   0:00:04.0  (   0.7 % )     0:00:04.0 /  0:00:06.3    1.6
[03/22 16:04:58   6934s] [ MISC                   ]          0:02:12.5  (  24.4 % )     0:02:12.5 /  0:04:17.7    1.9
[03/22 16:04:58   6934s] ---------------------------------------------------------------------------------------------
[03/22 16:04:58   6934s]  ccopt_design TOTAL                 0:09:03.6  ( 100.0 % )     0:09:03.6 /  0:18:12.1    2.0
[03/22 16:04:58   6934s] ---------------------------------------------------------------------------------------------
[03/22 16:04:58   6934s] 
[03/22 16:04:58   6934s] #% End ccopt_design (date=03/22 16:04:58, total cpu=0:18:12, real=0:09:04, peak res=3479.8M, current mem=2960.1M)
[03/22 16:04:58   6934s] <CMD> set_propagated_clock [all_clocks]
[03/22 16:04:58   6934s] <CMD> optDesign -postCTS -hold
[03/22 16:04:58   6934s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2846.7M, totSessionCpu=1:55:34 **
[03/22 16:04:58   6934s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 16:04:58   6934s] GigaOpt running with 8 threads.
[03/22 16:04:58   6934s] Info: 8 threads available for lower-level modules during optimization.
[03/22 16:04:59   6936s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/22 16:04:59   6936s] Creating Cell Server ...(0, 0, 0, 0)
[03/22 16:04:59   6936s] Summary for sequential cells identification: 
[03/22 16:04:59   6936s]   Identified SBFF number: 199
[03/22 16:04:59   6936s]   Identified MBFF number: 0
[03/22 16:04:59   6936s]   Identified SB Latch number: 0
[03/22 16:04:59   6936s]   Identified MB Latch number: 0
[03/22 16:04:59   6936s]   Not identified SBFF number: 0
[03/22 16:04:59   6936s]   Not identified MBFF number: 0
[03/22 16:04:59   6936s]   Not identified SB Latch number: 0
[03/22 16:04:59   6936s]   Not identified MB Latch number: 0
[03/22 16:04:59   6936s]   Number of sequential cells which are not FFs: 104
[03/22 16:04:59   6936s]  Visiting view : WC_VIEW
[03/22 16:04:59   6936s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/22 16:04:59   6936s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/22 16:04:59   6936s]  Visiting view : BC_VIEW
[03/22 16:04:59   6936s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/22 16:04:59   6936s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/22 16:04:59   6936s]  Setting StdDelay to 14.50
[03/22 16:04:59   6936s] Creating Cell Server, finished. 
[03/22 16:04:59   6936s] 
[03/22 16:04:59   6936s] Need call spDPlaceInit before registerPrioInstLoc.
[03/22 16:04:59   6936s] OPERPROF: Starting DPlace-Init at level 1, MEM:3779.2M
[03/22 16:04:59   6936s] z: 2, totalTracks: 1
[03/22 16:04:59   6936s] z: 4, totalTracks: 1
[03/22 16:04:59   6936s] z: 6, totalTracks: 1
[03/22 16:04:59   6936s] z: 8, totalTracks: 1
[03/22 16:04:59   6936s] #spOpts: N=65 mergeVia=F 
[03/22 16:04:59   6936s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3779.2M
[03/22 16:04:59   6936s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3779.2M
[03/22 16:04:59   6936s] Core basic site is core
[03/22 16:04:59   6936s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 16:04:59   6936s] SiteArray: use 3,846,144 bytes
[03/22 16:04:59   6936s] SiteArray: current memory after site array memory allocation 3782.9M
[03/22 16:04:59   6936s] SiteArray: FP blocked sites are writable
[03/22 16:04:59   6936s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 16:04:59   6936s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3784.4M
[03/22 16:04:59   6936s] Process 19822 wires and vias for routing blockage analysis
[03/22 16:04:59   6936s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.150, REAL:0.026, MEM:3784.4M
[03/22 16:04:59   6936s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.300, REAL:0.136, MEM:3784.4M
[03/22 16:04:59   6936s] OPERPROF:     Starting CMU at level 3, MEM:3784.4M
[03/22 16:04:59   6936s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.011, MEM:3784.4M
[03/22 16:04:59   6936s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.330, REAL:0.170, MEM:3784.4M
[03/22 16:04:59   6936s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3784.4MB).
[03/22 16:04:59   6936s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.420, REAL:0.259, MEM:3784.4M
[03/22 16:04:59   6936s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/22 16:04:59   6936s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/22 16:04:59   6936s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/22 16:04:59   6936s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/22 16:04:59   6936s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/22 16:04:59   6936s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/22 16:04:59   6936s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/22 16:04:59   6936s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/22 16:04:59   6936s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/22 16:04:59   6936s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/22 16:04:59   6936s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/22 16:04:59   6936s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/22 16:04:59   6936s] 	Cell FILL1_LL, site bcore.
[03/22 16:04:59   6936s] 	Cell FILL_NW_HH, site bcore.
[03/22 16:04:59   6936s] 	Cell FILL_NW_LL, site bcore.
[03/22 16:04:59   6936s] 	Cell LVLLHCD1, site bcore.
[03/22 16:04:59   6936s] 	Cell LVLLHCD2, site bcore.
[03/22 16:04:59   6936s] 	Cell LVLLHCD4, site bcore.
[03/22 16:04:59   6936s] 	Cell LVLLHCD8, site bcore.
[03/22 16:04:59   6936s] 	Cell LVLLHD1, site bcore.
[03/22 16:04:59   6936s] 	Cell LVLLHD2, site bcore.
[03/22 16:04:59   6936s] 	Cell LVLLHD4, site bcore.
[03/22 16:04:59   6936s] 	Cell LVLLHD8, site bcore.
[03/22 16:04:59   6936s] .
[03/22 16:04:59   6936s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3784.4M
[03/22 16:04:59   6936s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.054, MEM:3784.4M
[03/22 16:04:59   6936s] 
[03/22 16:04:59   6936s] Creating Lib Analyzer ...
[03/22 16:04:59   6936s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 16:04:59   6936s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 16:04:59   6936s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 16:04:59   6936s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 16:04:59   6936s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 16:04:59   6936s] 
[03/22 16:05:00   6938s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:55:38 mem=3790.4M
[03/22 16:05:00   6938s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:55:38 mem=3790.4M
[03/22 16:05:00   6938s] Creating Lib Analyzer, finished. 
[03/22 16:05:01   6938s] #################################################################################
[03/22 16:05:01   6938s] # Design Stage: PreRoute
[03/22 16:05:01   6938s] # Design Name: dualcore
[03/22 16:05:01   6938s] # Design Mode: 65nm
[03/22 16:05:01   6938s] # Analysis Mode: MMMC Non-OCV 
[03/22 16:05:01   6938s] # Parasitics Mode: No SPEF/RCDB
[03/22 16:05:01   6938s] # Signoff Settings: SI Off 
[03/22 16:05:01   6938s] #################################################################################
[03/22 16:05:01   6940s] Topological Sorting (REAL = 0:00:00.0, MEM = 3730.5M, InitMEM = 3724.4M)
[03/22 16:05:01   6940s] *** CDM Built up (cpu=0:00:01.9  real=0:00:00.0  mem= 3730.5M) ***
[03/22 16:05:02   6941s]              0V	    VSS
[03/22 16:05:02   6941s]            0.9V	    VDD
[03/22 16:05:04   6944s] Processing average sequential pin duty cycle 
[03/22 16:05:05   6944s] Processing average sequential pin duty cycle 
[03/22 16:05:05   6944s] Initializing cpe interface
[03/22 16:05:05   6945s] Info: Begin MT loop @coeiCellPowerCachingJob with 8 threads.
[03/22 16:05:05   6947s] Info: End MT loop @coeiCellPowerCachingJob.
[03/22 16:05:05   6947s] Processing average sequential pin duty cycle 
[03/22 16:05:05   6947s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 8 threads.
[03/22 16:05:07   6952s] Info: End MT loop @coeiCellPinPowerCachingJob.
[03/22 16:05:07   6952s] **optDesign ... cpu = 0:00:18, real = 0:00:09, mem = 3165.7M, totSessionCpu=1:55:52 **
[03/22 16:05:07   6952s] *** optDesign -postCTS ***
[03/22 16:05:07   6952s] DRC Margin: user margin 0.0
[03/22 16:05:07   6952s] Hold Target Slack: user slack 0
[03/22 16:05:07   6952s] Setup Target Slack: user slack 0;
[03/22 16:05:07   6952s] setUsefulSkewMode -ecoRoute false
[03/22 16:05:07   6952s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3988.0M
[03/22 16:05:07   6952s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.121, MEM:3988.0M
[03/22 16:05:07   6952s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3988.0M
[03/22 16:05:07   6952s] All LLGs are deleted
[03/22 16:05:07   6952s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3988.0M
[03/22 16:05:07   6952s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3984.4M
[03/22 16:05:07   6952s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:3984.4M
[03/22 16:05:07   6952s] Start to check current routing status for nets...
[03/22 16:05:07   6952s] All nets are already routed correctly.
[03/22 16:05:07   6952s] End to check current routing status for nets (mem=3984.4M)
[03/22 16:05:07   6952s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/22 16:05:07   6952s] ### Creating PhyDesignMc. totSessionCpu=1:55:53 mem=3984.4M
[03/22 16:05:07   6952s] OPERPROF: Starting DPlace-Init at level 1, MEM:3984.4M
[03/22 16:05:07   6952s] z: 2, totalTracks: 1
[03/22 16:05:07   6952s] z: 4, totalTracks: 1
[03/22 16:05:07   6952s] z: 6, totalTracks: 1
[03/22 16:05:07   6952s] z: 8, totalTracks: 1
[03/22 16:05:07   6952s] #spOpts: N=65 mergeVia=F 
[03/22 16:05:07   6953s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3984.4M
[03/22 16:05:07   6953s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3984.4M
[03/22 16:05:07   6953s] Core basic site is core
[03/22 16:05:07   6953s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 16:05:07   6953s] SiteArray: use 3,846,144 bytes
[03/22 16:05:07   6953s] SiteArray: current memory after site array memory allocation 3988.0M
[03/22 16:05:07   6953s] SiteArray: FP blocked sites are writable
[03/22 16:05:07   6953s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 16:05:07   6953s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3988.0M
[03/22 16:05:07   6953s] Process 19822 wires and vias for routing blockage analysis
[03/22 16:05:07   6953s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.170, REAL:0.028, MEM:3988.0M
[03/22 16:05:07   6953s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.330, REAL:0.181, MEM:3988.0M
[03/22 16:05:07   6953s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.360, REAL:0.210, MEM:3988.0M
[03/22 16:05:08   6953s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=3988.0MB).
[03/22 16:05:08   6953s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.480, REAL:0.320, MEM:3988.0M
[03/22 16:05:08   6953s] TotalInstCnt at PhyDesignMc Initialization: 39,794
[03/22 16:05:08   6953s] ### Creating PhyDesignMc, finished. totSessionCpu=1:55:54 mem=3988.0M
[03/22 16:05:08   6953s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3988.0M
[03/22 16:05:08   6953s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.046, MEM:3988.0M
[03/22 16:05:08   6953s] TotalInstCnt at PhyDesignMc Destruction: 39,794
[03/22 16:05:08   6953s] GigaOpt Hold Optimizer is used
[03/22 16:05:08   6954s] Include MVT Delays for Hold Opt
[03/22 16:05:08   6954s] Deleting Cell Server ...
[03/22 16:05:08   6954s] Deleting Lib Analyzer.
[03/22 16:05:08   6954s] <optDesign CMD> fixhold  no -lvt Cells
[03/22 16:05:08   6954s] #InfoCS: Num dontuse cells 391, Num usable cells 649
[03/22 16:05:08   6954s] optDesignOneStep: Power Flow
[03/22 16:05:08   6954s] #InfoCS: Num dontuse cells 391, Num usable cells 649
[03/22 16:05:08   6954s] End AAE Lib Interpolated Model. (MEM=3988.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 16:05:08   6954s] 
[03/22 16:05:08   6954s] Creating Lib Analyzer ...
[03/22 16:05:08   6954s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/22 16:05:08   6954s] Creating Cell Server ...(0, 0, 0, 0)
[03/22 16:05:08   6954s] Summary for sequential cells identification: 
[03/22 16:05:08   6954s]   Identified SBFF number: 199
[03/22 16:05:08   6954s]   Identified MBFF number: 0
[03/22 16:05:08   6954s]   Identified SB Latch number: 0
[03/22 16:05:08   6954s]   Identified MB Latch number: 0
[03/22 16:05:08   6954s]   Not identified SBFF number: 0
[03/22 16:05:08   6954s]   Not identified MBFF number: 0
[03/22 16:05:08   6954s]   Not identified SB Latch number: 0
[03/22 16:05:08   6954s]   Not identified MB Latch number: 0
[03/22 16:05:08   6954s]   Number of sequential cells which are not FFs: 104
[03/22 16:05:08   6954s]  Visiting view : WC_VIEW
[03/22 16:05:08   6954s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/22 16:05:08   6954s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/22 16:05:08   6954s]  Visiting view : BC_VIEW
[03/22 16:05:08   6954s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/22 16:05:08   6954s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/22 16:05:08   6954s]  Setting StdDelay to 25.80
[03/22 16:05:08   6954s] Creating Cell Server, finished. 
[03/22 16:05:08   6954s] 
[03/22 16:05:08   6954s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 16:05:08   6954s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 16:05:08   6954s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/22 16:05:08   6954s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/22 16:05:08   6954s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 16:05:08   6954s] 
[03/22 16:05:09   6955s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:55:55 mem=3988.0M
[03/22 16:05:09   6955s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:55:55 mem=3988.0M
[03/22 16:05:09   6955s] Creating Lib Analyzer, finished. 
[03/22 16:05:09   6955s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:55:55 mem=3988.0M ***
[03/22 16:05:09   6955s] Effort level <high> specified for reg2reg path_group
[03/22 16:05:10   6958s] Effort level <high> specified for reg2cgate path_group
[03/22 16:05:10   6958s] End AAE Lib Interpolated Model. (MEM=4024.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 16:05:10   6958s] **INFO: Starting Blocking QThread with 8 CPU
[03/22 16:05:10   6958s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 16:05:10   6958s] Multi-CPU acceleration using 8 CPU(s).
[03/22 16:05:10   6958s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[03/22 16:05:10   6958s] Multithreaded Timing Analysis is initialized with 8 threads
[03/22 16:05:10   6958s] 
[03/22 16:05:10   6958s] Starting delay calculation for Hold views
[03/22 16:05:10   6958s] #################################################################################
[03/22 16:05:10   6958s] # Design Stage: PreRoute
[03/22 16:05:10   6958s] # Design Name: dualcore
[03/22 16:05:10   6958s] # Design Mode: 65nm
[03/22 16:05:10   6958s] # Analysis Mode: MMMC Non-OCV 
[03/22 16:05:10   6958s] # Parasitics Mode: No SPEF/RCDB
[03/22 16:05:10   6958s] # Signoff Settings: SI Off 
[03/22 16:05:10   6958s] #################################################################################
[03/22 16:05:10   6958s] Topological Sorting (REAL = 0:00:01.0, MEM = 22.3M, InitMEM = 16.2M)
[03/22 16:05:10   6958s] Calculate delays in BcWc mode...
[03/22 16:05:10   6958s] Start delay calculation (fullDC) (8 T). (MEM=0)
[03/22 16:05:10   6958s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 16:05:10   6958s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 16:05:10   6958s] Total number of fetched objects 41699
[03/22 16:05:10   6958s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 16:05:10   6958s] End delay calculation. (MEM=199.293 CPU=0:00:06.3 REAL=0:00:01.0)
[03/22 16:05:10   6958s] End delay calculation (fullDC). (MEM=199.293 CPU=0:00:08.3 REAL=0:00:01.0)
[03/22 16:05:10   6958s] *** CDM Built up (cpu=0:00:09.5  real=0:00:02.0  mem= 199.3M) ***
[03/22 16:05:10   6958s] *** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:03.0 totSessionCpu=0:00:26.4 mem=167.3M)
[03/22 16:05:10   6958s] 
[03/22 16:05:10   6958s] Active hold views:
[03/22 16:05:10   6958s]  BC_VIEW
[03/22 16:05:10   6958s]   Dominating endpoints: 0
[03/22 16:05:10   6958s]   Dominating TNS: -0.000
[03/22 16:05:10   6958s] 
[03/22 16:05:10   6958s] Done building cte hold timing graph (fixHold) cpu=0:00:15.8 real=0:00:05.0 totSessionCpu=0:00:27.8 mem=197.8M ***
[03/22 16:05:10   6958s] ** Profile ** Start :  cpu=0:00:00.0, mem=197.8M
[03/22 16:05:10   6958s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=197.8M
[03/22 16:05:10   6958s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.2 real=0:00:06.0 totSessionCpu=0:00:29.2 mem=197.8M ***
[03/22 16:05:10   6958s] *** QThread HoldInit [finish] : cpu/real = 0:00:17.2/0:00:05.6 (3.1), mem = 197.8M
[03/22 16:05:10   6958s] 
[03/22 16:05:10   6958s] =============================================================================================
[03/22 16:05:10   6958s]  Step TAT Report for QThreadWorker #1
[03/22 16:05:10   6958s] =============================================================================================
[03/22 16:05:10   6958s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:05:10   6958s] ---------------------------------------------------------------------------------------------
[03/22 16:05:10   6958s] [ ViewPruning            ]      3   0:00:00.2  (   4.0 % )     0:00:00.9 /  0:00:01.4    1.5
[03/22 16:05:10   6958s] [ TimingUpdate           ]      2   0:00:00.3  (   5.9 % )     0:00:02.5 /  0:00:11.1    4.4
[03/22 16:05:10   6958s] [ FullDelayCalc          ]      1   0:00:02.2  (  39.3 % )     0:00:02.2 /  0:00:09.8    4.4
[03/22 16:05:10   6958s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    2.7
[03/22 16:05:10   6958s] [ SlackTraversorInit     ]      2   0:00:01.0  (  17.3 % )     0:00:01.0 /  0:00:01.4    1.5
[03/22 16:05:10   6958s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/22 16:05:10   6958s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   10.2
[03/22 16:05:10   6958s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:05:10   6958s] [ HoldTimerNodeList      ]      1   0:00:00.6  (  11.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/22 16:05:10   6958s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.5    2.7
[03/22 16:05:10   6958s] [ MISC                   ]          0:00:01.1  (  18.9 % )     0:00:01.1 /  0:00:03.4    3.2
[03/22 16:05:10   6958s] ---------------------------------------------------------------------------------------------
[03/22 16:05:10   6958s]  QThreadWorker #1 TOTAL             0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:17.2    3.1
[03/22 16:05:10   6958s] ---------------------------------------------------------------------------------------------
[03/22 16:05:10   6958s] 
[03/22 16:05:16   6974s]  
_______________________________________________________________________
[03/22 16:05:16   6975s] Starting delay calculation for Setup views
[03/22 16:05:16   6975s] #################################################################################
[03/22 16:05:16   6975s] # Design Stage: PreRoute
[03/22 16:05:16   6975s] # Design Name: dualcore
[03/22 16:05:16   6975s] # Design Mode: 65nm
[03/22 16:05:16   6975s] # Analysis Mode: MMMC Non-OCV 
[03/22 16:05:16   6975s] # Parasitics Mode: No SPEF/RCDB
[03/22 16:05:16   6975s] # Signoff Settings: SI Off 
[03/22 16:05:16   6975s] #################################################################################
[03/22 16:05:16   6975s] Topological Sorting (REAL = 0:00:00.0, MEM = 4030.3M, InitMEM = 4024.2M)
[03/22 16:05:17   6975s] Calculate delays in BcWc mode...
[03/22 16:05:17   6975s] Start delay calculation (fullDC) (8 T). (MEM=4030.25)
[03/22 16:05:17   6976s] End AAE Lib Interpolated Model. (MEM=4041.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 16:05:18   6983s] Total number of fetched objects 41699
[03/22 16:05:18   6983s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 16:05:18   6983s] End delay calculation. (MEM=4404.25 CPU=0:00:06.2 REAL=0:00:01.0)
[03/22 16:05:18   6983s] End delay calculation (fullDC). (MEM=4404.25 CPU=0:00:08.0 REAL=0:00:01.0)
[03/22 16:05:18   6983s] *** CDM Built up (cpu=0:00:08.4  real=0:00:02.0  mem= 4404.2M) ***
[03/22 16:05:18   6985s] *** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:02.0 totSessionCpu=1:56:25 mem=4372.2M)
[03/22 16:05:19   6985s] Done building cte setup timing graph (fixHold) cpu=0:00:30.1 real=0:00:10.0 totSessionCpu=1:56:25 mem=4372.2M ***
[03/22 16:05:19   6985s] ** Profile ** Start :  cpu=0:00:00.0, mem=4372.2M
[03/22 16:05:19   6986s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4380.2M
[03/22 16:05:19   6987s] *info: category slack lower bound [L -1194.4] default
[03/22 16:05:19   6987s] *info: category slack lower bound [H -230.6] reg2cgate 
[03/22 16:05:19   6987s] *info: category slack lower bound [H -1194.4] reg2reg 
[03/22 16:05:19   6987s] --------------------------------------------------- 
[03/22 16:05:19   6987s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/22 16:05:19   6987s] --------------------------------------------------- 
[03/22 16:05:19   6987s]          WNS    reg2regWNS
[03/22 16:05:19   6987s]    -1.194 ns     -1.194 ns
[03/22 16:05:19   6987s] --------------------------------------------------- 
[03/22 16:05:20   6987s] Restoring Auto Hold Views:  BC_VIEW
[03/22 16:05:20   6987s] Restoring Active Hold Views:  BC_VIEW 
[03/22 16:05:20   6987s] Restoring Hold Target Slack: 0
[03/22 16:05:20   6987s] 
[03/22 16:05:20   6987s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/22 16:05:20   6987s] *Info: worst delay setup view: WC_VIEW
[03/22 16:05:20   6987s] Footprint list for hold buffering (delay unit: ps)
[03/22 16:05:20   6987s] =================================================================
[03/22 16:05:20   6987s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/22 16:05:20   6987s] ------------------------------------------------------------------
[03/22 16:05:20   6987s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/22 16:05:20   6987s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/22 16:05:20   6987s] =================================================================
[03/22 16:05:20   6987s] Deleting Cell Server ...
[03/22 16:05:20   6987s] Deleting Lib Analyzer.
[03/22 16:05:20   6987s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/22 16:05:20   6987s] Creating Cell Server ...(0, 0, 0, 0)
[03/22 16:05:20   6987s] Summary for sequential cells identification: 
[03/22 16:05:20   6987s]   Identified SBFF number: 199
[03/22 16:05:20   6987s]   Identified MBFF number: 0
[03/22 16:05:20   6987s]   Identified SB Latch number: 0
[03/22 16:05:20   6987s]   Identified MB Latch number: 0
[03/22 16:05:20   6987s]   Not identified SBFF number: 0
[03/22 16:05:20   6987s]   Not identified MBFF number: 0
[03/22 16:05:20   6987s]   Not identified SB Latch number: 0
[03/22 16:05:20   6987s]   Not identified MB Latch number: 0
[03/22 16:05:20   6987s]   Number of sequential cells which are not FFs: 104
[03/22 16:05:20   6987s]  Visiting view : WC_VIEW
[03/22 16:05:20   6987s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/22 16:05:20   6987s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/22 16:05:20   6987s]  Visiting view : BC_VIEW
[03/22 16:05:20   6987s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/22 16:05:20   6987s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/22 16:05:20   6987s]  Setting StdDelay to 25.80
[03/22 16:05:20   6987s] Creating Cell Server, finished. 
[03/22 16:05:20   6987s] 
[03/22 16:05:20   6987s] Hold Timer stdDelay = 25.8ps
[03/22 16:05:20   6987s]  Visiting view : BC_VIEW
[03/22 16:05:20   6987s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/22 16:05:20   6987s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/22 16:05:20   6987s] ** Profile ** Start :  cpu=0:00:00.0, mem=4380.2M
[03/22 16:05:20   6987s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4380.2M
[03/22 16:05:20   6987s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.112, MEM:4380.2M
[03/22 16:05:20   6988s] ** Profile ** Other data :  cpu=0:00:00.2, mem=4380.2M
[03/22 16:05:20   6989s] ** Profile ** DRVs :  cpu=0:00:01.4, mem=4402.8M
[03/22 16:05:20   6989s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.194  | -1.194  | -0.231  | -0.430  |
|           TNS (ns):| -35.721 | -27.201 | -0.231  | -8.289  |
|    Violating Paths:|   222   |   199   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  0.284  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.807%
       (97.745% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:55, real = 0:00:23, mem = 3280.8M, totSessionCpu=1:56:29 **
[03/22 16:05:21   6989s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:56:29.4/0:37:26.9 (3.1), mem = 4022.8M
[03/22 16:05:21   6989s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9874.33
[03/22 16:05:21   6989s] (I,S,L,T): WC_VIEW: 104.814, 31.3291, 2.06147, 138.205
[03/22 16:05:21   6990s] ### Creating LA Mngr. totSessionCpu=1:56:30 mem=4143.1M
[03/22 16:05:23   6991s] ### Creating LA Mngr, finished. totSessionCpu=1:56:31 mem=4144.6M
[03/22 16:05:23   6991s] 
[03/22 16:05:23   6991s] Creating Lib Analyzer ...
[03/22 16:05:23   6991s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 16:05:23   6991s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 16:05:23   6991s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 16:05:23   6991s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/22 16:05:23   6991s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 16:05:23   6991s] 
[03/22 16:05:24   6992s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:56:33 mem=4144.6M
[03/22 16:05:24   6992s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:56:33 mem=4144.6M
[03/22 16:05:24   6992s] Creating Lib Analyzer, finished. 
[03/22 16:05:24   6992s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/22 16:05:24   6992s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/22 16:05:24   6992s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/22 16:05:24   6992s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/22 16:05:24   6992s] *info: Run optDesign holdfix with 8 threads.
[03/22 16:05:24   6992s] Info: 125 nets with fixed/cover wires excluded.
[03/22 16:05:24   6992s] Info: 134 clock nets excluded from IPO operation.
[03/22 16:05:24   6992s] --------------------------------------------------- 
[03/22 16:05:24   6992s]    Hold Timing Summary  - Initial 
[03/22 16:05:24   6992s] --------------------------------------------------- 
[03/22 16:05:24   6992s]  Target slack:       0.0000 ns
[03/22 16:05:24   6992s]  View: BC_VIEW 
[03/22 16:05:24   6992s]    WNS:       0.0048
[03/22 16:05:24   6992s]    TNS:       0.0000
[03/22 16:05:24   6992s]    VP :            0
[03/22 16:05:24   6992s]    Worst hold path end point: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/inst_3q_reg_1_/D 
[03/22 16:05:24   6992s] --------------------------------------------------- 
[03/22 16:05:24   6992s] *** Hold timing is met. Hold fixing is not needed 
[03/22 16:05:24   6992s] **INFO: total 0 insts, 0 nets marked don't touch
[03/22 16:05:24   6992s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/22 16:05:24   6992s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/22 16:05:24   6992s] 
[03/22 16:05:24   6992s] Capturing REF for hold ...
[03/22 16:05:24   6992s]    Hold Timing Snapshot: (REF)
[03/22 16:05:24   6992s]              All PG WNS: 0.000
[03/22 16:05:24   6992s]              All PG TNS: 0.000
[03/22 16:05:25   6993s] (I,S,L,T): WC_VIEW: 104.814, 31.3291, 2.06147, 138.205
[03/22 16:05:25   6993s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9874.33
[03/22 16:05:25   6993s] *** HoldOpt [finish] : cpu/real = 0:00:03.9/0:00:03.8 (1.0), totSession cpu/real = 1:56:33.3/0:37:30.8 (3.1), mem = 4143.1M
[03/22 16:05:25   6993s] 
[03/22 16:05:25   6993s] =============================================================================================
[03/22 16:05:25   6993s]  Step TAT Report for HoldOpt #1
[03/22 16:05:25   6993s] =============================================================================================
[03/22 16:05:25   6993s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:05:25   6993s] ---------------------------------------------------------------------------------------------
[03/22 16:05:25   6993s] [ ViewPruning            ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/22 16:05:25   6993s] [ TimingUpdate           ]      2   0:00:00.3  (   2.0 % )     0:00:02.3 /  0:00:09.9    4.4
[03/22 16:05:25   6993s] [ FullDelayCalc          ]      1   0:00:01.9  (  11.7 % )     0:00:01.9 /  0:00:08.6    4.4
[03/22 16:05:25   6993s] [ QThreadMaster          ]      1   0:00:05.9  (  35.4 % )     0:00:05.9 /  0:00:16.1    2.8
[03/22 16:05:25   6993s] [ OptSummaryReport       ]      1   0:00:00.4  (   2.5 % )     0:00:00.8 /  0:00:01.6    2.1
[03/22 16:05:25   6993s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.7    3.1
[03/22 16:05:25   6993s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:01.4    3.7
[03/22 16:05:25   6993s] [ SlackTraversorInit     ]      2   0:00:01.0  (   6.1 % )     0:00:01.0 /  0:00:01.6    1.6
[03/22 16:05:25   6993s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/22 16:05:25   6993s] [ LibAnalyzerInit        ]      3   0:00:03.2  (  19.6 % )     0:00:03.2 /  0:00:03.3    1.0
[03/22 16:05:25   6993s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[03/22 16:05:25   6993s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.1
[03/22 16:05:25   6993s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:05:25   6993s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:05:25   6993s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:05:25   6993s] [ GenerateDrvReportData  ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:01.4    3.8
[03/22 16:05:25   6993s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.7    3.2
[03/22 16:05:25   6993s] [ MISC                   ]          0:00:02.9  (  17.3 % )     0:00:02.9 /  0:00:05.6    2.0
[03/22 16:05:25   6993s] ---------------------------------------------------------------------------------------------
[03/22 16:05:25   6993s]  HoldOpt #1 TOTAL                   0:00:16.6  ( 100.0 % )     0:00:16.6 /  0:00:39.2    2.4
[03/22 16:05:25   6993s] ---------------------------------------------------------------------------------------------
[03/22 16:05:25   6993s] 
[03/22 16:05:25   6993s] 
[03/22 16:05:25   6993s] Active setup views:
[03/22 16:05:25   6993s]  WC_VIEW
[03/22 16:05:25   6993s]   Dominating endpoints: 0
[03/22 16:05:25   6993s]   Dominating TNS: -0.000
[03/22 16:05:25   6993s] 
[03/22 16:05:25   6993s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4080.09 MB )
[03/22 16:05:25   6993s] (I)       Started Loading and Dumping File ( Curr Mem: 4080.09 MB )
[03/22 16:05:25   6993s] (I)       Reading DB...
[03/22 16:05:25   6993s] (I)       Read data from FE... (mem=4080.1M)
[03/22 16:05:25   6993s] (I)       Read nodes and places... (mem=4080.1M)
[03/22 16:05:25   6993s] (I)       Done Read nodes and places (cpu=0.120s, mem=4112.0M)
[03/22 16:05:25   6993s] (I)       Read nets... (mem=4112.0M)
[03/22 16:05:25   6994s] (I)       Done Read nets (cpu=0.160s, mem=4120.0M)
[03/22 16:05:25   6994s] (I)       Done Read data from FE (cpu=0.280s, mem=4120.0M)
[03/22 16:05:25   6994s] (I)       before initializing RouteDB syMemory usage = 4120.0 MB
[03/22 16:05:25   6994s] (I)       Build term to term wires: false
[03/22 16:05:25   6994s] (I)       Honor MSV route constraint: false
[03/22 16:05:25   6994s] (I)       Maximum routing layer  : 127
[03/22 16:05:25   6994s] (I)       Minimum routing layer  : 2
[03/22 16:05:25   6994s] (I)       Supply scale factor H  : 1.00
[03/22 16:05:25   6994s] (I)       Supply scale factor V  : 1.00
[03/22 16:05:25   6994s] (I)       Tracks used by clock wire: 0
[03/22 16:05:25   6994s] (I)       Reverse direction      : 
[03/22 16:05:25   6994s] (I)       Honor partition pin guides: true
[03/22 16:05:25   6994s] (I)       Route selected nets only: false
[03/22 16:05:25   6994s] (I)       Route secondary PG pins: false
[03/22 16:05:25   6994s] (I)       Second PG max fanout   : 2147483647
[03/22 16:05:25   6994s] (I)       Number threads         : 8
[03/22 16:05:25   6994s] (I)       Apply function for special wires: true
[03/22 16:05:25   6994s] (I)       Layer by layer blockage reading: true
[03/22 16:05:25   6994s] (I)       Offset calculation fix : true
[03/22 16:05:25   6994s] (I)       Route stripe layer range: 
[03/22 16:05:25   6994s] (I)       Honor partition fences : 
[03/22 16:05:25   6994s] (I)       Honor partition pin    : 
[03/22 16:05:25   6994s] (I)       Honor partition fences with feedthrough: 
[03/22 16:05:25   6994s] (I)       Counted 20706 PG shapes. We will not process PG shapes layer by layer.
[03/22 16:05:25   6994s] (I)       Use row-based GCell size
[03/22 16:05:25   6994s] (I)       Use row-based GCell align
[03/22 16:05:25   6994s] (I)       GCell unit size   : 3600
[03/22 16:05:25   6994s] (I)       GCell multiplier  : 1
[03/22 16:05:25   6994s] (I)       GCell row height  : 3600
[03/22 16:05:25   6994s] (I)       Actual row height : 3600
[03/22 16:05:25   6994s] (I)       GCell align ref   : 20000 20000
[03/22 16:05:25   6994s] [NR-eGR] Track table information for default rule: 
[03/22 16:05:25   6994s] [NR-eGR] M1 has no routable track
[03/22 16:05:25   6994s] [NR-eGR] M2 has single uniform track structure
[03/22 16:05:25   6994s] [NR-eGR] M3 has single uniform track structure
[03/22 16:05:25   6994s] [NR-eGR] M4 has single uniform track structure
[03/22 16:05:25   6994s] [NR-eGR] M5 has single uniform track structure
[03/22 16:05:25   6994s] [NR-eGR] M6 has single uniform track structure
[03/22 16:05:25   6994s] [NR-eGR] M7 has single uniform track structure
[03/22 16:05:25   6994s] [NR-eGR] M8 has single uniform track structure
[03/22 16:05:25   6994s] (I)       ===========================================================================
[03/22 16:05:25   6994s] (I)       == Report All Rule Vias ==
[03/22 16:05:25   6994s] (I)       ===========================================================================
[03/22 16:05:25   6994s] (I)        Via Rule : (Default)
[03/22 16:05:25   6994s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/22 16:05:25   6994s] (I)       ---------------------------------------------------------------------------
[03/22 16:05:25   6994s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/22 16:05:25   6994s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/22 16:05:25   6994s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/22 16:05:25   6994s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/22 16:05:25   6994s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/22 16:05:25   6994s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/22 16:05:25   6994s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/22 16:05:25   6994s] (I)        8    0 : ---                         0 : ---                      
[03/22 16:05:25   6994s] (I)       ===========================================================================
[03/22 16:05:25   6994s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 4119.96 MB )
[03/22 16:05:25   6994s] [NR-eGR] Read 32480 PG shapes
[03/22 16:05:25   6994s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4119.96 MB )
[03/22 16:05:25   6994s] [NR-eGR] #Routing Blockages  : 0
[03/22 16:05:25   6994s] [NR-eGR] #Instance Blockages : 0
[03/22 16:05:25   6994s] [NR-eGR] #PG Blockages       : 32480
[03/22 16:05:25   6994s] [NR-eGR] #Bump Blockages     : 0
[03/22 16:05:25   6994s] [NR-eGR] #Boundary Blockages : 0
[03/22 16:05:25   6994s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/22 16:05:25   6994s] [NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32356
[03/22 16:05:25   6994s] (I)       readDataFromPlaceDB
[03/22 16:05:25   6994s] (I)       Read net information..
[03/22 16:05:25   6994s] [NR-eGR] Read numTotalNets=41622  numIgnoredNets=125
[03/22 16:05:25   6994s] (I)       Read testcase time = 0.030 seconds
[03/22 16:05:25   6994s] 
[03/22 16:05:25   6994s] (I)       early_global_route_priority property id does not exist.
[03/22 16:05:25   6994s] (I)       Start initializing grid graph
[03/22 16:05:25   6994s] (I)       End initializing grid graph
[03/22 16:05:25   6994s] (I)       Model blockages into capacity
[03/22 16:05:25   6994s] (I)       Read Num Blocks=32480  Num Prerouted Wires=32356  Num CS=0
[03/22 16:05:25   6994s] (I)       Started Modeling ( Curr Mem: 4129.15 MB )
[03/22 16:05:25   6994s] (I)       Started Modeling Layer 1 ( Curr Mem: 4129.15 MB )
[03/22 16:05:25   6994s] (I)       Started Modeling Layer 2 ( Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Layer 1 (V) : #blockages 13360 : #preroutes 11269
[03/22 16:05:26   6994s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Started Modeling Layer 3 ( Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Layer 2 (H) : #blockages 12720 : #preroutes 17186
[03/22 16:05:26   6994s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Started Modeling Layer 4 ( Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Layer 3 (V) : #blockages 6400 : #preroutes 3461
[03/22 16:05:26   6994s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Started Modeling Layer 5 ( Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 385
[03/22 16:05:26   6994s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Started Modeling Layer 6 ( Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 55
[03/22 16:05:26   6994s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Started Modeling Layer 7 ( Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/22 16:05:26   6994s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Started Modeling Layer 8 ( Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/22 16:05:26   6994s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       -- layer congestion ratio --
[03/22 16:05:26   6994s] (I)       Layer 1 : 0.100000
[03/22 16:05:26   6994s] (I)       Layer 2 : 0.700000
[03/22 16:05:26   6994s] (I)       Layer 3 : 0.700000
[03/22 16:05:26   6994s] (I)       Layer 4 : 0.700000
[03/22 16:05:26   6994s] (I)       Layer 5 : 0.700000
[03/22 16:05:26   6994s] (I)       Layer 6 : 0.700000
[03/22 16:05:26   6994s] (I)       Layer 7 : 0.700000
[03/22 16:05:26   6994s] (I)       Layer 8 : 0.700000
[03/22 16:05:26   6994s] (I)       ----------------------------
[03/22 16:05:26   6994s] (I)       Number of ignored nets = 125
[03/22 16:05:26   6994s] (I)       Number of fixed nets = 125.  Ignored: Yes
[03/22 16:05:26   6994s] (I)       Number of clock nets = 134.  Ignored: No
[03/22 16:05:26   6994s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 16:05:26   6994s] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 16:05:26   6994s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 16:05:26   6994s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 16:05:26   6994s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 16:05:26   6994s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 16:05:26   6994s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 16:05:26   6994s] [NR-eGR] There are 9 clock nets ( 9 with NDR ).
[03/22 16:05:26   6994s] (I)       Before initializing earlyGlobalRoute syMemory usage = 4129.2 MB
[03/22 16:05:26   6994s] (I)       Ndr track 0 does not exist
[03/22 16:05:26   6994s] (I)       Ndr track 0 does not exist
[03/22 16:05:26   6994s] (I)       Layer1  viaCost=300.00
[03/22 16:05:26   6994s] (I)       Layer2  viaCost=100.00
[03/22 16:05:26   6994s] (I)       Layer3  viaCost=100.00
[03/22 16:05:26   6994s] (I)       Layer4  viaCost=100.00
[03/22 16:05:26   6994s] (I)       Layer5  viaCost=100.00
[03/22 16:05:26   6994s] (I)       Layer6  viaCost=200.00
[03/22 16:05:26   6994s] (I)       Layer7  viaCost=100.00
[03/22 16:05:26   6994s] (I)       ---------------------Grid Graph Info--------------------
[03/22 16:05:26   6994s] (I)       Routing area        : (0, 0) - (1169200, 1166800)
[03/22 16:05:26   6994s] (I)       Core area           : (20000, 20000) - (1149200, 1146800)
[03/22 16:05:26   6994s] (I)       Site width          :   400  (dbu)
[03/22 16:05:26   6994s] (I)       Row height          :  3600  (dbu)
[03/22 16:05:26   6994s] (I)       GCell row height    :  3600  (dbu)
[03/22 16:05:26   6994s] (I)       GCell width         :  3600  (dbu)
[03/22 16:05:26   6994s] (I)       GCell height        :  3600  (dbu)
[03/22 16:05:26   6994s] (I)       Grid                :   325   324     8
[03/22 16:05:26   6994s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/22 16:05:26   6994s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 16:05:26   6994s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 16:05:26   6994s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 16:05:26   6994s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 16:05:26   6994s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/22 16:05:26   6994s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 16:05:26   6994s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/22 16:05:26   6994s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 16:05:26   6994s] (I)       Total num of tracks :     0  2923  2916  2923  2916  2923   729   730
[03/22 16:05:26   6994s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 16:05:26   6994s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/22 16:05:26   6994s] (I)       --------------------------------------------------------
[03/22 16:05:26   6994s] 
[03/22 16:05:26   6994s] [NR-eGR] ============ Routing rule table ============
[03/22 16:05:26   6994s] [NR-eGR] Rule id: 0  Nets: 41488 
[03/22 16:05:26   6994s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/22 16:05:26   6994s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 16:05:26   6994s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 16:05:26   6994s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 16:05:26   6994s] [NR-eGR] Rule id: 1  Nets: 9 
[03/22 16:05:26   6994s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/22 16:05:26   6994s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/22 16:05:26   6994s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/22 16:05:26   6994s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/22 16:05:26   6994s] [NR-eGR] ========================================
[03/22 16:05:26   6994s] [NR-eGR] 
[03/22 16:05:26   6994s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/22 16:05:26   6994s] (I)       blocked tracks on layer2 : = 163730 / 947052 (17.29%)
[03/22 16:05:26   6994s] (I)       blocked tracks on layer3 : = 43946 / 947700 (4.64%)
[03/22 16:05:26   6994s] (I)       blocked tracks on layer4 : = 185827 / 947052 (19.62%)
[03/22 16:05:26   6994s] (I)       blocked tracks on layer5 : = 0 / 947700 (0.00%)
[03/22 16:05:26   6994s] (I)       blocked tracks on layer6 : = 0 / 947052 (0.00%)
[03/22 16:05:26   6994s] (I)       blocked tracks on layer7 : = 0 / 236925 (0.00%)
[03/22 16:05:26   6994s] (I)       blocked tracks on layer8 : = 0 / 236520 (0.00%)
[03/22 16:05:26   6994s] (I)       After initializing earlyGlobalRoute syMemory usage = 4129.2 MB
[03/22 16:05:26   6994s] (I)       Finished Loading and Dumping File ( CPU: 0.50 sec, Real: 0.68 sec, Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Started Global Routing ( Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       ============= Initialization =============
[03/22 16:05:26   6994s] (I)       totalPins=129749  totalGlobalPin=120899 (93.18%)
[03/22 16:05:26   6994s] (I)       Started Build MST ( Curr Mem: 4129.15 MB )
[03/22 16:05:26   6994s] (I)       Generate topology with 8 threads
[03/22 16:05:26   6994s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       total 2D Cap : 473445 = (236925 H, 236520 V)
[03/22 16:05:26   6994s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [7, 8]
[03/22 16:05:26   6994s] (I)       ============  Phase 1a Route ============
[03/22 16:05:26   6994s] (I)       Started Phase 1a ( Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Usage: 2787 = (1075 H, 1712 V) = (0.45% H, 0.72% V) = (1.935e+03um H, 3.082e+03um V)
[03/22 16:05:26   6994s] (I)       
[03/22 16:05:26   6994s] (I)       ============  Phase 1b Route ============
[03/22 16:05:26   6994s] (I)       Usage: 2787 = (1075 H, 1712 V) = (0.45% H, 0.72% V) = (1.935e+03um H, 3.082e+03um V)
[03/22 16:05:26   6994s] (I)       
[03/22 16:05:26   6994s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.016600e+03um
[03/22 16:05:26   6994s] (I)       ============  Phase 1c Route ============
[03/22 16:05:26   6994s] (I)       Usage: 2787 = (1075 H, 1712 V) = (0.45% H, 0.72% V) = (1.935e+03um H, 3.082e+03um V)
[03/22 16:05:26   6994s] (I)       
[03/22 16:05:26   6994s] (I)       ============  Phase 1d Route ============
[03/22 16:05:26   6994s] (I)       Usage: 2787 = (1075 H, 1712 V) = (0.45% H, 0.72% V) = (1.935e+03um H, 3.082e+03um V)
[03/22 16:05:26   6994s] (I)       
[03/22 16:05:26   6994s] (I)       ============  Phase 1e Route ============
[03/22 16:05:26   6994s] (I)       Started Phase 1e ( Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Usage: 2787 = (1075 H, 1712 V) = (0.45% H, 0.72% V) = (1.935e+03um H, 3.082e+03um V)
[03/22 16:05:26   6994s] (I)       
[03/22 16:05:26   6994s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.016600e+03um
[03/22 16:05:26   6994s] [NR-eGR] 
[03/22 16:05:26   6994s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Running layer assignment with 8 threads
[03/22 16:05:26   6994s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Started Build MST ( Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Generate topology with 8 threads
[03/22 16:05:26   6994s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       total 2D Cap : 4893533 = (2092148 H, 2801385 V)
[03/22 16:05:26   6994s] [NR-eGR] Layer group 2: route 41472 net(s) in layer range [2, 8]
[03/22 16:05:26   6994s] (I)       ============  Phase 1a Route ============
[03/22 16:05:26   6994s] (I)       Started Phase 1a ( Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Usage: 333301 = (168078 H, 165223 V) = (8.03% H, 5.90% V) = (3.025e+05um H, 2.974e+05um V)
[03/22 16:05:26   6994s] (I)       
[03/22 16:05:26   6994s] (I)       ============  Phase 1b Route ============
[03/22 16:05:26   6994s] (I)       Usage: 333301 = (168078 H, 165223 V) = (8.03% H, 5.90% V) = (3.025e+05um H, 2.974e+05um V)
[03/22 16:05:26   6994s] (I)       
[03/22 16:05:26   6994s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.999418e+05um
[03/22 16:05:26   6994s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/22 16:05:26   6994s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/22 16:05:26   6994s] (I)       ============  Phase 1c Route ============
[03/22 16:05:26   6994s] (I)       Usage: 333301 = (168078 H, 165223 V) = (8.03% H, 5.90% V) = (3.025e+05um H, 2.974e+05um V)
[03/22 16:05:26   6994s] (I)       
[03/22 16:05:26   6994s] (I)       ============  Phase 1d Route ============
[03/22 16:05:26   6994s] (I)       Usage: 333301 = (168078 H, 165223 V) = (8.03% H, 5.90% V) = (3.025e+05um H, 2.974e+05um V)
[03/22 16:05:26   6994s] (I)       
[03/22 16:05:26   6994s] (I)       ============  Phase 1e Route ============
[03/22 16:05:26   6994s] (I)       Started Phase 1e ( Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Usage: 333301 = (168078 H, 165223 V) = (8.03% H, 5.90% V) = (3.025e+05um H, 2.974e+05um V)
[03/22 16:05:26   6994s] (I)       
[03/22 16:05:26   6994s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.999418e+05um
[03/22 16:05:26   6994s] [NR-eGR] 
[03/22 16:05:26   6994s] (I)       Current Phase 1l[Initialization] ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6994s] (I)       Running layer assignment with 8 threads
[03/22 16:05:26   6995s] (I)       Finished Phase 1l ( CPU: 0.71 sec, Real: 0.18 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6995s] (I)       ============  Phase 1l Route ============
[03/22 16:05:26   6995s] (I)       
[03/22 16:05:26   6995s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/22 16:05:26   6995s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/22 16:05:26   6995s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/22 16:05:26   6995s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[03/22 16:05:26   6995s] [NR-eGR] --------------------------------------------------------------------------------
[03/22 16:05:26   6995s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:05:26   6995s] [NR-eGR]      M2  (2)       201( 0.20%)        25( 0.02%)         2( 0.00%)   ( 0.22%) 
[03/22 16:05:26   6995s] [NR-eGR]      M3  (3)        11( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/22 16:05:26   6995s] [NR-eGR]      M4  (4)       159( 0.17%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[03/22 16:05:26   6995s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:05:26   6995s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:05:26   6995s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:05:26   6995s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/22 16:05:26   6995s] [NR-eGR] --------------------------------------------------------------------------------
[03/22 16:05:26   6995s] [NR-eGR] Total              371( 0.05%)        26( 0.00%)         2( 0.00%)   ( 0.06%) 
[03/22 16:05:26   6995s] [NR-eGR] 
[03/22 16:05:26   6995s] (I)       Finished Global Routing ( CPU: 0.99 sec, Real: 0.53 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6995s] (I)       total 2D Cap : 4915080 = (2097280 H, 2817800 V)
[03/22 16:05:26   6995s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 16:05:26   6995s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 16:05:26   6995s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.55 sec, Real: 1.27 sec, Curr Mem: 4130.64 MB )
[03/22 16:05:26   6995s] OPERPROF: Starting HotSpotCal at level 1, MEM:4130.6M
[03/22 16:05:26   6995s] [hotspot] +------------+---------------+---------------+
[03/22 16:05:26   6995s] [hotspot] |            |   max hotspot | total hotspot |
[03/22 16:05:26   6995s] [hotspot] +------------+---------------+---------------+
[03/22 16:05:26   6995s] [hotspot] | normalized |          0.00 |          0.00 |
[03/22 16:05:26   6995s] [hotspot] +------------+---------------+---------------+
[03/22 16:05:26   6995s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 16:05:26   6995s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 16:05:26   6995s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.024, MEM:4130.6M
[03/22 16:05:26   6995s] Deleting Cell Server ...
[03/22 16:05:26   6995s] Deleting Lib Analyzer.
[03/22 16:05:26   6995s] <optDesign CMD> Restore Using all VT Cells
[03/22 16:05:26   6995s] cleaningup cpe interface
[03/22 16:05:26   6995s] Reported timing to dir ./timingReports
[03/22 16:05:26   6995s] **optDesign ... cpu = 0:01:01, real = 0:00:28, mem = 3343.1M, totSessionCpu=1:56:35 **
[03/22 16:05:26   6995s] ** Profile ** Start :  cpu=0:00:00.0, mem=4073.6M
[03/22 16:05:26   6995s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4073.6M
[03/22 16:05:27   6995s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.110, MEM:4073.6M
[03/22 16:05:27   6995s] ** Profile ** Other data :  cpu=0:00:00.2, mem=4073.6M
[03/22 16:05:27   6995s] End AAE Lib Interpolated Model. (MEM=4073.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 16:05:27   6995s] **INFO: Starting Blocking QThread with 8 CPU
[03/22 16:05:27   6995s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 16:05:27   6995s] Multi-CPU acceleration using 8 CPU(s).
[03/22 16:05:27   6995s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[03/22 16:05:27   6995s] Multithreaded Timing Analysis is initialized with 8 threads
[03/22 16:05:27   6995s] 
[03/22 16:05:27   6995s] Starting delay calculation for Hold views
[03/22 16:05:27   6995s] #################################################################################
[03/22 16:05:27   6995s] # Design Stage: PreRoute
[03/22 16:05:27   6995s] # Design Name: dualcore
[03/22 16:05:27   6995s] # Design Mode: 65nm
[03/22 16:05:27   6995s] # Analysis Mode: MMMC Non-OCV 
[03/22 16:05:27   6995s] # Parasitics Mode: No SPEF/RCDB
[03/22 16:05:27   6995s] # Signoff Settings: SI Off 
[03/22 16:05:27   6995s] #################################################################################
[03/22 16:05:27   6995s] Topological Sorting (REAL = 0:00:00.0, MEM = 11.3M, InitMEM = 5.2M)
[03/22 16:05:27   6995s] Calculate delays in BcWc mode...
[03/22 16:05:27   6995s] Start delay calculation (fullDC) (8 T). (MEM=0)
[03/22 16:05:27   6995s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 16:05:27   6995s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 16:05:27   6995s] Total number of fetched objects 41699
[03/22 16:05:27   6995s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 16:05:27   6995s] End delay calculation. (MEM=150.098 CPU=0:00:06.3 REAL=0:00:01.0)
[03/22 16:05:27   6995s] End delay calculation (fullDC). (MEM=150.098 CPU=0:00:08.4 REAL=0:00:02.0)
[03/22 16:05:27   6995s] *** CDM Built up (cpu=0:00:08.8  real=0:00:02.0  mem= 150.1M) ***
[03/22 16:05:27   6995s] *** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:02.0 totSessionCpu=0:00:41.2 mem=118.1M)
[03/22 16:05:27   6995s] ** Profile ** Overall slacks :  cpu=0:00:10.7, mem=126.1M
[03/22 16:05:27   6995s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/22 16:05:27   6995s] *** QThread HoldRpt [finish] : cpu/real = 0:00:13.9/0:00:03.7 (3.8), mem = 0.0M
[03/22 16:05:27   6995s] 
[03/22 16:05:27   6995s] =============================================================================================
[03/22 16:05:27   6995s]  Step TAT Report for QThreadWorker #1
[03/22 16:05:27   6995s] =============================================================================================
[03/22 16:05:27   6995s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:05:27   6995s] ---------------------------------------------------------------------------------------------
[03/22 16:05:27   6995s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/22 16:05:27   6995s] [ TimingUpdate           ]      1   0:00:00.3  (   7.3 % )     0:00:02.3 /  0:00:10.2    4.5
[03/22 16:05:27   6995s] [ FullDelayCalc          ]      1   0:00:02.0  (  54.1 % )     0:00:02.0 /  0:00:09.0    4.5
[03/22 16:05:27   6995s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    2.7
[03/22 16:05:27   6995s] [ GenerateReports        ]      1   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/22 16:05:27   6995s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.5    2.7
[03/22 16:05:27   6995s] [ MISC                   ]          0:00:01.0  (  26.9 % )     0:00:01.0 /  0:00:02.9    3.0
[03/22 16:05:27   6995s] ---------------------------------------------------------------------------------------------
[03/22 16:05:27   6995s]  QThreadWorker #1 TOTAL             0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:13.9    3.8
[03/22 16:05:27   6995s] ---------------------------------------------------------------------------------------------
[03/22 16:05:27   6995s] 
[03/22 16:05:31   7008s]  
_______________________________________________________________________
[03/22 16:05:31   7008s] ** Profile ** Overall slacks :  cpu=0:00:13.2, mem=4153.1M
[03/22 16:05:32   7009s] ** Profile ** Total reports :  cpu=0:00:00.5, mem=4076.1M
[03/22 16:05:34   7011s] ** Profile ** DRVs :  cpu=0:00:02.2, mem=4072.6M
[03/22 16:05:34   7011s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.194  | -1.194  | -0.231  | -0.430  |
|           TNS (ns):| -35.721 | -27.201 | -0.231  | -8.289  |
|    Violating Paths:|   222   |   199   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  0.284  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.807%
       (97.745% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.1, mem=4072.6M
[03/22 16:05:34   7011s] *** Final Summary (holdfix) CPU=0:00:16.1, REAL=0:00:08.0, MEM=4072.6M
[03/22 16:05:34   7011s] **optDesign ... cpu = 0:01:17, real = 0:00:36, mem = 3330.3M, totSessionCpu=1:56:52 **
[03/22 16:05:34   7011s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/22 16:05:34   7011s] *** Finished optDesign ***
[03/22 16:05:34   7011s] cleaningup cpe interface
[03/22 16:05:34   7011s] cleaningup cpe interface
[03/22 16:05:34   7011s] 
[03/22 16:05:34   7011s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:01:15 real=0:00:35.4)
[03/22 16:05:34   7011s] Info: pop threads available for lower-level modules during optimization.
[03/22 16:05:34   7011s] Info: Destroy the CCOpt slew target map.
[03/22 16:05:34   7011s] clean pInstBBox. size 0
[03/22 16:05:35   7011s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 16:05:35   7011s] All LLGs are deleted
[03/22 16:05:35   7011s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4072.6M
[03/22 16:05:35   7011s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:4068.9M
[03/22 16:05:35   7011s] 
[03/22 16:05:35   7011s] =============================================================================================
[03/22 16:05:35   7011s]  Final TAT Report for optDesign
[03/22 16:05:35   7011s] =============================================================================================
[03/22 16:05:35   7011s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/22 16:05:35   7011s] ---------------------------------------------------------------------------------------------
[03/22 16:05:35   7011s] [ HoldOpt                ]      1   0:00:07.3  (  20.4 % )     0:00:16.6 /  0:00:39.2    2.4
[03/22 16:05:35   7011s] [ ViewPruning            ]      3   0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.5    1.0
[03/22 16:05:35   7011s] [ TimingUpdate           ]      4   0:00:00.3  (   0.9 % )     0:00:02.3 /  0:00:09.9    4.4
[03/22 16:05:35   7011s] [ FullDelayCalc          ]      1   0:00:01.9  (   5.4 % )     0:00:01.9 /  0:00:08.6    4.4
[03/22 16:05:35   7011s] [ QThreadMaster          ]      2   0:00:09.7  (  27.1 % )     0:00:09.7 /  0:00:28.2    2.9
[03/22 16:05:35   7011s] [ OptSummaryReport       ]      2   0:00:01.5  (   4.0 % )     0:00:08.8 /  0:00:17.7    2.0
[03/22 16:05:35   7011s] [ TimingReport           ]      2   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:01.5    2.9
[03/22 16:05:35   7011s] [ DrvReport              ]      2   0:00:02.7  (   7.6 % )     0:00:02.7 /  0:00:03.6    1.3
[03/22 16:05:35   7011s] [ GenerateReports        ]      1   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/22 16:05:35   7011s] [ PropagateActivity      ]      1   0:00:04.0  (  11.1 % )     0:00:04.0 /  0:00:06.2    1.6
[03/22 16:05:35   7011s] [ MISC                   ]          0:00:06.8  (  19.1 % )     0:00:06.8 /  0:00:13.4    2.0
[03/22 16:05:35   7011s] ---------------------------------------------------------------------------------------------
[03/22 16:05:35   7011s]  optDesign TOTAL                    0:00:35.9  ( 100.0 % )     0:00:35.9 /  0:01:15.4    2.1
[03/22 16:05:35   7011s] ---------------------------------------------------------------------------------------------
[03/22 16:05:35   7011s] 
[03/22 16:05:35   7011s] <CMD> saveDesign cts.enc
[03/22 16:05:35   7011s] #% Begin save design ... (date=03/22 16:05:35, mem=3255.8M)
[03/22 16:05:35   7011s] % Begin Save ccopt configuration ... (date=03/22 16:05:35, mem=3255.8M)
[03/22 16:05:35   7012s] % End Save ccopt configuration ... (date=03/22 16:05:35, total cpu=0:00:00.4, real=0:00:00.0, peak res=3256.1M, current mem=3256.1M)
[03/22 16:05:35   7012s] % Begin Save netlist data ... (date=03/22 16:05:35, mem=3256.1M)
[03/22 16:05:35   7012s] Writing Binary DB to cts.enc.dat/vbin/dualcore.v.bin in multi-threaded mode...
[03/22 16:05:35   7012s] % End Save netlist data ... (date=03/22 16:05:35, total cpu=0:00:00.3, real=0:00:00.0, peak res=3257.2M, current mem=3257.2M)
[03/22 16:05:35   7012s] Saving symbol-table file in separate thread ...
[03/22 16:05:35   7012s] Saving congestion map file in separate thread ...
[03/22 16:05:35   7012s] Saving congestion map file cts.enc.dat/dualcore.route.congmap.gz ...
[03/22 16:05:35   7012s] % Begin Save AAE data ... (date=03/22 16:05:35, mem=3258.1M)
[03/22 16:05:35   7012s] Saving AAE Data ...
[03/22 16:05:35   7012s] % End Save AAE data ... (date=03/22 16:05:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=3258.1M, current mem=3258.1M)
[03/22 16:05:36   7013s] Saving scheduling_file.cts.9874 in cts.enc.dat/scheduling_file.cts
[03/22 16:05:36   7013s] % Begin Save clock tree data ... (date=03/22 16:05:36, mem=3258.1M)
[03/22 16:05:36   7013s] % End Save clock tree data ... (date=03/22 16:05:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=3258.1M, current mem=3258.1M)
[03/22 16:05:36   7013s] Saving preference file cts.enc.dat/gui.pref.tcl ...
[03/22 16:05:36   7013s] Saving mode setting ...
[03/22 16:05:36   7013s] Saving global file ...
[03/22 16:05:37   7013s] Saving Drc markers ...
[03/22 16:05:37   7013s] ... No Drc file written since there is no markers found.
[03/22 16:05:37   7013s] Saving floorplan file in separate thread ...
[03/22 16:05:37   7013s] Saving PG file in separate thread ...
[03/22 16:05:37   7013s] Saving placement file in separate thread ...
[03/22 16:05:37   7013s] Saving route file in separate thread ...
[03/22 16:05:37   7013s] Saving property file in separate thread ...
[03/22 16:05:37   7013s] Saving PG file cts.enc.dat/dualcore.pg.gz
[03/22 16:05:37   7013s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/22 16:05:37   7013s] Saving property file cts.enc.dat/dualcore.prop
[03/22 16:05:37   7013s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4084.5M) ***
[03/22 16:05:37   7013s] Save Adaptive View Pruing View Names to Binary file
[03/22 16:05:37   7013s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/22 16:05:37   7013s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=4076.4M) ***
[03/22 16:05:37   7013s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=4076.4M) ***
[03/22 16:05:37   7013s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/22 16:05:37   7013s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/22 16:05:37   7014s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:00.0 mem=4060.4M) ***
[03/22 16:05:37   7014s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/22 16:05:37   7014s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[03/22 16:05:38   7014s] #Saving pin access data to file cts.enc.dat/dualcore.apa ...
[03/22 16:05:38   7015s] #
[03/22 16:05:38   7015s] Saving rc congestion map cts.enc.dat/dualcore.congmap.gz ...
[03/22 16:05:39   7015s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/22 16:05:39   7015s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/22 16:05:39   7015s] % Begin Save power constraints data ... (date=03/22 16:05:39, mem=3258.4M)
[03/22 16:05:39   7015s] % End Save power constraints data ... (date=03/22 16:05:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=3258.4M, current mem=3258.4M)
[03/22 16:05:41   7016s] Generated self-contained design cts.enc.dat
[03/22 16:05:41   7017s] #% End save design ... (date=03/22 16:05:41, total cpu=0:00:05.3, real=0:00:06.0, peak res=3258.8M, current mem=3258.8M)
[03/22 16:05:41   7017s] *** Message Summary: 0 warning(s), 0 error(s)
[03/22 16:05:41   7017s] 
[03/22 16:05:41   7017s] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/22 16:05:41   7017s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/22 16:05:41   7017s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/22 16:05:41   7017s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/22 16:05:41   7017s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/22 16:05:41   7017s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/22 16:05:41   7017s] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/22 16:05:41   7017s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/22 16:05:41   7017s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/22 16:05:41   7017s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/22 16:05:41   7017s] <CMD> routeDesign
[03/22 16:05:41   7017s] #% Begin routeDesign (date=03/22 16:05:41, mem=3258.8M)
[03/22 16:05:41   7017s] ### Time Record (routeDesign) is installed.
[03/22 16:05:41   7017s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3258.76 (MB), peak = 3479.81 (MB)
[03/22 16:05:41   7017s] #Cmax has no qx tech file defined
[03/22 16:05:41   7017s] #No active RC corner or QRC tech file is missing.
[03/22 16:05:41   7017s] #**INFO: setDesignMode -flowEffort standard
[03/22 16:05:41   7017s] #**INFO: multi-cut via swapping will be performed after routing.
[03/22 16:05:41   7017s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/22 16:05:41   7017s] OPERPROF: Starting checkPlace at level 1, MEM:4019.4M
[03/22 16:05:41   7017s] z: 2, totalTracks: 1
[03/22 16:05:41   7017s] z: 4, totalTracks: 1
[03/22 16:05:41   7017s] z: 6, totalTracks: 1
[03/22 16:05:41   7017s] z: 8, totalTracks: 1
[03/22 16:05:41   7017s] #spOpts: N=65 
[03/22 16:05:41   7017s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4019.4M
[03/22 16:05:41   7017s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4019.4M
[03/22 16:05:41   7017s] Core basic site is core
[03/22 16:05:41   7017s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 16:05:41   7017s] SiteArray: use 3,846,144 bytes
[03/22 16:05:41   7017s] SiteArray: current memory after site array memory allocation 4023.1M
[03/22 16:05:41   7017s] SiteArray: FP blocked sites are writable
[03/22 16:05:41   7017s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.039, MEM:4023.1M
[03/22 16:05:41   7017s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.052, MEM:4023.1M
[03/22 16:05:41   7017s] Begin checking placement ... (start mem=4019.4M, init mem=4023.1M)
[03/22 16:05:41   7017s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:4023.1M
[03/22 16:05:41   7017s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.009, MEM:4023.1M
[03/22 16:05:41   7017s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:4023.1M
[03/22 16:05:41   7017s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.008, MEM:4023.1M
[03/22 16:05:41   7017s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:4023.1M
[03/22 16:05:42   7017s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.280, REAL:0.280, MEM:4023.1M
[03/22 16:05:42   7017s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4023.1M
[03/22 16:05:42   7017s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.040, REAL:0.036, MEM:4023.1M
[03/22 16:05:42   7017s] *info: Placed = 76352          (Fixed = 122)
[03/22 16:05:42   7017s] *info: Unplaced = 0           
[03/22 16:05:42   7017s] Placement Density:97.75%(310923/318096)
[03/22 16:05:42   7017s] Placement Density (including fixed std cells):97.75%(310923/318096)
[03/22 16:05:42   7017s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4023.1M
[03/22 16:05:42   7017s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.030, REAL:0.030, MEM:4019.4M
[03/22 16:05:42   7017s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=4019.4M)
[03/22 16:05:42   7017s] OPERPROF: Finished checkPlace at level 1, CPU:0.610, REAL:0.600, MEM:4019.4M
[03/22 16:05:42   7017s] 
[03/22 16:05:42   7017s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/22 16:05:42   7017s] *** Changed status on (125) nets in Clock.
[03/22 16:05:42   7017s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4019.4M) ***
[03/22 16:05:42   7017s] #Start route 134 clock and analog nets...
[03/22 16:05:42   7017s] % Begin globalDetailRoute (date=03/22 16:05:42, mem=3252.9M)
[03/22 16:05:42   7017s] 
[03/22 16:05:42   7017s] globalDetailRoute
[03/22 16:05:42   7017s] 
[03/22 16:05:42   7017s] #setNanoRouteMode -drouteAutoStop true
[03/22 16:05:42   7017s] #setNanoRouteMode -drouteEndIteration 5
[03/22 16:05:42   7017s] #setNanoRouteMode -drouteFixAntenna true
[03/22 16:05:42   7017s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/22 16:05:42   7017s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/22 16:05:42   7017s] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 16:05:42   7017s] #setNanoRouteMode -routeWithEco true
[03/22 16:05:42   7017s] #setNanoRouteMode -routeWithSiDriven true
[03/22 16:05:42   7017s] #setNanoRouteMode -routeWithTimingDriven true
[03/22 16:05:42   7017s] ### Time Record (globalDetailRoute) is installed.
[03/22 16:05:42   7017s] #Start globalDetailRoute on Wed Mar 22 16:05:42 2023
[03/22 16:05:42   7017s] #
[03/22 16:05:42   7017s] ### Time Record (Pre Callback) is installed.
[03/22 16:05:42   7018s] ### Time Record (Pre Callback) is uninstalled.
[03/22 16:05:42   7018s] ### Time Record (DB Import) is installed.
[03/22 16:05:42   7018s] ### Time Record (Timing Data Generation) is installed.
[03/22 16:05:42   7018s] ### Time Record (Timing Data Generation) is uninstalled.
[03/22 16:05:42   7018s] LayerId::1 widthSet size::4
[03/22 16:05:42   7018s] LayerId::2 widthSet size::4
[03/22 16:05:42   7018s] LayerId::3 widthSet size::4
[03/22 16:05:42   7018s] LayerId::4 widthSet size::4
[03/22 16:05:42   7018s] LayerId::5 widthSet size::4
[03/22 16:05:42   7018s] LayerId::6 widthSet size::4
[03/22 16:05:42   7018s] LayerId::7 widthSet size::4
[03/22 16:05:42   7018s] LayerId::8 widthSet size::4
[03/22 16:05:42   7018s] Skipped RC grid update for preRoute extraction.
[03/22 16:05:42   7018s] Initializing multi-corner capacitance tables ... 
[03/22 16:05:42   7018s] Initializing multi-corner resistance tables ...
[03/22 16:05:43   7018s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.242609 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.828300 ; wcR: 0.636400 ; newSi: 0.089500 ; pMod: 82 ; 
[03/22 16:05:43   7018s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/22 16:05:43   7019s] ### Net info: total nets: 41760
[03/22 16:05:43   7019s] ### Net info: dirty nets: 127
[03/22 16:05:43   7019s] ### Net info: marked as disconnected nets: 0
[03/22 16:05:43   7019s] #num needed restored net=41626
[03/22 16:05:43   7019s] #need_extraction net=41626 (total=41760)
[03/22 16:05:43   7019s] ### Net info: fully routed nets: 125
[03/22 16:05:43   7019s] ### Net info: trivial (< 2 pins) nets: 138
[03/22 16:05:43   7019s] ### Net info: unrouted nets: 41497
[03/22 16:05:43   7019s] ### Net info: re-extraction nets: 0
[03/22 16:05:43   7019s] ### Net info: ignored nets: 0
[03/22 16:05:43   7019s] ### Net info: skip routing nets: 41626
[03/22 16:05:44   7020s] ### Time Record (DB Import) is uninstalled.
[03/22 16:05:44   7020s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/22 16:05:44   7020s] #RTESIG:78da8dd13d4fc3400c0660667e8575ed10a4b6d8f7115fd64aac802a60ad52714d23a589
[03/22 16:05:44   7020s] #       747719f8f704c418e27af523bfafe4d5fae3e9008aaa1df13621f391e0f9a091c8e01635
[03/22 16:05:44   7020s] #       f22355c769f5be57f7abf5cbeb1b5105ea5c7729282872887d1dbf3630a61021859cdbbe
[03/22 16:05:44   7020s] #       79f883c6428e6380e2340cdd2cd11ac141d1f6393421ce12e33de03271ba9482bc43f8ed
[03/22 16:05:44   7020s] #       bc60889064648c03b23b873f03c5b91beafc8f7495548b0c5b39d26a9691b308ead23697
[03/22 16:05:44   7020s] #       e92b29c76933ef3c6ab1954727077a2250d7f0d98e5729b2747224db1b4c79432de68543
[03/22 16:05:44   7020s] #       77dff68ae3e9
[03/22 16:05:44   7020s] #
[03/22 16:05:44   7020s] #Skip comparing routing design signature in db-snapshot flow
[03/22 16:05:44   7020s] #RTESIG:78da8dd14d4bc340100660cffd15c3b68708b6ceec4766732d785529eab544dca6813481
[03/22 16:05:44   7020s] #       ddcdc17f6f14c14bcc74aef330ef0bb3debc3d1c4051b523de26643e123c1e341219dca2
[03/22 16:05:44   7020s] #       46bea7ea38ad5ef76ab5de3c3dbf1055a04e759782822287d8d7f1f30ec61422a49073db
[03/22 16:05:44   7020s] #       37b7bfd058c8710c50bc0f43374bb4467050b47d0e4d88b3c4780fb84c9c2ea520ef107e
[03/22 16:05:44   7020s] #       3a2f1822241919e380eccee1f74071ea863aff235d25d522c3568eb49a65e42c823ab7cd
[03/22 16:05:44   7020s] #       79fa4aca71daccbbd2dabff72d418f5aacefd1c9cd3c11a84bf868c78b14593a3992ed15
[03/22 16:05:44   7020s] #       a6bca216f3c2a19b2f63d5f09c
[03/22 16:05:44   7020s] #
[03/22 16:05:44   7020s] ### Time Record (Global Routing) is installed.
[03/22 16:05:44   7020s] ### Time Record (Global Routing) is uninstalled.
[03/22 16:05:44   7020s] #Using multithreading with 8 threads.
[03/22 16:05:44   7020s] ### Time Record (Data Preparation) is installed.
[03/22 16:05:44   7020s] #Start routing data preparation on Wed Mar 22 16:05:44 2023
[03/22 16:05:44   7020s] #
[03/22 16:05:44   7020s] #Minimum voltage of a net in the design = 0.000.
[03/22 16:05:44   7020s] #Maximum voltage of a net in the design = 1.100.
[03/22 16:05:44   7020s] #Voltage range [0.000 - 1.100] has 41755 nets.
[03/22 16:05:44   7020s] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 16:05:44   7020s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/22 16:05:44   7020s] ### Time Record (Cell Pin Access) is installed.
[03/22 16:05:44   7020s] #Initial pin access analysis.
[03/22 16:05:45   7027s] #Detail pin access analysis.
[03/22 16:05:45   7027s] ### Time Record (Cell Pin Access) is uninstalled.
[03/22 16:05:46   7027s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/22 16:05:46   7027s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 16:05:46   7027s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 16:05:46   7027s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 16:05:46   7027s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 16:05:46   7027s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 16:05:46   7027s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/22 16:05:46   7027s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/22 16:05:46   7028s] #Regenerating Ggrids automatically.
[03/22 16:05:46   7028s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/22 16:05:46   7028s] #Using automatically generated G-grids.
[03/22 16:05:47   7028s] #Done routing data preparation.
[03/22 16:05:47   7028s] #cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3313.59 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7028s] ### Time Record (Data Preparation) is uninstalled.
[03/22 16:05:47   7029s] ### Time Record (Special Wire Merging) is installed.
[03/22 16:05:47   7029s] #Merging special wires: starts on Wed Mar 22 16:05:47 2023 with memory = 3314.85 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7029s] #
[03/22 16:05:47   7029s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.19 [8]--
[03/22 16:05:47   7029s] ### Time Record (Special Wire Merging) is uninstalled.
[03/22 16:05:47   7029s] #
[03/22 16:05:47   7029s] #Finished routing data preparation on Wed Mar 22 16:05:47 2023
[03/22 16:05:47   7029s] #
[03/22 16:05:47   7029s] #Cpu time = 00:00:09
[03/22 16:05:47   7029s] #Elapsed time = 00:00:03
[03/22 16:05:47   7029s] #Increased memory = 18.30 (MB)
[03/22 16:05:47   7029s] #Total memory = 3315.29 (MB)
[03/22 16:05:47   7029s] #Peak memory = 3579.75 (MB)
[03/22 16:05:47   7029s] #
[03/22 16:05:47   7029s] ### Time Record (Global Routing) is installed.
[03/22 16:05:47   7029s] #
[03/22 16:05:47   7029s] #Start global routing on Wed Mar 22 16:05:47 2023
[03/22 16:05:47   7029s] #
[03/22 16:05:47   7029s] #
[03/22 16:05:47   7029s] #Start global routing initialization on Wed Mar 22 16:05:47 2023
[03/22 16:05:47   7029s] #
[03/22 16:05:47   7029s] #Number of eco nets is 110
[03/22 16:05:47   7029s] #
[03/22 16:05:47   7029s] #Start global routing data preparation on Wed Mar 22 16:05:47 2023
[03/22 16:05:47   7029s] #
[03/22 16:05:47   7029s] ### build_merged_routing_blockage_rect_list starts on Wed Mar 22 16:05:47 2023 with memory = 3315.33 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7029s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.00 [8]--
[03/22 16:05:47   7029s] #Start routing resource analysis on Wed Mar 22 16:05:47 2023
[03/22 16:05:47   7029s] #
[03/22 16:05:47   7029s] ### init_is_bin_blocked starts on Wed Mar 22 16:05:47 2023 with memory = 3315.33 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7029s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --0.15 [8]--
[03/22 16:05:47   7029s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Mar 22 16:05:47 2023 with memory = 3322.96 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:3.2 GB, peak:3.5 GB --6.16 [8]--
[03/22 16:05:47   7030s] ### adjust_flow_cap starts on Wed Mar 22 16:05:47 2023 with memory = 3324.08 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.84 [8]--
[03/22 16:05:47   7030s] ### adjust_partial_route_blockage starts on Wed Mar 22 16:05:47 2023 with memory = 3325.40 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --0.67 [8]--
[03/22 16:05:47   7030s] ### set_via_blocked starts on Wed Mar 22 16:05:47 2023 with memory = 3325.40 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.77 [8]--
[03/22 16:05:47   7030s] ### copy_flow starts on Wed Mar 22 16:05:47 2023 with memory = 3325.40 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --2.14 [8]--
[03/22 16:05:47   7030s] #Routing resource analysis is done on Wed Mar 22 16:05:47 2023
[03/22 16:05:47   7030s] #
[03/22 16:05:47   7030s] ### report_flow_cap starts on Wed Mar 22 16:05:47 2023 with memory = 3324.79 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] #  Resource Analysis:
[03/22 16:05:47   7030s] #
[03/22 16:05:47   7030s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 16:05:47   7030s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 16:05:47   7030s] #  --------------------------------------------------------------
[03/22 16:05:47   7030s] #  M1             H        2836          80       37830    93.40%
[03/22 16:05:47   7030s] #  M2             V        2839          84       37830     1.04%
[03/22 16:05:47   7030s] #  M3             H        2916           0       37830     0.08%
[03/22 16:05:47   7030s] #  M4             V        2347         576       37830     1.02%
[03/22 16:05:47   7030s] #  M5             H        2916           0       37830     0.00%
[03/22 16:05:47   7030s] #  M6             V        2923           0       37830     0.00%
[03/22 16:05:47   7030s] #  M7             H         729           0       37830     0.00%
[03/22 16:05:47   7030s] #  M8             V         730           0       37830     0.00%
[03/22 16:05:47   7030s] #  --------------------------------------------------------------
[03/22 16:05:47   7030s] #  Total                  18237       3.16%      302640    11.94%
[03/22 16:05:47   7030s] #
[03/22 16:05:47   7030s] #  134 nets (0.32%) with 1 preferred extra spacing.
[03/22 16:05:47   7030s] #
[03/22 16:05:47   7030s] #
[03/22 16:05:47   7030s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --0.48 [8]--
[03/22 16:05:47   7030s] ### analyze_m2_tracks starts on Wed Mar 22 16:05:47 2023 with memory = 3324.92 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --0.97 [8]--
[03/22 16:05:47   7030s] ### report_initial_resource starts on Wed Mar 22 16:05:47 2023 with memory = 3324.92 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --0.29 [8]--
[03/22 16:05:47   7030s] ### mark_pg_pins_accessibility starts on Wed Mar 22 16:05:47 2023 with memory = 3324.92 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.00 [8]--
[03/22 16:05:47   7030s] ### set_net_region starts on Wed Mar 22 16:05:47 2023 with memory = 3324.92 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.00 [8]--
[03/22 16:05:47   7030s] #
[03/22 16:05:47   7030s] #Global routing data preparation is done on Wed Mar 22 16:05:47 2023
[03/22 16:05:47   7030s] #
[03/22 16:05:47   7030s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3324.92 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] #
[03/22 16:05:47   7030s] ### prepare_level starts on Wed Mar 22 16:05:47 2023 with memory = 3324.92 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### init level 1 starts on Wed Mar 22 16:05:47 2023 with memory = 3324.92 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --0.95 [8]--
[03/22 16:05:47   7030s] ### Level 1 hgrid = 195 X 194
[03/22 16:05:47   7030s] ### init level 2 starts on Wed Mar 22 16:05:47 2023 with memory = 3324.92 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.44 [8]--
[03/22 16:05:47   7030s] ### Level 2 hgrid = 49 X 49
[03/22 16:05:47   7030s] ### init level 3 starts on Wed Mar 22 16:05:47 2023 with memory = 3326.09 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.17 [8]--
[03/22 16:05:47   7030s] ### Level 3 hgrid = 13 X 13  (large_net only)
[03/22 16:05:47   7030s] ### prepare_level_flow starts on Wed Mar 22 16:05:47 2023 with memory = 3326.38 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### init_flow_edge starts on Wed Mar 22 16:05:47 2023 with memory = 3326.38 (MB), peak = 3579.75 (MB)
[03/22 16:05:47   7030s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.39 [8]--
[03/22 16:05:47   7030s] ### init_flow_edge starts on Wed Mar 22 16:05:47 2023 with memory = 3326.38 (MB), peak = 3579.75 (MB)
[03/22 16:05:48   7030s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.07 [8]--
[03/22 16:05:48   7030s] ### init_flow_edge starts on Wed Mar 22 16:05:48 2023 with memory = 3326.38 (MB), peak = 3579.75 (MB)
[03/22 16:05:48   7030s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.09 [8]--
[03/22 16:05:48   7030s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.08 [8]--
[03/22 16:05:48   7030s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.09 [8]--
[03/22 16:05:48   7030s] #
[03/22 16:05:48   7030s] #Global routing initialization is done on Wed Mar 22 16:05:48 2023
[03/22 16:05:48   7030s] #
[03/22 16:05:48   7030s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3326.38 (MB), peak = 3579.75 (MB)
[03/22 16:05:48   7030s] #
[03/22 16:05:48   7030s] ### routing large nets 
[03/22 16:05:48   7030s] #start global routing iteration 1...
[03/22 16:05:48   7030s] ### init_flow_edge starts on Wed Mar 22 16:05:48 2023 with memory = 3326.38 (MB), peak = 3579.75 (MB)
[03/22 16:05:48   7030s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --1.29 [8]--
[03/22 16:05:48   7030s] ### routing at level 3 (topmost level) iter 0
[03/22 16:05:48   7031s] ### routing at level 2 iter 0 for 0 hboxes
[03/22 16:05:49   7032s] ### routing at level 1 iter 0 for 0 hboxes
[03/22 16:05:50   7034s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3401.61 (MB), peak = 3579.75 (MB)
[03/22 16:05:50   7034s] #
[03/22 16:05:50   7034s] #start global routing iteration 2...
[03/22 16:05:50   7034s] ### init_flow_edge starts on Wed Mar 22 16:05:50 2023 with memory = 3401.61 (MB), peak = 3579.75 (MB)
[03/22 16:05:50   7034s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.74 [8]--
[03/22 16:05:50   7034s] ### cal_flow starts on Wed Mar 22 16:05:50 2023 with memory = 3401.57 (MB), peak = 3579.75 (MB)
[03/22 16:05:50   7034s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.97 [8]--
[03/22 16:05:50   7034s] ### routing at level 1 iter 0 for 0 hboxes
[03/22 16:05:50   7035s] ### measure_qor starts on Wed Mar 22 16:05:50 2023 with memory = 3402.85 (MB), peak = 3579.75 (MB)
[03/22 16:05:50   7035s] ### measure_congestion starts on Wed Mar 22 16:05:50 2023 with memory = 3402.85 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7035s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.89 [8]--
[03/22 16:05:51   7035s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --2.39 [8]--
[03/22 16:05:51   7035s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3402.85 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7035s] #
[03/22 16:05:51   7035s] #start global routing iteration 3...
[03/22 16:05:51   7035s] ### init_flow_edge starts on Wed Mar 22 16:05:51 2023 with memory = 3402.85 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7035s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --2.64 [8]--
[03/22 16:05:51   7035s] ### cal_flow starts on Wed Mar 22 16:05:51 2023 with memory = 3402.89 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7035s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.91 [8]--
[03/22 16:05:51   7035s] ### routing at level 2 (topmost level) iter 0
[03/22 16:05:51   7035s] ### measure_qor starts on Wed Mar 22 16:05:51 2023 with memory = 3402.90 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7035s] ### measure_congestion starts on Wed Mar 22 16:05:51 2023 with memory = 3402.90 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7035s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.47 [8]--
[03/22 16:05:51   7035s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --3.12 [8]--
[03/22 16:05:51   7035s] ### routing at level 2 (topmost level) iter 1
[03/22 16:05:51   7035s] ### measure_qor starts on Wed Mar 22 16:05:51 2023 with memory = 3402.91 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7035s] ### measure_congestion starts on Wed Mar 22 16:05:51 2023 with memory = 3402.91 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7035s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.42 [8]--
[03/22 16:05:51   7035s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --2.85 [8]--
[03/22 16:05:51   7035s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3402.91 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7035s] #
[03/22 16:05:51   7035s] #start global routing iteration 4...
[03/22 16:05:51   7035s] ### routing at level 1 iter 0 for 0 hboxes
[03/22 16:05:51   7036s] ### measure_qor starts on Wed Mar 22 16:05:51 2023 with memory = 3407.15 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7036s] ### measure_congestion starts on Wed Mar 22 16:05:51 2023 with memory = 3407.15 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7036s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.91 [8]--
[03/22 16:05:51   7036s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --2.18 [8]--
[03/22 16:05:51   7036s] ### measure_congestion starts on Wed Mar 22 16:05:51 2023 with memory = 3407.15 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7036s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.83 [8]--
[03/22 16:05:51   7036s] ### routing at level 1 iter 1 for 0 hboxes
[03/22 16:05:51   7036s] ### measure_qor starts on Wed Mar 22 16:05:51 2023 with memory = 3407.03 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7036s] ### measure_congestion starts on Wed Mar 22 16:05:51 2023 with memory = 3407.03 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7036s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.87 [8]--
[03/22 16:05:51   7036s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --2.42 [8]--
[03/22 16:05:51   7036s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3407.03 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7036s] #
[03/22 16:05:51   7036s] ### route_end starts on Wed Mar 22 16:05:51 2023 with memory = 3407.03 (MB), peak = 3579.75 (MB)
[03/22 16:05:51   7036s] #
[03/22 16:05:51   7036s] #Total number of trivial nets (e.g. < 2 pins) = 138 (skipped).
[03/22 16:05:51   7036s] #Total number of nets with skipped attribute = 41488 (skipped).
[03/22 16:05:51   7036s] #Total number of routable nets = 134.
[03/22 16:05:51   7036s] #Total number of nets in the design = 41760.
[03/22 16:05:51   7036s] #
[03/22 16:05:51   7036s] #119 routable nets have only global wires.
[03/22 16:05:51   7036s] #15 routable nets have only detail routed wires.
[03/22 16:05:51   7036s] #41488 skipped nets have only detail routed wires.
[03/22 16:05:51   7036s] #119 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 16:05:51   7036s] #15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 16:05:51   7036s] #
[03/22 16:05:51   7036s] #Routed net constraints summary:
[03/22 16:05:51   7036s] #------------------------------------------------
[03/22 16:05:51   7036s] #        Rules   Pref Extra Space   Unconstrained  
[03/22 16:05:51   7036s] #------------------------------------------------
[03/22 16:05:51   7036s] #      Default                119               0  
[03/22 16:05:51   7036s] #------------------------------------------------
[03/22 16:05:51   7036s] #        Total                119               0  
[03/22 16:05:51   7036s] #------------------------------------------------
[03/22 16:05:52   7036s] #
[03/22 16:05:52   7036s] #Routing constraints summary of the whole design:
[03/22 16:05:52   7036s] #-------------------------------------------------------------------------------
[03/22 16:05:52   7036s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/22 16:05:52   7036s] #-------------------------------------------------------------------------------
[03/22 16:05:52   7036s] #      Default                134           25                25           41463  
[03/22 16:05:52   7036s] #-------------------------------------------------------------------------------
[03/22 16:05:52   7036s] #        Total                134           25                25           41463  
[03/22 16:05:52   7036s] #-------------------------------------------------------------------------------
[03/22 16:05:52   7036s] #
[03/22 16:05:52   7036s] ### cal_base_flow starts on Wed Mar 22 16:05:52 2023 with memory = 3407.04 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] ### init_flow_edge starts on Wed Mar 22 16:05:52 2023 with memory = 3407.04 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.70 [8]--
[03/22 16:05:52   7036s] ### cal_flow starts on Wed Mar 22 16:05:52 2023 with memory = 3407.10 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.98 [8]--
[03/22 16:05:52   7036s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.14 [8]--
[03/22 16:05:52   7036s] ### report_overcon starts on Wed Mar 22 16:05:52 2023 with memory = 3407.10 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] #
[03/22 16:05:52   7036s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 16:05:52   7036s] #
[03/22 16:05:52   7036s] #                 OverCon          
[03/22 16:05:52   7036s] #                  #Gcell    %Gcell
[03/22 16:05:52   7036s] #     Layer           (1)   OverCon  Flow/Cap
[03/22 16:05:52   7036s] #  ----------------------------------------------
[03/22 16:05:52   7036s] #  M1            0(0.00%)   (0.00%)     0.52  
[03/22 16:05:52   7036s] #  M2            0(0.00%)   (0.00%)     0.13  
[03/22 16:05:52   7036s] #  M3            0(0.00%)   (0.00%)     0.08  
[03/22 16:05:52   7036s] #  M4            6(0.02%)   (0.02%)     0.00  
[03/22 16:05:52   7036s] #  M5            0(0.00%)   (0.00%)     0.00  
[03/22 16:05:52   7036s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/22 16:05:52   7036s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/22 16:05:52   7036s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/22 16:05:52   7036s] #  ----------------------------------------------
[03/22 16:05:52   7036s] #     Total      6(0.00%)   (0.00%)
[03/22 16:05:52   7036s] #
[03/22 16:05:52   7036s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/22 16:05:52   7036s] #  Overflow after GR: 0.00% H + 0.00% V
[03/22 16:05:52   7036s] #
[03/22 16:05:52   7036s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.30 [8]--
[03/22 16:05:52   7036s] ### cal_base_flow starts on Wed Mar 22 16:05:52 2023 with memory = 3407.10 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] ### init_flow_edge starts on Wed Mar 22 16:05:52 2023 with memory = 3407.10 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.38 [8]--
[03/22 16:05:52   7036s] ### cal_flow starts on Wed Mar 22 16:05:52 2023 with memory = 3407.10 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.99 [8]--
[03/22 16:05:52   7036s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.06 [8]--
[03/22 16:05:52   7036s] ### export_cong_map starts on Wed Mar 22 16:05:52 2023 with memory = 3407.10 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] ### PDZT_Export::export_cong_map starts on Wed Mar 22 16:05:52 2023 with memory = 3407.81 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.02 [8]--
[03/22 16:05:52   7036s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --2.45 [8]--
[03/22 16:05:52   7036s] ### import_cong_map starts on Wed Mar 22 16:05:52 2023 with memory = 3407.81 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.35 [8]--
[03/22 16:05:52   7036s] ### update starts on Wed Mar 22 16:05:52 2023 with memory = 3407.81 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] #Complete Global Routing.
[03/22 16:05:52   7036s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:05:52   7036s] #Total wire length = 47800 um.
[03/22 16:05:52   7036s] #Total half perimeter of net bounding box = 14369 um.
[03/22 16:05:52   7036s] #Total wire length on LAYER M1 = 0 um.
[03/22 16:05:52   7036s] #Total wire length on LAYER M2 = 287 um.
[03/22 16:05:52   7036s] #Total wire length on LAYER M3 = 27675 um.
[03/22 16:05:52   7036s] #Total wire length on LAYER M4 = 17376 um.
[03/22 16:05:52   7036s] #Total wire length on LAYER M5 = 1808 um.
[03/22 16:05:52   7036s] #Total wire length on LAYER M6 = 653 um.
[03/22 16:05:52   7036s] #Total wire length on LAYER M7 = 0 um.
[03/22 16:05:52   7036s] #Total wire length on LAYER M8 = 0 um.
[03/22 16:05:52   7036s] #Total number of vias = 26855
[03/22 16:05:52   7036s] #Total number of multi-cut vias = 113 (  0.4%)
[03/22 16:05:52   7036s] #Total number of single cut vias = 26742 ( 99.6%)
[03/22 16:05:52   7036s] #Up-Via Summary (total 26855):
[03/22 16:05:52   7036s] #                   single-cut          multi-cut      Total
[03/22 16:05:52   7036s] #-----------------------------------------------------------
[03/22 16:05:52   7036s] # M1              9696 ( 98.8%)       113 (  1.2%)       9809
[03/22 16:05:52   7036s] # M2              8822 (100.0%)         0 (  0.0%)       8822
[03/22 16:05:52   7036s] # M3              7667 (100.0%)         0 (  0.0%)       7667
[03/22 16:05:52   7036s] # M4               436 (100.0%)         0 (  0.0%)        436
[03/22 16:05:52   7036s] # M5               121 (100.0%)         0 (  0.0%)        121
[03/22 16:05:52   7036s] #-----------------------------------------------------------
[03/22 16:05:52   7036s] #                26742 ( 99.6%)       113 (  0.4%)      26855 
[03/22 16:05:52   7036s] #
[03/22 16:05:52   7036s] #Total number of involved priority nets 119
[03/22 16:05:52   7036s] #Maximum src to sink distance for priority net 305.9
[03/22 16:05:52   7036s] #Average of max src_to_sink distance for priority net 78.4
[03/22 16:05:52   7036s] #Average of ave src_to_sink distance for priority net 45.0
[03/22 16:05:52   7036s] ### update cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.38 [8]--
[03/22 16:05:52   7036s] ### report_overcon starts on Wed Mar 22 16:05:52 2023 with memory = 3411.61 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.27 [8]--
[03/22 16:05:52   7036s] ### report_overcon starts on Wed Mar 22 16:05:52 2023 with memory = 3411.61 (MB), peak = 3579.75 (MB)
[03/22 16:05:52   7036s] #Max overcon = 1 tracks.
[03/22 16:05:52   7036s] #Total overcon = 0.00%.
[03/22 16:05:52   7036s] #Worst layer Gcell overcon rate = 0.02%.
[03/22 16:05:52   7036s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --0.97 [8]--
[03/22 16:05:52   7036s] ### route_end cpu:00:00:00, real:00:00:01, mem:3.3 GB, peak:3.5 GB --0.36 [8]--
[03/22 16:05:52   7036s] #
[03/22 16:05:52   7036s] #Global routing statistics:
[03/22 16:05:52   7036s] #Cpu time = 00:00:07
[03/22 16:05:52   7036s] #Elapsed time = 00:00:05
[03/22 16:05:52   7036s] #Increased memory = 96.32 (MB)
[03/22 16:05:52   7036s] #Total memory = 3411.61 (MB)
[03/22 16:05:52   7036s] #Peak memory = 3579.75 (MB)
[03/22 16:05:52   7036s] #
[03/22 16:05:52   7036s] #Finished global routing on Wed Mar 22 16:05:52 2023
[03/22 16:05:52   7036s] #
[03/22 16:05:52   7036s] #
[03/22 16:05:52   7036s] ### Time Record (Global Routing) is uninstalled.
[03/22 16:05:52   7036s] ### Time Record (Track Assignment) is installed.
[03/22 16:05:52   7036s] ### Time Record (Track Assignment) is uninstalled.
[03/22 16:05:53   7037s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3340.63 (MB), peak = 3579.75 (MB)
[03/22 16:05:53   7037s] ### Time Record (Track Assignment) is installed.
[03/22 16:05:53   7037s] #Start Track Assignment.
[03/22 16:05:53   7037s] #Done with 3629 horizontal wires in 2 hboxes and 435 vertical wires in 2 hboxes.
[03/22 16:05:54   7038s] #Done with 23 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/22 16:05:54   7038s] #Complete Track Assignment.
[03/22 16:05:54   7038s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:05:54   7038s] #Total wire length = 56968 um.
[03/22 16:05:54   7038s] #Total half perimeter of net bounding box = 14369 um.
[03/22 16:05:54   7038s] #Total wire length on LAYER M1 = 2363 um.
[03/22 16:05:54   7038s] #Total wire length on LAYER M2 = 309 um.
[03/22 16:05:54   7038s] #Total wire length on LAYER M3 = 33829 um.
[03/22 16:05:54   7038s] #Total wire length on LAYER M4 = 18004 um.
[03/22 16:05:54   7038s] #Total wire length on LAYER M5 = 1809 um.
[03/22 16:05:54   7038s] #Total wire length on LAYER M6 = 654 um.
[03/22 16:05:54   7038s] #Total wire length on LAYER M7 = 0 um.
[03/22 16:05:54   7038s] #Total wire length on LAYER M8 = 0 um.
[03/22 16:05:54   7038s] #Total number of vias = 26855
[03/22 16:05:54   7038s] #Total number of multi-cut vias = 113 (  0.4%)
[03/22 16:05:54   7038s] #Total number of single cut vias = 26742 ( 99.6%)
[03/22 16:05:54   7038s] #Up-Via Summary (total 26855):
[03/22 16:05:54   7038s] #                   single-cut          multi-cut      Total
[03/22 16:05:54   7038s] #-----------------------------------------------------------
[03/22 16:05:54   7038s] # M1              9696 ( 98.8%)       113 (  1.2%)       9809
[03/22 16:05:54   7038s] # M2              8822 (100.0%)         0 (  0.0%)       8822
[03/22 16:05:54   7038s] # M3              7667 (100.0%)         0 (  0.0%)       7667
[03/22 16:05:54   7038s] # M4               436 (100.0%)         0 (  0.0%)        436
[03/22 16:05:54   7038s] # M5               121 (100.0%)         0 (  0.0%)        121
[03/22 16:05:54   7038s] #-----------------------------------------------------------
[03/22 16:05:54   7038s] #                26742 ( 99.6%)       113 (  0.4%)      26855 
[03/22 16:05:54   7038s] #
[03/22 16:05:54   7038s] ### Time Record (Track Assignment) is uninstalled.
[03/22 16:05:54   7038s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3364.40 (MB), peak = 3579.75 (MB)
[03/22 16:05:54   7038s] #
[03/22 16:05:54   7038s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/22 16:05:54   7038s] #Cpu time = 00:00:18
[03/22 16:05:54   7038s] #Elapsed time = 00:00:10
[03/22 16:05:54   7038s] #Increased memory = 67.62 (MB)
[03/22 16:05:54   7038s] #Total memory = 3364.59 (MB)
[03/22 16:05:54   7038s] #Peak memory = 3579.75 (MB)
[03/22 16:05:54   7038s] #Using multithreading with 8 threads.
[03/22 16:05:54   7039s] ### Time Record (Detail Routing) is installed.
[03/22 16:05:54   7039s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/22 16:05:55   7040s] #
[03/22 16:05:55   7040s] #Start Detail Routing..
[03/22 16:05:55   7040s] #start initial detail routing ...
[03/22 16:05:55   7040s] ### Design has 10 dirty nets, 115101 dirty-areas)
[03/22 16:06:11   7161s] # ECO: 4.0% of the total area was rechecked for DRC, and 63.6% required routing.
[03/22 16:06:11   7161s] #   number of violations = 0
[03/22 16:06:11   7161s] #76232 out of 76352 instances (99.8%) need to be verified(marked ipoed), dirty area = 107.5%.
[03/22 16:06:13   7175s] #   number of violations = 0
[03/22 16:06:13   7175s] #cpu time = 00:02:15, elapsed time = 00:00:18, memory = 3622.11 (MB), peak = 3654.31 (MB)
[03/22 16:06:13   7175s] #Complete Detail Routing.
[03/22 16:06:13   7175s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:06:13   7175s] #Total wire length = 48435 um.
[03/22 16:06:13   7175s] #Total half perimeter of net bounding box = 14369 um.
[03/22 16:06:13   7175s] #Total wire length on LAYER M1 = 27 um.
[03/22 16:06:13   7175s] #Total wire length on LAYER M2 = 9907 um.
[03/22 16:06:13   7175s] #Total wire length on LAYER M3 = 24269 um.
[03/22 16:06:13   7175s] #Total wire length on LAYER M4 = 13235 um.
[03/22 16:06:13   7175s] #Total wire length on LAYER M5 = 815 um.
[03/22 16:06:13   7175s] #Total wire length on LAYER M6 = 181 um.
[03/22 16:06:13   7175s] #Total wire length on LAYER M7 = 0 um.
[03/22 16:06:13   7175s] #Total wire length on LAYER M8 = 0 um.
[03/22 16:06:13   7175s] #Total number of vias = 23810
[03/22 16:06:13   7175s] #Total number of multi-cut vias = 126 (  0.5%)
[03/22 16:06:13   7175s] #Total number of single cut vias = 23684 ( 99.5%)
[03/22 16:06:13   7175s] #Up-Via Summary (total 23810):
[03/22 16:06:13   7175s] #                   single-cut          multi-cut      Total
[03/22 16:06:13   7175s] #-----------------------------------------------------------
[03/22 16:06:13   7175s] # M1             10296 ( 98.8%)       126 (  1.2%)      10422
[03/22 16:06:13   7175s] # M2              8735 (100.0%)         0 (  0.0%)       8735
[03/22 16:06:13   7175s] # M3              4569 (100.0%)         0 (  0.0%)       4569
[03/22 16:06:13   7175s] # M4                70 (100.0%)         0 (  0.0%)         70
[03/22 16:06:13   7175s] # M5                14 (100.0%)         0 (  0.0%)         14
[03/22 16:06:13   7175s] #-----------------------------------------------------------
[03/22 16:06:13   7175s] #                23684 ( 99.5%)       126 (  0.5%)      23810 
[03/22 16:06:13   7175s] #
[03/22 16:06:13   7175s] #Total number of DRC violations = 0
[03/22 16:06:14   7175s] ### Time Record (Detail Routing) is uninstalled.
[03/22 16:06:14   7175s] #Cpu time = 00:02:17
[03/22 16:06:14   7175s] #Elapsed time = 00:00:19
[03/22 16:06:14   7175s] #Increased memory = -26.59 (MB)
[03/22 16:06:14   7175s] #Total memory = 3338.00 (MB)
[03/22 16:06:14   7175s] #Peak memory = 3654.31 (MB)
[03/22 16:06:14   7175s] ### Time Record (Antenna Fixing) is installed.
[03/22 16:06:14   7175s] #
[03/22 16:06:14   7175s] #start routing for process antenna violation fix ...
[03/22 16:06:14   7176s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/22 16:06:14   7177s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3339.81 (MB), peak = 3654.31 (MB)
[03/22 16:06:14   7177s] #
[03/22 16:06:14   7177s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:06:14   7177s] #Total wire length = 48435 um.
[03/22 16:06:14   7177s] #Total half perimeter of net bounding box = 14369 um.
[03/22 16:06:14   7177s] #Total wire length on LAYER M1 = 27 um.
[03/22 16:06:14   7177s] #Total wire length on LAYER M2 = 9907 um.
[03/22 16:06:14   7177s] #Total wire length on LAYER M3 = 24269 um.
[03/22 16:06:14   7177s] #Total wire length on LAYER M4 = 13235 um.
[03/22 16:06:14   7177s] #Total wire length on LAYER M5 = 815 um.
[03/22 16:06:14   7177s] #Total wire length on LAYER M6 = 181 um.
[03/22 16:06:15   7177s] #Total wire length on LAYER M7 = 0 um.
[03/22 16:06:15   7177s] #Total wire length on LAYER M8 = 0 um.
[03/22 16:06:15   7177s] #Total number of vias = 23810
[03/22 16:06:15   7177s] #Total number of multi-cut vias = 126 (  0.5%)
[03/22 16:06:15   7177s] #Total number of single cut vias = 23684 ( 99.5%)
[03/22 16:06:15   7177s] #Up-Via Summary (total 23810):
[03/22 16:06:15   7177s] #                   single-cut          multi-cut      Total
[03/22 16:06:15   7177s] #-----------------------------------------------------------
[03/22 16:06:15   7177s] # M1             10296 ( 98.8%)       126 (  1.2%)      10422
[03/22 16:06:15   7177s] # M2              8735 (100.0%)         0 (  0.0%)       8735
[03/22 16:06:15   7177s] # M3              4569 (100.0%)         0 (  0.0%)       4569
[03/22 16:06:15   7177s] # M4                70 (100.0%)         0 (  0.0%)         70
[03/22 16:06:15   7177s] # M5                14 (100.0%)         0 (  0.0%)         14
[03/22 16:06:15   7177s] #-----------------------------------------------------------
[03/22 16:06:15   7177s] #                23684 ( 99.5%)       126 (  0.5%)      23810 
[03/22 16:06:15   7177s] #
[03/22 16:06:15   7177s] #Total number of DRC violations = 0
[03/22 16:06:15   7177s] #Total number of net violated process antenna rule = 0
[03/22 16:06:15   7177s] #
[03/22 16:06:15   7177s] #
[03/22 16:06:15   7177s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:06:15   7177s] #Total wire length = 48435 um.
[03/22 16:06:15   7177s] #Total half perimeter of net bounding box = 14369 um.
[03/22 16:06:15   7177s] #Total wire length on LAYER M1 = 27 um.
[03/22 16:06:15   7177s] #Total wire length on LAYER M2 = 9907 um.
[03/22 16:06:15   7177s] #Total wire length on LAYER M3 = 24269 um.
[03/22 16:06:15   7177s] #Total wire length on LAYER M4 = 13235 um.
[03/22 16:06:15   7177s] #Total wire length on LAYER M5 = 815 um.
[03/22 16:06:15   7177s] #Total wire length on LAYER M6 = 181 um.
[03/22 16:06:15   7177s] #Total wire length on LAYER M7 = 0 um.
[03/22 16:06:15   7177s] #Total wire length on LAYER M8 = 0 um.
[03/22 16:06:15   7177s] #Total number of vias = 23810
[03/22 16:06:15   7177s] #Total number of multi-cut vias = 126 (  0.5%)
[03/22 16:06:15   7177s] #Total number of single cut vias = 23684 ( 99.5%)
[03/22 16:06:15   7177s] #Up-Via Summary (total 23810):
[03/22 16:06:15   7177s] #                   single-cut          multi-cut      Total
[03/22 16:06:15   7177s] #-----------------------------------------------------------
[03/22 16:06:15   7177s] # M1             10296 ( 98.8%)       126 (  1.2%)      10422
[03/22 16:06:15   7177s] # M2              8735 (100.0%)         0 (  0.0%)       8735
[03/22 16:06:15   7177s] # M3              4569 (100.0%)         0 (  0.0%)       4569
[03/22 16:06:15   7177s] # M4                70 (100.0%)         0 (  0.0%)         70
[03/22 16:06:15   7177s] # M5                14 (100.0%)         0 (  0.0%)         14
[03/22 16:06:15   7177s] #-----------------------------------------------------------
[03/22 16:06:15   7177s] #                23684 ( 99.5%)       126 (  0.5%)      23810 
[03/22 16:06:15   7177s] #
[03/22 16:06:15   7177s] #Total number of DRC violations = 0
[03/22 16:06:15   7177s] #Total number of net violated process antenna rule = 0
[03/22 16:06:15   7177s] #
[03/22 16:06:15   7177s] ### Time Record (Antenna Fixing) is uninstalled.
[03/22 16:06:15   7177s] #detailRoute Statistics:
[03/22 16:06:15   7177s] #Cpu time = 00:02:18
[03/22 16:06:15   7177s] #Elapsed time = 00:00:21
[03/22 16:06:15   7177s] #Increased memory = -21.08 (MB)
[03/22 16:06:15   7177s] #Total memory = 3343.51 (MB)
[03/22 16:06:15   7177s] #Peak memory = 3654.31 (MB)
[03/22 16:06:15   7177s] #Skip updating routing design signature in db-snapshot flow
[03/22 16:06:15   7177s] ### Time Record (DB Export) is installed.
[03/22 16:06:16   7178s] ### Time Record (DB Export) is uninstalled.
[03/22 16:06:16   7178s] ### Time Record (Post Callback) is installed.
[03/22 16:06:16   7178s] ### Time Record (Post Callback) is uninstalled.
[03/22 16:06:16   7178s] #
[03/22 16:06:16   7178s] #globalDetailRoute statistics:
[03/22 16:06:16   7178s] #Cpu time = 00:02:40
[03/22 16:06:16   7178s] #Elapsed time = 00:00:34
[03/22 16:06:16   7178s] #Increased memory = 29.02 (MB)
[03/22 16:06:16   7178s] #Total memory = 3281.91 (MB)
[03/22 16:06:16   7178s] #Peak memory = 3654.31 (MB)
[03/22 16:06:16   7178s] #Number of warnings = 1
[03/22 16:06:16   7178s] #Total number of warnings = 7
[03/22 16:06:16   7178s] #Number of fails = 0
[03/22 16:06:16   7178s] #Total number of fails = 0
[03/22 16:06:16   7178s] #Complete globalDetailRoute on Wed Mar 22 16:06:16 2023
[03/22 16:06:16   7178s] #
[03/22 16:06:16   7178s] ### Time Record (globalDetailRoute) is uninstalled.
[03/22 16:06:16   7178s] % End globalDetailRoute (date=03/22 16:06:16, total cpu=0:02:41, real=0:00:34.0, peak res=3654.3M, current mem=3157.0M)
[03/22 16:06:16   7178s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/22 16:06:16   7178s] % Begin globalDetailRoute (date=03/22 16:06:16, mem=3157.0M)
[03/22 16:06:16   7178s] 
[03/22 16:06:16   7178s] globalDetailRoute
[03/22 16:06:16   7178s] 
[03/22 16:06:16   7178s] #setNanoRouteMode -drouteAutoStop true
[03/22 16:06:16   7178s] #setNanoRouteMode -drouteFixAntenna true
[03/22 16:06:16   7178s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[03/22 16:06:16   7178s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/22 16:06:16   7178s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/22 16:06:16   7178s] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 16:06:16   7178s] #setNanoRouteMode -routeWithSiDriven true
[03/22 16:06:16   7178s] #setNanoRouteMode -routeWithTimingDriven true
[03/22 16:06:16   7178s] ### Time Record (globalDetailRoute) is installed.
[03/22 16:06:16   7178s] #Start globalDetailRoute on Wed Mar 22 16:06:16 2023
[03/22 16:06:16   7178s] #
[03/22 16:06:16   7178s] ### Time Record (Pre Callback) is installed.
[03/22 16:06:16   7178s] Saved RC grid cleaned up.
[03/22 16:06:16   7178s] ### Time Record (Pre Callback) is uninstalled.
[03/22 16:06:16   7178s] ### Time Record (DB Import) is installed.
[03/22 16:06:16   7178s] ### Time Record (Timing Data Generation) is installed.
[03/22 16:06:16   7178s] #Generating timing data, please wait...
[03/22 16:06:16   7178s] #41622 total nets, 134 already routed, 134 will ignore in trialRoute
[03/22 16:06:16   7178s] ### run_trial_route starts on Wed Mar 22 16:06:16 2023 with memory = 3155.43 (MB), peak = 3654.31 (MB)
[03/22 16:06:17   7181s] ### run_trial_route cpu:00:00:03, real:00:00:01, mem:3.1 GB, peak:3.6 GB --1.97 [8]--
[03/22 16:06:17   7181s] ### dump_timing_file starts on Wed Mar 22 16:06:17 2023 with memory = 3173.12 (MB), peak = 3654.31 (MB)
[03/22 16:06:17   7181s] ### extractRC starts on Wed Mar 22 16:06:17 2023 with memory = 3173.12 (MB), peak = 3654.31 (MB)
[03/22 16:06:17   7181s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 16:06:18   7181s] ### extractRC cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.6 GB --1.00 [8]--
[03/22 16:06:18   7181s] #Dump tif for version 2.1
[03/22 16:06:20   7183s] End AAE Lib Interpolated Model. (MEM=4106.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 16:06:21   7190s] Total number of fetched objects 41699
[03/22 16:06:21   7191s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/22 16:06:21   7191s] End delay calculation. (MEM=4441.54 CPU=0:00:05.9 REAL=0:00:01.0)
[03/22 16:06:25   7197s] #Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:08, memory = 3223.93 (MB), peak = 3654.31 (MB)
[03/22 16:06:25   7197s] ### dump_timing_file cpu:00:00:16, real:00:00:08, mem:3.1 GB, peak:3.6 GB --2.00 [8]--
[03/22 16:06:26   7197s] #Done generating timing data.
[03/22 16:06:26   7197s] ### Time Record (Timing Data Generation) is uninstalled.
[03/22 16:06:26   7197s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/22 16:06:26   7198s] ### Net info: total nets: 41760
[03/22 16:06:26   7198s] ### Net info: dirty nets: 0
[03/22 16:06:26   7198s] ### Net info: marked as disconnected nets: 0
[03/22 16:06:26   7198s] #num needed restored net=0
[03/22 16:06:26   7198s] #need_extraction net=0 (total=41760)
[03/22 16:06:26   7198s] ### Net info: fully routed nets: 134
[03/22 16:06:26   7198s] ### Net info: trivial (< 2 pins) nets: 138
[03/22 16:06:26   7198s] ### Net info: unrouted nets: 41488
[03/22 16:06:26   7198s] ### Net info: re-extraction nets: 0
[03/22 16:06:26   7198s] ### Net info: ignored nets: 0
[03/22 16:06:26   7198s] ### Net info: skip routing nets: 0
[03/22 16:06:27   7199s] #Start reading timing information from file .timing_file_9874.tif.gz ...
[03/22 16:06:27   7199s] #Read in timing information for 304 ports, 39794 instances from timing file .timing_file_9874.tif.gz.
[03/22 16:06:27   7199s] ### Time Record (DB Import) is uninstalled.
[03/22 16:06:27   7199s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/22 16:06:27   7199s] #RTESIG:78da8d90cb4ec330104559f31523b78b20d132e347c7d982d802aaa0db2a0837b5942692
[03/22 16:06:27   7199s] #       1f0bfe1e83588698d9dea373af66b53e3cee4150bb25de44643e123ced251229dca044be
[03/22 16:06:27   7199s] #       a3f658a2b77b71bd5a3fbfbc12b5204edd109d8026b93076e1f316727401a24bc98ffdcd
[03/22 16:06:27   7199s] #       2fa834a4901d34efd334cc22ca5a4068fc985cefc22c62e4ae6631c5222e7948fe21a732
[03/22 16:06:27   7199s] #       2aa650c259d41a849fed0b3a52ca00e9adc1ef83e6344c5dfa83346d5da725d721a311c4
[03/22 16:06:27   7199s] #       d9f7e7e5fd6451d6de5118532fb444e569eec3e74bad9275bd9277ffa8645e105d7d013a
[03/22 16:06:27   7199s] #       c5c51a
[03/22 16:06:27   7199s] #
[03/22 16:06:27   7199s] #RTESIG:78da8d90cb4ec330104559f31523b78b546acb8c1fb1b32d625b50056caba0baa9a53491
[03/22 16:06:27   7199s] #       fc58f0f7b808894d8899ed1c9d7b7517cbf7a703306ab6a43701b53e12ec0f1c89046e90
[03/22 16:06:27   7199s] #       a37ea0e6985f6f3b76bf583ebfbc1235c0ce6d1f2c832a5a3fb4fe730d29580fc1c6e886
[03/22 16:06:27   7199s] #       6ef5030a09d1270bd5c738f693883006102a3744db593f89285e972c2a5bd835f5d13da6
[03/22 16:06:27   7199s] #       984b85e8f37312350ae1bbfb8c8e84504072abf076509dfbb18d7f90aa29eb24d7654849
[03/22 16:06:27   7199s] #       047671dd65be3fd552feae3f071ae4a5dd32a3cacd0c515ed79e5cba9622b52c47eafa1f
[03/22 16:06:27   7199s] #       915acf88eebe00bc51d1cd
[03/22 16:06:27   7199s] #
[03/22 16:06:27   7199s] ### Time Record (Global Routing) is installed.
[03/22 16:06:27   7199s] ### Time Record (Global Routing) is uninstalled.
[03/22 16:06:27   7199s] #Using multithreading with 8 threads.
[03/22 16:06:27   7199s] ### Time Record (Data Preparation) is installed.
[03/22 16:06:27   7199s] #Start routing data preparation on Wed Mar 22 16:06:27 2023
[03/22 16:06:27   7199s] #
[03/22 16:06:27   7200s] #Minimum voltage of a net in the design = 0.000.
[03/22 16:06:27   7200s] #Maximum voltage of a net in the design = 1.100.
[03/22 16:06:27   7200s] #Voltage range [0.000 - 1.100] has 41755 nets.
[03/22 16:06:27   7200s] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 16:06:27   7200s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/22 16:06:28   7200s] ### Time Record (Cell Pin Access) is installed.
[03/22 16:06:28   7200s] #Initial pin access analysis.
[03/22 16:06:28   7200s] #Detail pin access analysis.
[03/22 16:06:28   7200s] ### Time Record (Cell Pin Access) is uninstalled.
[03/22 16:06:28   7201s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/22 16:06:28   7201s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 16:06:28   7201s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 16:06:28   7201s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 16:06:28   7201s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 16:06:28   7201s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/22 16:06:28   7201s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/22 16:06:28   7201s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/22 16:06:29   7201s] #Regenerating Ggrids automatically.
[03/22 16:06:29   7201s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/22 16:06:29   7201s] #Using automatically generated G-grids.
[03/22 16:06:29   7202s] #Done routing data preparation.
[03/22 16:06:29   7202s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3223.78 (MB), peak = 3654.31 (MB)
[03/22 16:06:29   7202s] ### Time Record (Data Preparation) is uninstalled.
[03/22 16:06:29   7202s] ### Time Record (Special Wire Merging) is installed.
[03/22 16:06:29   7202s] #Merging special wires: starts on Wed Mar 22 16:06:29 2023 with memory = 3224.92 (MB), peak = 3654.31 (MB)
[03/22 16:06:29   7202s] #
[03/22 16:06:29   7202s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.94 [8]--
[03/22 16:06:29   7202s] ### Time Record (Special Wire Merging) is uninstalled.
[03/22 16:06:30   7202s] #
[03/22 16:06:30   7202s] #Finished routing data preparation on Wed Mar 22 16:06:30 2023
[03/22 16:06:30   7202s] #
[03/22 16:06:30   7202s] #Cpu time = 00:00:03
[03/22 16:06:30   7202s] #Elapsed time = 00:00:02
[03/22 16:06:30   7202s] #Increased memory = 14.66 (MB)
[03/22 16:06:30   7202s] #Total memory = 3225.88 (MB)
[03/22 16:06:30   7202s] #Peak memory = 3654.31 (MB)
[03/22 16:06:30   7202s] #
[03/22 16:06:30   7202s] ### Time Record (Global Routing) is installed.
[03/22 16:06:30   7202s] #
[03/22 16:06:30   7202s] #Start global routing on Wed Mar 22 16:06:30 2023
[03/22 16:06:30   7202s] #
[03/22 16:06:30   7202s] #
[03/22 16:06:30   7202s] #Start global routing initialization on Wed Mar 22 16:06:30 2023
[03/22 16:06:30   7202s] #
[03/22 16:06:30   7202s] #Number of eco nets is 0
[03/22 16:06:30   7202s] #
[03/22 16:06:30   7202s] #Start global routing data preparation on Wed Mar 22 16:06:30 2023
[03/22 16:06:30   7202s] #
[03/22 16:06:30   7202s] ### build_merged_routing_blockage_rect_list starts on Wed Mar 22 16:06:30 2023 with memory = 3226.04 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7202s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --1.00 [8]--
[03/22 16:06:30   7202s] #Start routing resource analysis on Wed Mar 22 16:06:30 2023
[03/22 16:06:30   7202s] #
[03/22 16:06:30   7202s] ### init_is_bin_blocked starts on Wed Mar 22 16:06:30 2023 with memory = 3226.04 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7202s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.24 [8]--
[03/22 16:06:30   7202s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Mar 22 16:06:30 2023 with memory = 3233.48 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:3.2 GB, peak:3.6 GB --6.37 [8]--
[03/22 16:06:30   7203s] ### adjust_flow_cap starts on Wed Mar 22 16:06:30 2023 with memory = 3234.55 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --2.09 [8]--
[03/22 16:06:30   7203s] ### adjust_partial_route_blockage starts on Wed Mar 22 16:06:30 2023 with memory = 3235.80 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.40 [8]--
[03/22 16:06:30   7203s] ### set_via_blocked starts on Wed Mar 22 16:06:30 2023 with memory = 3235.80 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --1.86 [8]--
[03/22 16:06:30   7203s] ### copy_flow starts on Wed Mar 22 16:06:30 2023 with memory = 3235.80 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --2.42 [8]--
[03/22 16:06:30   7203s] #Routing resource analysis is done on Wed Mar 22 16:06:30 2023
[03/22 16:06:30   7203s] #
[03/22 16:06:30   7203s] ### report_flow_cap starts on Wed Mar 22 16:06:30 2023 with memory = 3235.20 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] #  Resource Analysis:
[03/22 16:06:30   7203s] #
[03/22 16:06:30   7203s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 16:06:30   7203s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 16:06:30   7203s] #  --------------------------------------------------------------
[03/22 16:06:30   7203s] #  M1             H        2836          80       37830    93.40%
[03/22 16:06:30   7203s] #  M2             V        2839          84       37830     1.04%
[03/22 16:06:30   7203s] #  M3             H        2916           0       37830     0.08%
[03/22 16:06:30   7203s] #  M4             V        2347         576       37830     1.02%
[03/22 16:06:30   7203s] #  M5             H        2916           0       37830     0.00%
[03/22 16:06:30   7203s] #  M6             V        2923           0       37830     0.00%
[03/22 16:06:30   7203s] #  M7             H         729           0       37830     0.00%
[03/22 16:06:30   7203s] #  M8             V         730           0       37830     0.00%
[03/22 16:06:30   7203s] #  --------------------------------------------------------------
[03/22 16:06:30   7203s] #  Total                  18237       3.16%      302640    11.94%
[03/22 16:06:30   7203s] #
[03/22 16:06:30   7203s] #  134 nets (0.32%) with 1 preferred extra spacing.
[03/22 16:06:30   7203s] #
[03/22 16:06:30   7203s] #
[03/22 16:06:30   7203s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.68 [8]--
[03/22 16:06:30   7203s] ### analyze_m2_tracks starts on Wed Mar 22 16:06:30 2023 with memory = 3235.33 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.99 [8]--
[03/22 16:06:30   7203s] ### report_initial_resource starts on Wed Mar 22 16:06:30 2023 with memory = 3235.33 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --1.00 [8]--
[03/22 16:06:30   7203s] ### mark_pg_pins_accessibility starts on Wed Mar 22 16:06:30 2023 with memory = 3235.33 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --1.00 [8]--
[03/22 16:06:30   7203s] ### set_net_region starts on Wed Mar 22 16:06:30 2023 with memory = 3235.33 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --1.00 [8]--
[03/22 16:06:30   7203s] #
[03/22 16:06:30   7203s] #Global routing data preparation is done on Wed Mar 22 16:06:30 2023
[03/22 16:06:30   7203s] #
[03/22 16:06:30   7203s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3235.33 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] #
[03/22 16:06:30   7203s] ### prepare_level starts on Wed Mar 22 16:06:30 2023 with memory = 3235.33 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### init level 1 starts on Wed Mar 22 16:06:30 2023 with memory = 3235.33 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.97 [8]--
[03/22 16:06:30   7203s] ### Level 1 hgrid = 195 X 194
[03/22 16:06:30   7203s] ### init level 2 starts on Wed Mar 22 16:06:30 2023 with memory = 3235.33 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --1.63 [8]--
[03/22 16:06:30   7203s] ### Level 2 hgrid = 49 X 49
[03/22 16:06:30   7203s] ### prepare_level_flow starts on Wed Mar 22 16:06:30 2023 with memory = 3236.48 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.27 [8]--
[03/22 16:06:30   7203s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --1.09 [8]--
[03/22 16:06:30   7203s] #
[03/22 16:06:30   7203s] #Global routing initialization is done on Wed Mar 22 16:06:30 2023
[03/22 16:06:30   7203s] #
[03/22 16:06:30   7203s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3236.48 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] #
[03/22 16:06:30   7203s] #start global routing iteration 1...
[03/22 16:06:30   7203s] ### init_flow_edge starts on Wed Mar 22 16:06:30 2023 with memory = 3236.73 (MB), peak = 3654.31 (MB)
[03/22 16:06:30   7203s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --1.56 [8]--
[03/22 16:06:30   7203s] ### routing at level 1 iter 0 for 0 hboxes
[03/22 16:06:33   7207s] ### measure_qor starts on Wed Mar 22 16:06:33 2023 with memory = 3307.80 (MB), peak = 3654.31 (MB)
[03/22 16:06:33   7207s] ### measure_congestion starts on Wed Mar 22 16:06:33 2023 with memory = 3307.80 (MB), peak = 3654.31 (MB)
[03/22 16:06:33   7207s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.99 [8]--
[03/22 16:06:33   7207s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --4.84 [8]--
[03/22 16:06:33   7207s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3307.80 (MB), peak = 3654.31 (MB)
[03/22 16:06:33   7207s] #
[03/22 16:06:33   7207s] #start global routing iteration 2...
[03/22 16:06:33   7207s] ### init_flow_edge starts on Wed Mar 22 16:06:33 2023 with memory = 3307.80 (MB), peak = 3654.31 (MB)
[03/22 16:06:33   7207s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --2.48 [8]--
[03/22 16:06:33   7207s] ### routing at level 2 (topmost level) iter 0
[03/22 16:06:33   7208s] ### measure_qor starts on Wed Mar 22 16:06:33 2023 with memory = 3307.84 (MB), peak = 3654.31 (MB)
[03/22 16:06:33   7208s] ### measure_congestion starts on Wed Mar 22 16:06:33 2023 with memory = 3307.84 (MB), peak = 3654.31 (MB)
[03/22 16:06:33   7208s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.38 [8]--
[03/22 16:06:33   7208s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --5.93 [8]--
[03/22 16:06:33   7208s] ### routing at level 2 (topmost level) iter 1
[03/22 16:06:34   7208s] ### measure_qor starts on Wed Mar 22 16:06:34 2023 with memory = 3307.86 (MB), peak = 3654.31 (MB)
[03/22 16:06:34   7208s] ### measure_congestion starts on Wed Mar 22 16:06:34 2023 with memory = 3307.86 (MB), peak = 3654.31 (MB)
[03/22 16:06:34   7208s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.99 [8]--
[03/22 16:06:34   7208s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --5.47 [8]--
[03/22 16:06:34   7208s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3307.86 (MB), peak = 3654.31 (MB)
[03/22 16:06:34   7208s] #
[03/22 16:06:34   7208s] #start global routing iteration 3...
[03/22 16:06:34   7209s] ### routing at level 1 iter 0 for 0 hboxes
[03/22 16:06:35   7210s] ### measure_qor starts on Wed Mar 22 16:06:35 2023 with memory = 3327.68 (MB), peak = 3654.31 (MB)
[03/22 16:06:35   7210s] ### measure_congestion starts on Wed Mar 22 16:06:35 2023 with memory = 3327.68 (MB), peak = 3654.31 (MB)
[03/22 16:06:35   7210s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.94 [8]--
[03/22 16:06:35   7210s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --3.34 [8]--
[03/22 16:06:35   7210s] ### measure_congestion starts on Wed Mar 22 16:06:35 2023 with memory = 3327.68 (MB), peak = 3654.31 (MB)
[03/22 16:06:35   7210s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --0.92 [8]--
[03/22 16:06:35   7210s] ### routing at level 1 iter 1 for 0 hboxes
[03/22 16:06:48   7230s] ### measure_qor starts on Wed Mar 22 16:06:48 2023 with memory = 3349.56 (MB), peak = 3654.31 (MB)
[03/22 16:06:48   7230s] ### measure_congestion starts on Wed Mar 22 16:06:48 2023 with memory = 3349.56 (MB), peak = 3654.31 (MB)
[03/22 16:06:48   7230s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [8]--
[03/22 16:06:48   7230s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --3.31 [8]--
[03/22 16:06:48   7230s] #cpu time = 00:00:22, elapsed time = 00:00:15, memory = 3349.56 (MB), peak = 3654.31 (MB)
[03/22 16:06:48   7230s] #
[03/22 16:06:48   7230s] ### route_end starts on Wed Mar 22 16:06:48 2023 with memory = 3349.56 (MB), peak = 3654.31 (MB)
[03/22 16:06:49   7230s] #
[03/22 16:06:49   7230s] #Total number of trivial nets (e.g. < 2 pins) = 138 (skipped).
[03/22 16:06:49   7230s] #Total number of routable nets = 41622.
[03/22 16:06:49   7230s] #Total number of nets in the design = 41760.
[03/22 16:06:49   7230s] #
[03/22 16:06:49   7230s] #41488 routable nets have only global wires.
[03/22 16:06:49   7230s] #134 routable nets have only detail routed wires.
[03/22 16:06:49   7230s] #25 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 16:06:49   7230s] #134 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 16:06:49   7230s] #
[03/22 16:06:49   7230s] #Routed nets constraints summary:
[03/22 16:06:49   7230s] #------------------------------------------------------------
[03/22 16:06:49   7230s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[03/22 16:06:49   7230s] #------------------------------------------------------------
[03/22 16:06:49   7230s] #      Default           25                25           41463  
[03/22 16:06:49   7230s] #------------------------------------------------------------
[03/22 16:06:49   7230s] #        Total           25                25           41463  
[03/22 16:06:49   7230s] #------------------------------------------------------------
[03/22 16:06:49   7230s] #
[03/22 16:06:49   7230s] #Routing constraints summary of the whole design:
[03/22 16:06:49   7230s] #-------------------------------------------------------------------------------
[03/22 16:06:49   7230s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/22 16:06:49   7230s] #-------------------------------------------------------------------------------
[03/22 16:06:49   7230s] #      Default                134           25                25           41463  
[03/22 16:06:49   7230s] #-------------------------------------------------------------------------------
[03/22 16:06:49   7230s] #        Total                134           25                25           41463  
[03/22 16:06:49   7230s] #-------------------------------------------------------------------------------
[03/22 16:06:49   7230s] #
[03/22 16:06:49   7230s] ### cal_base_flow starts on Wed Mar 22 16:06:49 2023 with memory = 3349.56 (MB), peak = 3654.31 (MB)
[03/22 16:06:49   7230s] ### init_flow_edge starts on Wed Mar 22 16:06:49 2023 with memory = 3349.56 (MB), peak = 3654.31 (MB)
[03/22 16:06:49   7230s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.47 [8]--
[03/22 16:06:49   7230s] ### cal_flow starts on Wed Mar 22 16:06:49 2023 with memory = 3349.54 (MB), peak = 3654.31 (MB)
[03/22 16:06:49   7230s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [8]--
[03/22 16:06:49   7230s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.96 [8]--
[03/22 16:06:49   7230s] ### report_overcon starts on Wed Mar 22 16:06:49 2023 with memory = 3349.54 (MB), peak = 3654.31 (MB)
[03/22 16:06:49   7230s] #
[03/22 16:06:49   7230s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 16:06:49   7230s] #
[03/22 16:06:49   7230s] #                 OverCon       OverCon       OverCon       OverCon          
[03/22 16:06:49   7230s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/22 16:06:49   7230s] #     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon  Flow/Cap
[03/22 16:06:49   7230s] #  ----------------------------------------------------------------------------------------
[03/22 16:06:49   7230s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.53  
[03/22 16:06:49   7230s] #  M2          318(0.85%)     72(0.19%)      8(0.02%)      3(0.01%)   (1.07%)     0.39  
[03/22 16:06:49   7230s] #  M3           14(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)     0.32  
[03/22 16:06:49   7230s] #  M4            3(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.11  
[03/22 16:06:49   7230s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[03/22 16:06:49   7230s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/22 16:06:49   7230s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/22 16:06:49   7230s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/22 16:06:49   7230s] #  ----------------------------------------------------------------------------------------
[03/22 16:06:49   7230s] #     Total    335(0.13%)     72(0.03%)      8(0.00%)      3(0.00%)   (0.16%)
[03/22 16:06:49   7230s] #
[03/22 16:06:49   7230s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
[03/22 16:06:49   7230s] #  Overflow after GR: 0.01% H + 0.15% V
[03/22 16:06:49   7230s] #
[03/22 16:06:49   7230s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.39 [8]--
[03/22 16:06:49   7230s] ### cal_base_flow starts on Wed Mar 22 16:06:49 2023 with memory = 3349.54 (MB), peak = 3654.31 (MB)
[03/22 16:06:49   7230s] ### init_flow_edge starts on Wed Mar 22 16:06:49 2023 with memory = 3349.54 (MB), peak = 3654.31 (MB)
[03/22 16:06:49   7230s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.53 [8]--
[03/22 16:06:49   7230s] ### cal_flow starts on Wed Mar 22 16:06:49 2023 with memory = 3349.54 (MB), peak = 3654.31 (MB)
[03/22 16:06:50   7231s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [8]--
[03/22 16:06:50   7231s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.01 [8]--
[03/22 16:06:50   7231s] ### export_cong_map starts on Wed Mar 22 16:06:50 2023 with memory = 3349.54 (MB), peak = 3654.31 (MB)
[03/22 16:06:50   7231s] ### PDZT_Export::export_cong_map starts on Wed Mar 22 16:06:50 2023 with memory = 3350.20 (MB), peak = 3654.31 (MB)
[03/22 16:06:50   7231s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.03 [8]--
[03/22 16:06:50   7231s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --2.26 [8]--
[03/22 16:06:50   7231s] ### import_cong_map starts on Wed Mar 22 16:06:50 2023 with memory = 3350.20 (MB), peak = 3654.31 (MB)
[03/22 16:06:50   7231s] #Hotspot report including placement blocked areas
[03/22 16:06:50   7231s] OPERPROF: Starting HotSpotCal at level 1, MEM:4102.0M
[03/22 16:06:50   7231s] [hotspot] +------------+---------------+---------------+
[03/22 16:06:50   7231s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/22 16:06:50   7231s] [hotspot] +------------+---------------+---------------+
[03/22 16:06:50   7231s] [hotspot] |    M1(H)   |          0.00 |          0.00 |
[03/22 16:06:50   7231s] [hotspot] |    M2(V)   |          1.33 |          9.33 |
[03/22 16:06:50   7231s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[03/22 16:06:50   7231s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[03/22 16:06:50   7231s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[03/22 16:06:50   7231s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[03/22 16:06:50   7231s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[03/22 16:06:50   7231s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[03/22 16:06:50   7231s] [hotspot] +------------+---------------+---------------+
[03/22 16:06:50   7231s] [hotspot] |   worst    | (M2)     1.33 | (M2)     9.33 |
[03/22 16:06:50   7231s] [hotspot] +------------+---------------+---------------+
[03/22 16:06:50   7231s] [hotspot] | all layers |          0.00 |          0.00 |
[03/22 16:06:50   7231s] [hotspot] +------------+---------------+---------------+
[03/22 16:06:50   7231s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 16:06:50   7231s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/22 16:06:50   7231s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/22 16:06:50   7231s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.120, REAL:0.073, MEM:4102.0M
[03/22 16:06:50   7231s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.64 [8]--
[03/22 16:06:50   7231s] ### update starts on Wed Mar 22 16:06:50 2023 with memory = 3349.09 (MB), peak = 3654.31 (MB)
[03/22 16:06:50   7231s] #Complete Global Routing.
[03/22 16:06:50   7231s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:06:50   7231s] #Total wire length = 632990 um.
[03/22 16:06:50   7231s] #Total half perimeter of net bounding box = 583599 um.
[03/22 16:06:50   7231s] #Total wire length on LAYER M1 = 408 um.
[03/22 16:06:50   7231s] #Total wire length on LAYER M2 = 177694 um.
[03/22 16:06:50   7231s] #Total wire length on LAYER M3 = 271850 um.
[03/22 16:06:50   7231s] #Total wire length on LAYER M4 = 125873 um.
[03/22 16:06:50   7231s] #Total wire length on LAYER M5 = 50216 um.
[03/22 16:06:50   7231s] #Total wire length on LAYER M6 = 1936 um.
[03/22 16:06:50   7231s] #Total wire length on LAYER M7 = 1974 um.
[03/22 16:06:50   7231s] #Total wire length on LAYER M8 = 3039 um.
[03/22 16:06:50   7231s] #Total number of vias = 239860
[03/22 16:06:50   7231s] #Total number of multi-cut vias = 126 (  0.1%)
[03/22 16:06:50   7231s] #Total number of single cut vias = 239734 ( 99.9%)
[03/22 16:06:50   7231s] #Up-Via Summary (total 239860):
[03/22 16:06:50   7231s] #                   single-cut          multi-cut      Total
[03/22 16:06:50   7231s] #-----------------------------------------------------------
[03/22 16:06:50   7231s] # M1            132021 ( 99.9%)       126 (  0.1%)     132147
[03/22 16:06:50   7231s] # M2             87758 (100.0%)         0 (  0.0%)      87758
[03/22 16:06:50   7231s] # M3             15739 (100.0%)         0 (  0.0%)      15739
[03/22 16:06:50   7231s] # M4              3418 (100.0%)         0 (  0.0%)       3418
[03/22 16:06:50   7231s] # M5               345 (100.0%)         0 (  0.0%)        345
[03/22 16:06:50   7231s] # M6               240 (100.0%)         0 (  0.0%)        240
[03/22 16:06:50   7231s] # M7               213 (100.0%)         0 (  0.0%)        213
[03/22 16:06:50   7231s] #-----------------------------------------------------------
[03/22 16:06:50   7231s] #               239734 ( 99.9%)       126 (  0.1%)     239860 
[03/22 16:06:50   7231s] #
[03/22 16:06:50   7231s] ### update cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.66 [8]--
[03/22 16:06:50   7231s] ### report_overcon starts on Wed Mar 22 16:06:50 2023 with memory = 3352.47 (MB), peak = 3654.31 (MB)
[03/22 16:06:50   7231s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.01 [8]--
[03/22 16:06:50   7231s] ### report_overcon starts on Wed Mar 22 16:06:50 2023 with memory = 3352.47 (MB), peak = 3654.31 (MB)
[03/22 16:06:50   7231s] #Max overcon = 9 tracks.
[03/22 16:06:50   7231s] #Total overcon = 0.16%.
[03/22 16:06:50   7231s] #Worst layer Gcell overcon rate = 0.04%.
[03/22 16:06:50   7231s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.91 [8]--
[03/22 16:06:50   7231s] ### route_end cpu:00:00:01, real:00:00:02, mem:3.3 GB, peak:3.6 GB --0.71 [8]--
[03/22 16:06:50   7231s] #
[03/22 16:06:50   7231s] #Global routing statistics:
[03/22 16:06:50   7231s] #Cpu time = 00:00:29
[03/22 16:06:50   7231s] #Elapsed time = 00:00:20
[03/22 16:06:50   7231s] #Increased memory = 126.59 (MB)
[03/22 16:06:50   7231s] #Total memory = 3352.47 (MB)
[03/22 16:06:50   7231s] #Peak memory = 3654.31 (MB)
[03/22 16:06:50   7231s] #
[03/22 16:06:50   7231s] #Finished global routing on Wed Mar 22 16:06:50 2023
[03/22 16:06:50   7231s] #
[03/22 16:06:50   7231s] #
[03/22 16:06:50   7231s] ### Time Record (Global Routing) is uninstalled.
[03/22 16:06:50   7232s] ### Time Record (Track Assignment) is installed.
[03/22 16:06:50   7232s] ### Time Record (Track Assignment) is uninstalled.
[03/22 16:06:50   7232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3256.64 (MB), peak = 3654.31 (MB)
[03/22 16:06:50   7232s] ### Time Record (Track Assignment) is installed.
[03/22 16:06:51   7232s] #Start Track Assignment.
[03/22 16:06:55   7237s] #Done with 55594 horizontal wires in 2 hboxes and 49184 vertical wires in 2 hboxes.
[03/22 16:07:01   7243s] #Done with 11862 horizontal wires in 2 hboxes and 9699 vertical wires in 2 hboxes.
[03/22 16:07:02   7244s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/22 16:07:02   7244s] #
[03/22 16:07:02   7244s] #Track assignment summary:
[03/22 16:07:02   7244s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/22 16:07:02   7244s] #------------------------------------------------------------------------
[03/22 16:07:02   7244s] # M1           381.98 	  0.00%  	  0.00% 	  0.00%
[03/22 16:07:02   7244s] # M2        166168.95 	  0.03%  	  0.00% 	  0.01%
[03/22 16:07:02   7244s] # M3        245680.19 	  0.08%  	  0.00% 	  0.01%
[03/22 16:07:02   7244s] # M4        111888.29 	  0.01%  	  0.00% 	  0.01%
[03/22 16:07:02   7244s] # M5         49533.31 	  0.00%  	  0.00% 	  0.00%
[03/22 16:07:02   7244s] # M6          1747.80 	  0.00%  	  0.00% 	  0.00%
[03/22 16:07:02   7244s] # M7          2023.40 	  0.00%  	  0.00% 	  0.00%
[03/22 16:07:02   7244s] # M8          3082.66 	  0.00%  	  0.00% 	  0.00%
[03/22 16:07:02   7244s] #------------------------------------------------------------------------
[03/22 16:07:02   7244s] # All      580506.57  	  0.05% 	  0.00% 	  0.00%
[03/22 16:07:02   7244s] #Complete Track Assignment.
[03/22 16:07:02   7244s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:07:02   7244s] #Total wire length = 668140 um.
[03/22 16:07:02   7244s] #Total half perimeter of net bounding box = 583599 um.
[03/22 16:07:02   7244s] #Total wire length on LAYER M1 = 26551 um.
[03/22 16:07:02   7244s] #Total wire length on LAYER M2 = 175007 um.
[03/22 16:07:02   7244s] #Total wire length on LAYER M3 = 283219 um.
[03/22 16:07:02   7244s] #Total wire length on LAYER M4 = 125626 um.
[03/22 16:07:02   7244s] #Total wire length on LAYER M5 = 50755 um.
[03/22 16:07:02   7244s] #Total wire length on LAYER M6 = 1953 um.
[03/22 16:07:02   7244s] #Total wire length on LAYER M7 = 1979 um.
[03/22 16:07:02   7244s] #Total wire length on LAYER M8 = 3051 um.
[03/22 16:07:02   7244s] #Total number of vias = 239860
[03/22 16:07:02   7244s] #Total number of multi-cut vias = 126 (  0.1%)
[03/22 16:07:02   7244s] #Total number of single cut vias = 239734 ( 99.9%)
[03/22 16:07:02   7244s] #Up-Via Summary (total 239860):
[03/22 16:07:02   7244s] #                   single-cut          multi-cut      Total
[03/22 16:07:02   7244s] #-----------------------------------------------------------
[03/22 16:07:02   7244s] # M1            132021 ( 99.9%)       126 (  0.1%)     132147
[03/22 16:07:02   7244s] # M2             87758 (100.0%)         0 (  0.0%)      87758
[03/22 16:07:02   7244s] # M3             15739 (100.0%)         0 (  0.0%)      15739
[03/22 16:07:02   7244s] # M4              3418 (100.0%)         0 (  0.0%)       3418
[03/22 16:07:02   7244s] # M5               345 (100.0%)         0 (  0.0%)        345
[03/22 16:07:02   7244s] # M6               240 (100.0%)         0 (  0.0%)        240
[03/22 16:07:02   7244s] # M7               213 (100.0%)         0 (  0.0%)        213
[03/22 16:07:02   7244s] #-----------------------------------------------------------
[03/22 16:07:02   7244s] #               239734 ( 99.9%)       126 (  0.1%)     239860 
[03/22 16:07:02   7244s] #
[03/22 16:07:02   7244s] ### Time Record (Track Assignment) is uninstalled.
[03/22 16:07:02   7244s] #cpu time = 00:00:13, elapsed time = 00:00:12, memory = 3314.78 (MB), peak = 3654.31 (MB)
[03/22 16:07:02   7244s] #
[03/22 16:07:02   7244s] #number of short segments in preferred routing layers
[03/22 16:07:02   7244s] #	M7        M8        Total 
[03/22 16:07:02   7244s] #	104       79        183       
[03/22 16:07:02   7244s] #
[03/22 16:07:02   7245s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/22 16:07:02   7245s] #Cpu time = 00:00:45
[03/22 16:07:02   7245s] #Elapsed time = 00:00:35
[03/22 16:07:02   7245s] #Increased memory = 104.34 (MB)
[03/22 16:07:02   7245s] #Total memory = 3315.55 (MB)
[03/22 16:07:02   7245s] #Peak memory = 3654.31 (MB)
[03/22 16:07:02   7245s] #Using multithreading with 8 threads.
[03/22 16:07:02   7245s] ### Time Record (Detail Routing) is installed.
[03/22 16:07:03   7245s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/22 16:07:04   7246s] #
[03/22 16:07:04   7246s] #Start Detail Routing..
[03/22 16:07:04   7246s] #start initial detail routing ...
[03/22 16:07:04   7247s] ### Design has 0 dirty nets, 30109 dirty-areas), has valid drcs
[03/22 16:07:41   7535s] #   number of violations = 518
[03/22 16:07:41   7535s] #
[03/22 16:07:41   7535s] #    By Layer and Type :
[03/22 16:07:41   7535s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[03/22 16:07:41   7535s] #	M1            0        1        0       39        0       40
[03/22 16:07:41   7535s] #	M2           49       30      384        1       14      478
[03/22 16:07:41   7535s] #	Totals       49       31      384       40       14      518
[03/22 16:07:41   7535s] #cpu time = 00:04:48, elapsed time = 00:00:37, memory = 3738.12 (MB), peak = 3739.50 (MB)
[03/22 16:07:41   7536s] #start 1st optimization iteration ...
[03/22 16:07:43   7553s] #   number of violations = 470
[03/22 16:07:43   7553s] #
[03/22 16:07:43   7553s] #    By Layer and Type :
[03/22 16:07:43   7553s] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/22 16:07:43   7553s] #	M1            0        0        0        0        0        0
[03/22 16:07:43   7553s] #	M2          108       44      268       23       27      470
[03/22 16:07:43   7553s] #	Totals      108       44      268       23       27      470
[03/22 16:07:43   7553s] #cpu time = 00:00:17, elapsed time = 00:00:02, memory = 3743.00 (MB), peak = 3744.58 (MB)
[03/22 16:07:43   7553s] #start 2nd optimization iteration ...
[03/22 16:07:46   7573s] #   number of violations = 483
[03/22 16:07:46   7573s] #
[03/22 16:07:46   7573s] #    By Layer and Type :
[03/22 16:07:46   7573s] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/22 16:07:46   7573s] #	M1            0        1        0        0        0        1
[03/22 16:07:46   7573s] #	M2          120       24      257       48       33      482
[03/22 16:07:46   7573s] #	Totals      120       25      257       48       33      483
[03/22 16:07:46   7573s] #cpu time = 00:00:20, elapsed time = 00:00:03, memory = 3742.84 (MB), peak = 3744.58 (MB)
[03/22 16:07:46   7573s] #start 3rd optimization iteration ...
[03/22 16:07:49   7597s] #   number of violations = 0
[03/22 16:07:49   7597s] #cpu time = 00:00:24, elapsed time = 00:00:03, memory = 3740.61 (MB), peak = 3744.58 (MB)
[03/22 16:07:50   7597s] #Complete Detail Routing.
[03/22 16:07:50   7597s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:07:50   7597s] #Total wire length = 680320 um.
[03/22 16:07:50   7597s] #Total half perimeter of net bounding box = 583599 um.
[03/22 16:07:50   7597s] #Total wire length on LAYER M1 = 1604 um.
[03/22 16:07:50   7597s] #Total wire length on LAYER M2 = 197103 um.
[03/22 16:07:50   7597s] #Total wire length on LAYER M3 = 271070 um.
[03/22 16:07:50   7597s] #Total wire length on LAYER M4 = 151934 um.
[03/22 16:07:50   7597s] #Total wire length on LAYER M5 = 51917 um.
[03/22 16:07:50   7597s] #Total wire length on LAYER M6 = 2176 um.
[03/22 16:07:50   7597s] #Total wire length on LAYER M7 = 1717 um.
[03/22 16:07:50   7597s] #Total wire length on LAYER M8 = 2798 um.
[03/22 16:07:50   7597s] #Total number of vias = 272232
[03/22 16:07:50   7597s] #Total number of multi-cut vias = 834 (  0.3%)
[03/22 16:07:50   7597s] #Total number of single cut vias = 271398 ( 99.7%)
[03/22 16:07:50   7597s] #Up-Via Summary (total 272232):
[03/22 16:07:50   7597s] #                   single-cut          multi-cut      Total
[03/22 16:07:50   7597s] #-----------------------------------------------------------
[03/22 16:07:50   7597s] # M1            136582 ( 99.5%)       715 (  0.5%)     137297
[03/22 16:07:50   7597s] # M2            106889 (100.0%)         0 (  0.0%)     106889
[03/22 16:07:50   7597s] # M3             23770 (100.0%)         0 (  0.0%)      23770
[03/22 16:07:50   7597s] # M4              3780 (100.0%)         0 (  0.0%)       3780
[03/22 16:07:50   7597s] # M5               143 ( 54.6%)       119 ( 45.4%)        262
[03/22 16:07:50   7597s] # M6               125 (100.0%)         0 (  0.0%)        125
[03/22 16:07:50   7597s] # M7               109 (100.0%)         0 (  0.0%)        109
[03/22 16:07:50   7597s] #-----------------------------------------------------------
[03/22 16:07:50   7597s] #               271398 ( 99.7%)       834 (  0.3%)     272232 
[03/22 16:07:50   7597s] #
[03/22 16:07:50   7597s] #Total number of DRC violations = 0
[03/22 16:07:50   7598s] ### Time Record (Detail Routing) is uninstalled.
[03/22 16:07:50   7598s] #Cpu time = 00:05:53
[03/22 16:07:50   7598s] #Elapsed time = 00:00:48
[03/22 16:07:50   7598s] #Increased memory = -27.62 (MB)
[03/22 16:07:50   7598s] #Total memory = 3288.11 (MB)
[03/22 16:07:50   7598s] #Peak memory = 3744.58 (MB)
[03/22 16:07:50   7598s] ### Time Record (Antenna Fixing) is installed.
[03/22 16:07:50   7598s] #
[03/22 16:07:50   7598s] #start routing for process antenna violation fix ...
[03/22 16:07:50   7599s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/22 16:07:51   7600s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3291.46 (MB), peak = 3744.58 (MB)
[03/22 16:07:51   7600s] #
[03/22 16:07:51   7600s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:07:51   7600s] #Total wire length = 680320 um.
[03/22 16:07:51   7600s] #Total half perimeter of net bounding box = 583599 um.
[03/22 16:07:51   7600s] #Total wire length on LAYER M1 = 1604 um.
[03/22 16:07:51   7600s] #Total wire length on LAYER M2 = 197103 um.
[03/22 16:07:51   7600s] #Total wire length on LAYER M3 = 271070 um.
[03/22 16:07:51   7600s] #Total wire length on LAYER M4 = 151934 um.
[03/22 16:07:51   7600s] #Total wire length on LAYER M5 = 51917 um.
[03/22 16:07:51   7600s] #Total wire length on LAYER M6 = 2176 um.
[03/22 16:07:51   7600s] #Total wire length on LAYER M7 = 1717 um.
[03/22 16:07:51   7600s] #Total wire length on LAYER M8 = 2798 um.
[03/22 16:07:51   7600s] #Total number of vias = 272232
[03/22 16:07:51   7600s] #Total number of multi-cut vias = 834 (  0.3%)
[03/22 16:07:51   7600s] #Total number of single cut vias = 271398 ( 99.7%)
[03/22 16:07:51   7600s] #Up-Via Summary (total 272232):
[03/22 16:07:51   7600s] #                   single-cut          multi-cut      Total
[03/22 16:07:51   7600s] #-----------------------------------------------------------
[03/22 16:07:51   7600s] # M1            136582 ( 99.5%)       715 (  0.5%)     137297
[03/22 16:07:51   7600s] # M2            106889 (100.0%)         0 (  0.0%)     106889
[03/22 16:07:51   7600s] # M3             23770 (100.0%)         0 (  0.0%)      23770
[03/22 16:07:51   7600s] # M4              3780 (100.0%)         0 (  0.0%)       3780
[03/22 16:07:51   7600s] # M5               143 ( 54.6%)       119 ( 45.4%)        262
[03/22 16:07:51   7600s] # M6               125 (100.0%)         0 (  0.0%)        125
[03/22 16:07:51   7600s] # M7               109 (100.0%)         0 (  0.0%)        109
[03/22 16:07:51   7600s] #-----------------------------------------------------------
[03/22 16:07:51   7600s] #               271398 ( 99.7%)       834 (  0.3%)     272232 
[03/22 16:07:51   7600s] #
[03/22 16:07:51   7600s] #Total number of DRC violations = 0
[03/22 16:07:51   7600s] #Total number of net violated process antenna rule = 0
[03/22 16:07:51   7600s] #
[03/22 16:07:51   7601s] #
[03/22 16:07:51   7601s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:07:51   7601s] #Total wire length = 680320 um.
[03/22 16:07:51   7601s] #Total half perimeter of net bounding box = 583599 um.
[03/22 16:07:51   7601s] #Total wire length on LAYER M1 = 1604 um.
[03/22 16:07:51   7601s] #Total wire length on LAYER M2 = 197103 um.
[03/22 16:07:51   7601s] #Total wire length on LAYER M3 = 271070 um.
[03/22 16:07:51   7601s] #Total wire length on LAYER M4 = 151934 um.
[03/22 16:07:51   7601s] #Total wire length on LAYER M5 = 51917 um.
[03/22 16:07:51   7601s] #Total wire length on LAYER M6 = 2176 um.
[03/22 16:07:51   7601s] #Total wire length on LAYER M7 = 1717 um.
[03/22 16:07:51   7601s] #Total wire length on LAYER M8 = 2798 um.
[03/22 16:07:51   7601s] #Total number of vias = 272232
[03/22 16:07:51   7601s] #Total number of multi-cut vias = 834 (  0.3%)
[03/22 16:07:51   7601s] #Total number of single cut vias = 271398 ( 99.7%)
[03/22 16:07:51   7601s] #Up-Via Summary (total 272232):
[03/22 16:07:51   7601s] #                   single-cut          multi-cut      Total
[03/22 16:07:51   7601s] #-----------------------------------------------------------
[03/22 16:07:51   7601s] # M1            136582 ( 99.5%)       715 (  0.5%)     137297
[03/22 16:07:51   7601s] # M2            106889 (100.0%)         0 (  0.0%)     106889
[03/22 16:07:51   7601s] # M3             23770 (100.0%)         0 (  0.0%)      23770
[03/22 16:07:51   7601s] # M4              3780 (100.0%)         0 (  0.0%)       3780
[03/22 16:07:51   7601s] # M5               143 ( 54.6%)       119 ( 45.4%)        262
[03/22 16:07:51   7601s] # M6               125 (100.0%)         0 (  0.0%)        125
[03/22 16:07:51   7601s] # M7               109 (100.0%)         0 (  0.0%)        109
[03/22 16:07:51   7601s] #-----------------------------------------------------------
[03/22 16:07:52   7601s] #               271398 ( 99.7%)       834 (  0.3%)     272232 
[03/22 16:07:52   7601s] #
[03/22 16:07:52   7601s] #Total number of DRC violations = 0
[03/22 16:07:52   7601s] #Total number of net violated process antenna rule = 0
[03/22 16:07:52   7601s] #
[03/22 16:07:52   7601s] ### Time Record (Antenna Fixing) is uninstalled.
[03/22 16:07:52   7603s] ### Time Record (Post Route Via Swapping) is installed.
[03/22 16:07:52   7603s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/22 16:07:52   7603s] #
[03/22 16:07:52   7603s] #Start Post Route via swapping...
[03/22 16:07:52   7603s] #72.46% of area are rerouted by ECO routing.
[03/22 16:07:58   7644s] #   number of violations = 0
[03/22 16:07:58   7644s] #cpu time = 00:00:41, elapsed time = 00:00:06, memory = 3375.18 (MB), peak = 3744.58 (MB)
[03/22 16:07:58   7644s] #CELL_VIEW dualcore,init has no DRC violation.
[03/22 16:07:58   7644s] #Total number of DRC violations = 0
[03/22 16:07:58   7644s] #Total number of net violated process antenna rule = 0
[03/22 16:07:58   7644s] #Post Route via swapping is done.
[03/22 16:07:58   7644s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/22 16:07:59   7644s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:07:59   7644s] #Total wire length = 680320 um.
[03/22 16:07:59   7644s] #Total half perimeter of net bounding box = 583599 um.
[03/22 16:07:59   7644s] #Total wire length on LAYER M1 = 1604 um.
[03/22 16:07:59   7644s] #Total wire length on LAYER M2 = 197103 um.
[03/22 16:07:59   7644s] #Total wire length on LAYER M3 = 271070 um.
[03/22 16:07:59   7644s] #Total wire length on LAYER M4 = 151934 um.
[03/22 16:07:59   7644s] #Total wire length on LAYER M5 = 51917 um.
[03/22 16:07:59   7644s] #Total wire length on LAYER M6 = 2176 um.
[03/22 16:07:59   7644s] #Total wire length on LAYER M7 = 1717 um.
[03/22 16:07:59   7644s] #Total wire length on LAYER M8 = 2798 um.
[03/22 16:07:59   7644s] #Total number of vias = 272232
[03/22 16:07:59   7644s] #Total number of multi-cut vias = 176335 ( 64.8%)
[03/22 16:07:59   7644s] #Total number of single cut vias = 95897 ( 35.2%)
[03/22 16:07:59   7644s] #Up-Via Summary (total 272232):
[03/22 16:07:59   7644s] #                   single-cut          multi-cut      Total
[03/22 16:07:59   7644s] #-----------------------------------------------------------
[03/22 16:07:59   7644s] # M1             94570 ( 68.9%)     42727 ( 31.1%)     137297
[03/22 16:07:59   7644s] # M2              1273 (  1.2%)    105616 ( 98.8%)     106889
[03/22 16:07:59   7644s] # M3                46 (  0.2%)     23724 ( 99.8%)      23770
[03/22 16:07:59   7644s] # M4                 4 (  0.1%)      3776 ( 99.9%)       3780
[03/22 16:07:59   7644s] # M5                 0 (  0.0%)       262 (100.0%)        262
[03/22 16:07:59   7644s] # M6                 3 (  2.4%)       122 ( 97.6%)        125
[03/22 16:07:59   7644s] # M7                 1 (  0.9%)       108 ( 99.1%)        109
[03/22 16:07:59   7644s] #-----------------------------------------------------------
[03/22 16:07:59   7644s] #                95897 ( 35.2%)    176335 ( 64.8%)     272232 
[03/22 16:07:59   7644s] #
[03/22 16:07:59   7646s] ### Time Record (Post Route Wire Spreading) is installed.
[03/22 16:07:59   7646s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/22 16:08:00   7647s] #
[03/22 16:08:00   7647s] #Start Post Route wire spreading..
[03/22 16:08:00   7648s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/22 16:08:00   7648s] #
[03/22 16:08:00   7648s] #Start DRC checking..
[03/22 16:08:04   7677s] #   number of violations = 0
[03/22 16:08:04   7677s] #cpu time = 00:00:29, elapsed time = 00:00:04, memory = 3591.17 (MB), peak = 3744.58 (MB)
[03/22 16:08:04   7677s] #CELL_VIEW dualcore,init has no DRC violation.
[03/22 16:08:04   7677s] #Total number of DRC violations = 0
[03/22 16:08:04   7677s] #Total number of net violated process antenna rule = 0
[03/22 16:08:04   7677s] #
[03/22 16:08:04   7677s] #Start data preparation for wire spreading...
[03/22 16:08:04   7677s] #
[03/22 16:08:04   7677s] #Data preparation is done on Wed Mar 22 16:08:04 2023
[03/22 16:08:04   7677s] #
[03/22 16:08:05   7679s] #
[03/22 16:08:05   7679s] #Start Post Route Wire Spread.
[03/22 16:08:09   7684s] #Done with 7625 horizontal wires in 3 hboxes and 5522 vertical wires in 3 hboxes.
[03/22 16:08:09   7685s] #Complete Post Route Wire Spread.
[03/22 16:08:09   7685s] #
[03/22 16:08:09   7685s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:08:09   7685s] #Total wire length = 685518 um.
[03/22 16:08:09   7685s] #Total half perimeter of net bounding box = 583599 um.
[03/22 16:08:09   7685s] #Total wire length on LAYER M1 = 1604 um.
[03/22 16:08:09   7685s] #Total wire length on LAYER M2 = 197928 um.
[03/22 16:08:09   7685s] #Total wire length on LAYER M3 = 273678 um.
[03/22 16:08:09   7685s] #Total wire length on LAYER M4 = 153468 um.
[03/22 16:08:09   7685s] #Total wire length on LAYER M5 = 52137 um.
[03/22 16:08:09   7685s] #Total wire length on LAYER M6 = 2178 um.
[03/22 16:08:09   7685s] #Total wire length on LAYER M7 = 1723 um.
[03/22 16:08:09   7685s] #Total wire length on LAYER M8 = 2802 um.
[03/22 16:08:09   7685s] #Total number of vias = 272232
[03/22 16:08:09   7685s] #Total number of multi-cut vias = 176335 ( 64.8%)
[03/22 16:08:09   7685s] #Total number of single cut vias = 95897 ( 35.2%)
[03/22 16:08:09   7685s] #Up-Via Summary (total 272232):
[03/22 16:08:09   7685s] #                   single-cut          multi-cut      Total
[03/22 16:08:09   7685s] #-----------------------------------------------------------
[03/22 16:08:09   7685s] # M1             94570 ( 68.9%)     42727 ( 31.1%)     137297
[03/22 16:08:09   7685s] # M2              1273 (  1.2%)    105616 ( 98.8%)     106889
[03/22 16:08:09   7685s] # M3                46 (  0.2%)     23724 ( 99.8%)      23770
[03/22 16:08:09   7685s] # M4                 4 (  0.1%)      3776 ( 99.9%)       3780
[03/22 16:08:09   7685s] # M5                 0 (  0.0%)       262 (100.0%)        262
[03/22 16:08:09   7685s] # M6                 3 (  2.4%)       122 ( 97.6%)        125
[03/22 16:08:09   7685s] # M7                 1 (  0.9%)       108 ( 99.1%)        109
[03/22 16:08:09   7685s] #-----------------------------------------------------------
[03/22 16:08:09   7685s] #                95897 ( 35.2%)    176335 ( 64.8%)     272232 
[03/22 16:08:09   7685s] #
[03/22 16:08:10   7686s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/22 16:08:10   7686s] #
[03/22 16:08:10   7686s] #Start DRC checking..
[03/22 16:08:14   7715s] #   number of violations = 0
[03/22 16:08:14   7715s] #cpu time = 00:00:29, elapsed time = 00:00:04, memory = 3626.59 (MB), peak = 3744.58 (MB)
[03/22 16:08:14   7715s] #CELL_VIEW dualcore,init has no DRC violation.
[03/22 16:08:14   7715s] #Total number of DRC violations = 0
[03/22 16:08:14   7715s] #Total number of net violated process antenna rule = 0
[03/22 16:08:14   7717s] #   number of violations = 0
[03/22 16:08:14   7717s] #cpu time = 00:00:40, elapsed time = 00:00:10, memory = 3308.55 (MB), peak = 3744.58 (MB)
[03/22 16:08:14   7717s] #CELL_VIEW dualcore,init has no DRC violation.
[03/22 16:08:14   7717s] #Total number of DRC violations = 0
[03/22 16:08:14   7717s] #Total number of net violated process antenna rule = 0
[03/22 16:08:14   7717s] #Post Route wire spread is done.
[03/22 16:08:14   7717s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/22 16:08:14   7717s] #Total number of nets with non-default rule or having extra spacing = 134
[03/22 16:08:14   7717s] #Total wire length = 685518 um.
[03/22 16:08:14   7717s] #Total half perimeter of net bounding box = 583599 um.
[03/22 16:08:14   7717s] #Total wire length on LAYER M1 = 1604 um.
[03/22 16:08:14   7717s] #Total wire length on LAYER M2 = 197928 um.
[03/22 16:08:14   7717s] #Total wire length on LAYER M3 = 273678 um.
[03/22 16:08:14   7717s] #Total wire length on LAYER M4 = 153468 um.
[03/22 16:08:14   7717s] #Total wire length on LAYER M5 = 52137 um.
[03/22 16:08:14   7717s] #Total wire length on LAYER M6 = 2178 um.
[03/22 16:08:14   7717s] #Total wire length on LAYER M7 = 1723 um.
[03/22 16:08:14   7717s] #Total wire length on LAYER M8 = 2802 um.
[03/22 16:08:14   7717s] #Total number of vias = 272232
[03/22 16:08:14   7717s] #Total number of multi-cut vias = 176335 ( 64.8%)
[03/22 16:08:14   7717s] #Total number of single cut vias = 95897 ( 35.2%)
[03/22 16:08:14   7717s] #Up-Via Summary (total 272232):
[03/22 16:08:14   7717s] #                   single-cut          multi-cut      Total
[03/22 16:08:14   7717s] #-----------------------------------------------------------
[03/22 16:08:14   7717s] # M1             94570 ( 68.9%)     42727 ( 31.1%)     137297
[03/22 16:08:14   7717s] # M2              1273 (  1.2%)    105616 ( 98.8%)     106889
[03/22 16:08:14   7717s] # M3                46 (  0.2%)     23724 ( 99.8%)      23770
[03/22 16:08:14   7717s] # M4                 4 (  0.1%)      3776 ( 99.9%)       3780
[03/22 16:08:14   7717s] # M5                 0 (  0.0%)       262 (100.0%)        262
[03/22 16:08:14   7717s] # M6                 3 (  2.4%)       122 ( 97.6%)        125
[03/22 16:08:14   7717s] # M7                 1 (  0.9%)       108 ( 99.1%)        109
[03/22 16:08:14   7717s] #-----------------------------------------------------------
[03/22 16:08:14   7717s] #                95897 ( 35.2%)    176335 ( 64.8%)     272232 
[03/22 16:08:14   7717s] #
[03/22 16:08:14   7718s] #detailRoute Statistics:
[03/22 16:08:14   7718s] #Cpu time = 00:07:53
[03/22 16:08:14   7718s] #Elapsed time = 00:01:12
[03/22 16:08:14   7718s] #Increased memory = -11.14 (MB)
[03/22 16:08:14   7718s] #Total memory = 3304.60 (MB)
[03/22 16:08:14   7718s] #Peak memory = 3744.58 (MB)
[03/22 16:08:14   7718s] ### Time Record (DB Export) is installed.
[03/22 16:08:15   7719s] ### Time Record (DB Export) is uninstalled.
[03/22 16:08:15   7719s] ### Time Record (Post Callback) is installed.
[03/22 16:08:15   7719s] ### Time Record (Post Callback) is uninstalled.
[03/22 16:08:15   7719s] #
[03/22 16:08:15   7719s] #globalDetailRoute statistics:
[03/22 16:08:15   7719s] #Cpu time = 00:09:01
[03/22 16:08:15   7719s] #Elapsed time = 00:01:59
[03/22 16:08:15   7719s] #Increased memory = 53.47 (MB)
[03/22 16:08:15   7719s] #Total memory = 3210.46 (MB)
[03/22 16:08:15   7719s] #Peak memory = 3744.58 (MB)
[03/22 16:08:15   7719s] #Number of warnings = 1
[03/22 16:08:15   7719s] #Total number of warnings = 9
[03/22 16:08:15   7719s] #Number of fails = 0
[03/22 16:08:15   7719s] #Total number of fails = 0
[03/22 16:08:15   7719s] #Complete globalDetailRoute on Wed Mar 22 16:08:15 2023
[03/22 16:08:15   7719s] #
[03/22 16:08:15   7719s] ### Time Record (globalDetailRoute) is uninstalled.
[03/22 16:08:15   7719s] % End globalDetailRoute (date=03/22 16:08:15, total cpu=0:09:02, real=0:01:59, peak res=3744.6M, current mem=3174.5M)
[03/22 16:08:16   7720s] #Default setup view is reset to WC_VIEW.
[03/22 16:08:16   7720s] #Default setup view is reset to WC_VIEW.
[03/22 16:08:16   7720s] #routeDesign: cpu time = 00:11:43, elapsed time = 00:02:35, memory = 3130.84 (MB), peak = 3744.58 (MB)
[03/22 16:08:16   7720s] 
[03/22 16:08:16   7720s] *** Summary of all messages that are not suppressed in this session:
[03/22 16:08:16   7720s] Severity  ID               Count  Summary                                  
[03/22 16:08:16   7720s] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/22 16:08:16   7720s] *** Message Summary: 1 warning(s), 0 error(s)
[03/22 16:08:16   7720s] 
[03/22 16:08:16   7720s] ### Time Record (routeDesign) is uninstalled.
[03/22 16:08:16   7720s] ### 
[03/22 16:08:16   7720s] ###   Scalability Statistics
[03/22 16:08:16   7720s] ### 
[03/22 16:08:16   7720s] ### --------------------------------+----------------+----------------+----------------+
[03/22 16:08:16   7720s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/22 16:08:16   7720s] ### --------------------------------+----------------+----------------+----------------+
[03/22 16:08:16   7720s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/22 16:08:16   7720s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/22 16:08:16   7720s] ###   Timing Data Generation        |        00:00:19|        00:00:10|             2.0|
[03/22 16:08:16   7720s] ###   DB Import                     |        00:00:05|        00:00:03|             1.5|
[03/22 16:08:16   7720s] ###   DB Export                     |        00:00:02|        00:00:01|             1.8|
[03/22 16:08:16   7720s] ###   Cell Pin Access               |        00:00:07|        00:00:01|             4.9|
[03/22 16:08:16   7720s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/22 16:08:16   7720s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.1|
[03/22 16:08:16   7720s] ###   Global Routing                |        00:00:37|        00:00:26|             1.4|
[03/22 16:08:16   7720s] ###   Track Assignment              |        00:00:15|        00:00:13|             1.1|
[03/22 16:08:16   7720s] ###   Detail Routing                |        00:08:10|        00:01:07|             7.3|
[03/22 16:08:16   7720s] ###   Antenna Fixing                |        00:00:05|        00:00:03|             1.7|
[03/22 16:08:16   7720s] ###   Post Route Via Swapping       |        00:00:41|        00:00:07|             6.3|
[03/22 16:08:16   7720s] ###   Post Route Wire Spreading     |        00:01:11|        00:00:15|             4.8|
[03/22 16:08:16   7720s] ###   Entire Command                |        00:11:43|        00:02:35|             4.5|
[03/22 16:08:16   7720s] ### --------------------------------+----------------+----------------+----------------+
[03/22 16:08:16   7720s] ### 
[03/22 16:08:16   7720s] #% End routeDesign (date=03/22 16:08:16, total cpu=0:11:43, real=0:02:35, peak res=3744.6M, current mem=3130.8M)
[03/22 16:08:16   7720s] <CMD> setExtractRCMode -engine postRoute
[03/22 16:08:16   7720s] <CMD> extractRC
[03/22 16:08:16   7720s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/22 16:08:16   7720s] Extraction called for design 'dualcore' of instances=76352 and nets=41760 using extraction engine 'postRoute' at effort level 'low' .
[03/22 16:08:16   7720s] PostRoute (effortLevel low) RC Extraction called for design dualcore.
[03/22 16:08:16   7720s] RC Extraction called in multi-corner(2) mode.
[03/22 16:08:16   7720s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 16:08:16   7720s] Process corner(s) are loaded.
[03/22 16:08:16   7720s]  Corner: Cmax
[03/22 16:08:16   7720s]  Corner: Cmin
[03/22 16:08:16   7720s] extractDetailRC Option : -outfile /tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/dualcore_9874_S0ZnHd.rcdb.d  -extended
[03/22 16:08:16   7720s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 16:08:16   7720s]       RC Corner Indexes            0       1   
[03/22 16:08:16   7720s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 16:08:16   7720s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 16:08:16   7720s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 16:08:16   7720s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 16:08:16   7720s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 16:08:16   7720s] Shrink Factor                : 1.00000
[03/22 16:08:17   7721s] LayerId::1 widthSet size::4
[03/22 16:08:17   7721s] LayerId::2 widthSet size::4
[03/22 16:08:17   7721s] LayerId::3 widthSet size::4
[03/22 16:08:17   7721s] LayerId::4 widthSet size::4
[03/22 16:08:17   7721s] LayerId::5 widthSet size::4
[03/22 16:08:17   7721s] LayerId::6 widthSet size::4
[03/22 16:08:17   7721s] LayerId::7 widthSet size::4
[03/22 16:08:17   7721s] LayerId::8 widthSet size::4
[03/22 16:08:17   7721s] Initializing multi-corner capacitance tables ... 
[03/22 16:08:17   7721s] Initializing multi-corner resistance tables ...
[03/22 16:08:18   7721s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.253948 ; uaWl: 0.991388 ; uaWlH: 0.296679 ; aWlH: 0.007508 ; Pmax: 0.840300 ; wcR: 0.636400 ; newSi: 0.089400 ; pMod: 81 ; 
[03/22 16:08:18   7722s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4048.2M)
[03/22 16:08:18   7722s] Creating parasitic data file '/tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/dualcore_9874_S0ZnHd.rcdb.d' for storing RC.
[03/22 16:08:19   7722s] Extracted 10.0005% (CPU Time= 0:00:01.6  MEM= 4109.1M)
[03/22 16:08:19   7723s] Extracted 20.0005% (CPU Time= 0:00:01.9  MEM= 4109.1M)
[03/22 16:08:19   7723s] Extracted 30.0005% (CPU Time= 0:00:02.2  MEM= 4109.1M)
[03/22 16:08:20   7723s] Extracted 40.0005% (CPU Time= 0:00:02.4  MEM= 4109.1M)
[03/22 16:08:20   7724s] Extracted 50.0005% (CPU Time= 0:00:02.9  MEM= 4109.1M)
[03/22 16:08:21   7724s] Extracted 60.0005% (CPU Time= 0:00:03.5  MEM= 4113.1M)
[03/22 16:08:22   7725s] Extracted 70.0005% (CPU Time= 0:00:04.5  MEM= 4113.1M)
[03/22 16:08:23   7726s] Extracted 80.0005% (CPU Time= 0:00:05.5  MEM= 4113.1M)
[03/22 16:08:23   7727s] Extracted 90.0005% (CPU Time= 0:00:05.9  MEM= 4113.1M)
[03/22 16:08:24   7728s] Extracted 100% (CPU Time= 0:00:07.1  MEM= 4113.1M)
[03/22 16:08:24   7728s] Number of Extracted Resistors     : 683341
[03/22 16:08:24   7728s] Number of Extracted Ground Cap.   : 679600
[03/22 16:08:24   7728s] Number of Extracted Coupling Cap. : 1083552
[03/22 16:08:24   7728s] Opening parasitic data file '/tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/dualcore_9874_S0ZnHd.rcdb.d' for reading (mem: 4089.047M)
[03/22 16:08:24   7728s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 16:08:24   7728s]  Corner: Cmax
[03/22 16:08:24   7728s]  Corner: Cmin
[03/22 16:08:25   7728s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4089.0M)
[03/22 16:08:25   7728s] Creating parasitic data file '/tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/dualcore_9874_S0ZnHd.rcdb_Filter.rcdb.d' for storing RC.
[03/22 16:08:25   7729s] Closing parasitic data file '/tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/dualcore_9874_S0ZnHd.rcdb.d': 41622 access done (mem: 4089.047M)
[03/22 16:08:25   7729s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4089.047M)
[03/22 16:08:25   7729s] Opening parasitic data file '/tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/dualcore_9874_S0ZnHd.rcdb.d' for reading (mem: 4089.047M)
[03/22 16:08:25   7729s] processing rcdb (/tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/dualcore_9874_S0ZnHd.rcdb.d) for hinst (top) of cell (dualcore);
[03/22 16:08:26   7730s] Closing parasitic data file '/tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/dualcore_9874_S0ZnHd.rcdb.d': 0 access done (mem: 4089.047M)
[03/22 16:08:26   7730s] Lumped Parasitic Loading Completed (total cpu=0:00:01.2, real=0:00:01.0, current mem=4089.047M)
[03/22 16:08:26   7730s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.4  Real Time: 0:00:10.0  MEM: 4089.047M)
[03/22 16:08:26   7730s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/22 16:08:26   7730s] <CMD> optDesign -postRoute -setup -hold
[03/22 16:08:26   7730s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3132.6M, totSessionCpu=2:08:51 **
[03/22 16:08:26   7730s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 16:08:26   7730s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 16:08:27   7732s] Creating Cell Server ...(0, 0, 0, 0)
[03/22 16:08:27   7732s] Summary for sequential cells identification: 
[03/22 16:08:27   7732s]   Identified SBFF number: 199
[03/22 16:08:27   7732s]   Identified MBFF number: 0
[03/22 16:08:27   7732s]   Identified SB Latch number: 0
[03/22 16:08:27   7732s]   Identified MB Latch number: 0
[03/22 16:08:27   7732s]   Not identified SBFF number: 0
[03/22 16:08:27   7732s]   Not identified MBFF number: 0
[03/22 16:08:27   7732s]   Not identified SB Latch number: 0
[03/22 16:08:27   7732s]   Not identified MB Latch number: 0
[03/22 16:08:27   7732s]   Number of sequential cells which are not FFs: 104
[03/22 16:08:27   7732s]  Visiting view : WC_VIEW
[03/22 16:08:27   7732s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/22 16:08:27   7732s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/22 16:08:27   7732s]  Visiting view : BC_VIEW
[03/22 16:08:27   7732s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/22 16:08:27   7732s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/22 16:08:27   7732s]  Setting StdDelay to 14.50
[03/22 16:08:27   7732s] Creating Cell Server, finished. 
[03/22 16:08:27   7732s] 
[03/22 16:08:27   7732s] Need call spDPlaceInit before registerPrioInstLoc.
[03/22 16:08:27   7732s] Switching SI Aware to true by default in postroute mode   
[03/22 16:08:27   7732s] GigaOpt running with 8 threads.
[03/22 16:08:27   7732s] Info: 8 threads available for lower-level modules during optimization.
[03/22 16:08:27   7732s] OPERPROF: Starting DPlace-Init at level 1, MEM:4064.6M
[03/22 16:08:27   7732s] z: 2, totalTracks: 1
[03/22 16:08:27   7732s] z: 4, totalTracks: 1
[03/22 16:08:27   7732s] z: 6, totalTracks: 1
[03/22 16:08:27   7732s] z: 8, totalTracks: 1
[03/22 16:08:27   7732s] #spOpts: N=65 
[03/22 16:08:27   7732s] All LLGs are deleted
[03/22 16:08:27   7732s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4064.6M
[03/22 16:08:27   7732s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:4064.6M
[03/22 16:08:27   7732s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4064.6M
[03/22 16:08:27   7732s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4064.6M
[03/22 16:08:27   7732s] Core basic site is core
[03/22 16:08:27   7732s] SiteArray: non-trimmed site array dimensions = 313 x 2823
[03/22 16:08:27   7732s] SiteArray: use 3,846,144 bytes
[03/22 16:08:27   7732s] SiteArray: current memory after site array memory allocation 4068.3M
[03/22 16:08:27   7732s] SiteArray: FP blocked sites are writable
[03/22 16:08:27   7732s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 16:08:27   7732s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:4068.2M
[03/22 16:08:28   7732s] Process 19822 wires and vias for routing blockage analysis
[03/22 16:08:28   7732s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.160, REAL:0.027, MEM:4068.2M
[03/22 16:08:28   7732s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.300, REAL:0.137, MEM:4068.2M
[03/22 16:08:28   7732s] OPERPROF:     Starting CMU at level 3, MEM:4068.2M
[03/22 16:08:28   7732s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.011, MEM:4068.2M
[03/22 16:08:28   7732s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.330, REAL:0.171, MEM:4068.2M
[03/22 16:08:28   7732s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=4068.2MB).
[03/22 16:08:28   7732s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.460, REAL:0.305, MEM:4068.2M
[03/22 16:08:28   7732s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/22 16:08:28   7732s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/22 16:08:28   7732s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/22 16:08:28   7732s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/22 16:08:28   7732s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/22 16:08:28   7732s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/22 16:08:28   7732s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/22 16:08:28   7732s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/22 16:08:28   7732s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/22 16:08:28   7732s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/22 16:08:28   7732s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/22 16:08:28   7732s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/22 16:08:28   7732s] 	Cell FILL1_LL, site bcore.
[03/22 16:08:28   7732s] 	Cell FILL_NW_HH, site bcore.
[03/22 16:08:28   7732s] 	Cell FILL_NW_LL, site bcore.
[03/22 16:08:28   7732s] 	Cell LVLLHCD1, site bcore.
[03/22 16:08:28   7732s] 	Cell LVLLHCD2, site bcore.
[03/22 16:08:28   7732s] 	Cell LVLLHCD4, site bcore.
[03/22 16:08:28   7732s] 	Cell LVLLHCD8, site bcore.
[03/22 16:08:28   7732s] 	Cell LVLLHD1, site bcore.
[03/22 16:08:28   7732s] 	Cell LVLLHD2, site bcore.
[03/22 16:08:28   7732s] 	Cell LVLLHD4, site bcore.
[03/22 16:08:28   7732s] 	Cell LVLLHD8, site bcore.
[03/22 16:08:28   7732s] .
[03/22 16:08:28   7732s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4068.2M
[03/22 16:08:28   7732s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.053, MEM:4068.3M
[03/22 16:08:28   7733s] LayerId::1 widthSet size::4
[03/22 16:08:28   7733s] LayerId::2 widthSet size::4
[03/22 16:08:28   7733s] LayerId::3 widthSet size::4
[03/22 16:08:28   7733s] LayerId::4 widthSet size::4
[03/22 16:08:28   7733s] LayerId::5 widthSet size::4
[03/22 16:08:28   7733s] LayerId::6 widthSet size::4
[03/22 16:08:28   7733s] LayerId::7 widthSet size::4
[03/22 16:08:28   7733s] LayerId::8 widthSet size::4
[03/22 16:08:28   7733s] Initializing multi-corner capacitance tables ... 
[03/22 16:08:28   7733s] Initializing multi-corner resistance tables ...
[03/22 16:08:28   7733s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.253948 ; uaWl: 0.991388 ; uaWlH: 0.296679 ; aWlH: 0.007508 ; Pmax: 0.840300 ; wcR: 0.636400 ; newSi: 0.089400 ; pMod: 81 ; 
[03/22 16:08:28   7733s] 
[03/22 16:08:28   7733s] Creating Lib Analyzer ...
[03/22 16:08:28   7733s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/22 16:08:28   7733s] Type 'man IMPOPT-7077' for more detail.
[03/22 16:08:28   7733s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/22 16:08:28   7733s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/22 16:08:28   7733s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/22 16:08:28   7733s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/22 16:08:28   7733s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/22 16:08:28   7733s] 
[03/22 16:08:29   7734s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:08:55 mem=4074.3M
[03/22 16:08:29   7734s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:08:55 mem=4074.3M
[03/22 16:08:29   7734s] Creating Lib Analyzer, finished. 
[03/22 16:08:30   7735s] Effort level <high> specified for reg2reg path_group
[03/22 16:08:30   7735s] Effort level <high> specified for reg2cgate path_group
[03/22 16:08:31   7736s] AAE DB initialization (MEM=4093.34 CPU=0:00:00.3 REAL=0:00:01.0) 
[03/22 16:08:31   7736s] Starting SI iteration 1 using Infinite Timing Windows
[03/22 16:08:31   7737s] #################################################################################
[03/22 16:08:31   7737s] # Design Stage: PostRoute
[03/22 16:08:31   7737s] # Design Name: dualcore
[03/22 16:08:31   7737s] # Design Mode: 65nm
[03/22 16:08:31   7737s] # Analysis Mode: MMMC OCV 
[03/22 16:08:31   7737s] # Parasitics Mode: SPEF/RCDB
[03/22 16:08:31   7737s] # Signoff Settings: SI On 
[03/22 16:08:31   7737s] #################################################################################
[03/22 16:08:32   7738s] Topological Sorting (REAL = 0:00:00.0, MEM = 4167.7M, InitMEM = 4161.6M)
[03/22 16:08:32   7739s] *** CDM Built up (cpu=0:00:02.3  real=0:00:01.0  mem= 4167.7M) ***
[03/22 16:08:33   7741s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4135.7M)
[03/22 16:08:33   7741s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 16:08:33   7741s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4167.7M)
[03/22 16:08:33   7741s] Starting SI iteration 2
[03/22 16:08:33   7742s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4161.7M) ***
[03/22 16:08:33   7743s]              0V	    VSS
[03/22 16:08:33   7743s]            0.9V	    VDD
[03/22 16:08:36   7746s] Processing average sequential pin duty cycle 
[03/22 16:08:37   7746s] Processing average sequential pin duty cycle 
[03/22 16:08:37   7746s] Initializing cpe interface
[03/22 16:08:37   7747s] Info: Begin MT loop @coeiCellPowerCachingJob with 8 threads.
[03/22 16:08:37   7748s] Info: End MT loop @coeiCellPowerCachingJob.
[03/22 16:08:37   7748s] Processing average sequential pin duty cycle 
[03/22 16:08:37   7748s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 8 threads.
[03/22 16:08:38   7752s] Info: End MT loop @coeiCellPinPowerCachingJob.
[03/22 16:08:38   7752s] **optDesign ... cpu = 0:00:21, real = 0:00:12, mem = 3454.6M, totSessionCpu=2:09:12 **
[03/22 16:08:38   7752s] Existing Dirty Nets : 0
[03/22 16:08:38   7752s] New Signature Flow (optDesignCheckOptions) ....
[03/22 16:08:38   7752s] #Taking db snapshot
[03/22 16:08:38   7752s] #Taking db snapshot ... done
[03/22 16:08:38   7752s] OPERPROF: Starting checkPlace at level 1, MEM:4378.7M
[03/22 16:08:38   7752s] z: 2, totalTracks: 1
[03/22 16:08:38   7752s] z: 4, totalTracks: 1
[03/22 16:08:38   7752s] z: 6, totalTracks: 1
[03/22 16:08:38   7752s] z: 8, totalTracks: 1
[03/22 16:08:38   7752s] #spOpts: N=65 
[03/22 16:08:38   7752s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4378.7M
[03/22 16:08:38   7752s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:4378.7M
[03/22 16:08:38   7752s] Begin checking placement ... (start mem=4378.7M, init mem=4378.7M)
[03/22 16:08:38   7752s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:4378.7M
[03/22 16:08:38   7752s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.004, MEM:4378.7M
[03/22 16:08:38   7752s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:4378.7M
[03/22 16:08:39   7752s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.320, REAL:0.320, MEM:4378.7M
[03/22 16:08:39   7752s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4378.7M
[03/22 16:08:39   7752s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.040, REAL:0.033, MEM:4378.7M
[03/22 16:08:39   7752s] *info: Placed = 76352          (Fixed = 122)
[03/22 16:08:39   7752s] *info: Unplaced = 0           
[03/22 16:08:39   7752s] Placement Density:97.75%(310923/318096)
[03/22 16:08:39   7752s] Placement Density (including fixed std cells):97.75%(310923/318096)
[03/22 16:08:39   7752s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4378.7M
[03/22 16:08:39   7752s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.030, REAL:0.035, MEM:4375.1M
[03/22 16:08:39   7752s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=4375.1M)
[03/22 16:08:39   7752s] OPERPROF: Finished checkPlace at level 1, CPU:0.650, REAL:0.651, MEM:4375.1M
[03/22 16:08:39   7753s]  Initial DC engine is -> aae
[03/22 16:08:39   7753s]  
[03/22 16:08:39   7753s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 16:08:39   7753s]  
[03/22 16:08:39   7753s]  
[03/22 16:08:39   7753s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 16:08:39   7753s]  
[03/22 16:08:39   7753s] Reset EOS DB
[03/22 16:08:39   7753s] Ignoring AAE DB Resetting ...
[03/22 16:08:39   7753s]  Set Options for AAE Based Opt flow 
[03/22 16:08:39   7753s] *** optDesign -postRoute ***
[03/22 16:08:39   7753s] DRC Margin: user margin 0.0; extra margin 0
[03/22 16:08:39   7753s] Setup Target Slack: user slack 0
[03/22 16:08:39   7753s] Hold Target Slack: user slack 0
[03/22 16:08:39   7753s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 16:08:39   7753s] All LLGs are deleted
[03/22 16:08:39   7753s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4375.1M
[03/22 16:08:39   7753s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:4375.1M
[03/22 16:08:39   7753s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4375.1M
[03/22 16:08:39   7753s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4375.1M
[03/22 16:08:39   7753s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:4378.7M
[03/22 16:08:39   7753s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.140, REAL:0.023, MEM:4378.7M
[03/22 16:08:39   7753s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.270, REAL:0.127, MEM:4378.7M
[03/22 16:08:39   7753s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.290, REAL:0.151, MEM:4378.7M
[03/22 16:08:39   7753s] Include MVT Delays for Hold Opt
[03/22 16:08:39   7753s] Deleting Cell Server ...
[03/22 16:08:39   7753s] Deleting Lib Analyzer.
[03/22 16:08:39   7753s] ** INFO : this run is activating 'postRoute' automaton
[03/22 16:08:39   7753s] 
[03/22 16:08:39   7753s] Power view               = WC_VIEW
[03/22 16:08:39   7753s] Number of VT partitions  = 2
[03/22 16:08:39   7753s] Standard cells in design = 811
[03/22 16:08:39   7753s] Instances in design      = 39794
[03/22 16:08:39   7753s] 
[03/22 16:08:39   7753s] Instance distribution across the VT partitions:
[03/22 16:08:39   7753s] 
[03/22 16:08:39   7753s]  LVT : inst = 11186 (28.1%), cells = 335 (41.31%)
[03/22 16:08:39   7753s]    Lib tcbn65gpluswc        : inst = 11186 (28.1%)
[03/22 16:08:39   7753s] 
[03/22 16:08:39   7753s]  HVT : inst = 28608 (71.9%), cells = 461 (56.84%)
[03/22 16:08:39   7753s]    Lib tcbn65gpluswc        : inst = 28608 (71.9%)
[03/22 16:08:39   7753s] 
[03/22 16:08:39   7753s] Reporting took 0 sec
[03/22 16:08:39   7753s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/22 16:08:39   7753s] Extraction called for design 'dualcore' of instances=76352 and nets=41760 using extraction engine 'postRoute' at effort level 'low' .
[03/22 16:08:39   7753s] PostRoute (effortLevel low) RC Extraction called for design dualcore.
[03/22 16:08:39   7753s] RC Extraction called in multi-corner(2) mode.
[03/22 16:08:39   7753s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 16:08:39   7753s] Process corner(s) are loaded.
[03/22 16:08:39   7753s]  Corner: Cmax
[03/22 16:08:39   7753s]  Corner: Cmin
[03/22 16:08:39   7753s] extractDetailRC Option : -outfile /tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/dualcore_9874_S0ZnHd.rcdb.d -maxResLength 200  -extended
[03/22 16:08:39   7753s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 16:08:39   7753s]       RC Corner Indexes            0       1   
[03/22 16:08:39   7753s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 16:08:39   7753s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 16:08:39   7753s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 16:08:39   7753s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 16:08:39   7753s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 16:08:39   7753s] Shrink Factor                : 1.00000
[03/22 16:08:40   7754s] LayerId::1 widthSet size::4
[03/22 16:08:40   7754s] LayerId::2 widthSet size::4
[03/22 16:08:40   7754s] LayerId::3 widthSet size::4
[03/22 16:08:40   7754s] LayerId::4 widthSet size::4
[03/22 16:08:40   7754s] LayerId::5 widthSet size::4
[03/22 16:08:40   7754s] LayerId::6 widthSet size::4
[03/22 16:08:40   7754s] LayerId::7 widthSet size::4
[03/22 16:08:40   7754s] LayerId::8 widthSet size::4
[03/22 16:08:40   7754s] Initializing multi-corner capacitance tables ... 
[03/22 16:08:40   7754s] Initializing multi-corner resistance tables ...
[03/22 16:08:41   7754s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.253948 ; uaWl: 0.991388 ; uaWlH: 0.296679 ; aWlH: 0.007508 ; Pmax: 0.840300 ; wcR: 0.636400 ; newSi: 0.089400 ; pMod: 81 ; 
[03/22 16:08:41   7755s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4369.7M)
[03/22 16:08:41   7755s] Creating parasitic data file '/tmp/innovus_temp_9874_ieng6-ece-03.ucsd.edu_agnaneswaran_PuKqxU/dualcore_9874_S0ZnHd.rcdb.d' for storing RC.
[03/22 16:08:42   7756s] Extracted 10.0005% (CPU Time= 0:00:01.6  MEM= 4438.6M)
[03/22 16:08:42   7756s] Extracted 20.0005% (CPU Time= 0:00:02.0  MEM= 4438.6M)
[03/22 16:08:42   7756s] Extracted 30.0005% (CPU Time= 0:00:02.2  MEM= 4438.6M)
[03/22 16:08:43   7757s] Extracted 40.0005% (CPU Time= 0:00:02.5  MEM= 4438.6M)
[03/22 16:08:43   7757s] Extracted 50.0005% (CPU Time= 0:00:02.9  MEM= 4438.6M)
[03/22 16:08:44   7758s] Extracted 60.0005% (CPU Time= 0:00:03.5  MEM= 4442.6M)
[03/22 16:08:45   7759s] Extracted 70.0005% (CPU Time= 0:00:04.6  MEM= 4442.6M)
[03/22 16:08:46   7760s] Extracted 80.0005% (CPU Time= 0:00:05.6  MEM= 4442.6M)
[03/22 16:08:46   7760s] **INFO (INTERRUPT): The current command will stop at next legal exit point.
[03/22 16:08:46   7760s] **INFO (INTERRUPT): The current script will stop before next command.
[03/22 16:08:46   7760s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/22 16:08:46   7760s] Extracted 90.0005% (CPU Time= 0:00:06.0  MEM= 4442.6M)
[03/22 16:08:46   7760s] Innovus terminated by user interrupt.
[03/22 16:08:46   7760s] 
[03/22 16:08:46   7760s] *** Memory Usage v#1 (Current mem = 4431.645M, initial mem = 283.785M) ***
[03/22 16:08:46   7760s] 
[03/22 16:08:46   7760s] *** Summary of all messages that are not suppressed in this session:
[03/22 16:08:46   7760s] Severity  ID               Count  Summary                                  
[03/22 16:08:46   7760s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/22 16:08:46   7760s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/22 16:08:46   7760s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/22 16:08:46   7760s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/22 16:08:46   7760s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/22 16:08:46   7760s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/22 16:08:46   7760s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/22 16:08:46   7760s] WARNING   IMPEXT-3442         12  The version of the capacitance table fil...
[03/22 16:08:46   7760s] WARNING   IMPEXT-3518          2  The lower process node is set (using com...
[03/22 16:08:46   7760s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/22 16:08:46   7760s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/22 16:08:46   7760s] WARNING   IMPPP-4063           1  Multi-CPU is set to %d in addStripe auto...
[03/22 16:08:46   7760s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[03/22 16:08:46   7760s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[03/22 16:08:46   7760s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/22 16:08:46   7760s] WARNING   IMPOPT-3564          4  The following cells are set dont_use tem...
[03/22 16:08:46   7760s] WARNING   IMPCCOPT-2332      235  The property %s is deprecated. It still ...
[03/22 16:08:46   7760s] WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
[03/22 16:08:46   7760s] WARNING   IMPCCOPT-2231        2  CCOpt data structures have been affected...
[03/22 16:08:46   7760s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/22 16:08:46   7760s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/22 16:08:46   7760s] WARNING   IMPTCM-125           1  Option "%s" for command %s is obsolete a...
[03/22 16:08:46   7760s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/22 16:08:46   7760s] *** Message Summary: 1916 warning(s), 0 error(s)
[03/22 16:08:46   7760s] 
[03/22 16:08:46   7760s] --- Ending "Innovus" (totcpu=2:09:21, real=0:40:54, mem=4431.6M) ---
