
QEI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f370  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000820  0800f550  0800f550  00010550  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd70  0800fd70  00011b54  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fd70  0800fd70  00010d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd78  0800fd78  00011b54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd78  0800fd78  00010d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fd7c  0800fd7c  00010d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000b54  20000000  0800fd80  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009c8  20000b58  080108d4  00011b58  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001520  080108d4  00012520  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011b54  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c729  00000000  00000000  00011b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a2a  00000000  00000000  0002e2ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001668  00000000  00000000  00031cd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000112c  00000000  00000000  00033340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b28a  00000000  00000000  0003446c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001eeaf  00000000  00000000  0005f6f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112685  00000000  00000000  0007e5a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00190c2a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000753c  00000000  00000000  00190c70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001981ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000b58 	.word	0x20000b58
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f538 	.word	0x0800f538

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000b5c 	.word	0x20000b5c
 800021c:	0800f538 	.word	0x0800f538

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_frsub>:
 8000cd8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cdc:	e002      	b.n	8000ce4 <__addsf3>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_fsub>:
 8000ce0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ce4 <__addsf3>:
 8000ce4:	0042      	lsls	r2, r0, #1
 8000ce6:	bf1f      	itttt	ne
 8000ce8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cec:	ea92 0f03 	teqne	r2, r3
 8000cf0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cf4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf8:	d06a      	beq.n	8000dd0 <__addsf3+0xec>
 8000cfa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cfe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000d02:	bfc1      	itttt	gt
 8000d04:	18d2      	addgt	r2, r2, r3
 8000d06:	4041      	eorgt	r1, r0
 8000d08:	4048      	eorgt	r0, r1
 8000d0a:	4041      	eorgt	r1, r0
 8000d0c:	bfb8      	it	lt
 8000d0e:	425b      	neglt	r3, r3
 8000d10:	2b19      	cmp	r3, #25
 8000d12:	bf88      	it	hi
 8000d14:	4770      	bxhi	lr
 8000d16:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d1a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d1e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d22:	bf18      	it	ne
 8000d24:	4240      	negne	r0, r0
 8000d26:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d2a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d2e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d32:	bf18      	it	ne
 8000d34:	4249      	negne	r1, r1
 8000d36:	ea92 0f03 	teq	r2, r3
 8000d3a:	d03f      	beq.n	8000dbc <__addsf3+0xd8>
 8000d3c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d40:	fa41 fc03 	asr.w	ip, r1, r3
 8000d44:	eb10 000c 	adds.w	r0, r0, ip
 8000d48:	f1c3 0320 	rsb	r3, r3, #32
 8000d4c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d50:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d54:	d502      	bpl.n	8000d5c <__addsf3+0x78>
 8000d56:	4249      	negs	r1, r1
 8000d58:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d5c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d60:	d313      	bcc.n	8000d8a <__addsf3+0xa6>
 8000d62:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d66:	d306      	bcc.n	8000d76 <__addsf3+0x92>
 8000d68:	0840      	lsrs	r0, r0, #1
 8000d6a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d6e:	f102 0201 	add.w	r2, r2, #1
 8000d72:	2afe      	cmp	r2, #254	@ 0xfe
 8000d74:	d251      	bcs.n	8000e1a <__addsf3+0x136>
 8000d76:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d7e:	bf08      	it	eq
 8000d80:	f020 0001 	biceq.w	r0, r0, #1
 8000d84:	ea40 0003 	orr.w	r0, r0, r3
 8000d88:	4770      	bx	lr
 8000d8a:	0049      	lsls	r1, r1, #1
 8000d8c:	eb40 0000 	adc.w	r0, r0, r0
 8000d90:	3a01      	subs	r2, #1
 8000d92:	bf28      	it	cs
 8000d94:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d98:	d2ed      	bcs.n	8000d76 <__addsf3+0x92>
 8000d9a:	fab0 fc80 	clz	ip, r0
 8000d9e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000da2:	ebb2 020c 	subs.w	r2, r2, ip
 8000da6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000daa:	bfaa      	itet	ge
 8000dac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000db0:	4252      	neglt	r2, r2
 8000db2:	4318      	orrge	r0, r3
 8000db4:	bfbc      	itt	lt
 8000db6:	40d0      	lsrlt	r0, r2
 8000db8:	4318      	orrlt	r0, r3
 8000dba:	4770      	bx	lr
 8000dbc:	f092 0f00 	teq	r2, #0
 8000dc0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dc4:	bf06      	itte	eq
 8000dc6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dca:	3201      	addeq	r2, #1
 8000dcc:	3b01      	subne	r3, #1
 8000dce:	e7b5      	b.n	8000d3c <__addsf3+0x58>
 8000dd0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd8:	bf18      	it	ne
 8000dda:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dde:	d021      	beq.n	8000e24 <__addsf3+0x140>
 8000de0:	ea92 0f03 	teq	r2, r3
 8000de4:	d004      	beq.n	8000df0 <__addsf3+0x10c>
 8000de6:	f092 0f00 	teq	r2, #0
 8000dea:	bf08      	it	eq
 8000dec:	4608      	moveq	r0, r1
 8000dee:	4770      	bx	lr
 8000df0:	ea90 0f01 	teq	r0, r1
 8000df4:	bf1c      	itt	ne
 8000df6:	2000      	movne	r0, #0
 8000df8:	4770      	bxne	lr
 8000dfa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dfe:	d104      	bne.n	8000e0a <__addsf3+0x126>
 8000e00:	0040      	lsls	r0, r0, #1
 8000e02:	bf28      	it	cs
 8000e04:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e08:	4770      	bx	lr
 8000e0a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e0e:	bf3c      	itt	cc
 8000e10:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bxcc	lr
 8000e16:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e1a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e22:	4770      	bx	lr
 8000e24:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e28:	bf16      	itet	ne
 8000e2a:	4608      	movne	r0, r1
 8000e2c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e30:	4601      	movne	r1, r0
 8000e32:	0242      	lsls	r2, r0, #9
 8000e34:	bf06      	itte	eq
 8000e36:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e3a:	ea90 0f01 	teqeq	r0, r1
 8000e3e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e42:	4770      	bx	lr

08000e44 <__aeabi_ui2f>:
 8000e44:	f04f 0300 	mov.w	r3, #0
 8000e48:	e004      	b.n	8000e54 <__aeabi_i2f+0x8>
 8000e4a:	bf00      	nop

08000e4c <__aeabi_i2f>:
 8000e4c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e50:	bf48      	it	mi
 8000e52:	4240      	negmi	r0, r0
 8000e54:	ea5f 0c00 	movs.w	ip, r0
 8000e58:	bf08      	it	eq
 8000e5a:	4770      	bxeq	lr
 8000e5c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e60:	4601      	mov	r1, r0
 8000e62:	f04f 0000 	mov.w	r0, #0
 8000e66:	e01c      	b.n	8000ea2 <__aeabi_l2f+0x2a>

08000e68 <__aeabi_ul2f>:
 8000e68:	ea50 0201 	orrs.w	r2, r0, r1
 8000e6c:	bf08      	it	eq
 8000e6e:	4770      	bxeq	lr
 8000e70:	f04f 0300 	mov.w	r3, #0
 8000e74:	e00a      	b.n	8000e8c <__aeabi_l2f+0x14>
 8000e76:	bf00      	nop

08000e78 <__aeabi_l2f>:
 8000e78:	ea50 0201 	orrs.w	r2, r0, r1
 8000e7c:	bf08      	it	eq
 8000e7e:	4770      	bxeq	lr
 8000e80:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e84:	d502      	bpl.n	8000e8c <__aeabi_l2f+0x14>
 8000e86:	4240      	negs	r0, r0
 8000e88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e8c:	ea5f 0c01 	movs.w	ip, r1
 8000e90:	bf02      	ittt	eq
 8000e92:	4684      	moveq	ip, r0
 8000e94:	4601      	moveq	r1, r0
 8000e96:	2000      	moveq	r0, #0
 8000e98:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e9c:	bf08      	it	eq
 8000e9e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ea2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000ea6:	fabc f28c 	clz	r2, ip
 8000eaa:	3a08      	subs	r2, #8
 8000eac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000eb0:	db10      	blt.n	8000ed4 <__aeabi_l2f+0x5c>
 8000eb2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eb6:	4463      	add	r3, ip
 8000eb8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ebc:	f1c2 0220 	rsb	r2, r2, #32
 8000ec0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ec4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec8:	eb43 0002 	adc.w	r0, r3, r2
 8000ecc:	bf08      	it	eq
 8000ece:	f020 0001 	biceq.w	r0, r0, #1
 8000ed2:	4770      	bx	lr
 8000ed4:	f102 0220 	add.w	r2, r2, #32
 8000ed8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000edc:	f1c2 0220 	rsb	r2, r2, #32
 8000ee0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ee4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ee8:	eb43 0002 	adc.w	r0, r3, r2
 8000eec:	bf08      	it	eq
 8000eee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ef2:	4770      	bx	lr

08000ef4 <__aeabi_d2lz>:
 8000ef4:	b538      	push	{r3, r4, r5, lr}
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2300      	movs	r3, #0
 8000efa:	4604      	mov	r4, r0
 8000efc:	460d      	mov	r5, r1
 8000efe:	f7ff fe15 	bl	8000b2c <__aeabi_dcmplt>
 8000f02:	b928      	cbnz	r0, 8000f10 <__aeabi_d2lz+0x1c>
 8000f04:	4620      	mov	r0, r4
 8000f06:	4629      	mov	r1, r5
 8000f08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f0c:	f000 b80a 	b.w	8000f24 <__aeabi_d2ulz>
 8000f10:	4620      	mov	r0, r4
 8000f12:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f16:	f000 f805 	bl	8000f24 <__aeabi_d2ulz>
 8000f1a:	4240      	negs	r0, r0
 8000f1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f20:	bd38      	pop	{r3, r4, r5, pc}
 8000f22:	bf00      	nop

08000f24 <__aeabi_d2ulz>:
 8000f24:	b5d0      	push	{r4, r6, r7, lr}
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <__aeabi_d2ulz+0x34>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	4606      	mov	r6, r0
 8000f2c:	460f      	mov	r7, r1
 8000f2e:	f7ff fb8b 	bl	8000648 <__aeabi_dmul>
 8000f32:	f7ff fe61 	bl	8000bf8 <__aeabi_d2uiz>
 8000f36:	4604      	mov	r4, r0
 8000f38:	f7ff fb0c 	bl	8000554 <__aeabi_ui2d>
 8000f3c:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <__aeabi_d2ulz+0x38>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f7ff fb82 	bl	8000648 <__aeabi_dmul>
 8000f44:	4602      	mov	r2, r0
 8000f46:	460b      	mov	r3, r1
 8000f48:	4630      	mov	r0, r6
 8000f4a:	4639      	mov	r1, r7
 8000f4c:	f7ff f9c4 	bl	80002d8 <__aeabi_dsub>
 8000f50:	f7ff fe52 	bl	8000bf8 <__aeabi_d2uiz>
 8000f54:	4621      	mov	r1, r4
 8000f56:	bdd0      	pop	{r4, r6, r7, pc}
 8000f58:	3df00000 	.word	0x3df00000
 8000f5c:	41f00000 	.word	0x41f00000

08000f60 <Encoder_Init>:
static uint64_t last_time_us = 0;
static int a = 0;

extern uint64_t micros(void);

void Encoder_Init(ENCODER *enc, TIM_HandleTypeDef *htim, uint32_t ppr) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
	enc->htim = htim;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	68ba      	ldr	r2, [r7, #8]
 8000f70:	601a      	str	r2, [r3, #0]
	// Reset hardware counter
//	__HAL_TIM_SET_COUNTER(enc->htim, 0);
	// Start QEI interface
	HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 8000f72:	213c      	movs	r1, #60	@ 0x3c
 8000f74:	68b8      	ldr	r0, [r7, #8]
 8000f76:	f007 f9a1 	bl	80082bc <HAL_TIM_Encoder_Start>

	// Initialize software state
	enc->count[NOW] = 0;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	605a      	str	r2, [r3, #4]
	enc->count[PREV] = 0;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2200      	movs	r2, #0
 8000f84:	609a      	str	r2, [r3, #8]
	enc->rad = 0.0f;
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	f04f 0200 	mov.w	r2, #0
 8000f8c:	60da      	str	r2, [r3, #12]
	enc->velocity = 0.0f;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	f04f 0200 	mov.w	r2, #0
 8000f94:	611a      	str	r2, [r3, #16]
	enc->position_per_round = 0;
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	f04f 0200 	mov.w	r2, #0
 8000f9c:	615a      	str	r2, [r3, #20]
	enc->degree=0;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	f04f 0200 	mov.w	r2, #0
 8000fa4:	619a      	str	r2, [r3, #24]
	a = 1;
 8000fa6:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <Encoder_Init+0x68>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	601a      	str	r2, [r3, #0]
	last_time_us = micros();
 8000fac:	f002 fda6 	bl	8003afc <micros>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	4905      	ldr	r1, [pc, #20]	@ (8000fcc <Encoder_Init+0x6c>)
 8000fb6:	e9c1 2300 	strd	r2, r3, [r1]

	enc->ppr = ppr;
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	61da      	str	r2, [r3, #28]
}
 8000fc0:	bf00      	nop
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	20000b80 	.word	0x20000b80
 8000fcc:	20000b78 	.word	0x20000b78

08000fd0 <Encoder_Compute>:
//	enc->position_per_round = enc->count[NOW]/8192.0;
	return enc->count[NOW];

}

void Encoder_Compute(ENCODER *enc) {
 8000fd0:	b5b0      	push	{r4, r5, r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
//collect data

	enc->count[NOW] = __HAL_TIM_GET_COUNTER(enc->htim);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	605a      	str	r2, [r3, #4]

	int32_t diff_count = enc->count[NOW] - enc->count[PREV];
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	685a      	ldr	r2, [r3, #4]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	60fb      	str	r3, [r7, #12]

	enc->position_per_round = enc->count[NOW] % enc->ppr;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	69d2      	ldr	r2, [r2, #28]
 8000ff8:	fbb3 f1f2 	udiv	r1, r3, r2
 8000ffc:	fb01 f202 	mul.w	r2, r1, r2
 8001000:	1a9b      	subs	r3, r3, r2
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	edc3 7a05 	vstr	s15, [r3, #20]


	// Handle wrap-around
	if (diff_count > (4294967295 / 2))
		diff_count -= 4294967295;
	if (diff_count < -(4294967295 / 2))
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001016:	d102      	bne.n	800101e <Encoder_Compute+0x4e>
		diff_count += 4294967295;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	3b01      	subs	r3, #1
 800101c:	60fb      	str	r3, [r7, #12]
//		diff_count = -((enc->count[PREV]-0)+(4294967295-enc->count[NOW]));
//	if (diff_count < -(4294967295 / 2))
//		diff_count = (enc->count[NOW]-0)+(4294967295-enc->count[PREV]);

	// Compute angle [rad] and angular velocity [rad/s]
	enc->rad += (diff_count * 2.0f * M_PI) / 8192.0f;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	68db      	ldr	r3, [r3, #12]
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff fab8 	bl	8000598 <__aeabi_f2d>
 8001028:	4604      	mov	r4, r0
 800102a:	460d      	mov	r5, r1
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	ee07 3a90 	vmov	s15, r3
 8001032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001036:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800103a:	ee17 0a90 	vmov	r0, s15
 800103e:	f7ff faab 	bl	8000598 <__aeabi_f2d>
 8001042:	a339      	add	r3, pc, #228	@ (adr r3, 8001128 <Encoder_Compute+0x158>)
 8001044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001048:	f7ff fafe 	bl	8000648 <__aeabi_dmul>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4610      	mov	r0, r2
 8001052:	4619      	mov	r1, r3
 8001054:	f04f 0200 	mov.w	r2, #0
 8001058:	4b35      	ldr	r3, [pc, #212]	@ (8001130 <Encoder_Compute+0x160>)
 800105a:	f7ff fc1f 	bl	800089c <__aeabi_ddiv>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	4620      	mov	r0, r4
 8001064:	4629      	mov	r1, r5
 8001066:	f7ff f939 	bl	80002dc <__adddf3>
 800106a:	4602      	mov	r2, r0
 800106c:	460b      	mov	r3, r1
 800106e:	4610      	mov	r0, r2
 8001070:	4619      	mov	r1, r3
 8001072:	f7ff fde1 	bl	8000c38 <__aeabi_d2f>
 8001076:	4602      	mov	r2, r0
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	60da      	str	r2, [r3, #12]
	enc->velocity = (diff_count * 1000 * 2.0f * M_PI) / (float)enc->ppr;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001082:	fb02 f303 	mul.w	r3, r2, r3
 8001086:	ee07 3a90 	vmov	s15, r3
 800108a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800108e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001092:	ee17 0a90 	vmov	r0, s15
 8001096:	f7ff fa7f 	bl	8000598 <__aeabi_f2d>
 800109a:	a323      	add	r3, pc, #140	@ (adr r3, 8001128 <Encoder_Compute+0x158>)
 800109c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a0:	f7ff fad2 	bl	8000648 <__aeabi_dmul>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4614      	mov	r4, r2
 80010aa:	461d      	mov	r5, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	69db      	ldr	r3, [r3, #28]
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010b8:	ee17 0a90 	vmov	r0, s15
 80010bc:	f7ff fa6c 	bl	8000598 <__aeabi_f2d>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	4620      	mov	r0, r4
 80010c6:	4629      	mov	r1, r5
 80010c8:	f7ff fbe8 	bl	800089c <__aeabi_ddiv>
 80010cc:	4602      	mov	r2, r0
 80010ce:	460b      	mov	r3, r1
 80010d0:	4610      	mov	r0, r2
 80010d2:	4619      	mov	r1, r3
 80010d4:	f7ff fdb0 	bl	8000c38 <__aeabi_d2f>
 80010d8:	4602      	mov	r2, r0
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	611a      	str	r2, [r3, #16]
	enc->degree =enc->rad/ M_PI*180.0;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	68db      	ldr	r3, [r3, #12]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fa58 	bl	8000598 <__aeabi_f2d>
 80010e8:	a30f      	add	r3, pc, #60	@ (adr r3, 8001128 <Encoder_Compute+0x158>)
 80010ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ee:	f7ff fbd5 	bl	800089c <__aeabi_ddiv>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	4610      	mov	r0, r2
 80010f8:	4619      	mov	r1, r3
 80010fa:	f04f 0200 	mov.w	r2, #0
 80010fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001134 <Encoder_Compute+0x164>)
 8001100:	f7ff faa2 	bl	8000648 <__aeabi_dmul>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	4610      	mov	r0, r2
 800110a:	4619      	mov	r1, r3
 800110c:	f7ff fd94 	bl	8000c38 <__aeabi_d2f>
 8001110:	4602      	mov	r2, r0
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	619a      	str	r2, [r3, #24]

	// Shift current to previous for next iteration
	enc->count[PREV] = enc->count[NOW];
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685a      	ldr	r2, [r3, #4]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	609a      	str	r2, [r3, #8]
}
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bdb0      	pop	{r4, r5, r7, pc}
 8001126:	bf00      	nop
 8001128:	54442d18 	.word	0x54442d18
 800112c:	400921fb 	.word	0x400921fb
 8001130:	40c00000 	.word	0x40c00000
 8001134:	40668000 	.word	0x40668000

08001138 <Encoder_Reset>:

void Encoder_Reset(ENCODER *enc) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
	 HAL_TIM_Encoder_Stop(enc->htim, TIM_CHANNEL_ALL);    // Stop encoder before reset
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	213c      	movs	r1, #60	@ 0x3c
 8001146:	4618      	mov	r0, r3
 8001148:	f007 f946 	bl	80083d8 <HAL_TIM_Encoder_Stop>
	__HAL_TIM_SET_COUNTER(enc->htim, 0);                  // Reset the counter to 0
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2200      	movs	r2, #0
 8001154:	625a      	str	r2, [r3, #36]	@ 0x24
	enc->count[NOW] = 0;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	605a      	str	r2, [r3, #4]
	enc->count[PREV] = 0;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
	enc->rad = 0.0f;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f04f 0200 	mov.w	r2, #0
 8001168:	60da      	str	r2, [r3, #12]
	enc->velocity = 0.0f;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f04f 0200 	mov.w	r2, #0
 8001170:	611a      	str	r2, [r3, #16]
	enc->position_per_round = 0.0f;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f04f 0200 	mov.w	r2, #0
 8001178:	615a      	str	r2, [r3, #20]
	enc->degree = 0.0f;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f04f 0200 	mov.w	r2, #0
 8001180:	619a      	str	r2, [r3, #24]
//	HAL_TIM_Encoder_Start(enc->htim, TIM_CHANNEL_ALL);

}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <MotorDriver_Init>:
#include "math.h"

int check_motor = 0;

void MotorDriver_Init(MOTOR *motor, TIM_HandleTypeDef *htim, uint16_t tim_ch1,
		uint16_t tim_ch2) {
 800118a:	b580      	push	{r7, lr}
 800118c:	b084      	sub	sp, #16
 800118e:	af00      	add	r7, sp, #0
 8001190:	60f8      	str	r0, [r7, #12]
 8001192:	60b9      	str	r1, [r7, #8]
 8001194:	4611      	mov	r1, r2
 8001196:	461a      	mov	r2, r3
 8001198:	460b      	mov	r3, r1
 800119a:	80fb      	strh	r3, [r7, #6]
 800119c:	4613      	mov	r3, r2
 800119e:	80bb      	strh	r3, [r7, #4]
	motor->htim = htim;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	68ba      	ldr	r2, [r7, #8]
 80011a4:	601a      	str	r2, [r3, #0]
	motor->tim_ch1 = tim_ch1;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	88fa      	ldrh	r2, [r7, #6]
 80011aa:	809a      	strh	r2, [r3, #4]
	motor->tim_ch2 = tim_ch2;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	88ba      	ldrh	r2, [r7, #4]
 80011b0:	80da      	strh	r2, [r3, #6]

	HAL_TIM_Base_Start(htim);
 80011b2:	68b8      	ldr	r0, [r7, #8]
 80011b4:	f006 fd80 	bl	8007cb8 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htim, tim_ch1);
 80011b8:	88fb      	ldrh	r3, [r7, #6]
 80011ba:	4619      	mov	r1, r3
 80011bc:	68b8      	ldr	r0, [r7, #8]
 80011be:	f006 fec5 	bl	8007f4c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim, tim_ch2);
 80011c2:	88bb      	ldrh	r3, [r7, #4]
 80011c4:	4619      	mov	r1, r3
 80011c6:	68b8      	ldr	r0, [r7, #8]
 80011c8:	f006 fec0 	bl	8007f4c <HAL_TIM_PWM_Start>

}
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <MotorDriver_Set>:

void MotorDriver_Set(MOTOR *motor, float speed) {
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	ed87 0a00 	vstr	s0, [r7]
	check_motor = 1;
 80011e0:	4b99      	ldr	r3, [pc, #612]	@ (8001448 <MotorDriver_Set+0x274>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	601a      	str	r2, [r3, #0]
	if (speed < 0) {
 80011e6:	edd7 7a00 	vldr	s15, [r7]
 80011ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f2:	f140 8099 	bpl.w	8001328 <MotorDriver_Set+0x154>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch1, 0);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	889b      	ldrh	r3, [r3, #4]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d105      	bne.n	800120a <MotorDriver_Set+0x36>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2200      	movs	r2, #0
 8001206:	635a      	str	r2, [r3, #52]	@ 0x34
 8001208:	e02c      	b.n	8001264 <MotorDriver_Set+0x90>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	889b      	ldrh	r3, [r3, #4]
 800120e:	2b04      	cmp	r3, #4
 8001210:	d105      	bne.n	800121e <MotorDriver_Set+0x4a>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	2300      	movs	r3, #0
 800121a:	6393      	str	r3, [r2, #56]	@ 0x38
 800121c:	e022      	b.n	8001264 <MotorDriver_Set+0x90>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	889b      	ldrh	r3, [r3, #4]
 8001222:	2b08      	cmp	r3, #8
 8001224:	d105      	bne.n	8001232 <MotorDriver_Set+0x5e>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	2300      	movs	r3, #0
 800122e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001230:	e018      	b.n	8001264 <MotorDriver_Set+0x90>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	889b      	ldrh	r3, [r3, #4]
 8001236:	2b0c      	cmp	r3, #12
 8001238:	d105      	bne.n	8001246 <MotorDriver_Set+0x72>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	2300      	movs	r3, #0
 8001242:	6413      	str	r3, [r2, #64]	@ 0x40
 8001244:	e00e      	b.n	8001264 <MotorDriver_Set+0x90>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	889b      	ldrh	r3, [r3, #4]
 800124a:	2b10      	cmp	r3, #16
 800124c:	d105      	bne.n	800125a <MotorDriver_Set+0x86>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	2300      	movs	r3, #0
 8001256:	6493      	str	r3, [r2, #72]	@ 0x48
 8001258:	e004      	b.n	8001264 <MotorDriver_Set+0x90>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	2300      	movs	r3, #0
 8001262:	64d3      	str	r3, [r2, #76]	@ 0x4c
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, -(speed));
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	88db      	ldrh	r3, [r3, #6]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d10c      	bne.n	8001286 <MotorDriver_Set+0xb2>
 800126c:	edd7 7a00 	vldr	s15, [r7]
 8001270:	eef1 7a67 	vneg.f32	s15, s15
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800127e:	ee17 2a90 	vmov	r2, s15
 8001282:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, 0);
	} else {
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch1, 0);
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, 0);
	}
}
 8001284:	e157      	b.n	8001536 <MotorDriver_Set+0x362>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, -(speed));
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	88db      	ldrh	r3, [r3, #6]
 800128a:	2b04      	cmp	r3, #4
 800128c:	d10c      	bne.n	80012a8 <MotorDriver_Set+0xd4>
 800128e:	edd7 7a00 	vldr	s15, [r7]
 8001292:	eef1 7a67 	vneg.f32	s15, s15
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012a0:	ee17 3a90 	vmov	r3, s15
 80012a4:	6393      	str	r3, [r2, #56]	@ 0x38
 80012a6:	e146      	b.n	8001536 <MotorDriver_Set+0x362>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	88db      	ldrh	r3, [r3, #6]
 80012ac:	2b08      	cmp	r3, #8
 80012ae:	d10c      	bne.n	80012ca <MotorDriver_Set+0xf6>
 80012b0:	edd7 7a00 	vldr	s15, [r7]
 80012b4:	eef1 7a67 	vneg.f32	s15, s15
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012c2:	ee17 3a90 	vmov	r3, s15
 80012c6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80012c8:	e135      	b.n	8001536 <MotorDriver_Set+0x362>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	88db      	ldrh	r3, [r3, #6]
 80012ce:	2b0c      	cmp	r3, #12
 80012d0:	d10c      	bne.n	80012ec <MotorDriver_Set+0x118>
 80012d2:	edd7 7a00 	vldr	s15, [r7]
 80012d6:	eef1 7a67 	vneg.f32	s15, s15
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012e4:	ee17 3a90 	vmov	r3, s15
 80012e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012ea:	e124      	b.n	8001536 <MotorDriver_Set+0x362>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	88db      	ldrh	r3, [r3, #6]
 80012f0:	2b10      	cmp	r3, #16
 80012f2:	d10c      	bne.n	800130e <MotorDriver_Set+0x13a>
 80012f4:	edd7 7a00 	vldr	s15, [r7]
 80012f8:	eef1 7a67 	vneg.f32	s15, s15
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001306:	ee17 3a90 	vmov	r3, s15
 800130a:	6493      	str	r3, [r2, #72]	@ 0x48
 800130c:	e113      	b.n	8001536 <MotorDriver_Set+0x362>
 800130e:	edd7 7a00 	vldr	s15, [r7]
 8001312:	eef1 7a67 	vneg.f32	s15, s15
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001320:	ee17 3a90 	vmov	r3, s15
 8001324:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001326:	e106      	b.n	8001536 <MotorDriver_Set+0x362>
	} else if (speed > 0) {
 8001328:	edd7 7a00 	vldr	s15, [r7]
 800132c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001334:	f340 8090 	ble.w	8001458 <MotorDriver_Set+0x284>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch1, speed);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	889b      	ldrh	r3, [r3, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d10a      	bne.n	8001356 <MotorDriver_Set+0x182>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	edd7 7a00 	vldr	s15, [r7]
 800134a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800134e:	ee17 2a90 	vmov	r2, s15
 8001352:	635a      	str	r2, [r3, #52]	@ 0x34
 8001354:	e045      	b.n	80013e2 <MotorDriver_Set+0x20e>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	889b      	ldrh	r3, [r3, #4]
 800135a:	2b04      	cmp	r3, #4
 800135c:	d10a      	bne.n	8001374 <MotorDriver_Set+0x1a0>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	edd7 7a00 	vldr	s15, [r7]
 8001368:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800136c:	ee17 3a90 	vmov	r3, s15
 8001370:	6393      	str	r3, [r2, #56]	@ 0x38
 8001372:	e036      	b.n	80013e2 <MotorDriver_Set+0x20e>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	889b      	ldrh	r3, [r3, #4]
 8001378:	2b08      	cmp	r3, #8
 800137a:	d10a      	bne.n	8001392 <MotorDriver_Set+0x1be>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	edd7 7a00 	vldr	s15, [r7]
 8001386:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800138a:	ee17 3a90 	vmov	r3, s15
 800138e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001390:	e027      	b.n	80013e2 <MotorDriver_Set+0x20e>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	889b      	ldrh	r3, [r3, #4]
 8001396:	2b0c      	cmp	r3, #12
 8001398:	d10a      	bne.n	80013b0 <MotorDriver_Set+0x1dc>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	edd7 7a00 	vldr	s15, [r7]
 80013a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013a8:	ee17 3a90 	vmov	r3, s15
 80013ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ae:	e018      	b.n	80013e2 <MotorDriver_Set+0x20e>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	889b      	ldrh	r3, [r3, #4]
 80013b4:	2b10      	cmp	r3, #16
 80013b6:	d10a      	bne.n	80013ce <MotorDriver_Set+0x1fa>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	edd7 7a00 	vldr	s15, [r7]
 80013c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013c6:	ee17 3a90 	vmov	r3, s15
 80013ca:	6493      	str	r3, [r2, #72]	@ 0x48
 80013cc:	e009      	b.n	80013e2 <MotorDriver_Set+0x20e>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	edd7 7a00 	vldr	s15, [r7]
 80013d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013dc:	ee17 3a90 	vmov	r3, s15
 80013e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, 0);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	88db      	ldrh	r3, [r3, #6]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d105      	bne.n	80013f6 <MotorDriver_Set+0x222>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2200      	movs	r2, #0
 80013f2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80013f4:	e09f      	b.n	8001536 <MotorDriver_Set+0x362>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, 0);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	88db      	ldrh	r3, [r3, #6]
 80013fa:	2b04      	cmp	r3, #4
 80013fc:	d105      	bne.n	800140a <MotorDriver_Set+0x236>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	2300      	movs	r3, #0
 8001406:	6393      	str	r3, [r2, #56]	@ 0x38
 8001408:	e095      	b.n	8001536 <MotorDriver_Set+0x362>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	88db      	ldrh	r3, [r3, #6]
 800140e:	2b08      	cmp	r3, #8
 8001410:	d105      	bne.n	800141e <MotorDriver_Set+0x24a>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	2300      	movs	r3, #0
 800141a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800141c:	e08b      	b.n	8001536 <MotorDriver_Set+0x362>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	88db      	ldrh	r3, [r3, #6]
 8001422:	2b0c      	cmp	r3, #12
 8001424:	d105      	bne.n	8001432 <MotorDriver_Set+0x25e>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	2300      	movs	r3, #0
 800142e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001430:	e081      	b.n	8001536 <MotorDriver_Set+0x362>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	88db      	ldrh	r3, [r3, #6]
 8001436:	2b10      	cmp	r3, #16
 8001438:	d108      	bne.n	800144c <MotorDriver_Set+0x278>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	2300      	movs	r3, #0
 8001442:	6493      	str	r3, [r2, #72]	@ 0x48
 8001444:	e077      	b.n	8001536 <MotorDriver_Set+0x362>
 8001446:	bf00      	nop
 8001448:	20000b84 	.word	0x20000b84
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	2300      	movs	r3, #0
 8001454:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001456:	e06e      	b.n	8001536 <MotorDriver_Set+0x362>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch1, 0);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	889b      	ldrh	r3, [r3, #4]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d105      	bne.n	800146c <MotorDriver_Set+0x298>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2200      	movs	r2, #0
 8001468:	635a      	str	r2, [r3, #52]	@ 0x34
 800146a:	e02c      	b.n	80014c6 <MotorDriver_Set+0x2f2>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	889b      	ldrh	r3, [r3, #4]
 8001470:	2b04      	cmp	r3, #4
 8001472:	d105      	bne.n	8001480 <MotorDriver_Set+0x2ac>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	2300      	movs	r3, #0
 800147c:	6393      	str	r3, [r2, #56]	@ 0x38
 800147e:	e022      	b.n	80014c6 <MotorDriver_Set+0x2f2>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	889b      	ldrh	r3, [r3, #4]
 8001484:	2b08      	cmp	r3, #8
 8001486:	d105      	bne.n	8001494 <MotorDriver_Set+0x2c0>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	2300      	movs	r3, #0
 8001490:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001492:	e018      	b.n	80014c6 <MotorDriver_Set+0x2f2>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	889b      	ldrh	r3, [r3, #4]
 8001498:	2b0c      	cmp	r3, #12
 800149a:	d105      	bne.n	80014a8 <MotorDriver_Set+0x2d4>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	2300      	movs	r3, #0
 80014a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a6:	e00e      	b.n	80014c6 <MotorDriver_Set+0x2f2>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	889b      	ldrh	r3, [r3, #4]
 80014ac:	2b10      	cmp	r3, #16
 80014ae:	d105      	bne.n	80014bc <MotorDriver_Set+0x2e8>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	2300      	movs	r3, #0
 80014b8:	6493      	str	r3, [r2, #72]	@ 0x48
 80014ba:	e004      	b.n	80014c6 <MotorDriver_Set+0x2f2>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	2300      	movs	r3, #0
 80014c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, 0);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	88db      	ldrh	r3, [r3, #6]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d105      	bne.n	80014da <MotorDriver_Set+0x306>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2200      	movs	r2, #0
 80014d6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80014d8:	e02d      	b.n	8001536 <MotorDriver_Set+0x362>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, 0);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	88db      	ldrh	r3, [r3, #6]
 80014de:	2b04      	cmp	r3, #4
 80014e0:	d105      	bne.n	80014ee <MotorDriver_Set+0x31a>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	2300      	movs	r3, #0
 80014ea:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80014ec:	e023      	b.n	8001536 <MotorDriver_Set+0x362>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, 0);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	88db      	ldrh	r3, [r3, #6]
 80014f2:	2b08      	cmp	r3, #8
 80014f4:	d105      	bne.n	8001502 <MotorDriver_Set+0x32e>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	2300      	movs	r3, #0
 80014fe:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001500:	e019      	b.n	8001536 <MotorDriver_Set+0x362>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, 0);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	88db      	ldrh	r3, [r3, #6]
 8001506:	2b0c      	cmp	r3, #12
 8001508:	d105      	bne.n	8001516 <MotorDriver_Set+0x342>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	2300      	movs	r3, #0
 8001512:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001514:	e00f      	b.n	8001536 <MotorDriver_Set+0x362>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, 0);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	88db      	ldrh	r3, [r3, #6]
 800151a:	2b10      	cmp	r3, #16
 800151c:	d105      	bne.n	800152a <MotorDriver_Set+0x356>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	2300      	movs	r3, #0
 8001526:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8001528:	e005      	b.n	8001536 <MotorDriver_Set+0x362>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->tim_ch2, 0);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	2300      	movs	r3, #0
 8001532:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001534:	e7ff      	b.n	8001536 <MotorDriver_Set+0x362>
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop

08001544 <init_trapezoidal>:

uint8_t is_active();

extern uint64_t micros(void);

void init_trapezoidal(Trajectory* trj, float init_pos, float final_pos){
 8001544:	b5b0      	push	{r4, r5, r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001550:	edc7 0a01 	vstr	s1, [r7, #4]
	trj->Init_pos = init_pos;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	68ba      	ldr	r2, [r7, #8]
 8001558:	619a      	str	r2, [r3, #24]
	trj->delta_pos = final_pos - trj->Init_pos;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001560:	ed97 7a01 	vldr	s14, [r7, #4]
 8001564:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	trj->dir = (float)sign(trj->delta_pos);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001574:	eeb0 0a67 	vmov.f32	s0, s15
 8001578:	f000 fb86 	bl	8001c88 <sign>
 800157c:	ee07 0a90 	vmov	s15, r0
 8001580:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	edc3 7a05 	vstr	s15, [r3, #20]
	trj->delta_pos = fabs(trj->delta_pos);
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001590:	eef0 7ae7 	vabs.f32	s15, s15
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	trj->t_b = trj->desire_av / trj->desire_ac;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	edd3 6a03 	vldr	s13, [r3, #12]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	ed93 7a04 	vldr	s14, [r3, #16]
 80015a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	edc3 7a08 	vstr	s15, [r3, #32]
	trj->b_pos = 0.5 * trj->desire_ac * trj->t_b * trj->t_b;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	691b      	ldr	r3, [r3, #16]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7fe ffef 	bl	8000598 <__aeabi_f2d>
 80015ba:	f04f 0200 	mov.w	r2, #0
 80015be:	4b50      	ldr	r3, [pc, #320]	@ (8001700 <init_trapezoidal+0x1bc>)
 80015c0:	f7ff f842 	bl	8000648 <__aeabi_dmul>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4614      	mov	r4, r2
 80015ca:	461d      	mov	r5, r3
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	6a1b      	ldr	r3, [r3, #32]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe ffe1 	bl	8000598 <__aeabi_f2d>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	4620      	mov	r0, r4
 80015dc:	4629      	mov	r1, r5
 80015de:	f7ff f833 	bl	8000648 <__aeabi_dmul>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4614      	mov	r4, r2
 80015e8:	461d      	mov	r5, r3
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	6a1b      	ldr	r3, [r3, #32]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe ffd2 	bl	8000598 <__aeabi_f2d>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4620      	mov	r0, r4
 80015fa:	4629      	mov	r1, r5
 80015fc:	f7ff f824 	bl	8000648 <__aeabi_dmul>
 8001600:	4602      	mov	r2, r0
 8001602:	460b      	mov	r3, r1
 8001604:	4610      	mov	r0, r2
 8001606:	4619      	mov	r1, r3
 8001608:	f7ff fb16 	bl	8000c38 <__aeabi_d2f>
 800160c:	4602      	mov	r2, r0
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	635a      	str	r2, [r3, #52]	@ 0x34

	if(trj->delta_pos <= 2 * trj->b_pos){
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800161e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001622:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162a:	d827      	bhi.n	800167c <init_trapezoidal+0x138>
		// Triangular profile
		trj->t_c = 0;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f04f 0200 	mov.w	r2, #0
 8001632:	625a      	str	r2, [r3, #36]	@ 0x24
		trj->t_b = sqrt(trj->delta_pos / trj->desire_ac);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001640:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001644:	ee16 0a90 	vmov	r0, s13
 8001648:	f7fe ffa6 	bl	8000598 <__aeabi_f2d>
 800164c:	4602      	mov	r2, r0
 800164e:	460b      	mov	r3, r1
 8001650:	ec43 2b10 	vmov	d0, r2, r3
 8001654:	f00d f93e 	bl	800e8d4 <sqrt>
 8001658:	ec53 2b10 	vmov	r2, r3, d0
 800165c:	4610      	mov	r0, r2
 800165e:	4619      	mov	r1, r3
 8001660:	f7ff faea 	bl	8000c38 <__aeabi_d2f>
 8001664:	4602      	mov	r2, r0
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	621a      	str	r2, [r3, #32]
		trj->t_f = 2 * trj->t_b;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001670:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 800167a:	e01e      	b.n	80016ba <init_trapezoidal+0x176>
	}
	else{
		// Trapezoidal profile
		trj->t_c = (trj->delta_pos - 2 * trj->b_pos) / trj->desire_av;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001688:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800168c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	ed93 7a03 	vldr	s14, [r3, #12]
 8001696:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		trj->t_f = 2 * trj->t_b + trj->t_c;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	edd3 7a08 	vldr	s15, [r3, #32]
 80016a6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80016b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	}
	trj->ang_pos = trj->Init_pos;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	699a      	ldr	r2, [r3, #24]
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	601a      	str	r2, [r3, #0]
	trj->ang_velo = 0;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	f04f 0200 	mov.w	r2, #0
 80016c8:	605a      	str	r2, [r3, #4]
	trj->ang_acc = 0;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
	trj->t[Current] = 0;
 80016d2:	68f9      	ldr	r1, [r7, #12]
 80016d4:	f04f 0200 	mov.w	r2, #0
 80016d8:	f04f 0300 	mov.w	r3, #0
 80016dc:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	trj->t[Previous] = 0;
 80016e0:	68f9      	ldr	r1, [r7, #12]
 80016e2:	f04f 0200 	mov.w	r2, #0
 80016e6:	f04f 0300 	mov.w	r3, #0
 80016ea:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	trj->t_s = 0;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80016f6:	bf00      	nop
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bdb0      	pop	{r4, r5, r7, pc}
 80016fe:	bf00      	nop
 8001700:	3fe00000 	.word	0x3fe00000
 8001704:	00000000 	.word	0x00000000

08001708 <generate_trapezoidal>:

void generate_trapezoidal(Trajectory* trj){
 8001708:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800170c:	b084      	sub	sp, #16
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
	if(trj->t[Previous] == 0){
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8001718:	4313      	orrs	r3, r2
 800171a:	d10d      	bne.n	8001738 <generate_trapezoidal+0x30>
		trj->t[Previous] = micros();
 800171c:	f002 f9ee 	bl	8003afc <micros>
 8001720:	4602      	mov	r2, r0
 8001722:	460b      	mov	r3, r1
 8001724:	6879      	ldr	r1, [r7, #4]
 8001726:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
		trj->t[Current] = micros();
 800172a:	f002 f9e7 	bl	8003afc <micros>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	}

	trj->t[Current] = micros();
 8001738:	f002 f9e0 	bl	8003afc <micros>
 800173c:	4602      	mov	r2, r0
 800173e:	460b      	mov	r3, r1
 8001740:	6879      	ldr	r1, [r7, #4]
 8001742:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	double dt = (float)(trj->t[Current] - trj->t[Previous]) * 1e-6;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8001752:	1a84      	subs	r4, r0, r2
 8001754:	eb61 0503 	sbc.w	r5, r1, r3
 8001758:	4620      	mov	r0, r4
 800175a:	4629      	mov	r1, r5
 800175c:	f7ff fb84 	bl	8000e68 <__aeabi_ul2f>
 8001760:	4603      	mov	r3, r0
 8001762:	4618      	mov	r0, r3
 8001764:	f7fe ff18 	bl	8000598 <__aeabi_f2d>
 8001768:	a3f8      	add	r3, pc, #992	@ (adr r3, 8001b4c <generate_trapezoidal+0x444>)
 800176a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176e:	f7fe ff6b 	bl	8000648 <__aeabi_dmul>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	e9c7 2302 	strd	r2, r3, [r7, #8]
	trj->t_s += dt;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800177e:	4618      	mov	r0, r3
 8001780:	f7fe ff0a 	bl	8000598 <__aeabi_f2d>
 8001784:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001788:	f7fe fda8 	bl	80002dc <__adddf3>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	4610      	mov	r0, r2
 8001792:	4619      	mov	r1, r3
 8001794:	f7ff fa50 	bl	8000c38 <__aeabi_d2f>
 8001798:	4602      	mov	r2, r0
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	62da      	str	r2, [r3, #44]	@ 0x2c
	trj->t[Previous] = trj->t[Current];
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80017a4:	6879      	ldr	r1, [r7, #4]
 80017a6:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

	if(trj->t_c == 0){
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80017b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b8:	f040 810d 	bne.w	80019d6 <generate_trapezoidal+0x2ce>
		// Triangular profile
		if(trj->t_s < trj->t_b){
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	edd3 7a08 	vldr	s15, [r3, #32]
 80017c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d0:	d56d      	bpl.n	80018ae <generate_trapezoidal+0x1a6>
			// Acceleration phase
			trj->ang_acc = trj->desire_ac * trj->dir;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	ed93 7a04 	vldr	s14, [r3, #16]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	edd3 7a05 	vldr	s15, [r3, #20]
 80017de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	edc3 7a02 	vstr	s15, [r3, #8]
			trj->ang_velo += trj->ang_acc * dt;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7fe fed3 	bl	8000598 <__aeabi_f2d>
 80017f2:	4604      	mov	r4, r0
 80017f4:	460d      	mov	r5, r1
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7fe fecc 	bl	8000598 <__aeabi_f2d>
 8001800:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001804:	f7fe ff20 	bl	8000648 <__aeabi_dmul>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	4620      	mov	r0, r4
 800180e:	4629      	mov	r1, r5
 8001810:	f7fe fd64 	bl	80002dc <__adddf3>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	4610      	mov	r0, r2
 800181a:	4619      	mov	r1, r3
 800181c:	f7ff fa0c 	bl	8000c38 <__aeabi_d2f>
 8001820:	4602      	mov	r2, r0
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	605a      	str	r2, [r3, #4]
			trj->ang_pos += trj->ang_velo * dt + 0.5 * trj->ang_acc * dt * dt;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f7fe feb4 	bl	8000598 <__aeabi_f2d>
 8001830:	4604      	mov	r4, r0
 8001832:	460d      	mov	r5, r1
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	4618      	mov	r0, r3
 800183a:	f7fe fead 	bl	8000598 <__aeabi_f2d>
 800183e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001842:	f7fe ff01 	bl	8000648 <__aeabi_dmul>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	4690      	mov	r8, r2
 800184c:	4699      	mov	r9, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	4618      	mov	r0, r3
 8001854:	f7fe fea0 	bl	8000598 <__aeabi_f2d>
 8001858:	f04f 0200 	mov.w	r2, #0
 800185c:	4bba      	ldr	r3, [pc, #744]	@ (8001b48 <generate_trapezoidal+0x440>)
 800185e:	f7fe fef3 	bl	8000648 <__aeabi_dmul>
 8001862:	4602      	mov	r2, r0
 8001864:	460b      	mov	r3, r1
 8001866:	4610      	mov	r0, r2
 8001868:	4619      	mov	r1, r3
 800186a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800186e:	f7fe feeb 	bl	8000648 <__aeabi_dmul>
 8001872:	4602      	mov	r2, r0
 8001874:	460b      	mov	r3, r1
 8001876:	4610      	mov	r0, r2
 8001878:	4619      	mov	r1, r3
 800187a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800187e:	f7fe fee3 	bl	8000648 <__aeabi_dmul>
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	4640      	mov	r0, r8
 8001888:	4649      	mov	r1, r9
 800188a:	f7fe fd27 	bl	80002dc <__adddf3>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	4620      	mov	r0, r4
 8001894:	4629      	mov	r1, r5
 8001896:	f7fe fd21 	bl	80002dc <__adddf3>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4610      	mov	r0, r2
 80018a0:	4619      	mov	r1, r3
 80018a2:	f7ff f9c9 	bl	8000c38 <__aeabi_d2f>
 80018a6:	4602      	mov	r2, r0
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	601a      	str	r2, [r3, #0]
			trj->ang_pos = trj->Init_pos + trj->delta_pos * trj->dir;
			trj->ang_velo = 0;
			trj->ang_acc = 0;
		}
	}
}
 80018ac:	e1e5      	b.n	8001c7a <generate_trapezoidal+0x572>
		else if(trj->t_s <= trj->t_f){
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80018ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c2:	d86f      	bhi.n	80019a4 <generate_trapezoidal+0x29c>
			trj->ang_acc = -trj->desire_ac * trj->dir;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	edd3 7a04 	vldr	s15, [r3, #16]
 80018ca:	eeb1 7a67 	vneg.f32	s14, s15
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	edd3 7a05 	vldr	s15, [r3, #20]
 80018d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	edc3 7a02 	vstr	s15, [r3, #8]
			trj->ang_velo += trj->ang_acc * dt;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7fe fe58 	bl	8000598 <__aeabi_f2d>
 80018e8:	4604      	mov	r4, r0
 80018ea:	460d      	mov	r5, r1
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7fe fe51 	bl	8000598 <__aeabi_f2d>
 80018f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80018fa:	f7fe fea5 	bl	8000648 <__aeabi_dmul>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	4620      	mov	r0, r4
 8001904:	4629      	mov	r1, r5
 8001906:	f7fe fce9 	bl	80002dc <__adddf3>
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	4610      	mov	r0, r2
 8001910:	4619      	mov	r1, r3
 8001912:	f7ff f991 	bl	8000c38 <__aeabi_d2f>
 8001916:	4602      	mov	r2, r0
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	605a      	str	r2, [r3, #4]
			trj->ang_pos += trj->ang_velo * dt + 0.5 * trj->ang_acc * dt * dt;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4618      	mov	r0, r3
 8001922:	f7fe fe39 	bl	8000598 <__aeabi_f2d>
 8001926:	4604      	mov	r4, r0
 8001928:	460d      	mov	r5, r1
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	4618      	mov	r0, r3
 8001930:	f7fe fe32 	bl	8000598 <__aeabi_f2d>
 8001934:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001938:	f7fe fe86 	bl	8000648 <__aeabi_dmul>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	4690      	mov	r8, r2
 8001942:	4699      	mov	r9, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	4618      	mov	r0, r3
 800194a:	f7fe fe25 	bl	8000598 <__aeabi_f2d>
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	4b7d      	ldr	r3, [pc, #500]	@ (8001b48 <generate_trapezoidal+0x440>)
 8001954:	f7fe fe78 	bl	8000648 <__aeabi_dmul>
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	4610      	mov	r0, r2
 800195e:	4619      	mov	r1, r3
 8001960:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001964:	f7fe fe70 	bl	8000648 <__aeabi_dmul>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4610      	mov	r0, r2
 800196e:	4619      	mov	r1, r3
 8001970:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001974:	f7fe fe68 	bl	8000648 <__aeabi_dmul>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4640      	mov	r0, r8
 800197e:	4649      	mov	r1, r9
 8001980:	f7fe fcac 	bl	80002dc <__adddf3>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4620      	mov	r0, r4
 800198a:	4629      	mov	r1, r5
 800198c:	f7fe fca6 	bl	80002dc <__adddf3>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	4610      	mov	r0, r2
 8001996:	4619      	mov	r1, r3
 8001998:	f7ff f94e 	bl	8000c38 <__aeabi_d2f>
 800199c:	4602      	mov	r2, r0
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	601a      	str	r2, [r3, #0]
}
 80019a2:	e16a      	b.n	8001c7a <generate_trapezoidal+0x572>
			trj->ang_pos = trj->Init_pos + trj->delta_pos * trj->dir;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	ed93 7a06 	vldr	s14, [r3, #24]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	edd3 7a05 	vldr	s15, [r3, #20]
 80019b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	edc3 7a00 	vstr	s15, [r3]
			trj->ang_velo = 0;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f04f 0200 	mov.w	r2, #0
 80019ca:	605a      	str	r2, [r3, #4]
			trj->ang_acc = 0;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f04f 0200 	mov.w	r2, #0
 80019d2:	609a      	str	r2, [r3, #8]
}
 80019d4:	e151      	b.n	8001c7a <generate_trapezoidal+0x572>
		if(trj->t_s < trj->t_b){
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	edd3 7a08 	vldr	s15, [r3, #32]
 80019e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ea:	d56d      	bpl.n	8001ac8 <generate_trapezoidal+0x3c0>
			trj->ang_acc = trj->desire_ac * trj->dir;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	ed93 7a04 	vldr	s14, [r3, #16]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	edd3 7a05 	vldr	s15, [r3, #20]
 80019f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	edc3 7a02 	vstr	s15, [r3, #8]
			trj->ang_velo += trj->ang_acc * dt;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7fe fdc6 	bl	8000598 <__aeabi_f2d>
 8001a0c:	4604      	mov	r4, r0
 8001a0e:	460d      	mov	r5, r1
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7fe fdbf 	bl	8000598 <__aeabi_f2d>
 8001a1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a1e:	f7fe fe13 	bl	8000648 <__aeabi_dmul>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	4620      	mov	r0, r4
 8001a28:	4629      	mov	r1, r5
 8001a2a:	f7fe fc57 	bl	80002dc <__adddf3>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4610      	mov	r0, r2
 8001a34:	4619      	mov	r1, r3
 8001a36:	f7ff f8ff 	bl	8000c38 <__aeabi_d2f>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	605a      	str	r2, [r3, #4]
			trj->ang_pos += trj->ang_velo * dt + 0.5 * trj->ang_acc * dt * dt;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fda7 	bl	8000598 <__aeabi_f2d>
 8001a4a:	4604      	mov	r4, r0
 8001a4c:	460d      	mov	r5, r1
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7fe fda0 	bl	8000598 <__aeabi_f2d>
 8001a58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a5c:	f7fe fdf4 	bl	8000648 <__aeabi_dmul>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4690      	mov	r8, r2
 8001a66:	4699      	mov	r9, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7fe fd93 	bl	8000598 <__aeabi_f2d>
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	4b34      	ldr	r3, [pc, #208]	@ (8001b48 <generate_trapezoidal+0x440>)
 8001a78:	f7fe fde6 	bl	8000648 <__aeabi_dmul>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	4610      	mov	r0, r2
 8001a82:	4619      	mov	r1, r3
 8001a84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a88:	f7fe fdde 	bl	8000648 <__aeabi_dmul>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a98:	f7fe fdd6 	bl	8000648 <__aeabi_dmul>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	4640      	mov	r0, r8
 8001aa2:	4649      	mov	r1, r9
 8001aa4:	f7fe fc1a 	bl	80002dc <__adddf3>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	4620      	mov	r0, r4
 8001aae:	4629      	mov	r1, r5
 8001ab0:	f7fe fc14 	bl	80002dc <__adddf3>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4610      	mov	r0, r2
 8001aba:	4619      	mov	r1, r3
 8001abc:	f7ff f8bc 	bl	8000c38 <__aeabi_d2f>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	601a      	str	r2, [r3, #0]
}
 8001ac6:	e0d8      	b.n	8001c7a <generate_trapezoidal+0x572>
		else if(trj->t_s < trj->t_b + trj->t_c){
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	edd3 6a08 	vldr	s13, [r3, #32]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001ada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ade:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ae6:	d535      	bpl.n	8001b54 <generate_trapezoidal+0x44c>
			trj->ang_acc = 0;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f04f 0200 	mov.w	r2, #0
 8001aee:	609a      	str	r2, [r3, #8]
			trj->ang_velo = trj->desire_av * trj->dir;;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	ed93 7a03 	vldr	s14, [r3, #12]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	edd3 7a05 	vldr	s15, [r3, #20]
 8001afc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	edc3 7a01 	vstr	s15, [r3, #4]
			trj->ang_pos += trj->ang_velo * dt;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fd44 	bl	8000598 <__aeabi_f2d>
 8001b10:	4604      	mov	r4, r0
 8001b12:	460d      	mov	r5, r1
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe fd3d 	bl	8000598 <__aeabi_f2d>
 8001b1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b22:	f7fe fd91 	bl	8000648 <__aeabi_dmul>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4620      	mov	r0, r4
 8001b2c:	4629      	mov	r1, r5
 8001b2e:	f7fe fbd5 	bl	80002dc <__adddf3>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4610      	mov	r0, r2
 8001b38:	4619      	mov	r1, r3
 8001b3a:	f7ff f87d 	bl	8000c38 <__aeabi_d2f>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	601a      	str	r2, [r3, #0]
}
 8001b44:	e099      	b.n	8001c7a <generate_trapezoidal+0x572>
 8001b46:	bf00      	nop
 8001b48:	3fe00000 	.word	0x3fe00000
 8001b4c:	a0b5ed8d 	.word	0xa0b5ed8d
 8001b50:	3eb0c6f7 	.word	0x3eb0c6f7
		else if(trj->t_s <= trj->t_f){
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001b60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b68:	d86f      	bhi.n	8001c4a <generate_trapezoidal+0x542>
			trj->ang_acc = -trj->desire_ac * trj->dir;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b70:	eeb1 7a67 	vneg.f32	s14, s15
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	edc3 7a02 	vstr	s15, [r3, #8]
			trj->ang_velo += trj->ang_acc * dt;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7fe fd05 	bl	8000598 <__aeabi_f2d>
 8001b8e:	4604      	mov	r4, r0
 8001b90:	460d      	mov	r5, r1
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7fe fcfe 	bl	8000598 <__aeabi_f2d>
 8001b9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ba0:	f7fe fd52 	bl	8000648 <__aeabi_dmul>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	4620      	mov	r0, r4
 8001baa:	4629      	mov	r1, r5
 8001bac:	f7fe fb96 	bl	80002dc <__adddf3>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f7ff f83e 	bl	8000c38 <__aeabi_d2f>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	605a      	str	r2, [r3, #4]
			trj->ang_pos += trj->ang_velo * dt + 0.5 * trj->ang_acc * dt * dt;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7fe fce6 	bl	8000598 <__aeabi_f2d>
 8001bcc:	4604      	mov	r4, r0
 8001bce:	460d      	mov	r5, r1
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7fe fcdf 	bl	8000598 <__aeabi_f2d>
 8001bda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bde:	f7fe fd33 	bl	8000648 <__aeabi_dmul>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4690      	mov	r8, r2
 8001be8:	4699      	mov	r9, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7fe fcd2 	bl	8000598 <__aeabi_f2d>
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	4b22      	ldr	r3, [pc, #136]	@ (8001c84 <generate_trapezoidal+0x57c>)
 8001bfa:	f7fe fd25 	bl	8000648 <__aeabi_dmul>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	460b      	mov	r3, r1
 8001c02:	4610      	mov	r0, r2
 8001c04:	4619      	mov	r1, r3
 8001c06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c0a:	f7fe fd1d 	bl	8000648 <__aeabi_dmul>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	460b      	mov	r3, r1
 8001c12:	4610      	mov	r0, r2
 8001c14:	4619      	mov	r1, r3
 8001c16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c1a:	f7fe fd15 	bl	8000648 <__aeabi_dmul>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	4640      	mov	r0, r8
 8001c24:	4649      	mov	r1, r9
 8001c26:	f7fe fb59 	bl	80002dc <__adddf3>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4620      	mov	r0, r4
 8001c30:	4629      	mov	r1, r5
 8001c32:	f7fe fb53 	bl	80002dc <__adddf3>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f7fe fffb 	bl	8000c38 <__aeabi_d2f>
 8001c42:	4602      	mov	r2, r0
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	601a      	str	r2, [r3, #0]
}
 8001c48:	e017      	b.n	8001c7a <generate_trapezoidal+0x572>
			trj->ang_pos = trj->Init_pos + trj->delta_pos * trj->dir;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	ed93 7a06 	vldr	s14, [r3, #24]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	edc3 7a00 	vstr	s15, [r3]
			trj->ang_velo = 0;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	605a      	str	r2, [r3, #4]
			trj->ang_acc = 0;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f04f 0200 	mov.w	r2, #0
 8001c78:	609a      	str	r2, [r3, #8]
}
 8001c7a:	bf00      	nop
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c84:	3fe00000 	.word	0x3fe00000

08001c88 <sign>:

uint8_t check_status(Trajectory* trj){
	return trj->active;
}

int sign(float x) {
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	ed87 0a01 	vstr	s0, [r7, #4]
    if(x == 0){
 8001c92:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c96:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c9e:	d101      	bne.n	8001ca4 <sign+0x1c>
    	return 0.0f;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	e012      	b.n	8001cca <sign+0x42>
    }
    else if(x < 0){
 8001ca4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ca8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb0:	d502      	bpl.n	8001cb8 <sign+0x30>
    	return -1.0f;
 8001cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb6:	e008      	b.n	8001cca <sign+0x42>
    }
    else if(x > 0){
 8001cb8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cbc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc4:	dd01      	ble.n	8001cca <sign+0x42>
		return 1.0f;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e7ff      	b.n	8001cca <sign+0x42>
	}
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <InitializeVelocityFormPID>:
		,float error, float fb/*process variable*/);

void InitializeVelocityFormPID(VelocityFormPIDHandler* vfPID,
                               float Kp, float Ki, float Kd,
                               float dt, float max)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b089      	sub	sp, #36	@ 0x24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6178      	str	r0, [r7, #20]
 8001cde:	ed87 0a04 	vstr	s0, [r7, #16]
 8001ce2:	edc7 0a03 	vstr	s1, [r7, #12]
 8001ce6:	ed87 1a02 	vstr	s2, [r7, #8]
 8001cea:	edc7 1a01 	vstr	s3, [r7, #4]
 8001cee:	ed87 2a00 	vstr	s4, [r7]
    // Zero all relevant arrays
    for (int i = 0; i < 3; ++i) {
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61fb      	str	r3, [r7, #28]
 8001cf6:	e01a      	b.n	8001d2e <InitializeVelocityFormPID+0x58>
        vfPID->output[i] = 0.0f;
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4413      	add	r3, r2
 8001d00:	f04f 0200 	mov.w	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
        vfPID->feedback[i] = 0.0f;
 8001d06:	697a      	ldr	r2, [r7, #20]
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	3302      	adds	r3, #2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4413      	add	r3, r2
 8001d10:	f04f 0200 	mov.w	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
        vfPID->error[i] = 0.0f;
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	3304      	adds	r3, #4
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	4413      	add	r3, r2
 8001d20:	3304      	adds	r3, #4
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 3; ++i) {
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	61fb      	str	r3, [r7, #28]
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	dde1      	ble.n	8001cf8 <InitializeVelocityFormPID+0x22>
    }

    vfPID->proportional_term = 0.0f;
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	621a      	str	r2, [r3, #32]
    vfPID->integral_term     = 0.0f;
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	f04f 0200 	mov.w	r2, #0
 8001d42:	625a      	str	r2, [r3, #36]	@ 0x24
    vfPID->derivative_term   = 0.0f;
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	f04f 0200 	mov.w	r2, #0
 8001d4a:	629a      	str	r2, [r3, #40]	@ 0x28

    vfPID->Kp = Kp;
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	62da      	str	r2, [r3, #44]	@ 0x2c
    vfPID->Ki = Ki;
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	631a      	str	r2, [r3, #48]	@ 0x30
    vfPID->Kd = Kd;
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	68ba      	ldr	r2, [r7, #8]
 8001d5c:	635a      	str	r2, [r3, #52]	@ 0x34
    vfPID->dt = dt;
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	639a      	str	r2, [r3, #56]	@ 0x38
    vfPID->max = max;
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001d6a:	bf00      	nop
 8001d6c:	3724      	adds	r7, #36	@ 0x24
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr

08001d76 <InitializePositionFormPID>:

void InitializePositionFormPID(VelocityFormPIDHandler* vfPID,
		float Kp, float Ki, float Kd, float dt, float max){
 8001d76:	b480      	push	{r7}
 8001d78:	b089      	sub	sp, #36	@ 0x24
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6178      	str	r0, [r7, #20]
 8001d7e:	ed87 0a04 	vstr	s0, [r7, #16]
 8001d82:	edc7 0a03 	vstr	s1, [r7, #12]
 8001d86:	ed87 1a02 	vstr	s2, [r7, #8]
 8001d8a:	edc7 1a01 	vstr	s3, [r7, #4]
 8001d8e:	ed87 2a00 	vstr	s4, [r7]
	// Zero all relevant arrays
	for (int i = 0; i < 3; ++i) {
 8001d92:	2300      	movs	r3, #0
 8001d94:	61fb      	str	r3, [r7, #28]
 8001d96:	e01a      	b.n	8001dce <InitializePositionFormPID+0x58>
		vfPID->output[i] = 0.0f;
 8001d98:	697a      	ldr	r2, [r7, #20]
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	4413      	add	r3, r2
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
		vfPID->feedback[i] = 0.0f;
 8001da6:	697a      	ldr	r2, [r7, #20]
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	3302      	adds	r3, #2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
		vfPID->error[i] = 0.0f;
 8001db6:	697a      	ldr	r2, [r7, #20]
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	3304      	adds	r3, #4
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4413      	add	r3, r2
 8001dc0:	3304      	adds	r3, #4
 8001dc2:	f04f 0200 	mov.w	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 3; ++i) {
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	3301      	adds	r3, #1
 8001dcc:	61fb      	str	r3, [r7, #28]
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	dde1      	ble.n	8001d98 <InitializePositionFormPID+0x22>
	}

	vfPID->proportional_term = 0.0f;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	f04f 0200 	mov.w	r2, #0
 8001dda:	621a      	str	r2, [r3, #32]
	vfPID->integral_term     = 0.0f;
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	f04f 0200 	mov.w	r2, #0
 8001de2:	625a      	str	r2, [r3, #36]	@ 0x24
	vfPID->derivative_term   = 0.0f;
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	f04f 0200 	mov.w	r2, #0
 8001dea:	629a      	str	r2, [r3, #40]	@ 0x28

	vfPID->Kp = Kp;
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	62da      	str	r2, [r3, #44]	@ 0x2c
	vfPID->Ki = Ki;
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	68fa      	ldr	r2, [r7, #12]
 8001df6:	631a      	str	r2, [r3, #48]	@ 0x30
	vfPID->Kd = Kd;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	68ba      	ldr	r2, [r7, #8]
 8001dfc:	635a      	str	r2, [r3, #52]	@ 0x34
	vfPID->dt = dt;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	639a      	str	r2, [r3, #56]	@ 0x38
	vfPID->max = max;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001e0a:	bf00      	nop
 8001e0c:	3724      	adds	r7, #36	@ 0x24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <ResetVelocityFormPID>:

void ResetVelocityFormPID(VelocityFormPIDHandler* vfPID)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b085      	sub	sp, #20
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 3; ++i) {
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	e01a      	b.n	8001e5a <ResetVelocityFormPID+0x44>
        vfPID->output[i] = 0.0f;
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	4413      	add	r3, r2
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]
        vfPID->feedback[i] = 0.0f;
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	3302      	adds	r3, #2
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	4413      	add	r3, r2
 8001e3c:	f04f 0200 	mov.w	r2, #0
 8001e40:	601a      	str	r2, [r3, #0]
        vfPID->error[i] = 0.0f;
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	3304      	adds	r3, #4
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	4413      	add	r3, r2
 8001e4c:	3304      	adds	r3, #4
 8001e4e:	f04f 0200 	mov.w	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 3; ++i) {
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	3301      	adds	r3, #1
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	dde1      	ble.n	8001e24 <ResetVelocityFormPID+0xe>
    }

    vfPID->proportional_term = 0.0f;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f04f 0200 	mov.w	r2, #0
 8001e66:	621a      	str	r2, [r3, #32]
    vfPID->integral_term     = 0.0f;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f04f 0200 	mov.w	r2, #0
 8001e6e:	625a      	str	r2, [r3, #36]	@ 0x24
    vfPID->derivative_term   = 0.0f;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f04f 0200 	mov.w	r2, #0
 8001e76:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <ResetPositionFormPID>:

void ResetPositionFormPID(VelocityFormPIDHandler* vfPID)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 3; ++i) {
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
 8001e90:	e01a      	b.n	8001ec8 <ResetPositionFormPID+0x44>
        vfPID->output[i] = 0.0f;
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
        vfPID->feedback[i] = 0.0f;
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	3302      	adds	r3, #2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	4413      	add	r3, r2
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
        vfPID->error[i] = 0.0f;
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	3304      	adds	r3, #4
 8001ebc:	f04f 0200 	mov.w	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 3; ++i) {
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	dde1      	ble.n	8001e92 <ResetPositionFormPID+0xe>
    }

    vfPID->proportional_term = 0.0f;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f04f 0200 	mov.w	r2, #0
 8001ed4:	621a      	str	r2, [r3, #32]
    vfPID->integral_term     = 0.0f;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	625a      	str	r2, [r3, #36]	@ 0x24
    vfPID->derivative_term   = 0.0f;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f04f 0200 	mov.w	r2, #0
 8001ee4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ee6:	bf00      	nop
 8001ee8:	3714      	adds	r7, #20
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
	...

08001ef4 <ComputePositionFormPID>:

void ComputePositionFormPID(VelocityFormPIDHandler* vfPID
		,float error, float fb/*feedback*/,float Wt){
 8001ef4:	b480      	push	{r7}
 8001ef6:	b087      	sub	sp, #28
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f00:	edc7 0a01 	vstr	s1, [r7, #4]
 8001f04:	ed87 1a00 	vstr	s2, [r7]

	vfPID->feedback[Current] = fb;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	609a      	str	r2, [r3, #8]
	vfPID->error[Current] = error;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	68ba      	ldr	r2, [r7, #8]
 8001f12:	615a      	str	r2, [r3, #20]
	// Proportional
	vfPID->proportional_term = vfPID->Kp * error;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001f1a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	edc3 7a08 	vstr	s15, [r3, #32]
	// Integral
//	float wind_up = (vfPID->feedback[Current] - vfPID->output[Current]) / Wt;



	if (vfPID->output[Current] > vfPID->max || vfPID->output[Current] < -vfPID->max) {
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	ed93 7a00 	vldr	s14, [r3]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001f34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f3c:	dc0c      	bgt.n	8001f58 <ComputePositionFormPID+0x64>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	ed93 7a00 	vldr	s14, [r3]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001f4a:	eef1 7a67 	vneg.f32	s15, s15
 8001f4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f56:	d50a      	bpl.n	8001f6e <ComputePositionFormPID+0x7a>
		vfPID->integral_term += 0.0f;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001f5e:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8002058 <ComputePositionFormPID+0x164>
 8001f62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8001f6c:	e00e      	b.n	8001f8c <ComputePositionFormPID+0x98>
	}
	else{
		vfPID->integral_term += error * vfPID->dt;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 8001f7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	//Derivative
	float derivative = (vfPID->error[Current] - vfPID->error[Previous]) / vfPID->dt;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	edd3 7a06 	vldr	s15, [r3, #24]
 8001f98:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8001fa2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fa6:	edc7 7a05 	vstr	s15, [r7, #20]


	vfPID->derivative_term   = vfPID->Kd * derivative;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001fb0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	//Output
	vfPID->output[Current] = vfPID->proportional_term
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	ed93 7a08 	vldr	s14, [r3, #32]
						   + vfPID->Ki * vfPID->integral_term
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001fd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fd4:	ee37 7a27 	vadd.f32	s14, s14, s15
						   + vfPID->derivative_term;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001fde:	ee77 7a27 	vadd.f32	s15, s14, s15
	vfPID->output[Current] = vfPID->proportional_term
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	edc3 7a00 	vstr	s15, [r3]
	//Clamp output
	if (vfPID->output[Current] > vfPID->max)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	ed93 7a00 	vldr	s14, [r3]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001ff4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ffc:	dd04      	ble.n	8002008 <ComputePositionFormPID+0x114>
		vfPID->output[Current] = vfPID->max;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	e014      	b.n	8002032 <ComputePositionFormPID+0x13e>
	else if (vfPID->output[Current] < -vfPID->max)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	ed93 7a00 	vldr	s14, [r3]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002014:	eef1 7a67 	vneg.f32	s15, s15
 8002018:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800201c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002020:	d507      	bpl.n	8002032 <ComputePositionFormPID+0x13e>
		vfPID->output[Current] = -vfPID->max;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002028:	eef1 7a67 	vneg.f32	s15, s15
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	edc3 7a00 	vstr	s15, [r3]

	// Update history
	vfPID->output[Previous]   = vfPID->output[Current];
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	605a      	str	r2, [r3, #4]
	vfPID->error[Previous]    = vfPID->error[Current];
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	695a      	ldr	r2, [r3, #20]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	619a      	str	r2, [r3, #24]
	vfPID->feedback[Previous] = vfPID->feedback[Current];
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	60da      	str	r2, [r3, #12]
}
 800204a:	bf00      	nop
 800204c:	371c      	adds	r7, #28
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	00000000 	.word	0x00000000

0800205c <ComputeVelocityFormPID_C>:
	vfPID->error[Previous]    = vfPID->error[Current];

	vfPID->output[Previous]   = vfPID->output[Current];
}

void ComputeVelocityFormPID_C(VelocityFormPIDHandler* vfPID, float error, float fb /*process variable*/) {
 800205c:	b480      	push	{r7}
 800205e:	b087      	sub	sp, #28
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	ed87 0a02 	vstr	s0, [r7, #8]
 8002068:	edc7 0a01 	vstr	s1, [r7, #4]
    vfPID->feedback[Current] = fb;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	609a      	str	r2, [r3, #8]
    vfPID->error[Current] = error;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	68ba      	ldr	r2, [r7, #8]
 8002076:	615a      	str	r2, [r3, #20]

    // Proportional term: based on change in feedback (velocity form)
    vfPID->proportional_term = vfPID->Kp * (vfPID->feedback[Current] - vfPID->feedback[Previous]);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	edd3 6a02 	vldr	s13, [r3, #8]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	edd3 7a03 	vldr	s15, [r3, #12]
 800208a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800208e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	edc3 7a08 	vstr	s15, [r3, #32]

    // Derivative term: second-order difference (velocity form)
    vfPID->derivative_term = vfPID->Kd * (
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
        (vfPID->feedback[Current] - 2.0f * vfPID->feedback[Previous] + vfPID->feedback[Prior]) / vfPID->dt
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	edd3 6a02 	vldr	s13, [r3, #8]
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80020aa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020ae:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	edd3 7a04 	vldr	s15, [r3, #16]
 80020b8:	ee36 6aa7 	vadd.f32	s12, s13, s15
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 80020c2:	eec6 7a26 	vdiv.f32	s15, s12, s13
    vfPID->derivative_term = vfPID->Kd * (
 80020c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    );

    // Tentative integral term
    float integral_candidate = vfPID->Ki * vfPID->error[Current] * vfPID->dt;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	edd3 7a05 	vldr	s15, [r3, #20]
 80020dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80020e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020ea:	edc7 7a05 	vstr	s15, [r7, #20]

    // Predict output before clamping
    float temp_output = vfPID->output[Previous]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	ed93 7a01 	vldr	s14, [r3, #4]
                        - vfPID->proportional_term
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80020fa:	ee37 7a67 	vsub.f32	s14, s14, s15
                        + integral_candidate
 80020fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002102:	ee37 7a27 	vadd.f32	s14, s14, s15
                        - vfPID->derivative_term;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
    float temp_output = vfPID->output[Previous]
 800210c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002110:	edc7 7a04 	vstr	s15, [r7, #16]

    // Apply anti-windup by conditionally accepting the integral term
    if (temp_output > vfPID->max || temp_output < -vfPID->max) {
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800211a:	ed97 7a04 	vldr	s14, [r7, #16]
 800211e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002126:	dc0b      	bgt.n	8002140 <ComputeVelocityFormPID_C+0xe4>
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800212e:	eef1 7a67 	vneg.f32	s15, s15
 8002132:	ed97 7a04 	vldr	s14, [r7, #16]
 8002136:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800213a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213e:	d504      	bpl.n	800214a <ComputeVelocityFormPID_C+0xee>
        vfPID->integral_term = 0.0f;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f04f 0200 	mov.w	r2, #0
 8002146:	625a      	str	r2, [r3, #36]	@ 0x24
 8002148:	e002      	b.n	8002150 <ComputeVelocityFormPID_C+0xf4>
    } else {
        vfPID->integral_term = integral_candidate;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	697a      	ldr	r2, [r7, #20]
 800214e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    // Compute final output
    vfPID->output[Current] = vfPID->output[Previous]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	ed93 7a01 	vldr	s14, [r3, #4]
                             - vfPID->proportional_term
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	edd3 7a08 	vldr	s15, [r3, #32]
 800215c:	ee37 7a67 	vsub.f32	s14, s14, s15
                             + vfPID->integral_term
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002166:	ee37 7a27 	vadd.f32	s14, s14, s15
                             - vfPID->derivative_term;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002170:	ee77 7a67 	vsub.f32	s15, s14, s15
    vfPID->output[Current] = vfPID->output[Previous]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	edc3 7a00 	vstr	s15, [r3]

    // Clamp output to max/min
    if (vfPID->output[Current] > vfPID->max) {
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	ed93 7a00 	vldr	s14, [r3]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002186:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800218a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800218e:	dd04      	ble.n	800219a <ComputeVelocityFormPID_C+0x13e>
        vfPID->output[Current] = vfPID->max;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	e014      	b.n	80021c4 <ComputeVelocityFormPID_C+0x168>
    } else if (vfPID->output[Current] < -vfPID->max) {
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	ed93 7a00 	vldr	s14, [r3]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80021a6:	eef1 7a67 	vneg.f32	s15, s15
 80021aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021b2:	d507      	bpl.n	80021c4 <ComputeVelocityFormPID_C+0x168>
        vfPID->output[Current] = -vfPID->max;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80021ba:	eef1 7a67 	vneg.f32	s15, s15
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	edc3 7a00 	vstr	s15, [r3]
    }

    // Shift state for next iteration
    vfPID->feedback[Prior]    = vfPID->feedback[Previous];
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	68da      	ldr	r2, [r3, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	611a      	str	r2, [r3, #16]
    vfPID->feedback[Previous] = vfPID->feedback[Current];
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	60da      	str	r2, [r3, #12]

    vfPID->error[Previous]    = vfPID->error[Current];
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	695a      	ldr	r2, [r3, #20]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	619a      	str	r2, [r3, #24]
    vfPID->output[Previous]   = vfPID->output[Current];
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	605a      	str	r2, [r3, #4]
}
 80021e4:	bf00      	nop
 80021e6:	371c      	adds	r7, #28
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b088      	sub	sp, #32
 80021f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80021f6:	463b      	mov	r3, r7
 80021f8:	2220      	movs	r2, #32
 80021fa:	2100      	movs	r1, #0
 80021fc:	4618      	mov	r0, r3
 80021fe:	f008 ff8e 	bl	800b11e <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8002202:	4b32      	ldr	r3, [pc, #200]	@ (80022cc <MX_ADC2_Init+0xdc>)
 8002204:	4a32      	ldr	r2, [pc, #200]	@ (80022d0 <MX_ADC2_Init+0xe0>)
 8002206:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002208:	4b30      	ldr	r3, [pc, #192]	@ (80022cc <MX_ADC2_Init+0xdc>)
 800220a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800220e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_6B;
 8002210:	4b2e      	ldr	r3, [pc, #184]	@ (80022cc <MX_ADC2_Init+0xdc>)
 8002212:	2218      	movs	r2, #24
 8002214:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002216:	4b2d      	ldr	r3, [pc, #180]	@ (80022cc <MX_ADC2_Init+0xdc>)
 8002218:	2200      	movs	r2, #0
 800221a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800221c:	4b2b      	ldr	r3, [pc, #172]	@ (80022cc <MX_ADC2_Init+0xdc>)
 800221e:	2200      	movs	r2, #0
 8002220:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002222:	4b2a      	ldr	r3, [pc, #168]	@ (80022cc <MX_ADC2_Init+0xdc>)
 8002224:	2201      	movs	r2, #1
 8002226:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002228:	4b28      	ldr	r3, [pc, #160]	@ (80022cc <MX_ADC2_Init+0xdc>)
 800222a:	2204      	movs	r2, #4
 800222c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800222e:	4b27      	ldr	r3, [pc, #156]	@ (80022cc <MX_ADC2_Init+0xdc>)
 8002230:	2200      	movs	r2, #0
 8002232:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8002234:	4b25      	ldr	r3, [pc, #148]	@ (80022cc <MX_ADC2_Init+0xdc>)
 8002236:	2201      	movs	r2, #1
 8002238:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 800223a:	4b24      	ldr	r3, [pc, #144]	@ (80022cc <MX_ADC2_Init+0xdc>)
 800223c:	2202      	movs	r2, #2
 800223e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002240:	4b22      	ldr	r3, [pc, #136]	@ (80022cc <MX_ADC2_Init+0xdc>)
 8002242:	2200      	movs	r2, #0
 8002244:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002248:	4b20      	ldr	r3, [pc, #128]	@ (80022cc <MX_ADC2_Init+0xdc>)
 800224a:	2200      	movs	r2, #0
 800224c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800224e:	4b1f      	ldr	r3, [pc, #124]	@ (80022cc <MX_ADC2_Init+0xdc>)
 8002250:	2200      	movs	r2, #0
 8002252:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8002254:	4b1d      	ldr	r3, [pc, #116]	@ (80022cc <MX_ADC2_Init+0xdc>)
 8002256:	2201      	movs	r2, #1
 8002258:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800225c:	4b1b      	ldr	r3, [pc, #108]	@ (80022cc <MX_ADC2_Init+0xdc>)
 800225e:	2200      	movs	r2, #0
 8002260:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8002262:	4b1a      	ldr	r3, [pc, #104]	@ (80022cc <MX_ADC2_Init+0xdc>)
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800226a:	4818      	ldr	r0, [pc, #96]	@ (80022cc <MX_ADC2_Init+0xdc>)
 800226c:	f002 fe76 	bl	8004f5c <HAL_ADC_Init>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8002276:	f001 fd0b 	bl	8003c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800227a:	4b16      	ldr	r3, [pc, #88]	@ (80022d4 <MX_ADC2_Init+0xe4>)
 800227c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800227e:	2306      	movs	r3, #6
 8002280:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8002282:	2307      	movs	r3, #7
 8002284:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002286:	237f      	movs	r3, #127	@ 0x7f
 8002288:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800228a:	2304      	movs	r3, #4
 800228c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800228e:	2300      	movs	r3, #0
 8002290:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002292:	463b      	mov	r3, r7
 8002294:	4619      	mov	r1, r3
 8002296:	480d      	ldr	r0, [pc, #52]	@ (80022cc <MX_ADC2_Init+0xdc>)
 8002298:	f003 f90e 	bl	80054b8 <HAL_ADC_ConfigChannel>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80022a2:	f001 fcf5 	bl	8003c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80022a6:	4b0c      	ldr	r3, [pc, #48]	@ (80022d8 <MX_ADC2_Init+0xe8>)
 80022a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80022aa:	230c      	movs	r3, #12
 80022ac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80022ae:	463b      	mov	r3, r7
 80022b0:	4619      	mov	r1, r3
 80022b2:	4806      	ldr	r0, [pc, #24]	@ (80022cc <MX_ADC2_Init+0xdc>)
 80022b4:	f003 f900 	bl	80054b8 <HAL_ADC_ConfigChannel>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 80022be:	f001 fce7 	bl	8003c90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80022c2:	bf00      	nop
 80022c4:	3720      	adds	r7, #32
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	20000b88 	.word	0x20000b88
 80022d0:	50000100 	.word	0x50000100
 80022d4:	0c900008 	.word	0x0c900008
 80022d8:	36902000 	.word	0x36902000

080022dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b09e      	sub	sp, #120	@ 0x78
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022f4:	f107 0310 	add.w	r3, r7, #16
 80022f8:	2254      	movs	r2, #84	@ 0x54
 80022fa:	2100      	movs	r1, #0
 80022fc:	4618      	mov	r0, r3
 80022fe:	f008 ff0e 	bl	800b11e <memset>
  if(adcHandle->Instance==ADC2)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a33      	ldr	r2, [pc, #204]	@ (80023d4 <HAL_ADC_MspInit+0xf8>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d15f      	bne.n	80023cc <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800230c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002310:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002312:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002316:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002318:	f107 0310 	add.w	r3, r7, #16
 800231c:	4618      	mov	r0, r3
 800231e:	f005 fa25 	bl	800776c <HAL_RCCEx_PeriphCLKConfig>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002328:	f001 fcb2 	bl	8003c90 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800232c:	4b2a      	ldr	r3, [pc, #168]	@ (80023d8 <HAL_ADC_MspInit+0xfc>)
 800232e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002330:	4a29      	ldr	r2, [pc, #164]	@ (80023d8 <HAL_ADC_MspInit+0xfc>)
 8002332:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002336:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002338:	4b27      	ldr	r3, [pc, #156]	@ (80023d8 <HAL_ADC_MspInit+0xfc>)
 800233a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800233c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002344:	4b24      	ldr	r3, [pc, #144]	@ (80023d8 <HAL_ADC_MspInit+0xfc>)
 8002346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002348:	4a23      	ldr	r2, [pc, #140]	@ (80023d8 <HAL_ADC_MspInit+0xfc>)
 800234a:	f043 0301 	orr.w	r3, r3, #1
 800234e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002350:	4b21      	ldr	r3, [pc, #132]	@ (80023d8 <HAL_ADC_MspInit+0xfc>)
 8002352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	60bb      	str	r3, [r7, #8]
 800235a:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA5     ------> ADC2_IN13
    PA6     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800235c:	2360      	movs	r3, #96	@ 0x60
 800235e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002360:	2303      	movs	r3, #3
 8002362:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002364:	2300      	movs	r3, #0
 8002366:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002368:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800236c:	4619      	mov	r1, r3
 800236e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002372:	f004 fa7b 	bl	800686c <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 8002376:	4b19      	ldr	r3, [pc, #100]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 8002378:	4a19      	ldr	r2, [pc, #100]	@ (80023e0 <HAL_ADC_MspInit+0x104>)
 800237a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800237c:	4b17      	ldr	r3, [pc, #92]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 800237e:	2224      	movs	r2, #36	@ 0x24
 8002380:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002382:	4b16      	ldr	r3, [pc, #88]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 8002384:	2200      	movs	r2, #0
 8002386:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002388:	4b14      	ldr	r3, [pc, #80]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 800238a:	2200      	movs	r2, #0
 800238c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800238e:	4b13      	ldr	r3, [pc, #76]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 8002390:	2280      	movs	r2, #128	@ 0x80
 8002392:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002394:	4b11      	ldr	r3, [pc, #68]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 8002396:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800239a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800239c:	4b0f      	ldr	r3, [pc, #60]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 800239e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80023a2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80023a4:	4b0d      	ldr	r3, [pc, #52]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 80023a6:	2220      	movs	r2, #32
 80023a8:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80023aa:	4b0c      	ldr	r3, [pc, #48]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80023b0:	480a      	ldr	r0, [pc, #40]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 80023b2:	f003 ffe9 	bl	8006388 <HAL_DMA_Init>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80023bc:	f001 fc68 	bl	8003c90 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4a06      	ldr	r2, [pc, #24]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 80023c4:	655a      	str	r2, [r3, #84]	@ 0x54
 80023c6:	4a05      	ldr	r2, [pc, #20]	@ (80023dc <HAL_ADC_MspInit+0x100>)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80023cc:	bf00      	nop
 80023ce:	3778      	adds	r7, #120	@ 0x78
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	50000100 	.word	0x50000100
 80023d8:	40021000 	.word	0x40021000
 80023dc:	20000bf4 	.word	0x20000bf4
 80023e0:	40020008 	.word	0x40020008

080023e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80023ea:	4b12      	ldr	r3, [pc, #72]	@ (8002434 <MX_DMA_Init+0x50>)
 80023ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023ee:	4a11      	ldr	r2, [pc, #68]	@ (8002434 <MX_DMA_Init+0x50>)
 80023f0:	f043 0304 	orr.w	r3, r3, #4
 80023f4:	6493      	str	r3, [r2, #72]	@ 0x48
 80023f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002434 <MX_DMA_Init+0x50>)
 80023f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023fa:	f003 0304 	and.w	r3, r3, #4
 80023fe:	607b      	str	r3, [r7, #4]
 8002400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002402:	4b0c      	ldr	r3, [pc, #48]	@ (8002434 <MX_DMA_Init+0x50>)
 8002404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002406:	4a0b      	ldr	r2, [pc, #44]	@ (8002434 <MX_DMA_Init+0x50>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6493      	str	r3, [r2, #72]	@ 0x48
 800240e:	4b09      	ldr	r3, [pc, #36]	@ (8002434 <MX_DMA_Init+0x50>)
 8002410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	603b      	str	r3, [r7, #0]
 8002418:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800241a:	2200      	movs	r2, #0
 800241c:	2100      	movs	r1, #0
 800241e:	200b      	movs	r0, #11
 8002420:	f003 ff7d 	bl	800631e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002424:	200b      	movs	r0, #11
 8002426:	f003 ff94 	bl	8006352 <HAL_NVIC_EnableIRQ>

}
 800242a:	bf00      	nop
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40021000 	.word	0x40021000

08002438 <Rev_dis>:
 *      Author: gunda
 */
#include "main.h"
#include "feedforward.h"

float Rev_dis(float rev_en,float pris_en,float direction){
 8002438:	b5b0      	push	{r4, r5, r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0
 800243e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002442:	edc7 0a02 	vstr	s1, [r7, #8]
 8002446:	ed87 1a01 	vstr	s2, [r7, #4]
//	float relative;
	float l2;
	float output;
	l2 = 0.04 * (rev_en + pris_en) / 6.28;
 800244a:	ed97 7a03 	vldr	s14, [r7, #12]
 800244e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002456:	ee17 0a90 	vmov	r0, s15
 800245a:	f7fe f89d 	bl	8000598 <__aeabi_f2d>
 800245e:	a336      	add	r3, pc, #216	@ (adr r3, 8002538 <Rev_dis+0x100>)
 8002460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002464:	f7fe f8f0 	bl	8000648 <__aeabi_dmul>
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	4610      	mov	r0, r2
 800246e:	4619      	mov	r1, r3
 8002470:	a333      	add	r3, pc, #204	@ (adr r3, 8002540 <Rev_dis+0x108>)
 8002472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002476:	f7fe fa11 	bl	800089c <__aeabi_ddiv>
 800247a:	4602      	mov	r2, r0
 800247c:	460b      	mov	r3, r1
 800247e:	4610      	mov	r0, r2
 8002480:	4619      	mov	r1, r3
 8002482:	f7fe fbd9 	bl	8000c38 <__aeabi_d2f>
 8002486:	4603      	mov	r3, r0
 8002488:	617b      	str	r3, [r7, #20]

	output = ((9.81*(sinf(rev_en)))*((0.1175*0.160)+(0.375*l2))) * (1.3080/(0.01216));
 800248a:	ed97 0a03 	vldr	s0, [r7, #12]
 800248e:	f00c fa4d 	bl	800e92c <sinf>
 8002492:	ee10 3a10 	vmov	r3, s0
 8002496:	4618      	mov	r0, r3
 8002498:	f7fe f87e 	bl	8000598 <__aeabi_f2d>
 800249c:	a32a      	add	r3, pc, #168	@ (adr r3, 8002548 <Rev_dis+0x110>)
 800249e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a2:	f7fe f8d1 	bl	8000648 <__aeabi_dmul>
 80024a6:	4602      	mov	r2, r0
 80024a8:	460b      	mov	r3, r1
 80024aa:	4614      	mov	r4, r2
 80024ac:	461d      	mov	r5, r3
 80024ae:	6978      	ldr	r0, [r7, #20]
 80024b0:	f7fe f872 	bl	8000598 <__aeabi_f2d>
 80024b4:	f04f 0200 	mov.w	r2, #0
 80024b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002530 <Rev_dis+0xf8>)
 80024ba:	f7fe f8c5 	bl	8000648 <__aeabi_dmul>
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	4610      	mov	r0, r2
 80024c4:	4619      	mov	r1, r3
 80024c6:	a316      	add	r3, pc, #88	@ (adr r3, 8002520 <Rev_dis+0xe8>)
 80024c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024cc:	f7fd ff06 	bl	80002dc <__adddf3>
 80024d0:	4602      	mov	r2, r0
 80024d2:	460b      	mov	r3, r1
 80024d4:	4620      	mov	r0, r4
 80024d6:	4629      	mov	r1, r5
 80024d8:	f7fe f8b6 	bl	8000648 <__aeabi_dmul>
 80024dc:	4602      	mov	r2, r0
 80024de:	460b      	mov	r3, r1
 80024e0:	4610      	mov	r0, r2
 80024e2:	4619      	mov	r1, r3
 80024e4:	a310      	add	r3, pc, #64	@ (adr r3, 8002528 <Rev_dis+0xf0>)
 80024e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ea:	f7fe f8ad 	bl	8000648 <__aeabi_dmul>
 80024ee:	4602      	mov	r2, r0
 80024f0:	460b      	mov	r3, r1
 80024f2:	4610      	mov	r0, r2
 80024f4:	4619      	mov	r1, r3
 80024f6:	f7fe fb9f 	bl	8000c38 <__aeabi_d2f>
 80024fa:	4603      	mov	r3, r0
 80024fc:	613b      	str	r3, [r7, #16]



//	return  (9.81*sinf(rev_en))*((0.1175*0.160)+(0.375*l2)) * (1.3080/(0.00481936));
	 return output/145*12;
 80024fe:	ed97 7a04 	vldr	s14, [r7, #16]
 8002502:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8002534 <Rev_dis+0xfc>
 8002506:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800250a:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800250e:	ee67 7a87 	vmul.f32	s15, s15, s14


	//      (         gsin     * (     m1l1    +     m2l2     )) *       ( R/kt)


}
 8002512:	eeb0 0a67 	vmov.f32	s0, s15
 8002516:	3718      	adds	r7, #24
 8002518:	46bd      	mov	sp, r7
 800251a:	bdb0      	pop	{r4, r5, r7, pc}
 800251c:	f3af 8000 	nop.w
 8002520:	a4a8c155 	.word	0xa4a8c155
 8002524:	3f93404e 	.word	0x3f93404e
 8002528:	e50d7943 	.word	0xe50d7943
 800252c:	405ae435 	.word	0x405ae435
 8002530:	3fd80000 	.word	0x3fd80000
 8002534:	43110000 	.word	0x43110000
 8002538:	47ae147b 	.word	0x47ae147b
 800253c:	3fa47ae1 	.word	0x3fa47ae1
 8002540:	51eb851f 	.word	0x51eb851f
 8002544:	40191eb8 	.word	0x40191eb8
 8002548:	51eb851f 	.word	0x51eb851f
 800254c:	40239eb8 	.word	0x40239eb8

08002550 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> LPUART1_TX
     PA3   ------> LPUART1_RX
*/
void MX_GPIO_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b08a      	sub	sp, #40	@ 0x28
 8002554:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002556:	f107 0314 	add.w	r3, r7, #20
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	605a      	str	r2, [r3, #4]
 8002560:	609a      	str	r2, [r3, #8]
 8002562:	60da      	str	r2, [r3, #12]
 8002564:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002566:	4b5e      	ldr	r3, [pc, #376]	@ (80026e0 <MX_GPIO_Init+0x190>)
 8002568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800256a:	4a5d      	ldr	r2, [pc, #372]	@ (80026e0 <MX_GPIO_Init+0x190>)
 800256c:	f043 0304 	orr.w	r3, r3, #4
 8002570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002572:	4b5b      	ldr	r3, [pc, #364]	@ (80026e0 <MX_GPIO_Init+0x190>)
 8002574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002576:	f003 0304 	and.w	r3, r3, #4
 800257a:	613b      	str	r3, [r7, #16]
 800257c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800257e:	4b58      	ldr	r3, [pc, #352]	@ (80026e0 <MX_GPIO_Init+0x190>)
 8002580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002582:	4a57      	ldr	r2, [pc, #348]	@ (80026e0 <MX_GPIO_Init+0x190>)
 8002584:	f043 0320 	orr.w	r3, r3, #32
 8002588:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800258a:	4b55      	ldr	r3, [pc, #340]	@ (80026e0 <MX_GPIO_Init+0x190>)
 800258c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800258e:	f003 0320 	and.w	r3, r3, #32
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002596:	4b52      	ldr	r3, [pc, #328]	@ (80026e0 <MX_GPIO_Init+0x190>)
 8002598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800259a:	4a51      	ldr	r2, [pc, #324]	@ (80026e0 <MX_GPIO_Init+0x190>)
 800259c:	f043 0301 	orr.w	r3, r3, #1
 80025a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025a2:	4b4f      	ldr	r3, [pc, #316]	@ (80026e0 <MX_GPIO_Init+0x190>)
 80025a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	60bb      	str	r3, [r7, #8]
 80025ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ae:	4b4c      	ldr	r3, [pc, #304]	@ (80026e0 <MX_GPIO_Init+0x190>)
 80025b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025b2:	4a4b      	ldr	r2, [pc, #300]	@ (80026e0 <MX_GPIO_Init+0x190>)
 80025b4:	f043 0302 	orr.w	r3, r3, #2
 80025b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025ba:	4b49      	ldr	r3, [pc, #292]	@ (80026e0 <MX_GPIO_Init+0x190>)
 80025bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	607b      	str	r3, [r7, #4]
 80025c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80025c6:	2200      	movs	r2, #0
 80025c8:	2133      	movs	r1, #51	@ 0x33
 80025ca:	4846      	ldr	r0, [pc, #280]	@ (80026e4 <MX_GPIO_Init+0x194>)
 80025cc:	f004 fae8 	bl	8006ba0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80025d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025d6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80025da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025dc:	2300      	movs	r3, #0
 80025de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80025e0:	f107 0314 	add.w	r3, r7, #20
 80025e4:	4619      	mov	r1, r3
 80025e6:	4840      	ldr	r0, [pc, #256]	@ (80026e8 <MX_GPIO_Init+0x198>)
 80025e8:	f004 f940 	bl	800686c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80025ec:	230c      	movs	r3, #12
 80025ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f0:	2302      	movs	r3, #2
 80025f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f4:	2300      	movs	r3, #0
 80025f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f8:	2300      	movs	r3, #0
 80025fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80025fc:	230c      	movs	r3, #12
 80025fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002600:	f107 0314 	add.w	r3, r7, #20
 8002604:	4619      	mov	r1, r3
 8002606:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800260a:	f004 f92f 	bl	800686c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800260e:	2333      	movs	r3, #51	@ 0x33
 8002610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002612:	2301      	movs	r3, #1
 8002614:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800261a:	2300      	movs	r3, #0
 800261c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800261e:	f107 0314 	add.w	r3, r7, #20
 8002622:	4619      	mov	r1, r3
 8002624:	482f      	ldr	r0, [pc, #188]	@ (80026e4 <MX_GPIO_Init+0x194>)
 8002626:	f004 f921 	bl	800686c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_8;
 800262a:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800262e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002630:	2300      	movs	r3, #0
 8002632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002634:	2301      	movs	r3, #1
 8002636:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	4619      	mov	r1, r3
 800263e:	4829      	ldr	r0, [pc, #164]	@ (80026e4 <MX_GPIO_Init+0x194>)
 8002640:	f004 f914 	bl	800686c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002644:	2380      	movs	r3, #128	@ 0x80
 8002646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002648:	2300      	movs	r3, #0
 800264a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264c:	2300      	movs	r3, #0
 800264e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002650:	f107 0314 	add.w	r3, r7, #20
 8002654:	4619      	mov	r1, r3
 8002656:	4824      	ldr	r0, [pc, #144]	@ (80026e8 <MX_GPIO_Init+0x198>)
 8002658:	f004 f908 	bl	800686c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800265c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002660:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002662:	2300      	movs	r3, #0
 8002664:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002666:	2301      	movs	r3, #1
 8002668:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800266a:	f107 0314 	add.w	r3, r7, #20
 800266e:	4619      	mov	r1, r3
 8002670:	481d      	ldr	r0, [pc, #116]	@ (80026e8 <MX_GPIO_Init+0x198>)
 8002672:	f004 f8fb 	bl	800686c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8002676:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800267a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800267c:	2300      	movs	r3, #0
 800267e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002680:	2301      	movs	r3, #1
 8002682:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002684:	f107 0314 	add.w	r3, r7, #20
 8002688:	4619      	mov	r1, r3
 800268a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800268e:	f004 f8ed 	bl	800686c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002692:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002698:	2300      	movs	r3, #0
 800269a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269c:	2300      	movs	r3, #0
 800269e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a0:	f107 0314 	add.w	r3, r7, #20
 80026a4:	4619      	mov	r1, r3
 80026a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026aa:	f004 f8df 	bl	800686c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80026ae:	2340      	movs	r3, #64	@ 0x40
 80026b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026b2:	2300      	movs	r3, #0
 80026b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b6:	2300      	movs	r3, #0
 80026b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ba:	f107 0314 	add.w	r3, r7, #20
 80026be:	4619      	mov	r1, r3
 80026c0:	4808      	ldr	r0, [pc, #32]	@ (80026e4 <MX_GPIO_Init+0x194>)
 80026c2:	f004 f8d3 	bl	800686c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80026c6:	2200      	movs	r2, #0
 80026c8:	2100      	movs	r1, #0
 80026ca:	2028      	movs	r0, #40	@ 0x28
 80026cc:	f003 fe27 	bl	800631e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026d0:	2028      	movs	r0, #40	@ 0x28
 80026d2:	f003 fe3e 	bl	8006352 <HAL_NVIC_EnableIRQ>

}
 80026d6:	bf00      	nop
 80026d8:	3728      	adds	r7, #40	@ 0x28
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	40021000 	.word	0x40021000
 80026e4:	48000400 	.word	0x48000400
 80026e8:	48000800 	.word	0x48000800

080026ec <Kalman_Init>:
volatile arm_status CalcSt;


// Kalman initialization function
void Kalman_Init(kalman* KALMAN)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
	//start Matrix
		arm_mat_init_f32(&P, 4, 4, P_f32);  // assuming 2x2 based on values
 80026f4:	4b7a      	ldr	r3, [pc, #488]	@ (80028e0 <Kalman_Init+0x1f4>)
 80026f6:	2204      	movs	r2, #4
 80026f8:	2104      	movs	r1, #4
 80026fa:	487a      	ldr	r0, [pc, #488]	@ (80028e4 <Kalman_Init+0x1f8>)
 80026fc:	f007 f8ff 	bl	80098fe <arm_mat_init_f32>
		// 1x4 or 2x2 matrix?
		arm_mat_init_f32(&I, 4, 4, I_f32);  // assuming 2x2 based on values
 8002700:	4b79      	ldr	r3, [pc, #484]	@ (80028e8 <Kalman_Init+0x1fc>)
 8002702:	2204      	movs	r2, #4
 8002704:	2104      	movs	r1, #4
 8002706:	4879      	ldr	r0, [pc, #484]	@ (80028ec <Kalman_Init+0x200>)
 8002708:	f007 f8f9 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&Xsensor, 1, 1, KALMAN->Xsensor_f32);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3320      	adds	r3, #32
 8002710:	2201      	movs	r2, #1
 8002712:	2101      	movs	r1, #1
 8002714:	4876      	ldr	r0, [pc, #472]	@ (80028f0 <Kalman_Init+0x204>)
 8002716:	f007 f8f2 	bl	80098fe <arm_mat_init_f32>
		//arm_mat_init_f32(&X_hat, 4, 1, X_hat_f32);
	    arm_mat_init_f32(&X, 4, 1, X_f32);
 800271a:	4b76      	ldr	r3, [pc, #472]	@ (80028f4 <Kalman_Init+0x208>)
 800271c:	2201      	movs	r2, #1
 800271e:	2104      	movs	r1, #4
 8002720:	4875      	ldr	r0, [pc, #468]	@ (80028f8 <Kalman_Init+0x20c>)
 8002722:	f007 f8ec 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&A, 4, 4, A_f32);  // assumed 4x4, although only 12 values provided?
 8002726:	4b75      	ldr	r3, [pc, #468]	@ (80028fc <Kalman_Init+0x210>)
 8002728:	2204      	movs	r2, #4
 800272a:	2104      	movs	r1, #4
 800272c:	4874      	ldr	r0, [pc, #464]	@ (8002900 <Kalman_Init+0x214>)
 800272e:	f007 f8e6 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&B, 4, 1, B_f32);  // same here
 8002732:	4b74      	ldr	r3, [pc, #464]	@ (8002904 <Kalman_Init+0x218>)
 8002734:	2201      	movs	r2, #1
 8002736:	2104      	movs	r1, #4
 8002738:	4873      	ldr	r0, [pc, #460]	@ (8002908 <Kalman_Init+0x21c>)
 800273a:	f007 f8e0 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&U, 1, 1, KALMAN->U_f32);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	331c      	adds	r3, #28
 8002742:	2201      	movs	r2, #1
 8002744:	2101      	movs	r1, #1
 8002746:	4871      	ldr	r0, [pc, #452]	@ (800290c <Kalman_Init+0x220>)
 8002748:	f007 f8d9 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&Y, 1, 1, Y_f32);
 800274c:	4b70      	ldr	r3, [pc, #448]	@ (8002910 <Kalman_Init+0x224>)
 800274e:	2201      	movs	r2, #1
 8002750:	2101      	movs	r1, #1
 8002752:	4870      	ldr	r0, [pc, #448]	@ (8002914 <Kalman_Init+0x228>)
 8002754:	f007 f8d3 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&C, 1, 4, C_f32);  // 1x4 matrix assumed from 4 values
 8002758:	4b6f      	ldr	r3, [pc, #444]	@ (8002918 <Kalman_Init+0x22c>)
 800275a:	2204      	movs	r2, #4
 800275c:	2101      	movs	r1, #1
 800275e:	486f      	ldr	r0, [pc, #444]	@ (800291c <Kalman_Init+0x230>)
 8002760:	f007 f8cd 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&Q, 4, 4, Q_f32);
 8002764:	4b6e      	ldr	r3, [pc, #440]	@ (8002920 <Kalman_Init+0x234>)
 8002766:	2204      	movs	r2, #4
 8002768:	2104      	movs	r1, #4
 800276a:	486e      	ldr	r0, [pc, #440]	@ (8002924 <Kalman_Init+0x238>)
 800276c:	f007 f8c7 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&R, 1, 1, R_f32);
 8002770:	4b6d      	ldr	r3, [pc, #436]	@ (8002928 <Kalman_Init+0x23c>)
 8002772:	2201      	movs	r2, #1
 8002774:	2101      	movs	r1, #1
 8002776:	486d      	ldr	r0, [pc, #436]	@ (800292c <Kalman_Init+0x240>)
 8002778:	f007 f8c1 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&AT, 4, 4, AT_f32);
 800277c:	4b6c      	ldr	r3, [pc, #432]	@ (8002930 <Kalman_Init+0x244>)
 800277e:	2204      	movs	r2, #4
 8002780:	2104      	movs	r1, #4
 8002782:	486c      	ldr	r0, [pc, #432]	@ (8002934 <Kalman_Init+0x248>)
 8002784:	f007 f8bb 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&CT, 4, 1, CT_f32);  // transpose of 1x4 = 4x1
 8002788:	4b6b      	ldr	r3, [pc, #428]	@ (8002938 <Kalman_Init+0x24c>)
 800278a:	2201      	movs	r2, #1
 800278c:	2104      	movs	r1, #4
 800278e:	486b      	ldr	r0, [pc, #428]	@ (800293c <Kalman_Init+0x250>)
 8002790:	f007 f8b5 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&KT, 1, 4, KT_f32);  // assumed 4x1
 8002794:	4b6a      	ldr	r3, [pc, #424]	@ (8002940 <Kalman_Init+0x254>)
 8002796:	2204      	movs	r2, #4
 8002798:	2101      	movs	r1, #1
 800279a:	486a      	ldr	r0, [pc, #424]	@ (8002944 <Kalman_Init+0x258>)
 800279c:	f007 f8af 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&AX, 4, 1, AX_f32);
 80027a0:	4b69      	ldr	r3, [pc, #420]	@ (8002948 <Kalman_Init+0x25c>)
 80027a2:	2201      	movs	r2, #1
 80027a4:	2104      	movs	r1, #4
 80027a6:	4869      	ldr	r0, [pc, #420]	@ (800294c <Kalman_Init+0x260>)
 80027a8:	f007 f8a9 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&BU, 4, 1, BU_f32);
 80027ac:	4b68      	ldr	r3, [pc, #416]	@ (8002950 <Kalman_Init+0x264>)
 80027ae:	2201      	movs	r2, #1
 80027b0:	2104      	movs	r1, #4
 80027b2:	4868      	ldr	r0, [pc, #416]	@ (8002954 <Kalman_Init+0x268>)
 80027b4:	f007 f8a3 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&AX_BU, 4, 1, AX_BU_f32);
 80027b8:	4b67      	ldr	r3, [pc, #412]	@ (8002958 <Kalman_Init+0x26c>)
 80027ba:	2201      	movs	r2, #1
 80027bc:	2104      	movs	r1, #4
 80027be:	4867      	ldr	r0, [pc, #412]	@ (800295c <Kalman_Init+0x270>)
 80027c0:	f007 f89d 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&CXsensor, 1, 1, CXsensor_f32);  // assumed scalar
 80027c4:	4b66      	ldr	r3, [pc, #408]	@ (8002960 <Kalman_Init+0x274>)
 80027c6:	2201      	movs	r2, #1
 80027c8:	2101      	movs	r1, #1
 80027ca:	4866      	ldr	r0, [pc, #408]	@ (8002964 <Kalman_Init+0x278>)
 80027cc:	f007 f897 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&CX, 1, 1, CX_f32);
 80027d0:	4b65      	ldr	r3, [pc, #404]	@ (8002968 <Kalman_Init+0x27c>)
 80027d2:	2201      	movs	r2, #1
 80027d4:	2101      	movs	r1, #1
 80027d6:	4865      	ldr	r0, [pc, #404]	@ (800296c <Kalman_Init+0x280>)
 80027d8:	f007 f891 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&AP, 4, 4, AP_f32);
 80027dc:	4b64      	ldr	r3, [pc, #400]	@ (8002970 <Kalman_Init+0x284>)
 80027de:	2204      	movs	r2, #4
 80027e0:	2104      	movs	r1, #4
 80027e2:	4864      	ldr	r0, [pc, #400]	@ (8002974 <Kalman_Init+0x288>)
 80027e4:	f007 f88b 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&APAT, 4, 4, APAT_f32);
 80027e8:	4b63      	ldr	r3, [pc, #396]	@ (8002978 <Kalman_Init+0x28c>)
 80027ea:	2204      	movs	r2, #4
 80027ec:	2104      	movs	r1, #4
 80027ee:	4863      	ldr	r0, [pc, #396]	@ (800297c <Kalman_Init+0x290>)
 80027f0:	f007 f885 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&APAT_Q, 4, 4, APAT_Q_f32);
 80027f4:	4b62      	ldr	r3, [pc, #392]	@ (8002980 <Kalman_Init+0x294>)
 80027f6:	2204      	movs	r2, #4
 80027f8:	2104      	movs	r1, #4
 80027fa:	4862      	ldr	r0, [pc, #392]	@ (8002984 <Kalman_Init+0x298>)
 80027fc:	f007 f87f 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&K, 4, 1, K_f32);
 8002800:	4b61      	ldr	r3, [pc, #388]	@ (8002988 <Kalman_Init+0x29c>)
 8002802:	2201      	movs	r2, #1
 8002804:	2104      	movs	r1, #4
 8002806:	4861      	ldr	r0, [pc, #388]	@ (800298c <Kalman_Init+0x2a0>)
 8002808:	f007 f879 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&PCT, 4, 1, PCT_f32);
 800280c:	4b60      	ldr	r3, [pc, #384]	@ (8002990 <Kalman_Init+0x2a4>)
 800280e:	2201      	movs	r2, #1
 8002810:	2104      	movs	r1, #4
 8002812:	4860      	ldr	r0, [pc, #384]	@ (8002994 <Kalman_Init+0x2a8>)
 8002814:	f007 f873 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&CP, 1, 4, CP_f32);
 8002818:	4b5f      	ldr	r3, [pc, #380]	@ (8002998 <Kalman_Init+0x2ac>)
 800281a:	2204      	movs	r2, #4
 800281c:	2101      	movs	r1, #1
 800281e:	485f      	ldr	r0, [pc, #380]	@ (800299c <Kalman_Init+0x2b0>)
 8002820:	f007 f86d 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&CPCT, 1, 1, CPCT_f32);
 8002824:	4b5e      	ldr	r3, [pc, #376]	@ (80029a0 <Kalman_Init+0x2b4>)
 8002826:	2201      	movs	r2, #1
 8002828:	2101      	movs	r1, #1
 800282a:	485e      	ldr	r0, [pc, #376]	@ (80029a4 <Kalman_Init+0x2b8>)
 800282c:	f007 f867 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&CPCT_R, 1, 1, CPCT_R_f32);
 8002830:	4b5d      	ldr	r3, [pc, #372]	@ (80029a8 <Kalman_Init+0x2bc>)
 8002832:	2201      	movs	r2, #1
 8002834:	2101      	movs	r1, #1
 8002836:	485d      	ldr	r0, [pc, #372]	@ (80029ac <Kalman_Init+0x2c0>)
 8002838:	f007 f861 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&CPCT_R_INV, 1, 1, CPCT_R_INV_f32);
 800283c:	4b5c      	ldr	r3, [pc, #368]	@ (80029b0 <Kalman_Init+0x2c4>)
 800283e:	2201      	movs	r2, #1
 8002840:	2101      	movs	r1, #1
 8002842:	485c      	ldr	r0, [pc, #368]	@ (80029b4 <Kalman_Init+0x2c8>)
 8002844:	f007 f85b 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&PCPCT_R_INV, 4, 1, PCPCT_R_INV_f32);
 8002848:	4b5b      	ldr	r3, [pc, #364]	@ (80029b8 <Kalman_Init+0x2cc>)
 800284a:	2201      	movs	r2, #1
 800284c:	2104      	movs	r1, #4
 800284e:	485b      	ldr	r0, [pc, #364]	@ (80029bc <Kalman_Init+0x2d0>)
 8002850:	f007 f855 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&Y_CX, 1, 1, Y_CX_f32);
 8002854:	4b5a      	ldr	r3, [pc, #360]	@ (80029c0 <Kalman_Init+0x2d4>)
 8002856:	2201      	movs	r2, #1
 8002858:	2101      	movs	r1, #1
 800285a:	485a      	ldr	r0, [pc, #360]	@ (80029c4 <Kalman_Init+0x2d8>)
 800285c:	f007 f84f 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&KY_KCX, 4, 1, KY_KCX_f32);
 8002860:	4b59      	ldr	r3, [pc, #356]	@ (80029c8 <Kalman_Init+0x2dc>)
 8002862:	2201      	movs	r2, #1
 8002864:	2104      	movs	r1, #4
 8002866:	4859      	ldr	r0, [pc, #356]	@ (80029cc <Kalman_Init+0x2e0>)
 8002868:	f007 f849 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&X_KY_KCX, 4, 1, X_KY_KCX_f32);
 800286c:	4b58      	ldr	r3, [pc, #352]	@ (80029d0 <Kalman_Init+0x2e4>)
 800286e:	2201      	movs	r2, #1
 8002870:	2104      	movs	r1, #4
 8002872:	4858      	ldr	r0, [pc, #352]	@ (80029d4 <Kalman_Init+0x2e8>)
 8002874:	f007 f843 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&KC, 4, 4, KC_f32);
 8002878:	4b57      	ldr	r3, [pc, #348]	@ (80029d8 <Kalman_Init+0x2ec>)
 800287a:	2204      	movs	r2, #4
 800287c:	2104      	movs	r1, #4
 800287e:	4857      	ldr	r0, [pc, #348]	@ (80029dc <Kalman_Init+0x2f0>)
 8002880:	f007 f83d 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&KR, 4, 1, KR_f32);
 8002884:	4b56      	ldr	r3, [pc, #344]	@ (80029e0 <Kalman_Init+0x2f4>)
 8002886:	2201      	movs	r2, #1
 8002888:	2104      	movs	r1, #4
 800288a:	4856      	ldr	r0, [pc, #344]	@ (80029e4 <Kalman_Init+0x2f8>)
 800288c:	f007 f837 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&KRKT, 4, 4, KRKT_f32);
 8002890:	4b55      	ldr	r3, [pc, #340]	@ (80029e8 <Kalman_Init+0x2fc>)
 8002892:	2204      	movs	r2, #4
 8002894:	2104      	movs	r1, #4
 8002896:	4855      	ldr	r0, [pc, #340]	@ (80029ec <Kalman_Init+0x300>)
 8002898:	f007 f831 	bl	80098fe <arm_mat_init_f32>

		arm_mat_init_f32(&I_KC, 4, 4, I_KC_f32);
 800289c:	4b54      	ldr	r3, [pc, #336]	@ (80029f0 <Kalman_Init+0x304>)
 800289e:	2204      	movs	r2, #4
 80028a0:	2104      	movs	r1, #4
 80028a2:	4854      	ldr	r0, [pc, #336]	@ (80029f4 <Kalman_Init+0x308>)
 80028a4:	f007 f82b 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&IP_KCP, 4, 4, IP_KCP_f32);
 80028a8:	4b53      	ldr	r3, [pc, #332]	@ (80029f8 <Kalman_Init+0x30c>)
 80028aa:	2204      	movs	r2, #4
 80028ac:	2104      	movs	r1, #4
 80028ae:	4853      	ldr	r0, [pc, #332]	@ (80029fc <Kalman_Init+0x310>)
 80028b0:	f007 f825 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&I_KC_trans, 4, 4, I_KC_trans_f32);
 80028b4:	4b52      	ldr	r3, [pc, #328]	@ (8002a00 <Kalman_Init+0x314>)
 80028b6:	2204      	movs	r2, #4
 80028b8:	2104      	movs	r1, #4
 80028ba:	4852      	ldr	r0, [pc, #328]	@ (8002a04 <Kalman_Init+0x318>)
 80028bc:	f007 f81f 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&IP_KCPI_KC_trans, 4, 4, IP_KCPI_KC_trans_f32);
 80028c0:	4b51      	ldr	r3, [pc, #324]	@ (8002a08 <Kalman_Init+0x31c>)
 80028c2:	2204      	movs	r2, #4
 80028c4:	2104      	movs	r1, #4
 80028c6:	4851      	ldr	r0, [pc, #324]	@ (8002a0c <Kalman_Init+0x320>)
 80028c8:	f007 f819 	bl	80098fe <arm_mat_init_f32>
		arm_mat_init_f32(&IP_KCPI_KC_trans_KRKT, 4, 4, IP_KCPI_KC_trans_KRKT_f32);
 80028cc:	4b50      	ldr	r3, [pc, #320]	@ (8002a10 <Kalman_Init+0x324>)
 80028ce:	2204      	movs	r2, #4
 80028d0:	2104      	movs	r1, #4
 80028d2:	4850      	ldr	r0, [pc, #320]	@ (8002a14 <Kalman_Init+0x328>)
 80028d4:	f007 f813 	bl	80098fe <arm_mat_init_f32>
    // ...
}
 80028d8:	bf00      	nop
 80028da:	3708      	adds	r7, #8
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	20000000 	.word	0x20000000
 80028e4:	20000c54 	.word	0x20000c54
 80028e8:	20000040 	.word	0x20000040
 80028ec:	20000c5c 	.word	0x20000c5c
 80028f0:	20000c64 	.word	0x20000c64
 80028f4:	20000c6c 	.word	0x20000c6c
 80028f8:	20000c7c 	.word	0x20000c7c
 80028fc:	20000080 	.word	0x20000080
 8002900:	20000c84 	.word	0x20000c84
 8002904:	200000c0 	.word	0x200000c0
 8002908:	20000c8c 	.word	0x20000c8c
 800290c:	20000c94 	.word	0x20000c94
 8002910:	200000d0 	.word	0x200000d0
 8002914:	20000c9c 	.word	0x20000c9c
 8002918:	200000d4 	.word	0x200000d4
 800291c:	20000ca4 	.word	0x20000ca4
 8002920:	200000e4 	.word	0x200000e4
 8002924:	20000cac 	.word	0x20000cac
 8002928:	20000124 	.word	0x20000124
 800292c:	20000cb4 	.word	0x20000cb4
 8002930:	20000128 	.word	0x20000128
 8002934:	20000cbc 	.word	0x20000cbc
 8002938:	20000168 	.word	0x20000168
 800293c:	20000cc4 	.word	0x20000cc4
 8002940:	20000178 	.word	0x20000178
 8002944:	20000ccc 	.word	0x20000ccc
 8002948:	20000188 	.word	0x20000188
 800294c:	20000cd4 	.word	0x20000cd4
 8002950:	20000198 	.word	0x20000198
 8002954:	20000cdc 	.word	0x20000cdc
 8002958:	200001a8 	.word	0x200001a8
 800295c:	20000ce4 	.word	0x20000ce4
 8002960:	200001b8 	.word	0x200001b8
 8002964:	20000cec 	.word	0x20000cec
 8002968:	200001bc 	.word	0x200001bc
 800296c:	20000cf4 	.word	0x20000cf4
 8002970:	200001c0 	.word	0x200001c0
 8002974:	20000cfc 	.word	0x20000cfc
 8002978:	20000200 	.word	0x20000200
 800297c:	20000d04 	.word	0x20000d04
 8002980:	20000240 	.word	0x20000240
 8002984:	20000d0c 	.word	0x20000d0c
 8002988:	20000280 	.word	0x20000280
 800298c:	20000d14 	.word	0x20000d14
 8002990:	20000290 	.word	0x20000290
 8002994:	20000d1c 	.word	0x20000d1c
 8002998:	200002a0 	.word	0x200002a0
 800299c:	20000d24 	.word	0x20000d24
 80029a0:	200002b0 	.word	0x200002b0
 80029a4:	20000d2c 	.word	0x20000d2c
 80029a8:	200002b4 	.word	0x200002b4
 80029ac:	20000d34 	.word	0x20000d34
 80029b0:	200002b8 	.word	0x200002b8
 80029b4:	20000d3c 	.word	0x20000d3c
 80029b8:	200002bc 	.word	0x200002bc
 80029bc:	20000d44 	.word	0x20000d44
 80029c0:	200002cc 	.word	0x200002cc
 80029c4:	20000d4c 	.word	0x20000d4c
 80029c8:	200002d0 	.word	0x200002d0
 80029cc:	20000d54 	.word	0x20000d54
 80029d0:	200002e0 	.word	0x200002e0
 80029d4:	20000d5c 	.word	0x20000d5c
 80029d8:	200002f0 	.word	0x200002f0
 80029dc:	20000d64 	.word	0x20000d64
 80029e0:	20000330 	.word	0x20000330
 80029e4:	20000d6c 	.word	0x20000d6c
 80029e8:	20000340 	.word	0x20000340
 80029ec:	20000d74 	.word	0x20000d74
 80029f0:	20000380 	.word	0x20000380
 80029f4:	20000d7c 	.word	0x20000d7c
 80029f8:	200003c0 	.word	0x200003c0
 80029fc:	20000d84 	.word	0x20000d84
 8002a00:	20000400 	.word	0x20000400
 8002a04:	20000d8c 	.word	0x20000d8c
 8002a08:	20000440 	.word	0x20000440
 8002a0c:	20000d94 	.word	0x20000d94
 8002a10:	20000480 	.word	0x20000480
 8002a14:	20000d9c 	.word	0x20000d9c

08002a18 <Kalman_Filter>:

// Kalman filter function
void Kalman_Filter(kalman* KALMAN, float voltage, float encoder) //input
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	ed87 0a02 	vstr	s0, [r7, #8]
 8002a24:	edc7 0a01 	vstr	s1, [r7, #4]
	KALMAN->U_f32[0] = voltage;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	61da      	str	r2, [r3, #28]
	KALMAN->Xsensor_f32[0] = encoder * 4.0;
 8002a2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a32:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002a36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	edc3 7a08 	vstr	s15, [r3, #32]

    // X^ = AX + BU
    arm_mat_mult_f32(&A, &X , &AX);
 8002a40:	4a53      	ldr	r2, [pc, #332]	@ (8002b90 <Kalman_Filter+0x178>)
 8002a42:	4954      	ldr	r1, [pc, #336]	@ (8002b94 <Kalman_Filter+0x17c>)
 8002a44:	4854      	ldr	r0, [pc, #336]	@ (8002b98 <Kalman_Filter+0x180>)
 8002a46:	f007 fae9 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_mult_f32(&B, &U , &BU);
 8002a4a:	4a54      	ldr	r2, [pc, #336]	@ (8002b9c <Kalman_Filter+0x184>)
 8002a4c:	4954      	ldr	r1, [pc, #336]	@ (8002ba0 <Kalman_Filter+0x188>)
 8002a4e:	4855      	ldr	r0, [pc, #340]	@ (8002ba4 <Kalman_Filter+0x18c>)
 8002a50:	f007 fae4 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_add_f32(&AX, &BU, &X);
 8002a54:	4a4f      	ldr	r2, [pc, #316]	@ (8002b94 <Kalman_Filter+0x17c>)
 8002a56:	4951      	ldr	r1, [pc, #324]	@ (8002b9c <Kalman_Filter+0x184>)
 8002a58:	484d      	ldr	r0, [pc, #308]	@ (8002b90 <Kalman_Filter+0x178>)
 8002a5a:	f006 ff15 	bl	8009888 <arm_mat_add_f32>

    // P = AP * AT + Q
    arm_mat_mult_f32(&A, &P , &AP);
 8002a5e:	4a52      	ldr	r2, [pc, #328]	@ (8002ba8 <Kalman_Filter+0x190>)
 8002a60:	4952      	ldr	r1, [pc, #328]	@ (8002bac <Kalman_Filter+0x194>)
 8002a62:	484d      	ldr	r0, [pc, #308]	@ (8002b98 <Kalman_Filter+0x180>)
 8002a64:	f007 fada 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_trans_f32(&A, &AT);
 8002a68:	4951      	ldr	r1, [pc, #324]	@ (8002bb0 <Kalman_Filter+0x198>)
 8002a6a:	484b      	ldr	r0, [pc, #300]	@ (8002b98 <Kalman_Filter+0x180>)
 8002a6c:	f007 fb8b 	bl	800a186 <arm_mat_trans_f32>
    arm_mat_mult_f32(&AP, &AT , &APAT);
 8002a70:	4a50      	ldr	r2, [pc, #320]	@ (8002bb4 <Kalman_Filter+0x19c>)
 8002a72:	494f      	ldr	r1, [pc, #316]	@ (8002bb0 <Kalman_Filter+0x198>)
 8002a74:	484c      	ldr	r0, [pc, #304]	@ (8002ba8 <Kalman_Filter+0x190>)
 8002a76:	f007 fad1 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_add_f32(&APAT, &Q, &P);
 8002a7a:	4a4c      	ldr	r2, [pc, #304]	@ (8002bac <Kalman_Filter+0x194>)
 8002a7c:	494e      	ldr	r1, [pc, #312]	@ (8002bb8 <Kalman_Filter+0x1a0>)
 8002a7e:	484d      	ldr	r0, [pc, #308]	@ (8002bb4 <Kalman_Filter+0x19c>)
 8002a80:	f006 ff02 	bl	8009888 <arm_mat_add_f32>

    // K = P*HT*INV(H*P*HT+R)
    arm_mat_trans_f32(&C, &CT);
 8002a84:	494d      	ldr	r1, [pc, #308]	@ (8002bbc <Kalman_Filter+0x1a4>)
 8002a86:	484e      	ldr	r0, [pc, #312]	@ (8002bc0 <Kalman_Filter+0x1a8>)
 8002a88:	f007 fb7d 	bl	800a186 <arm_mat_trans_f32>
    arm_mat_mult_f32(&C, &P , &CP);
 8002a8c:	4a4d      	ldr	r2, [pc, #308]	@ (8002bc4 <Kalman_Filter+0x1ac>)
 8002a8e:	4947      	ldr	r1, [pc, #284]	@ (8002bac <Kalman_Filter+0x194>)
 8002a90:	484b      	ldr	r0, [pc, #300]	@ (8002bc0 <Kalman_Filter+0x1a8>)
 8002a92:	f007 fac3 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_mult_f32(&CP, &CT , &CPCT);
 8002a96:	4a4c      	ldr	r2, [pc, #304]	@ (8002bc8 <Kalman_Filter+0x1b0>)
 8002a98:	4948      	ldr	r1, [pc, #288]	@ (8002bbc <Kalman_Filter+0x1a4>)
 8002a9a:	484a      	ldr	r0, [pc, #296]	@ (8002bc4 <Kalman_Filter+0x1ac>)
 8002a9c:	f007 fabe 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_add_f32(&CPCT, &R , &CPCT_R);
 8002aa0:	4a4a      	ldr	r2, [pc, #296]	@ (8002bcc <Kalman_Filter+0x1b4>)
 8002aa2:	494b      	ldr	r1, [pc, #300]	@ (8002bd0 <Kalman_Filter+0x1b8>)
 8002aa4:	4848      	ldr	r0, [pc, #288]	@ (8002bc8 <Kalman_Filter+0x1b0>)
 8002aa6:	f006 feef 	bl	8009888 <arm_mat_add_f32>
    arm_mat_inverse_f32(&CPCT_R, &CPCT_R_INV);
 8002aaa:	494a      	ldr	r1, [pc, #296]	@ (8002bd4 <Kalman_Filter+0x1bc>)
 8002aac:	4847      	ldr	r0, [pc, #284]	@ (8002bcc <Kalman_Filter+0x1b4>)
 8002aae:	f006 ff3e 	bl	800992e <arm_mat_inverse_f32>
    arm_mat_mult_f32(&P, &CT, &PCT);
 8002ab2:	4a49      	ldr	r2, [pc, #292]	@ (8002bd8 <Kalman_Filter+0x1c0>)
 8002ab4:	4941      	ldr	r1, [pc, #260]	@ (8002bbc <Kalman_Filter+0x1a4>)
 8002ab6:	483d      	ldr	r0, [pc, #244]	@ (8002bac <Kalman_Filter+0x194>)
 8002ab8:	f007 fab0 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_mult_f32(&PCT, &CPCT_R_INV , &K);
 8002abc:	4a47      	ldr	r2, [pc, #284]	@ (8002bdc <Kalman_Filter+0x1c4>)
 8002abe:	4945      	ldr	r1, [pc, #276]	@ (8002bd4 <Kalman_Filter+0x1bc>)
 8002ac0:	4845      	ldr	r0, [pc, #276]	@ (8002bd8 <Kalman_Filter+0x1c0>)
 8002ac2:	f007 faab 	bl	800a01c <arm_mat_mult_f32>

    // Z = CXsensor
    arm_mat_mult_f32(&C, &Xsensor , &CXsensor);
 8002ac6:	4a46      	ldr	r2, [pc, #280]	@ (8002be0 <Kalman_Filter+0x1c8>)
 8002ac8:	4946      	ldr	r1, [pc, #280]	@ (8002be4 <Kalman_Filter+0x1cc>)
 8002aca:	483d      	ldr	r0, [pc, #244]	@ (8002bc0 <Kalman_Filter+0x1a8>)
 8002acc:	f007 faa6 	bl	800a01c <arm_mat_mult_f32>

    // X^ = X^ + K(z - CX^)
    arm_mat_mult_f32(&C, &X , &CX);
 8002ad0:	4a45      	ldr	r2, [pc, #276]	@ (8002be8 <Kalman_Filter+0x1d0>)
 8002ad2:	4930      	ldr	r1, [pc, #192]	@ (8002b94 <Kalman_Filter+0x17c>)
 8002ad4:	483a      	ldr	r0, [pc, #232]	@ (8002bc0 <Kalman_Filter+0x1a8>)
 8002ad6:	f007 faa1 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_sub_f32(&CXsensor, &CX, &Y_CX);
 8002ada:	4a44      	ldr	r2, [pc, #272]	@ (8002bec <Kalman_Filter+0x1d4>)
 8002adc:	4942      	ldr	r1, [pc, #264]	@ (8002be8 <Kalman_Filter+0x1d0>)
 8002ade:	4840      	ldr	r0, [pc, #256]	@ (8002be0 <Kalman_Filter+0x1c8>)
 8002ae0:	f007 fb16 	bl	800a110 <arm_mat_sub_f32>
    arm_mat_mult_f32(&K, &Y_CX , &KY_KCX);
 8002ae4:	4a42      	ldr	r2, [pc, #264]	@ (8002bf0 <Kalman_Filter+0x1d8>)
 8002ae6:	4941      	ldr	r1, [pc, #260]	@ (8002bec <Kalman_Filter+0x1d4>)
 8002ae8:	483c      	ldr	r0, [pc, #240]	@ (8002bdc <Kalman_Filter+0x1c4>)
 8002aea:	f007 fa97 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_add_f32(&X, &KY_KCX , &X);
 8002aee:	4a29      	ldr	r2, [pc, #164]	@ (8002b94 <Kalman_Filter+0x17c>)
 8002af0:	493f      	ldr	r1, [pc, #252]	@ (8002bf0 <Kalman_Filter+0x1d8>)
 8002af2:	4828      	ldr	r0, [pc, #160]	@ (8002b94 <Kalman_Filter+0x17c>)
 8002af4:	f006 fec8 	bl	8009888 <arm_mat_add_f32>

    // P = (I - KH)*P*transpose(I - KH) + KRKT
    arm_mat_mult_f32(&K, &C , &KC);
 8002af8:	4a3e      	ldr	r2, [pc, #248]	@ (8002bf4 <Kalman_Filter+0x1dc>)
 8002afa:	4931      	ldr	r1, [pc, #196]	@ (8002bc0 <Kalman_Filter+0x1a8>)
 8002afc:	4837      	ldr	r0, [pc, #220]	@ (8002bdc <Kalman_Filter+0x1c4>)
 8002afe:	f007 fa8d 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_mult_f32(&K, &R , &KR);
 8002b02:	4a3d      	ldr	r2, [pc, #244]	@ (8002bf8 <Kalman_Filter+0x1e0>)
 8002b04:	4932      	ldr	r1, [pc, #200]	@ (8002bd0 <Kalman_Filter+0x1b8>)
 8002b06:	4835      	ldr	r0, [pc, #212]	@ (8002bdc <Kalman_Filter+0x1c4>)
 8002b08:	f007 fa88 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_trans_f32(&K, &KT);
 8002b0c:	493b      	ldr	r1, [pc, #236]	@ (8002bfc <Kalman_Filter+0x1e4>)
 8002b0e:	4833      	ldr	r0, [pc, #204]	@ (8002bdc <Kalman_Filter+0x1c4>)
 8002b10:	f007 fb39 	bl	800a186 <arm_mat_trans_f32>
    arm_mat_mult_f32(&KR, &KT , &KRKT);
 8002b14:	4a3a      	ldr	r2, [pc, #232]	@ (8002c00 <Kalman_Filter+0x1e8>)
 8002b16:	4939      	ldr	r1, [pc, #228]	@ (8002bfc <Kalman_Filter+0x1e4>)
 8002b18:	4837      	ldr	r0, [pc, #220]	@ (8002bf8 <Kalman_Filter+0x1e0>)
 8002b1a:	f007 fa7f 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_sub_f32(&I, &KC , &I_KC);
 8002b1e:	4a39      	ldr	r2, [pc, #228]	@ (8002c04 <Kalman_Filter+0x1ec>)
 8002b20:	4934      	ldr	r1, [pc, #208]	@ (8002bf4 <Kalman_Filter+0x1dc>)
 8002b22:	4839      	ldr	r0, [pc, #228]	@ (8002c08 <Kalman_Filter+0x1f0>)
 8002b24:	f007 faf4 	bl	800a110 <arm_mat_sub_f32>
    arm_mat_trans_f32(&I_KC, &I_KC_trans);
 8002b28:	4938      	ldr	r1, [pc, #224]	@ (8002c0c <Kalman_Filter+0x1f4>)
 8002b2a:	4836      	ldr	r0, [pc, #216]	@ (8002c04 <Kalman_Filter+0x1ec>)
 8002b2c:	f007 fb2b 	bl	800a186 <arm_mat_trans_f32>
    arm_mat_mult_f32(&I_KC, &P , &IP_KCP);
 8002b30:	4a37      	ldr	r2, [pc, #220]	@ (8002c10 <Kalman_Filter+0x1f8>)
 8002b32:	491e      	ldr	r1, [pc, #120]	@ (8002bac <Kalman_Filter+0x194>)
 8002b34:	4833      	ldr	r0, [pc, #204]	@ (8002c04 <Kalman_Filter+0x1ec>)
 8002b36:	f007 fa71 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_mult_f32(&IP_KCP, &I_KC_trans , &IP_KCPI_KC_trans);
 8002b3a:	4a36      	ldr	r2, [pc, #216]	@ (8002c14 <Kalman_Filter+0x1fc>)
 8002b3c:	4933      	ldr	r1, [pc, #204]	@ (8002c0c <Kalman_Filter+0x1f4>)
 8002b3e:	4834      	ldr	r0, [pc, #208]	@ (8002c10 <Kalman_Filter+0x1f8>)
 8002b40:	f007 fa6c 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_add_f32(&IP_KCPI_KC_trans, &KRKT , &P);
 8002b44:	4a19      	ldr	r2, [pc, #100]	@ (8002bac <Kalman_Filter+0x194>)
 8002b46:	492e      	ldr	r1, [pc, #184]	@ (8002c00 <Kalman_Filter+0x1e8>)
 8002b48:	4832      	ldr	r0, [pc, #200]	@ (8002c14 <Kalman_Filter+0x1fc>)
 8002b4a:	f006 fe9d 	bl	8009888 <arm_mat_add_f32>

    // Extract state
    KALMAN->theta_kalman = X_f32[0]/4.0;
 8002b4e:	4b32      	ldr	r3, [pc, #200]	@ (8002c18 <Kalman_Filter+0x200>)
 8002b50:	ed93 7a00 	vldr	s14, [r3]
 8002b54:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002b58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	edc3 7a00 	vstr	s15, [r3]
    KALMAN->omega_kalman = X_f32[1] /4.0;
 8002b62:	4b2d      	ldr	r3, [pc, #180]	@ (8002c18 <Kalman_Filter+0x200>)
 8002b64:	ed93 7a01 	vldr	s14, [r3, #4]
 8002b68:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002b6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	edc3 7a01 	vstr	s15, [r3, #4]
    KALMAN->torque_kalman = X_f32[2];
 8002b76:	4b28      	ldr	r3, [pc, #160]	@ (8002c18 <Kalman_Filter+0x200>)
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	609a      	str	r2, [r3, #8]
    KALMAN->current_kalman = X_f32[3];
 8002b7e:	4b26      	ldr	r3, [pc, #152]	@ (8002c18 <Kalman_Filter+0x200>)
 8002b80:	68da      	ldr	r2, [r3, #12]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	60da      	str	r2, [r3, #12]
}
 8002b86:	bf00      	nop
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20000cd4 	.word	0x20000cd4
 8002b94:	20000c7c 	.word	0x20000c7c
 8002b98:	20000c84 	.word	0x20000c84
 8002b9c:	20000cdc 	.word	0x20000cdc
 8002ba0:	20000c94 	.word	0x20000c94
 8002ba4:	20000c8c 	.word	0x20000c8c
 8002ba8:	20000cfc 	.word	0x20000cfc
 8002bac:	20000c54 	.word	0x20000c54
 8002bb0:	20000cbc 	.word	0x20000cbc
 8002bb4:	20000d04 	.word	0x20000d04
 8002bb8:	20000cac 	.word	0x20000cac
 8002bbc:	20000cc4 	.word	0x20000cc4
 8002bc0:	20000ca4 	.word	0x20000ca4
 8002bc4:	20000d24 	.word	0x20000d24
 8002bc8:	20000d2c 	.word	0x20000d2c
 8002bcc:	20000d34 	.word	0x20000d34
 8002bd0:	20000cb4 	.word	0x20000cb4
 8002bd4:	20000d3c 	.word	0x20000d3c
 8002bd8:	20000d1c 	.word	0x20000d1c
 8002bdc:	20000d14 	.word	0x20000d14
 8002be0:	20000cec 	.word	0x20000cec
 8002be4:	20000c64 	.word	0x20000c64
 8002be8:	20000cf4 	.word	0x20000cf4
 8002bec:	20000d4c 	.word	0x20000d4c
 8002bf0:	20000d54 	.word	0x20000d54
 8002bf4:	20000d64 	.word	0x20000d64
 8002bf8:	20000d6c 	.word	0x20000d6c
 8002bfc:	20000ccc 	.word	0x20000ccc
 8002c00:	20000d74 	.word	0x20000d74
 8002c04:	20000d7c 	.word	0x20000d7c
 8002c08:	20000c5c 	.word	0x20000c5c
 8002c0c:	20000d8c 	.word	0x20000d8c
 8002c10:	20000d84 	.word	0x20000d84
 8002c14:	20000d94 	.word	0x20000d94
 8002c18:	20000c6c 	.word	0x20000c6c

08002c1c <Kalman_Init_prs>:
volatile arm_status CalcSt_prs;


// Kalman initialization function
void Kalman_Init_prs(kalman_prs* KALMAN)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
    arm_mat_init_f32(&P_prs, 4, 4, P_f32_prs);
 8002c24:	4b7a      	ldr	r3, [pc, #488]	@ (8002e10 <Kalman_Init_prs+0x1f4>)
 8002c26:	2204      	movs	r2, #4
 8002c28:	2104      	movs	r1, #4
 8002c2a:	487a      	ldr	r0, [pc, #488]	@ (8002e14 <Kalman_Init_prs+0x1f8>)
 8002c2c:	f006 fe67 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&I_prs, 4, 4, I_f32_prs);
 8002c30:	4b79      	ldr	r3, [pc, #484]	@ (8002e18 <Kalman_Init_prs+0x1fc>)
 8002c32:	2204      	movs	r2, #4
 8002c34:	2104      	movs	r1, #4
 8002c36:	4879      	ldr	r0, [pc, #484]	@ (8002e1c <Kalman_Init_prs+0x200>)
 8002c38:	f006 fe61 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&Xsensor_prs, 1, 1, KALMAN->Xsensor_f32_prs);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	3314      	adds	r3, #20
 8002c40:	2201      	movs	r2, #1
 8002c42:	2101      	movs	r1, #1
 8002c44:	4876      	ldr	r0, [pc, #472]	@ (8002e20 <Kalman_Init_prs+0x204>)
 8002c46:	f006 fe5a 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&X_prs, 4, 1, X_f32_prs);
 8002c4a:	4b76      	ldr	r3, [pc, #472]	@ (8002e24 <Kalman_Init_prs+0x208>)
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	2104      	movs	r1, #4
 8002c50:	4875      	ldr	r0, [pc, #468]	@ (8002e28 <Kalman_Init_prs+0x20c>)
 8002c52:	f006 fe54 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&A_prs, 4, 4, A_f32_prs);
 8002c56:	4b75      	ldr	r3, [pc, #468]	@ (8002e2c <Kalman_Init_prs+0x210>)
 8002c58:	2204      	movs	r2, #4
 8002c5a:	2104      	movs	r1, #4
 8002c5c:	4874      	ldr	r0, [pc, #464]	@ (8002e30 <Kalman_Init_prs+0x214>)
 8002c5e:	f006 fe4e 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&B_prs, 4, 1, B_f32_prs);
 8002c62:	4b74      	ldr	r3, [pc, #464]	@ (8002e34 <Kalman_Init_prs+0x218>)
 8002c64:	2201      	movs	r2, #1
 8002c66:	2104      	movs	r1, #4
 8002c68:	4873      	ldr	r0, [pc, #460]	@ (8002e38 <Kalman_Init_prs+0x21c>)
 8002c6a:	f006 fe48 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&U_prs, 1, 1, KALMAN->U_f32_prs);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	3310      	adds	r3, #16
 8002c72:	2201      	movs	r2, #1
 8002c74:	2101      	movs	r1, #1
 8002c76:	4871      	ldr	r0, [pc, #452]	@ (8002e3c <Kalman_Init_prs+0x220>)
 8002c78:	f006 fe41 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&Y_prs, 1, 1, Y_f32_prs);
 8002c7c:	4b70      	ldr	r3, [pc, #448]	@ (8002e40 <Kalman_Init_prs+0x224>)
 8002c7e:	2201      	movs	r2, #1
 8002c80:	2101      	movs	r1, #1
 8002c82:	4870      	ldr	r0, [pc, #448]	@ (8002e44 <Kalman_Init_prs+0x228>)
 8002c84:	f006 fe3b 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&C_prs, 1, 4, C_f32_prs);
 8002c88:	4b6f      	ldr	r3, [pc, #444]	@ (8002e48 <Kalman_Init_prs+0x22c>)
 8002c8a:	2204      	movs	r2, #4
 8002c8c:	2101      	movs	r1, #1
 8002c8e:	486f      	ldr	r0, [pc, #444]	@ (8002e4c <Kalman_Init_prs+0x230>)
 8002c90:	f006 fe35 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&Q_prs, 4, 4, Q_f32_prs);
 8002c94:	4b6e      	ldr	r3, [pc, #440]	@ (8002e50 <Kalman_Init_prs+0x234>)
 8002c96:	2204      	movs	r2, #4
 8002c98:	2104      	movs	r1, #4
 8002c9a:	486e      	ldr	r0, [pc, #440]	@ (8002e54 <Kalman_Init_prs+0x238>)
 8002c9c:	f006 fe2f 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&R_prs, 1, 1, R_f32_prs);
 8002ca0:	4b6d      	ldr	r3, [pc, #436]	@ (8002e58 <Kalman_Init_prs+0x23c>)
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	486d      	ldr	r0, [pc, #436]	@ (8002e5c <Kalman_Init_prs+0x240>)
 8002ca8:	f006 fe29 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&AT_prs, 4, 4, AT_f32_prs);
 8002cac:	4b6c      	ldr	r3, [pc, #432]	@ (8002e60 <Kalman_Init_prs+0x244>)
 8002cae:	2204      	movs	r2, #4
 8002cb0:	2104      	movs	r1, #4
 8002cb2:	486c      	ldr	r0, [pc, #432]	@ (8002e64 <Kalman_Init_prs+0x248>)
 8002cb4:	f006 fe23 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&CT_prs, 4, 1, CT_f32_prs);
 8002cb8:	4b6b      	ldr	r3, [pc, #428]	@ (8002e68 <Kalman_Init_prs+0x24c>)
 8002cba:	2201      	movs	r2, #1
 8002cbc:	2104      	movs	r1, #4
 8002cbe:	486b      	ldr	r0, [pc, #428]	@ (8002e6c <Kalman_Init_prs+0x250>)
 8002cc0:	f006 fe1d 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&KT_prs, 1, 4, KT_f32_prs);
 8002cc4:	4b6a      	ldr	r3, [pc, #424]	@ (8002e70 <Kalman_Init_prs+0x254>)
 8002cc6:	2204      	movs	r2, #4
 8002cc8:	2101      	movs	r1, #1
 8002cca:	486a      	ldr	r0, [pc, #424]	@ (8002e74 <Kalman_Init_prs+0x258>)
 8002ccc:	f006 fe17 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&AX_prs, 4, 1, AX_f32_prs);
 8002cd0:	4b69      	ldr	r3, [pc, #420]	@ (8002e78 <Kalman_Init_prs+0x25c>)
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	2104      	movs	r1, #4
 8002cd6:	4869      	ldr	r0, [pc, #420]	@ (8002e7c <Kalman_Init_prs+0x260>)
 8002cd8:	f006 fe11 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&BU_prs, 4, 1, BU_f32_prs);
 8002cdc:	4b68      	ldr	r3, [pc, #416]	@ (8002e80 <Kalman_Init_prs+0x264>)
 8002cde:	2201      	movs	r2, #1
 8002ce0:	2104      	movs	r1, #4
 8002ce2:	4868      	ldr	r0, [pc, #416]	@ (8002e84 <Kalman_Init_prs+0x268>)
 8002ce4:	f006 fe0b 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&AX_BU_prs, 4, 1, AX_BU_f32_prs);
 8002ce8:	4b67      	ldr	r3, [pc, #412]	@ (8002e88 <Kalman_Init_prs+0x26c>)
 8002cea:	2201      	movs	r2, #1
 8002cec:	2104      	movs	r1, #4
 8002cee:	4867      	ldr	r0, [pc, #412]	@ (8002e8c <Kalman_Init_prs+0x270>)
 8002cf0:	f006 fe05 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&CXsensor_prs, 1, 1, CXsensor_f32_prs);
 8002cf4:	4b66      	ldr	r3, [pc, #408]	@ (8002e90 <Kalman_Init_prs+0x274>)
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	2101      	movs	r1, #1
 8002cfa:	4866      	ldr	r0, [pc, #408]	@ (8002e94 <Kalman_Init_prs+0x278>)
 8002cfc:	f006 fdff 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&CX_prs, 1, 1, CX_f32_prs);
 8002d00:	4b65      	ldr	r3, [pc, #404]	@ (8002e98 <Kalman_Init_prs+0x27c>)
 8002d02:	2201      	movs	r2, #1
 8002d04:	2101      	movs	r1, #1
 8002d06:	4865      	ldr	r0, [pc, #404]	@ (8002e9c <Kalman_Init_prs+0x280>)
 8002d08:	f006 fdf9 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&AP_prs, 4, 4, AP_f32_prs);
 8002d0c:	4b64      	ldr	r3, [pc, #400]	@ (8002ea0 <Kalman_Init_prs+0x284>)
 8002d0e:	2204      	movs	r2, #4
 8002d10:	2104      	movs	r1, #4
 8002d12:	4864      	ldr	r0, [pc, #400]	@ (8002ea4 <Kalman_Init_prs+0x288>)
 8002d14:	f006 fdf3 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&APAT_prs, 4, 4, APAT_f32_prs);
 8002d18:	4b63      	ldr	r3, [pc, #396]	@ (8002ea8 <Kalman_Init_prs+0x28c>)
 8002d1a:	2204      	movs	r2, #4
 8002d1c:	2104      	movs	r1, #4
 8002d1e:	4863      	ldr	r0, [pc, #396]	@ (8002eac <Kalman_Init_prs+0x290>)
 8002d20:	f006 fded 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&APAT_Q_prs, 4, 4, APAT_Q_f32_prs);
 8002d24:	4b62      	ldr	r3, [pc, #392]	@ (8002eb0 <Kalman_Init_prs+0x294>)
 8002d26:	2204      	movs	r2, #4
 8002d28:	2104      	movs	r1, #4
 8002d2a:	4862      	ldr	r0, [pc, #392]	@ (8002eb4 <Kalman_Init_prs+0x298>)
 8002d2c:	f006 fde7 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&K_prs, 4, 1, K_f32_prs);
 8002d30:	4b61      	ldr	r3, [pc, #388]	@ (8002eb8 <Kalman_Init_prs+0x29c>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	2104      	movs	r1, #4
 8002d36:	4861      	ldr	r0, [pc, #388]	@ (8002ebc <Kalman_Init_prs+0x2a0>)
 8002d38:	f006 fde1 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&PCT_prs, 4, 1, PCT_f32_prs);
 8002d3c:	4b60      	ldr	r3, [pc, #384]	@ (8002ec0 <Kalman_Init_prs+0x2a4>)
 8002d3e:	2201      	movs	r2, #1
 8002d40:	2104      	movs	r1, #4
 8002d42:	4860      	ldr	r0, [pc, #384]	@ (8002ec4 <Kalman_Init_prs+0x2a8>)
 8002d44:	f006 fddb 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&CP_prs, 1, 4, CP_f32_prs);
 8002d48:	4b5f      	ldr	r3, [pc, #380]	@ (8002ec8 <Kalman_Init_prs+0x2ac>)
 8002d4a:	2204      	movs	r2, #4
 8002d4c:	2101      	movs	r1, #1
 8002d4e:	485f      	ldr	r0, [pc, #380]	@ (8002ecc <Kalman_Init_prs+0x2b0>)
 8002d50:	f006 fdd5 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&CPCT_prs, 1, 1, CPCT_f32_prs);
 8002d54:	4b5e      	ldr	r3, [pc, #376]	@ (8002ed0 <Kalman_Init_prs+0x2b4>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	2101      	movs	r1, #1
 8002d5a:	485e      	ldr	r0, [pc, #376]	@ (8002ed4 <Kalman_Init_prs+0x2b8>)
 8002d5c:	f006 fdcf 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&CPCT_R_prs, 1, 1, CPCT_R_f32_prs);
 8002d60:	4b5d      	ldr	r3, [pc, #372]	@ (8002ed8 <Kalman_Init_prs+0x2bc>)
 8002d62:	2201      	movs	r2, #1
 8002d64:	2101      	movs	r1, #1
 8002d66:	485d      	ldr	r0, [pc, #372]	@ (8002edc <Kalman_Init_prs+0x2c0>)
 8002d68:	f006 fdc9 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&CPCT_R_INV_prs, 1, 1, CPCT_R_INV_f32_prs);
 8002d6c:	4b5c      	ldr	r3, [pc, #368]	@ (8002ee0 <Kalman_Init_prs+0x2c4>)
 8002d6e:	2201      	movs	r2, #1
 8002d70:	2101      	movs	r1, #1
 8002d72:	485c      	ldr	r0, [pc, #368]	@ (8002ee4 <Kalman_Init_prs+0x2c8>)
 8002d74:	f006 fdc3 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&PCPCT_R_INV_prs, 4, 1, PCPCT_R_INV_f32_prs);
 8002d78:	4b5b      	ldr	r3, [pc, #364]	@ (8002ee8 <Kalman_Init_prs+0x2cc>)
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	2104      	movs	r1, #4
 8002d7e:	485b      	ldr	r0, [pc, #364]	@ (8002eec <Kalman_Init_prs+0x2d0>)
 8002d80:	f006 fdbd 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&Y_CX_prs, 1, 1, Y_CX_f32_prs);
 8002d84:	4b5a      	ldr	r3, [pc, #360]	@ (8002ef0 <Kalman_Init_prs+0x2d4>)
 8002d86:	2201      	movs	r2, #1
 8002d88:	2101      	movs	r1, #1
 8002d8a:	485a      	ldr	r0, [pc, #360]	@ (8002ef4 <Kalman_Init_prs+0x2d8>)
 8002d8c:	f006 fdb7 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&KY_KCX_prs, 4, 1, KY_KCX_f32_prs);
 8002d90:	4b59      	ldr	r3, [pc, #356]	@ (8002ef8 <Kalman_Init_prs+0x2dc>)
 8002d92:	2201      	movs	r2, #1
 8002d94:	2104      	movs	r1, #4
 8002d96:	4859      	ldr	r0, [pc, #356]	@ (8002efc <Kalman_Init_prs+0x2e0>)
 8002d98:	f006 fdb1 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&X_KY_KCX_prs, 4, 1, X_KY_KCX_f32_prs);
 8002d9c:	4b58      	ldr	r3, [pc, #352]	@ (8002f00 <Kalman_Init_prs+0x2e4>)
 8002d9e:	2201      	movs	r2, #1
 8002da0:	2104      	movs	r1, #4
 8002da2:	4858      	ldr	r0, [pc, #352]	@ (8002f04 <Kalman_Init_prs+0x2e8>)
 8002da4:	f006 fdab 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&KC_prs, 4, 4, KC_f32_prs);
 8002da8:	4b57      	ldr	r3, [pc, #348]	@ (8002f08 <Kalman_Init_prs+0x2ec>)
 8002daa:	2204      	movs	r2, #4
 8002dac:	2104      	movs	r1, #4
 8002dae:	4857      	ldr	r0, [pc, #348]	@ (8002f0c <Kalman_Init_prs+0x2f0>)
 8002db0:	f006 fda5 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&KR_prs, 4, 1, KR_f32_prs);
 8002db4:	4b56      	ldr	r3, [pc, #344]	@ (8002f10 <Kalman_Init_prs+0x2f4>)
 8002db6:	2201      	movs	r2, #1
 8002db8:	2104      	movs	r1, #4
 8002dba:	4856      	ldr	r0, [pc, #344]	@ (8002f14 <Kalman_Init_prs+0x2f8>)
 8002dbc:	f006 fd9f 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&KRKT_prs, 4, 4, KRKT_f32_prs);
 8002dc0:	4b55      	ldr	r3, [pc, #340]	@ (8002f18 <Kalman_Init_prs+0x2fc>)
 8002dc2:	2204      	movs	r2, #4
 8002dc4:	2104      	movs	r1, #4
 8002dc6:	4855      	ldr	r0, [pc, #340]	@ (8002f1c <Kalman_Init_prs+0x300>)
 8002dc8:	f006 fd99 	bl	80098fe <arm_mat_init_f32>

    arm_mat_init_f32(&I_KC_prs, 4, 4, I_KC_f32_prs);
 8002dcc:	4b54      	ldr	r3, [pc, #336]	@ (8002f20 <Kalman_Init_prs+0x304>)
 8002dce:	2204      	movs	r2, #4
 8002dd0:	2104      	movs	r1, #4
 8002dd2:	4854      	ldr	r0, [pc, #336]	@ (8002f24 <Kalman_Init_prs+0x308>)
 8002dd4:	f006 fd93 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&IP_KCP_prs, 4, 4, IP_KCP_f32_prs);
 8002dd8:	4b53      	ldr	r3, [pc, #332]	@ (8002f28 <Kalman_Init_prs+0x30c>)
 8002dda:	2204      	movs	r2, #4
 8002ddc:	2104      	movs	r1, #4
 8002dde:	4853      	ldr	r0, [pc, #332]	@ (8002f2c <Kalman_Init_prs+0x310>)
 8002de0:	f006 fd8d 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&I_KC_trans_prs, 4, 4, I_KC_trans_f32_prs);
 8002de4:	4b52      	ldr	r3, [pc, #328]	@ (8002f30 <Kalman_Init_prs+0x314>)
 8002de6:	2204      	movs	r2, #4
 8002de8:	2104      	movs	r1, #4
 8002dea:	4852      	ldr	r0, [pc, #328]	@ (8002f34 <Kalman_Init_prs+0x318>)
 8002dec:	f006 fd87 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&IP_KCPI_KC_trans_prs, 4, 4, IP_KCPI_KC_trans_f32_prs);
 8002df0:	4b51      	ldr	r3, [pc, #324]	@ (8002f38 <Kalman_Init_prs+0x31c>)
 8002df2:	2204      	movs	r2, #4
 8002df4:	2104      	movs	r1, #4
 8002df6:	4851      	ldr	r0, [pc, #324]	@ (8002f3c <Kalman_Init_prs+0x320>)
 8002df8:	f006 fd81 	bl	80098fe <arm_mat_init_f32>
    arm_mat_init_f32(&IP_KCPI_KC_trans_KRKT_prs, 4, 4, IP_KCPI_KC_trans_KRKT_f32_prs);
 8002dfc:	4b50      	ldr	r3, [pc, #320]	@ (8002f40 <Kalman_Init_prs+0x324>)
 8002dfe:	2204      	movs	r2, #4
 8002e00:	2104      	movs	r1, #4
 8002e02:	4850      	ldr	r0, [pc, #320]	@ (8002f44 <Kalman_Init_prs+0x328>)
 8002e04:	f006 fd7b 	bl	80098fe <arm_mat_init_f32>
}
 8002e08:	bf00      	nop
 8002e0a:	3708      	adds	r7, #8
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	200004c0 	.word	0x200004c0
 8002e14:	20000da4 	.word	0x20000da4
 8002e18:	20000500 	.word	0x20000500
 8002e1c:	20000dac 	.word	0x20000dac
 8002e20:	20000db4 	.word	0x20000db4
 8002e24:	20000dbc 	.word	0x20000dbc
 8002e28:	20000dcc 	.word	0x20000dcc
 8002e2c:	20000540 	.word	0x20000540
 8002e30:	20000dd4 	.word	0x20000dd4
 8002e34:	20000580 	.word	0x20000580
 8002e38:	20000ddc 	.word	0x20000ddc
 8002e3c:	20000de4 	.word	0x20000de4
 8002e40:	20000590 	.word	0x20000590
 8002e44:	20000dec 	.word	0x20000dec
 8002e48:	20000594 	.word	0x20000594
 8002e4c:	20000df4 	.word	0x20000df4
 8002e50:	200005a4 	.word	0x200005a4
 8002e54:	20000dfc 	.word	0x20000dfc
 8002e58:	200005e4 	.word	0x200005e4
 8002e5c:	20000e04 	.word	0x20000e04
 8002e60:	200005e8 	.word	0x200005e8
 8002e64:	20000e0c 	.word	0x20000e0c
 8002e68:	20000628 	.word	0x20000628
 8002e6c:	20000e14 	.word	0x20000e14
 8002e70:	20000638 	.word	0x20000638
 8002e74:	20000e1c 	.word	0x20000e1c
 8002e78:	20000648 	.word	0x20000648
 8002e7c:	20000e24 	.word	0x20000e24
 8002e80:	20000658 	.word	0x20000658
 8002e84:	20000e2c 	.word	0x20000e2c
 8002e88:	20000668 	.word	0x20000668
 8002e8c:	20000e34 	.word	0x20000e34
 8002e90:	20000678 	.word	0x20000678
 8002e94:	20000e3c 	.word	0x20000e3c
 8002e98:	2000067c 	.word	0x2000067c
 8002e9c:	20000e44 	.word	0x20000e44
 8002ea0:	20000680 	.word	0x20000680
 8002ea4:	20000e4c 	.word	0x20000e4c
 8002ea8:	200006c0 	.word	0x200006c0
 8002eac:	20000e54 	.word	0x20000e54
 8002eb0:	20000700 	.word	0x20000700
 8002eb4:	20000e5c 	.word	0x20000e5c
 8002eb8:	20000740 	.word	0x20000740
 8002ebc:	20000e64 	.word	0x20000e64
 8002ec0:	20000750 	.word	0x20000750
 8002ec4:	20000e6c 	.word	0x20000e6c
 8002ec8:	20000760 	.word	0x20000760
 8002ecc:	20000e74 	.word	0x20000e74
 8002ed0:	20000770 	.word	0x20000770
 8002ed4:	20000e7c 	.word	0x20000e7c
 8002ed8:	20000774 	.word	0x20000774
 8002edc:	20000e84 	.word	0x20000e84
 8002ee0:	20000778 	.word	0x20000778
 8002ee4:	20000e8c 	.word	0x20000e8c
 8002ee8:	2000077c 	.word	0x2000077c
 8002eec:	20000e94 	.word	0x20000e94
 8002ef0:	2000078c 	.word	0x2000078c
 8002ef4:	20000e9c 	.word	0x20000e9c
 8002ef8:	20000790 	.word	0x20000790
 8002efc:	20000ea4 	.word	0x20000ea4
 8002f00:	200007a0 	.word	0x200007a0
 8002f04:	20000eac 	.word	0x20000eac
 8002f08:	200007b0 	.word	0x200007b0
 8002f0c:	20000eb4 	.word	0x20000eb4
 8002f10:	200007f0 	.word	0x200007f0
 8002f14:	20000ebc 	.word	0x20000ebc
 8002f18:	20000800 	.word	0x20000800
 8002f1c:	20000ec4 	.word	0x20000ec4
 8002f20:	20000840 	.word	0x20000840
 8002f24:	20000ecc 	.word	0x20000ecc
 8002f28:	20000880 	.word	0x20000880
 8002f2c:	20000ed4 	.word	0x20000ed4
 8002f30:	200008c0 	.word	0x200008c0
 8002f34:	20000edc 	.word	0x20000edc
 8002f38:	20000900 	.word	0x20000900
 8002f3c:	20000ee4 	.word	0x20000ee4
 8002f40:	20000940 	.word	0x20000940
 8002f44:	20000eec 	.word	0x20000eec

08002f48 <Kalman_Filter_prs>:
//    KALMAN->current_kalman_prs = 0.0f;
//}


void Kalman_Filter_prs(kalman_prs* KALMAN, float voltage, float encoder)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	ed87 0a02 	vstr	s0, [r7, #8]
 8002f54:	edc7 0a01 	vstr	s1, [r7, #4]
    KALMAN->U_f32_prs[0] = voltage;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	611a      	str	r2, [r3, #16]
    KALMAN->Xsensor_f32_prs[0] = encoder;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	615a      	str	r2, [r3, #20]

    // Prediction: X = AX + BU
    arm_mat_mult_f32(&A_prs, &X_prs , &AX_prs);
 8002f64:	4a4d      	ldr	r2, [pc, #308]	@ (800309c <Kalman_Filter_prs+0x154>)
 8002f66:	494e      	ldr	r1, [pc, #312]	@ (80030a0 <Kalman_Filter_prs+0x158>)
 8002f68:	484e      	ldr	r0, [pc, #312]	@ (80030a4 <Kalman_Filter_prs+0x15c>)
 8002f6a:	f007 f857 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_mult_f32(&B_prs, &U_prs , &BU_prs);
 8002f6e:	4a4e      	ldr	r2, [pc, #312]	@ (80030a8 <Kalman_Filter_prs+0x160>)
 8002f70:	494e      	ldr	r1, [pc, #312]	@ (80030ac <Kalman_Filter_prs+0x164>)
 8002f72:	484f      	ldr	r0, [pc, #316]	@ (80030b0 <Kalman_Filter_prs+0x168>)
 8002f74:	f007 f852 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_add_f32(&AX_prs, &BU_prs, &X_prs);
 8002f78:	4a49      	ldr	r2, [pc, #292]	@ (80030a0 <Kalman_Filter_prs+0x158>)
 8002f7a:	494b      	ldr	r1, [pc, #300]	@ (80030a8 <Kalman_Filter_prs+0x160>)
 8002f7c:	4847      	ldr	r0, [pc, #284]	@ (800309c <Kalman_Filter_prs+0x154>)
 8002f7e:	f006 fc83 	bl	8009888 <arm_mat_add_f32>

    // P = APA + Q
    arm_mat_mult_f32(&A_prs, &P_prs , &AP_prs);
 8002f82:	4a4c      	ldr	r2, [pc, #304]	@ (80030b4 <Kalman_Filter_prs+0x16c>)
 8002f84:	494c      	ldr	r1, [pc, #304]	@ (80030b8 <Kalman_Filter_prs+0x170>)
 8002f86:	4847      	ldr	r0, [pc, #284]	@ (80030a4 <Kalman_Filter_prs+0x15c>)
 8002f88:	f007 f848 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_trans_f32(&A_prs, &AT_prs);
 8002f8c:	494b      	ldr	r1, [pc, #300]	@ (80030bc <Kalman_Filter_prs+0x174>)
 8002f8e:	4845      	ldr	r0, [pc, #276]	@ (80030a4 <Kalman_Filter_prs+0x15c>)
 8002f90:	f007 f8f9 	bl	800a186 <arm_mat_trans_f32>
    arm_mat_mult_f32(&AP_prs, &AT_prs , &APAT_prs);
 8002f94:	4a4a      	ldr	r2, [pc, #296]	@ (80030c0 <Kalman_Filter_prs+0x178>)
 8002f96:	4949      	ldr	r1, [pc, #292]	@ (80030bc <Kalman_Filter_prs+0x174>)
 8002f98:	4846      	ldr	r0, [pc, #280]	@ (80030b4 <Kalman_Filter_prs+0x16c>)
 8002f9a:	f007 f83f 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_add_f32(&APAT_prs, &Q_prs , &P_prs);
 8002f9e:	4a46      	ldr	r2, [pc, #280]	@ (80030b8 <Kalman_Filter_prs+0x170>)
 8002fa0:	4948      	ldr	r1, [pc, #288]	@ (80030c4 <Kalman_Filter_prs+0x17c>)
 8002fa2:	4847      	ldr	r0, [pc, #284]	@ (80030c0 <Kalman_Filter_prs+0x178>)
 8002fa4:	f006 fc70 	bl	8009888 <arm_mat_add_f32>

    // Kalman Gain: K = PCT / (CPCT + R)
    arm_mat_trans_f32(&C_prs, &CT_prs);
 8002fa8:	4947      	ldr	r1, [pc, #284]	@ (80030c8 <Kalman_Filter_prs+0x180>)
 8002faa:	4848      	ldr	r0, [pc, #288]	@ (80030cc <Kalman_Filter_prs+0x184>)
 8002fac:	f007 f8eb 	bl	800a186 <arm_mat_trans_f32>
    arm_mat_mult_f32(&C_prs, &P_prs , &CP_prs);
 8002fb0:	4a47      	ldr	r2, [pc, #284]	@ (80030d0 <Kalman_Filter_prs+0x188>)
 8002fb2:	4941      	ldr	r1, [pc, #260]	@ (80030b8 <Kalman_Filter_prs+0x170>)
 8002fb4:	4845      	ldr	r0, [pc, #276]	@ (80030cc <Kalman_Filter_prs+0x184>)
 8002fb6:	f007 f831 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_mult_f32(&CP_prs, &CT_prs , &CPCT_prs);
 8002fba:	4a46      	ldr	r2, [pc, #280]	@ (80030d4 <Kalman_Filter_prs+0x18c>)
 8002fbc:	4942      	ldr	r1, [pc, #264]	@ (80030c8 <Kalman_Filter_prs+0x180>)
 8002fbe:	4844      	ldr	r0, [pc, #272]	@ (80030d0 <Kalman_Filter_prs+0x188>)
 8002fc0:	f007 f82c 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_add_f32(&CPCT_prs, &R_prs , &CPCT_R_prs);
 8002fc4:	4a44      	ldr	r2, [pc, #272]	@ (80030d8 <Kalman_Filter_prs+0x190>)
 8002fc6:	4945      	ldr	r1, [pc, #276]	@ (80030dc <Kalman_Filter_prs+0x194>)
 8002fc8:	4842      	ldr	r0, [pc, #264]	@ (80030d4 <Kalman_Filter_prs+0x18c>)
 8002fca:	f006 fc5d 	bl	8009888 <arm_mat_add_f32>
    arm_mat_inverse_f32(&CPCT_R_prs, &CPCT_R_INV_prs);
 8002fce:	4944      	ldr	r1, [pc, #272]	@ (80030e0 <Kalman_Filter_prs+0x198>)
 8002fd0:	4841      	ldr	r0, [pc, #260]	@ (80030d8 <Kalman_Filter_prs+0x190>)
 8002fd2:	f006 fcac 	bl	800992e <arm_mat_inverse_f32>
    arm_mat_mult_f32(&P_prs, &CT_prs, &PCT_prs);
 8002fd6:	4a43      	ldr	r2, [pc, #268]	@ (80030e4 <Kalman_Filter_prs+0x19c>)
 8002fd8:	493b      	ldr	r1, [pc, #236]	@ (80030c8 <Kalman_Filter_prs+0x180>)
 8002fda:	4837      	ldr	r0, [pc, #220]	@ (80030b8 <Kalman_Filter_prs+0x170>)
 8002fdc:	f007 f81e 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_mult_f32(&PCT_prs, &CPCT_R_INV_prs , &K_prs);
 8002fe0:	4a41      	ldr	r2, [pc, #260]	@ (80030e8 <Kalman_Filter_prs+0x1a0>)
 8002fe2:	493f      	ldr	r1, [pc, #252]	@ (80030e0 <Kalman_Filter_prs+0x198>)
 8002fe4:	483f      	ldr	r0, [pc, #252]	@ (80030e4 <Kalman_Filter_prs+0x19c>)
 8002fe6:	f007 f819 	bl	800a01c <arm_mat_mult_f32>

    // Z = CXsensor
    arm_mat_mult_f32(&C_prs, &Xsensor_prs , &CXsensor_prs);
 8002fea:	4a40      	ldr	r2, [pc, #256]	@ (80030ec <Kalman_Filter_prs+0x1a4>)
 8002fec:	4940      	ldr	r1, [pc, #256]	@ (80030f0 <Kalman_Filter_prs+0x1a8>)
 8002fee:	4837      	ldr	r0, [pc, #220]	@ (80030cc <Kalman_Filter_prs+0x184>)
 8002ff0:	f007 f814 	bl	800a01c <arm_mat_mult_f32>

    // Update: X = X + K(Z - CX)
    arm_mat_mult_f32(&C_prs, &X_prs , &CX_prs);
 8002ff4:	4a3f      	ldr	r2, [pc, #252]	@ (80030f4 <Kalman_Filter_prs+0x1ac>)
 8002ff6:	492a      	ldr	r1, [pc, #168]	@ (80030a0 <Kalman_Filter_prs+0x158>)
 8002ff8:	4834      	ldr	r0, [pc, #208]	@ (80030cc <Kalman_Filter_prs+0x184>)
 8002ffa:	f007 f80f 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_sub_f32(&CXsensor_prs, &CX_prs, &Y_CX_prs);
 8002ffe:	4a3e      	ldr	r2, [pc, #248]	@ (80030f8 <Kalman_Filter_prs+0x1b0>)
 8003000:	493c      	ldr	r1, [pc, #240]	@ (80030f4 <Kalman_Filter_prs+0x1ac>)
 8003002:	483a      	ldr	r0, [pc, #232]	@ (80030ec <Kalman_Filter_prs+0x1a4>)
 8003004:	f007 f884 	bl	800a110 <arm_mat_sub_f32>
    arm_mat_mult_f32(&K_prs, &Y_CX_prs , &KY_KCX_prs);
 8003008:	4a3c      	ldr	r2, [pc, #240]	@ (80030fc <Kalman_Filter_prs+0x1b4>)
 800300a:	493b      	ldr	r1, [pc, #236]	@ (80030f8 <Kalman_Filter_prs+0x1b0>)
 800300c:	4836      	ldr	r0, [pc, #216]	@ (80030e8 <Kalman_Filter_prs+0x1a0>)
 800300e:	f007 f805 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_add_f32(&X_prs, &KY_KCX_prs , &X_prs);
 8003012:	4a23      	ldr	r2, [pc, #140]	@ (80030a0 <Kalman_Filter_prs+0x158>)
 8003014:	4939      	ldr	r1, [pc, #228]	@ (80030fc <Kalman_Filter_prs+0x1b4>)
 8003016:	4822      	ldr	r0, [pc, #136]	@ (80030a0 <Kalman_Filter_prs+0x158>)
 8003018:	f006 fc36 	bl	8009888 <arm_mat_add_f32>

    // Update P: P = (I - KC)P(I - KC) + KRKT
    arm_mat_mult_f32(&K_prs, &C_prs , &KC_prs);
 800301c:	4a38      	ldr	r2, [pc, #224]	@ (8003100 <Kalman_Filter_prs+0x1b8>)
 800301e:	492b      	ldr	r1, [pc, #172]	@ (80030cc <Kalman_Filter_prs+0x184>)
 8003020:	4831      	ldr	r0, [pc, #196]	@ (80030e8 <Kalman_Filter_prs+0x1a0>)
 8003022:	f006 fffb 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_mult_f32(&K_prs, &R_prs , &KR_prs);
 8003026:	4a37      	ldr	r2, [pc, #220]	@ (8003104 <Kalman_Filter_prs+0x1bc>)
 8003028:	492c      	ldr	r1, [pc, #176]	@ (80030dc <Kalman_Filter_prs+0x194>)
 800302a:	482f      	ldr	r0, [pc, #188]	@ (80030e8 <Kalman_Filter_prs+0x1a0>)
 800302c:	f006 fff6 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_trans_f32(&K_prs, &KT_prs);
 8003030:	4935      	ldr	r1, [pc, #212]	@ (8003108 <Kalman_Filter_prs+0x1c0>)
 8003032:	482d      	ldr	r0, [pc, #180]	@ (80030e8 <Kalman_Filter_prs+0x1a0>)
 8003034:	f007 f8a7 	bl	800a186 <arm_mat_trans_f32>
    arm_mat_mult_f32(&KR_prs, &KT_prs , &KRKT_prs);
 8003038:	4a34      	ldr	r2, [pc, #208]	@ (800310c <Kalman_Filter_prs+0x1c4>)
 800303a:	4933      	ldr	r1, [pc, #204]	@ (8003108 <Kalman_Filter_prs+0x1c0>)
 800303c:	4831      	ldr	r0, [pc, #196]	@ (8003104 <Kalman_Filter_prs+0x1bc>)
 800303e:	f006 ffed 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_sub_f32(&I_prs, &KC_prs , &I_KC_prs);
 8003042:	4a33      	ldr	r2, [pc, #204]	@ (8003110 <Kalman_Filter_prs+0x1c8>)
 8003044:	492e      	ldr	r1, [pc, #184]	@ (8003100 <Kalman_Filter_prs+0x1b8>)
 8003046:	4833      	ldr	r0, [pc, #204]	@ (8003114 <Kalman_Filter_prs+0x1cc>)
 8003048:	f007 f862 	bl	800a110 <arm_mat_sub_f32>
    arm_mat_trans_f32(&I_KC_prs, &I_KC_trans_prs);
 800304c:	4932      	ldr	r1, [pc, #200]	@ (8003118 <Kalman_Filter_prs+0x1d0>)
 800304e:	4830      	ldr	r0, [pc, #192]	@ (8003110 <Kalman_Filter_prs+0x1c8>)
 8003050:	f007 f899 	bl	800a186 <arm_mat_trans_f32>
    arm_mat_mult_f32(&I_KC_prs, &P_prs , &IP_KCP_prs);
 8003054:	4a31      	ldr	r2, [pc, #196]	@ (800311c <Kalman_Filter_prs+0x1d4>)
 8003056:	4918      	ldr	r1, [pc, #96]	@ (80030b8 <Kalman_Filter_prs+0x170>)
 8003058:	482d      	ldr	r0, [pc, #180]	@ (8003110 <Kalman_Filter_prs+0x1c8>)
 800305a:	f006 ffdf 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_mult_f32(&IP_KCP_prs, &I_KC_trans_prs , &IP_KCPI_KC_trans_prs);
 800305e:	4a30      	ldr	r2, [pc, #192]	@ (8003120 <Kalman_Filter_prs+0x1d8>)
 8003060:	492d      	ldr	r1, [pc, #180]	@ (8003118 <Kalman_Filter_prs+0x1d0>)
 8003062:	482e      	ldr	r0, [pc, #184]	@ (800311c <Kalman_Filter_prs+0x1d4>)
 8003064:	f006 ffda 	bl	800a01c <arm_mat_mult_f32>
    arm_mat_add_f32(&IP_KCPI_KC_trans_prs, &KRKT_prs , &P_prs);
 8003068:	4a13      	ldr	r2, [pc, #76]	@ (80030b8 <Kalman_Filter_prs+0x170>)
 800306a:	4928      	ldr	r1, [pc, #160]	@ (800310c <Kalman_Filter_prs+0x1c4>)
 800306c:	482c      	ldr	r0, [pc, #176]	@ (8003120 <Kalman_Filter_prs+0x1d8>)
 800306e:	f006 fc0b 	bl	8009888 <arm_mat_add_f32>

    // Store estimated state
    KALMAN->theta_kalman_prs = X_f32_prs[0];
 8003072:	4b2c      	ldr	r3, [pc, #176]	@ (8003124 <Kalman_Filter_prs+0x1dc>)
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	601a      	str	r2, [r3, #0]
    KALMAN->omega_kalman_prs = X_f32_prs[1];
 800307a:	4b2a      	ldr	r3, [pc, #168]	@ (8003124 <Kalman_Filter_prs+0x1dc>)
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	605a      	str	r2, [r3, #4]
    KALMAN->torque_kalman_prs = X_f32_prs[2];
 8003082:	4b28      	ldr	r3, [pc, #160]	@ (8003124 <Kalman_Filter_prs+0x1dc>)
 8003084:	689a      	ldr	r2, [r3, #8]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	609a      	str	r2, [r3, #8]
    KALMAN->current_kalman_prs = X_f32_prs[3];
 800308a:	4b26      	ldr	r3, [pc, #152]	@ (8003124 <Kalman_Filter_prs+0x1dc>)
 800308c:	68da      	ldr	r2, [r3, #12]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	60da      	str	r2, [r3, #12]
}
 8003092:	bf00      	nop
 8003094:	3710      	adds	r7, #16
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000e24 	.word	0x20000e24
 80030a0:	20000dcc 	.word	0x20000dcc
 80030a4:	20000dd4 	.word	0x20000dd4
 80030a8:	20000e2c 	.word	0x20000e2c
 80030ac:	20000de4 	.word	0x20000de4
 80030b0:	20000ddc 	.word	0x20000ddc
 80030b4:	20000e4c 	.word	0x20000e4c
 80030b8:	20000da4 	.word	0x20000da4
 80030bc:	20000e0c 	.word	0x20000e0c
 80030c0:	20000e54 	.word	0x20000e54
 80030c4:	20000dfc 	.word	0x20000dfc
 80030c8:	20000e14 	.word	0x20000e14
 80030cc:	20000df4 	.word	0x20000df4
 80030d0:	20000e74 	.word	0x20000e74
 80030d4:	20000e7c 	.word	0x20000e7c
 80030d8:	20000e84 	.word	0x20000e84
 80030dc:	20000e04 	.word	0x20000e04
 80030e0:	20000e8c 	.word	0x20000e8c
 80030e4:	20000e6c 	.word	0x20000e6c
 80030e8:	20000e64 	.word	0x20000e64
 80030ec:	20000e3c 	.word	0x20000e3c
 80030f0:	20000db4 	.word	0x20000db4
 80030f4:	20000e44 	.word	0x20000e44
 80030f8:	20000e9c 	.word	0x20000e9c
 80030fc:	20000ea4 	.word	0x20000ea4
 8003100:	20000eb4 	.word	0x20000eb4
 8003104:	20000ebc 	.word	0x20000ebc
 8003108:	20000e1c 	.word	0x20000e1c
 800310c:	20000ec4 	.word	0x20000ec4
 8003110:	20000ecc 	.word	0x20000ecc
 8003114:	20000dac 	.word	0x20000dac
 8003118:	20000edc 	.word	0x20000edc
 800311c:	20000ed4 	.word	0x20000ed4
 8003120:	20000ee4 	.word	0x20000ee4
 8003124:	20000dbc 	.word	0x20000dbc

08003128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800312c:	f001 fc3f 	bl	80049ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003130:	f000 f964 	bl	80033fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003134:	f7ff fa0c 	bl	8002550 <MX_GPIO_Init>
  MX_DMA_Init();
 8003138:	f7ff f954 	bl	80023e4 <MX_DMA_Init>
  MX_TIM3_Init();
 800313c:	f001 f86e 	bl	800421c <MX_TIM3_Init>
  MX_TIM5_Init();
 8003140:	f001 f908 	bl	8004354 <MX_TIM5_Init>
  MX_TIM1_Init();
 8003144:	f000 ff42 	bl	8003fcc <MX_TIM1_Init>
  MX_TIM2_Init();
 8003148:	f001 f814 	bl	8004174 <MX_TIM2_Init>
  MX_TIM4_Init();
 800314c:	f001 f8b4 	bl	80042b8 <MX_TIM4_Init>
  MX_TIM6_Init();
 8003150:	f001 f956 	bl	8004400 <MX_TIM6_Init>
  MX_TIM8_Init();
 8003154:	f001 f98a 	bl	800446c <MX_TIM8_Init>
  MX_ADC2_Init();
 8003158:	f7ff f84a 	bl	80021f0 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800315c:	217f      	movs	r1, #127	@ 0x7f
 800315e:	487e      	ldr	r0, [pc, #504]	@ (8003358 <main+0x230>)
 8003160:	f002 ffa0 	bl	80060a4 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc2, joy_analog, 2);
 8003164:	2202      	movs	r2, #2
 8003166:	497d      	ldr	r1, [pc, #500]	@ (800335c <main+0x234>)
 8003168:	487b      	ldr	r0, [pc, #492]	@ (8003358 <main+0x230>)
 800316a:	f002 f8b3 	bl	80052d4 <HAL_ADC_Start_DMA>

  MotorDriver_Init(&Revolute.motor, &htim1, TIM_CHANNEL_1, TIM_CHANNEL_2);
 800316e:	2304      	movs	r3, #4
 8003170:	2200      	movs	r2, #0
 8003172:	497b      	ldr	r1, [pc, #492]	@ (8003360 <main+0x238>)
 8003174:	487b      	ldr	r0, [pc, #492]	@ (8003364 <main+0x23c>)
 8003176:	f7fe f808 	bl	800118a <MotorDriver_Init>
  Encoder_Init(&Revolute.encoder, &htim5, 8192);
 800317a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800317e:	497a      	ldr	r1, [pc, #488]	@ (8003368 <main+0x240>)
 8003180:	487a      	ldr	r0, [pc, #488]	@ (800336c <main+0x244>)
 8003182:	f7fd feed 	bl	8000f60 <Encoder_Init>
  InitializePositionFormPID(&Revolute.pos_PID, 5.0, 0.0001f, 1.0f, 0.01, 3.8);
 8003186:	ed9f 2a7a 	vldr	s4, [pc, #488]	@ 8003370 <main+0x248>
 800318a:	eddf 1a7a 	vldr	s3, [pc, #488]	@ 8003374 <main+0x24c>
 800318e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8003192:	eddf 0a79 	vldr	s1, [pc, #484]	@ 8003378 <main+0x250>
 8003196:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800319a:	4878      	ldr	r0, [pc, #480]	@ (800337c <main+0x254>)
 800319c:	f7fe fdeb 	bl	8001d76 <InitializePositionFormPID>
  InitializeVelocityFormPID(&Revolute.velo_PID, 1.0, 10.0f, 0.0f, 0.001, 12);
 80031a0:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 80031a4:	eddf 1a76 	vldr	s3, [pc, #472]	@ 8003380 <main+0x258>
 80031a8:	ed9f 1a76 	vldr	s2, [pc, #472]	@ 8003384 <main+0x25c>
 80031ac:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 80031b0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80031b4:	4874      	ldr	r0, [pc, #464]	@ (8003388 <main+0x260>)
 80031b6:	f7fe fd8e 	bl	8001cd6 <InitializeVelocityFormPID>

  MotorDriver_Init(&Prismatic.motor, &htim1, TIM_CHANNEL_3, TIM_CHANNEL_4);
 80031ba:	230c      	movs	r3, #12
 80031bc:	2208      	movs	r2, #8
 80031be:	4968      	ldr	r1, [pc, #416]	@ (8003360 <main+0x238>)
 80031c0:	4872      	ldr	r0, [pc, #456]	@ (800338c <main+0x264>)
 80031c2:	f7fd ffe2 	bl	800118a <MotorDriver_Init>
  Encoder_Init(&Prismatic.encoder, &htim2, 8192);
 80031c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031ca:	4971      	ldr	r1, [pc, #452]	@ (8003390 <main+0x268>)
 80031cc:	4871      	ldr	r0, [pc, #452]	@ (8003394 <main+0x26c>)
 80031ce:	f7fd fec7 	bl	8000f60 <Encoder_Init>
  InitializePositionFormPID(&Prismatic.pos_PID, 30.0f, 0.05, 0.1f, 0.01, 40);
 80031d2:	ed9f 2a71 	vldr	s4, [pc, #452]	@ 8003398 <main+0x270>
 80031d6:	eddf 1a67 	vldr	s3, [pc, #412]	@ 8003374 <main+0x24c>
 80031da:	ed9f 1a70 	vldr	s2, [pc, #448]	@ 800339c <main+0x274>
 80031de:	eddf 0a70 	vldr	s1, [pc, #448]	@ 80033a0 <main+0x278>
 80031e2:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 80031e6:	486f      	ldr	r0, [pc, #444]	@ (80033a4 <main+0x27c>)
 80031e8:	f7fe fdc5 	bl	8001d76 <InitializePositionFormPID>
  InitializeVelocityFormPID(&Prismatic.velo_PID, 0.01f, 0.9f, 0.0f, 0.001, 12);
 80031ec:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 80031f0:	eddf 1a63 	vldr	s3, [pc, #396]	@ 8003380 <main+0x258>
 80031f4:	ed9f 1a63 	vldr	s2, [pc, #396]	@ 8003384 <main+0x25c>
 80031f8:	eddf 0a6b 	vldr	s1, [pc, #428]	@ 80033a8 <main+0x280>
 80031fc:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 8003374 <main+0x24c>
 8003200:	486a      	ldr	r0, [pc, #424]	@ (80033ac <main+0x284>)
 8003202:	f7fe fd68 	bl	8001cd6 <InitializeVelocityFormPID>

//  ServoDriver_Init(&Servo, &htim8, TIM_CHANNEL_1);
  HAL_TIM_Base_Start(&htim8);
 8003206:	486a      	ldr	r0, [pc, #424]	@ (80033b0 <main+0x288>)
 8003208:	f004 fd56 	bl	8007cb8 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800320c:	2100      	movs	r1, #0
 800320e:	4868      	ldr	r0, [pc, #416]	@ (80033b0 <main+0x288>)
 8003210:	f004 fe9c 	bl	8007f4c <HAL_TIM_PWM_Start>



  Kalman_Init(&k_rev);
 8003214:	4867      	ldr	r0, [pc, #412]	@ (80033b4 <main+0x28c>)
 8003216:	f7ff fa69 	bl	80026ec <Kalman_Init>
  Kalman_Init_prs(&k_pris);
 800321a:	4867      	ldr	r0, [pc, #412]	@ (80033b8 <main+0x290>)
 800321c:	f7ff fcfe 	bl	8002c1c <Kalman_Init_prs>

	HAL_TIM_Base_Start_IT(&htim2);
 8003220:	485b      	ldr	r0, [pc, #364]	@ (8003390 <main+0x268>)
 8003222:	f004 fdb9 	bl	8007d98 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8003226:	4865      	ldr	r0, [pc, #404]	@ (80033bc <main+0x294>)
 8003228:	f004 fdb6 	bl	8007d98 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 800322c:	4864      	ldr	r0, [pc, #400]	@ (80033c0 <main+0x298>)
 800322e:	f004 fdb3 	bl	8007d98 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim6);
 8003232:	4864      	ldr	r0, [pc, #400]	@ (80033c4 <main+0x29c>)
 8003234:	f004 fdb0 	bl	8007d98 <HAL_TIM_Base_Start_IT>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8003238:	2201      	movs	r2, #1
 800323a:	2101      	movs	r1, #1
 800323c:	4862      	ldr	r0, [pc, #392]	@ (80033c8 <main+0x2a0>)
 800323e:	f003 fcaf 	bl	8006ba0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8003242:	2201      	movs	r2, #1
 8003244:	2102      	movs	r1, #2
 8003246:	4860      	ldr	r0, [pc, #384]	@ (80033c8 <main+0x2a0>)
 8003248:	f003 fcaa 	bl	8006ba0 <HAL_GPIO_WritePin>

	rev_traj.desire_av = 3.0;
 800324c:	4b5f      	ldr	r3, [pc, #380]	@ (80033cc <main+0x2a4>)
 800324e:	4a60      	ldr	r2, [pc, #384]	@ (80033d0 <main+0x2a8>)
 8003250:	60da      	str	r2, [r3, #12]
	rev_traj.desire_ac = 1.5;
 8003252:	4b5e      	ldr	r3, [pc, #376]	@ (80033cc <main+0x2a4>)
 8003254:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 8003258:	611a      	str	r2, [r3, #16]
	rev_traj.active = 0;
 800325a:	4b5c      	ldr	r3, [pc, #368]	@ (80033cc <main+0x2a4>)
 800325c:	2200      	movs	r2, #0
 800325e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

	pris_traj.desire_av = 3.0;
 8003262:	4b5c      	ldr	r3, [pc, #368]	@ (80033d4 <main+0x2ac>)
 8003264:	4a5a      	ldr	r2, [pc, #360]	@ (80033d0 <main+0x2a8>)
 8003266:	60da      	str	r2, [r3, #12]
	pris_traj.desire_ac = 1.5;
 8003268:	4b5a      	ldr	r3, [pc, #360]	@ (80033d4 <main+0x2ac>)
 800326a:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 800326e:	611a      	str	r2, [r3, #16]
	pris_traj.active = 0;
 8003270:	4b58      	ldr	r3, [pc, #352]	@ (80033d4 <main+0x2ac>)
 8003272:	2200      	movs	r2, #0
 8003274:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

	HAL_Delay(100);
 8003278:	2064      	movs	r0, #100	@ 0x64
 800327a:	f001 fc09 	bl	8004a90 <HAL_Delay>
	joy_mid_rev = joy_analog[0];
 800327e:	4b37      	ldr	r3, [pc, #220]	@ (800335c <main+0x234>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a55      	ldr	r2, [pc, #340]	@ (80033d8 <main+0x2b0>)
 8003284:	6013      	str	r3, [r2, #0]
	joy_mid_pris = joy_analog[1];
 8003286:	4b35      	ldr	r3, [pc, #212]	@ (800335c <main+0x234>)
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	4a54      	ldr	r2, [pc, #336]	@ (80033dc <main+0x2b4>)
 800328c:	6013      	str	r3, [r2, #0]
while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		if (JOY_MEM_JOG_BUTTON == 1) {state = 1;}
 800328e:	2180      	movs	r1, #128	@ 0x80
 8003290:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003294:	f003 fc6c 	bl	8006b70 <HAL_GPIO_ReadPin>
 8003298:	4603      	mov	r3, r0
 800329a:	2b01      	cmp	r3, #1
 800329c:	d102      	bne.n	80032a4 <main+0x17c>
 800329e:	4b50      	ldr	r3, [pc, #320]	@ (80033e0 <main+0x2b8>)
 80032a0:	2201      	movs	r2, #1
 80032a2:	601a      	str	r2, [r3, #0]
		if (JOY_RESET_BUTTON == 1) {state = 2; }
 80032a4:	2140      	movs	r1, #64	@ 0x40
 80032a6:	4848      	ldr	r0, [pc, #288]	@ (80033c8 <main+0x2a0>)
 80032a8:	f003 fc62 	bl	8006b70 <HAL_GPIO_ReadPin>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d102      	bne.n	80032b8 <main+0x190>
 80032b2:	4b4b      	ldr	r3, [pc, #300]	@ (80033e0 <main+0x2b8>)
 80032b4:	2202      	movs	r2, #2
 80032b6:	601a      	str	r2, [r3, #0]
		if (JOY_RUN_JOG_BUTTON == 1) {state = 3;}
 80032b8:	2180      	movs	r1, #128	@ 0x80
 80032ba:	484a      	ldr	r0, [pc, #296]	@ (80033e4 <main+0x2bc>)
 80032bc:	f003 fc58 	bl	8006b70 <HAL_GPIO_ReadPin>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d102      	bne.n	80032cc <main+0x1a4>
 80032c6:	4b46      	ldr	r3, [pc, #280]	@ (80033e0 <main+0x2b8>)
 80032c8:	2203      	movs	r2, #3
 80032ca:	601a      	str	r2, [r3, #0]
		if (JOY_ADD_VELO_BUTTON == 1) {state = 4;}
 80032cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80032d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032d4:	f003 fc4c 	bl	8006b70 <HAL_GPIO_ReadPin>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d102      	bne.n	80032e4 <main+0x1bc>
 80032de:	4b40      	ldr	r3, [pc, #256]	@ (80033e0 <main+0x2b8>)
 80032e0:	2204      	movs	r2, #4
 80032e2:	601a      	str	r2, [r3, #0]

		JOY_PRISMATIC[0] = ((float)(joy_analog[1]-joy_mid_pris)/(joy_mid_pris+35))*200.0;
 80032e4:	4b1d      	ldr	r3, [pc, #116]	@ (800335c <main+0x234>)
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	4b3c      	ldr	r3, [pc, #240]	@ (80033dc <main+0x2b4>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	ee07 3a90 	vmov	s15, r3
 80032f2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80032f6:	4b39      	ldr	r3, [pc, #228]	@ (80033dc <main+0x2b4>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	3323      	adds	r3, #35	@ 0x23
 80032fc:	ee07 3a90 	vmov	s15, r3
 8003300:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003304:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003308:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80033e8 <main+0x2c0>
 800330c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003310:	4b36      	ldr	r3, [pc, #216]	@ (80033ec <main+0x2c4>)
 8003312:	edc3 7a00 	vstr	s15, [r3]

		JOY_REVOLUTE[0] = (joy_analog[0]-joy_mid_rev)/63.0*200.0;
 8003316:	4b11      	ldr	r3, [pc, #68]	@ (800335c <main+0x234>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	4b2f      	ldr	r3, [pc, #188]	@ (80033d8 <main+0x2b0>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	4618      	mov	r0, r3
 8003322:	f7fd f927 	bl	8000574 <__aeabi_i2d>
 8003326:	f04f 0200 	mov.w	r2, #0
 800332a:	4b31      	ldr	r3, [pc, #196]	@ (80033f0 <main+0x2c8>)
 800332c:	f7fd fab6 	bl	800089c <__aeabi_ddiv>
 8003330:	4602      	mov	r2, r0
 8003332:	460b      	mov	r3, r1
 8003334:	4610      	mov	r0, r2
 8003336:	4619      	mov	r1, r3
 8003338:	f04f 0200 	mov.w	r2, #0
 800333c:	4b2d      	ldr	r3, [pc, #180]	@ (80033f4 <main+0x2cc>)
 800333e:	f7fd f983 	bl	8000648 <__aeabi_dmul>
 8003342:	4602      	mov	r2, r0
 8003344:	460b      	mov	r3, r1
 8003346:	4610      	mov	r0, r2
 8003348:	4619      	mov	r1, r3
 800334a:	f7fd fc75 	bl	8000c38 <__aeabi_d2f>
 800334e:	4603      	mov	r3, r0
 8003350:	4a29      	ldr	r2, [pc, #164]	@ (80033f8 <main+0x2d0>)
 8003352:	6013      	str	r3, [r2, #0]
		if (JOY_MEM_JOG_BUTTON == 1) {state = 1;}
 8003354:	e79b      	b.n	800328e <main+0x166>
 8003356:	bf00      	nop
 8003358:	20000b88 	.word	0x20000b88
 800335c:	200010a8 	.word	0x200010a8
 8003360:	200011bc 	.word	0x200011bc
 8003364:	20000fa0 	.word	0x20000fa0
 8003368:	200012ec 	.word	0x200012ec
 800336c:	20000fa8 	.word	0x20000fa8
 8003370:	40733333 	.word	0x40733333
 8003374:	3c23d70a 	.word	0x3c23d70a
 8003378:	38d1b717 	.word	0x38d1b717
 800337c:	20000f20 	.word	0x20000f20
 8003380:	3a83126f 	.word	0x3a83126f
 8003384:	00000000 	.word	0x00000000
 8003388:	20000f60 	.word	0x20000f60
 800338c:	20001080 	.word	0x20001080
 8003390:	20001208 	.word	0x20001208
 8003394:	20001088 	.word	0x20001088
 8003398:	42200000 	.word	0x42200000
 800339c:	3dcccccd 	.word	0x3dcccccd
 80033a0:	3d4ccccd 	.word	0x3d4ccccd
 80033a4:	20001000 	.word	0x20001000
 80033a8:	3f666666 	.word	0x3f666666
 80033ac:	20001040 	.word	0x20001040
 80033b0:	20001384 	.word	0x20001384
 80033b4:	200010bc 	.word	0x200010bc
 80033b8:	200010e0 	.word	0x200010e0
 80033bc:	20001254 	.word	0x20001254
 80033c0:	200012a0 	.word	0x200012a0
 80033c4:	20001338 	.word	0x20001338
 80033c8:	48000400 	.word	0x48000400
 80033cc:	20001100 	.word	0x20001100
 80033d0:	40400000 	.word	0x40400000
 80033d4:	20001150 	.word	0x20001150
 80033d8:	200010b4 	.word	0x200010b4
 80033dc:	200010b0 	.word	0x200010b0
 80033e0:	200010b8 	.word	0x200010b8
 80033e4:	48000800 	.word	0x48000800
 80033e8:	43480000 	.word	0x43480000
 80033ec:	200011a8 	.word	0x200011a8
 80033f0:	404f8000 	.word	0x404f8000
 80033f4:	40690000 	.word	0x40690000
 80033f8:	200011b0 	.word	0x200011b0

080033fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b094      	sub	sp, #80	@ 0x50
 8003400:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003402:	f107 0318 	add.w	r3, r7, #24
 8003406:	2238      	movs	r2, #56	@ 0x38
 8003408:	2100      	movs	r1, #0
 800340a:	4618      	mov	r0, r3
 800340c:	f007 fe87 	bl	800b11e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003410:	1d3b      	adds	r3, r7, #4
 8003412:	2200      	movs	r2, #0
 8003414:	601a      	str	r2, [r3, #0]
 8003416:	605a      	str	r2, [r3, #4]
 8003418:	609a      	str	r2, [r3, #8]
 800341a:	60da      	str	r2, [r3, #12]
 800341c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800341e:	2000      	movs	r0, #0
 8003420:	f003 fbfa 	bl	8006c18 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003424:	2302      	movs	r3, #2
 8003426:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003428:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800342c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800342e:	2340      	movs	r3, #64	@ 0x40
 8003430:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003432:	2302      	movs	r3, #2
 8003434:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003436:	2302      	movs	r3, #2
 8003438:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800343a:	2304      	movs	r3, #4
 800343c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800343e:	2355      	movs	r3, #85	@ 0x55
 8003440:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003442:	2302      	movs	r3, #2
 8003444:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003446:	2302      	movs	r3, #2
 8003448:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800344a:	2302      	movs	r3, #2
 800344c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800344e:	f107 0318 	add.w	r3, r7, #24
 8003452:	4618      	mov	r0, r3
 8003454:	f003 fc94 	bl	8006d80 <HAL_RCC_OscConfig>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800345e:	f000 fc17 	bl	8003c90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003462:	230f      	movs	r3, #15
 8003464:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003466:	2303      	movs	r3, #3
 8003468:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800346e:	2300      	movs	r3, #0
 8003470:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003472:	2300      	movs	r3, #0
 8003474:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003476:	1d3b      	adds	r3, r7, #4
 8003478:	2104      	movs	r1, #4
 800347a:	4618      	mov	r0, r3
 800347c:	f003 ff92 	bl	80073a4 <HAL_RCC_ClockConfig>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8003486:	f000 fc03 	bl	8003c90 <Error_Handler>
  }
}
 800348a:	bf00      	nop
 800348c:	3750      	adds	r7, #80	@ 0x50
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	0000      	movs	r0, r0
 8003494:	0000      	movs	r0, r0
	...

08003498 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003498:	b5b0      	push	{r4, r5, r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a90      	ldr	r2, [pc, #576]	@ (80036e4 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d10a      	bne.n	80034be <HAL_TIM_PeriodElapsedCallback+0x26>
		_micros += UINT16_MAX;
 80034a8:	4b8f      	ldr	r3, [pc, #572]	@ (80036e8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80034aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ae:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80034b2:	1854      	adds	r4, r2, r1
 80034b4:	f143 0500 	adc.w	r5, r3, #0
 80034b8:	4b8b      	ldr	r3, [pc, #556]	@ (80036e8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80034ba:	e9c3 4500 	strd	r4, r5, [r3]
	}

	if (htim == &htim6) { // 1000 Hz - Velocity loop (inner)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a8a      	ldr	r2, [pc, #552]	@ (80036ec <HAL_TIM_PeriodElapsedCallback+0x254>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	f040 81a7 	bne.w	8003816 <HAL_TIM_PeriodElapsedCallback+0x37e>

		if ((Prismatic.reset == 1 || Prismatic.reset == 3) && !waiting_after_reset) {
 80034c8:	4b89      	ldr	r3, [pc, #548]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d003      	beq.n	80034d8 <HAL_TIM_PeriodElapsedCallback+0x40>
 80034d0:	4b87      	ldr	r3, [pc, #540]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	2b03      	cmp	r3, #3
 80034d6:	d135      	bne.n	8003544 <HAL_TIM_PeriodElapsedCallback+0xac>
 80034d8:	4b86      	ldr	r3, [pc, #536]	@ (80036f4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d131      	bne.n	8003544 <HAL_TIM_PeriodElapsedCallback+0xac>
			if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8) != 0) {
 80034e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80034e4:	4884      	ldr	r0, [pc, #528]	@ (80036f8 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80034e6:	f003 fb43 	bl	8006b70 <HAL_GPIO_ReadPin>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d009      	beq.n	8003504 <HAL_TIM_PeriodElapsedCallback+0x6c>
				MotorDriver_Set(&Prismatic.motor, -225);
 80034f0:	ed9f 0a82 	vldr	s0, [pc, #520]	@ 80036fc <HAL_TIM_PeriodElapsedCallback+0x264>
 80034f4:	4882      	ldr	r0, [pc, #520]	@ (8003700 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80034f6:	f7fd fe6d 	bl	80011d4 <MotorDriver_Set>
				reset_pris();
 80034fa:	f000 fb19 	bl	8003b30 <reset_pris>
				reset_rev();
 80034fe:	f000 fb71 	bl	8003be4 <reset_rev>
 8003502:	e01f      	b.n	8003544 <HAL_TIM_PeriodElapsedCallback+0xac>
			} else {
				MotorDriver_Set(&Prismatic.motor, 0);
 8003504:	ed9f 0a7f 	vldr	s0, [pc, #508]	@ 8003704 <HAL_TIM_PeriodElapsedCallback+0x26c>
 8003508:	487d      	ldr	r0, [pc, #500]	@ (8003700 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800350a:	f7fd fe63 	bl	80011d4 <MotorDriver_Set>
				Encoder_Reset(&Prismatic.encoder);
 800350e:	487e      	ldr	r0, [pc, #504]	@ (8003708 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8003510:	f7fd fe12 	bl	8001138 <Encoder_Reset>

				Prismatic.pos_error = 0;
 8003514:	4b76      	ldr	r3, [pc, #472]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003516:	f04f 0200 	mov.w	r2, #0
 800351a:	629a      	str	r2, [r3, #40]	@ 0x28
				if(Prismatic.reset == 1){
 800351c:	4b74      	ldr	r3, [pc, #464]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d103      	bne.n	800352c <HAL_TIM_PeriodElapsedCallback+0x94>
					Prismatic.reset = 2;
 8003524:	4b72      	ldr	r3, [pc, #456]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003526:	2202      	movs	r2, #2
 8003528:	701a      	strb	r2, [r3, #0]
					waiting_after_reset = 1;
					reset_done_time = HAL_GetTick();
					Prismatic.reset = 0;
				}
				// Start 1-second wait
				return;
 800352a:	e2d2      	b.n	8003ad2 <HAL_TIM_PeriodElapsedCallback+0x63a>
					waiting_after_reset = 1;
 800352c:	4b71      	ldr	r3, [pc, #452]	@ (80036f4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800352e:	2201      	movs	r2, #1
 8003530:	701a      	strb	r2, [r3, #0]
					reset_done_time = HAL_GetTick();
 8003532:	f001 faa1 	bl	8004a78 <HAL_GetTick>
 8003536:	4603      	mov	r3, r0
 8003538:	4a74      	ldr	r2, [pc, #464]	@ (800370c <HAL_TIM_PeriodElapsedCallback+0x274>)
 800353a:	6013      	str	r3, [r2, #0]
					Prismatic.reset = 0;
 800353c:	4b6c      	ldr	r3, [pc, #432]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 800353e:	2200      	movs	r2, #0
 8003540:	701a      	strb	r2, [r3, #0]
				return;
 8003542:	e2c6      	b.n	8003ad2 <HAL_TIM_PeriodElapsedCallback+0x63a>
			}
		}

		if (Prismatic.reset == 2 && !waiting_after_reset) {
 8003544:	4b6a      	ldr	r3, [pc, #424]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	2b02      	cmp	r3, #2
 800354a:	d126      	bne.n	800359a <HAL_TIM_PeriodElapsedCallback+0x102>
 800354c:	4b69      	ldr	r3, [pc, #420]	@ (80036f4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d122      	bne.n	800359a <HAL_TIM_PeriodElapsedCallback+0x102>
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) != 0) {
 8003554:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003558:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800355c:	f003 fb08 	bl	8006b70 <HAL_GPIO_ReadPin>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d009      	beq.n	800357a <HAL_TIM_PeriodElapsedCallback+0xe2>
				MotorDriver_Set(&Revolute.motor, -150);
 8003566:	ed9f 0a6a 	vldr	s0, [pc, #424]	@ 8003710 <HAL_TIM_PeriodElapsedCallback+0x278>
 800356a:	486a      	ldr	r0, [pc, #424]	@ (8003714 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800356c:	f7fd fe32 	bl	80011d4 <MotorDriver_Set>
				reset_pris();
 8003570:	f000 fade 	bl	8003b30 <reset_pris>
				reset_rev();
 8003574:	f000 fb36 	bl	8003be4 <reset_rev>
 8003578:	e00f      	b.n	800359a <HAL_TIM_PeriodElapsedCallback+0x102>
			} else {
				MotorDriver_Set(&Revolute.motor, 0);
 800357a:	ed9f 0a62 	vldr	s0, [pc, #392]	@ 8003704 <HAL_TIM_PeriodElapsedCallback+0x26c>
 800357e:	4865      	ldr	r0, [pc, #404]	@ (8003714 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8003580:	f7fd fe28 	bl	80011d4 <MotorDriver_Set>
				Encoder_Reset(&Revolute.encoder);
 8003584:	4864      	ldr	r0, [pc, #400]	@ (8003718 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8003586:	f7fd fdd7 	bl	8001138 <Encoder_Reset>
				Revolute.pos_error = 0;
 800358a:	4b64      	ldr	r3, [pc, #400]	@ (800371c <HAL_TIM_PeriodElapsedCallback+0x284>)
 800358c:	f04f 0200 	mov.w	r2, #0
 8003590:	621a      	str	r2, [r3, #32]
//				Revolute.reset = 0;
				Prismatic.reset = 3;
 8003592:	4b57      	ldr	r3, [pc, #348]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003594:	2203      	movs	r2, #3
 8003596:	701a      	strb	r2, [r3, #0]
				return;
 8003598:	e29b      	b.n	8003ad2 <HAL_TIM_PeriodElapsedCallback+0x63a>
			}
		}

		// Wait 1 second after reset before continuing
		if (waiting_after_reset) {
 800359a:	4b56      	ldr	r3, [pc, #344]	@ (80036f4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d021      	beq.n	80035e6 <HAL_TIM_PeriodElapsedCallback+0x14e>
			if (HAL_GetTick() - reset_done_time < 2000) {
 80035a2:	f001 fa69 	bl	8004a78 <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	4b58      	ldr	r3, [pc, #352]	@ (800370c <HAL_TIM_PeriodElapsedCallback+0x274>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80035b2:	d207      	bcs.n	80035c4 <HAL_TIM_PeriodElapsedCallback+0x12c>
				Encoder_Reset(&Prismatic.encoder);
 80035b4:	4854      	ldr	r0, [pc, #336]	@ (8003708 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80035b6:	f7fd fdbf 	bl	8001138 <Encoder_Reset>
				reset_pris();
 80035ba:	f000 fab9 	bl	8003b30 <reset_pris>
				reset_rev();
 80035be:	f000 fb11 	bl	8003be4 <reset_rev>
				return;
 80035c2:	e286      	b.n	8003ad2 <HAL_TIM_PeriodElapsedCallback+0x63a>
			}
			HAL_TIM_Encoder_Start(Prismatic.encoder.htim, TIM_CHANNEL_ALL);
 80035c4:	4b4a      	ldr	r3, [pc, #296]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80035c6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80035ca:	213c      	movs	r1, #60	@ 0x3c
 80035cc:	4618      	mov	r0, r3
 80035ce:	f004 fe75 	bl	80082bc <HAL_TIM_Encoder_Start>
			HAL_TIM_Encoder_Start(Revolute.encoder.htim, TIM_CHANNEL_ALL);
 80035d2:	4b52      	ldr	r3, [pc, #328]	@ (800371c <HAL_TIM_PeriodElapsedCallback+0x284>)
 80035d4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80035d8:	213c      	movs	r1, #60	@ 0x3c
 80035da:	4618      	mov	r0, r3
 80035dc:	f004 fe6e 	bl	80082bc <HAL_TIM_Encoder_Start>
			waiting_after_reset = 0;  // Done waiting, resume control
 80035e0:	4b44      	ldr	r3, [pc, #272]	@ (80036f4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	701a      	strb	r2, [r3, #0]
		}

		if (Prismatic.reset != 0) return; // Skip position loop while resetting
 80035e6:	4b42      	ldr	r3, [pc, #264]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f040 826e 	bne.w	8003acc <HAL_TIM_PeriodElapsedCallback+0x634>

		Encoder_Compute(&Revolute.encoder);
 80035f0:	4849      	ldr	r0, [pc, #292]	@ (8003718 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80035f2:	f7fd fced 	bl	8000fd0 <Encoder_Compute>
		Encoder_Compute(&Prismatic.encoder);
 80035f6:	4844      	ldr	r0, [pc, #272]	@ (8003708 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80035f8:	f7fd fcea 	bl	8000fd0 <Encoder_Compute>

		Kalman_Filter(&k_rev,Revolute.Vin, Revolute.encoder.rad);
 80035fc:	4b47      	ldr	r3, [pc, #284]	@ (800371c <HAL_TIM_PeriodElapsedCallback+0x284>)
 80035fe:	edd3 7a07 	vldr	s15, [r3, #28]
 8003602:	4b46      	ldr	r3, [pc, #280]	@ (800371c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8003604:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 8003608:	eef0 0a47 	vmov.f32	s1, s14
 800360c:	eeb0 0a67 	vmov.f32	s0, s15
 8003610:	4843      	ldr	r0, [pc, #268]	@ (8003720 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003612:	f7ff fa01 	bl	8002a18 <Kalman_Filter>
		Kalman_Filter_prs(&k_pris,Prismatic.Vin, Prismatic.encoder.rad);
 8003616:	4b36      	ldr	r3, [pc, #216]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003618:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800361c:	4b34      	ldr	r3, [pc, #208]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 800361e:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 8003622:	eef0 0a47 	vmov.f32	s1, s14
 8003626:	eeb0 0a67 	vmov.f32	s0, s15
 800362a:	483e      	ldr	r0, [pc, #248]	@ (8003724 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800362c:	f7ff fc8c 	bl	8002f48 <Kalman_Filter_prs>
		//=============================================================================

		//=============================================================================

		ComputeVelocityFormPID_C(&Prismatic.velo_PID, Prismatic.velo_error, k_pris.omega_kalman_prs);
 8003630:	4b2f      	ldr	r3, [pc, #188]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003632:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003636:	4b3b      	ldr	r3, [pc, #236]	@ (8003724 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8003638:	ed93 7a01 	vldr	s14, [r3, #4]
 800363c:	eef0 0a47 	vmov.f32	s1, s14
 8003640:	eeb0 0a67 	vmov.f32	s0, s15
 8003644:	4838      	ldr	r0, [pc, #224]	@ (8003728 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8003646:	f7fe fd09 	bl	800205c <ComputeVelocityFormPID_C>
		ComputeVelocityFormPID_C(&Revolute.velo_PID, Revolute.velo_error, k_rev.omega_kalman);
 800364a:	4b34      	ldr	r3, [pc, #208]	@ (800371c <HAL_TIM_PeriodElapsedCallback+0x284>)
 800364c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003650:	4b33      	ldr	r3, [pc, #204]	@ (8003720 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003652:	ed93 7a01 	vldr	s14, [r3, #4]
 8003656:	eef0 0a47 	vmov.f32	s1, s14
 800365a:	eeb0 0a67 	vmov.f32	s0, s15
 800365e:	4833      	ldr	r0, [pc, #204]	@ (800372c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8003660:	f7fe fcfc 	bl	800205c <ComputeVelocityFormPID_C>
		Prismatic.Vin = (Prismatic.velo_PID.output[Current] + Prismatic.disturbance);
 8003664:	4b22      	ldr	r3, [pc, #136]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003666:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 800366a:	4b21      	ldr	r3, [pc, #132]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 800366c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003670:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003674:	4b1e      	ldr	r3, [pc, #120]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003676:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		Revolute.Vin = (Revolute.velo_PID.output[Current] + Revolute.disturbance);
 800367a:	4b28      	ldr	r3, [pc, #160]	@ (800371c <HAL_TIM_PeriodElapsedCallback+0x284>)
 800367c:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 8003680:	4b26      	ldr	r3, [pc, #152]	@ (800371c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8003682:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800368a:	4b24      	ldr	r3, [pc, #144]	@ (800371c <HAL_TIM_PeriodElapsedCallback+0x284>)
 800368c:	edc3 7a07 	vstr	s15, [r3, #28]
		if(Prismatic.Vin > 12){ Prismatic.Vin = 12; }
 8003690:	4b17      	ldr	r3, [pc, #92]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003692:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003696:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800369a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800369e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036a2:	dd03      	ble.n	80036ac <HAL_TIM_PeriodElapsedCallback+0x214>
 80036a4:	4b12      	ldr	r3, [pc, #72]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80036a6:	4a22      	ldr	r2, [pc, #136]	@ (8003730 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80036a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80036aa:	e00c      	b.n	80036c6 <HAL_TIM_PeriodElapsedCallback+0x22e>
		else if(Prismatic.Vin < -12){ Prismatic.Vin = -12; }
 80036ac:	4b10      	ldr	r3, [pc, #64]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80036ae:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80036b2:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 80036b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036be:	d502      	bpl.n	80036c6 <HAL_TIM_PeriodElapsedCallback+0x22e>
 80036c0:	4b0b      	ldr	r3, [pc, #44]	@ (80036f0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80036c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003734 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80036c4:	625a      	str	r2, [r3, #36]	@ 0x24

		if(Revolute.Vin > 12){ Revolute.Vin = 12; }
 80036c6:	4b15      	ldr	r3, [pc, #84]	@ (800371c <HAL_TIM_PeriodElapsedCallback+0x284>)
 80036c8:	edd3 7a07 	vldr	s15, [r3, #28]
 80036cc:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80036d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036d8:	dd2e      	ble.n	8003738 <HAL_TIM_PeriodElapsedCallback+0x2a0>
 80036da:	4b10      	ldr	r3, [pc, #64]	@ (800371c <HAL_TIM_PeriodElapsedCallback+0x284>)
 80036dc:	4a14      	ldr	r2, [pc, #80]	@ (8003730 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80036de:	61da      	str	r2, [r3, #28]
 80036e0:	e037      	b.n	8003752 <HAL_TIM_PeriodElapsedCallback+0x2ba>
 80036e2:	bf00      	nop
 80036e4:	20001254 	.word	0x20001254
 80036e8:	200010f8 	.word	0x200010f8
 80036ec:	20001338 	.word	0x20001338
 80036f0:	20000fc8 	.word	0x20000fc8
 80036f4:	200011a4 	.word	0x200011a4
 80036f8:	48000800 	.word	0x48000800
 80036fc:	c3610000 	.word	0xc3610000
 8003700:	20001080 	.word	0x20001080
 8003704:	00000000 	.word	0x00000000
 8003708:	20001088 	.word	0x20001088
 800370c:	200011a0 	.word	0x200011a0
 8003710:	c3160000 	.word	0xc3160000
 8003714:	20000fa0 	.word	0x20000fa0
 8003718:	20000fa8 	.word	0x20000fa8
 800371c:	20000ef4 	.word	0x20000ef4
 8003720:	200010bc 	.word	0x200010bc
 8003724:	200010e0 	.word	0x200010e0
 8003728:	20001040 	.word	0x20001040
 800372c:	20000f60 	.word	0x20000f60
 8003730:	41400000 	.word	0x41400000
 8003734:	c1400000 	.word	0xc1400000
		else if(Revolute.Vin < -12){ Revolute.Vin = -12; }
 8003738:	4b97      	ldr	r3, [pc, #604]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 800373a:	edd3 7a07 	vldr	s15, [r3, #28]
 800373e:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8003742:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800374a:	d502      	bpl.n	8003752 <HAL_TIM_PeriodElapsedCallback+0x2ba>
 800374c:	4b92      	ldr	r3, [pc, #584]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 800374e:	4a93      	ldr	r2, [pc, #588]	@ (800399c <HAL_TIM_PeriodElapsedCallback+0x504>)
 8003750:	61da      	str	r2, [r3, #28]
		Prismatic.Pwm = Prismatic.Vin * 999 / 12;
 8003752:	4b93      	ldr	r3, [pc, #588]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8003754:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003758:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 80039a4 <HAL_TIM_PeriodElapsedCallback+0x50c>
 800375c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003760:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8003764:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003768:	4b8d      	ldr	r3, [pc, #564]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 800376a:	edc3 7a08 	vstr	s15, [r3, #32]
		Revolute.Pwm = Revolute.Vin * 999 / 12;
 800376e:	4b8a      	ldr	r3, [pc, #552]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8003770:	edd3 7a07 	vldr	s15, [r3, #28]
 8003774:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 80039a4 <HAL_TIM_PeriodElapsedCallback+0x50c>
 8003778:	ee27 7a87 	vmul.f32	s14, s15, s14
 800377c:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8003780:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003784:	4b84      	ldr	r3, [pc, #528]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8003786:	edc3 7a06 	vstr	s15, [r3, #24]
		if (fabs(Prismatic.dis_error) < 0.1f && !pris_traj.active) {
 800378a:	4b85      	ldr	r3, [pc, #532]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 800378c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003790:	eef0 7ae7 	vabs.f32	s15, s15
 8003794:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 80039a8 <HAL_TIM_PeriodElapsedCallback+0x510>
 8003798:	eef4 7ac7 	vcmpe.f32	s15, s14
 800379c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037a0:	d50e      	bpl.n	80037c0 <HAL_TIM_PeriodElapsedCallback+0x328>
 80037a2:	4b82      	ldr	r3, [pc, #520]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x514>)
 80037a4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d109      	bne.n	80037c0 <HAL_TIM_PeriodElapsedCallback+0x328>
			Prismatic.Pwm = 0;
 80037ac:	4b7c      	ldr	r3, [pc, #496]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 80037ae:	f04f 0200 	mov.w	r2, #0
 80037b2:	621a      	str	r2, [r3, #32]
			ResetPositionFormPID(&Prismatic.pos_PID);
 80037b4:	487e      	ldr	r0, [pc, #504]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x518>)
 80037b6:	f7fe fb65 	bl	8001e84 <ResetPositionFormPID>
			ResetVelocityFormPID(&Prismatic.velo_PID);
 80037ba:	487e      	ldr	r0, [pc, #504]	@ (80039b4 <HAL_TIM_PeriodElapsedCallback+0x51c>)
 80037bc:	f7fe fb2b 	bl	8001e16 <ResetVelocityFormPID>
		}
		MotorDriver_Set(&Prismatic.motor, Prismatic.Pwm);
 80037c0:	4b77      	ldr	r3, [pc, #476]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 80037c2:	edd3 7a08 	vldr	s15, [r3, #32]
 80037c6:	eeb0 0a67 	vmov.f32	s0, s15
 80037ca:	487b      	ldr	r0, [pc, #492]	@ (80039b8 <HAL_TIM_PeriodElapsedCallback+0x520>)
 80037cc:	f7fd fd02 	bl	80011d4 <MotorDriver_Set>
	//		}
			//-------------------------------------------------------------------------


		if (fabs(Revolute.pos_error) < 0.01f && !rev_traj.active) {
 80037d0:	4b71      	ldr	r3, [pc, #452]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 80037d2:	edd3 7a08 	vldr	s15, [r3, #32]
 80037d6:	eef0 7ae7 	vabs.f32	s15, s15
 80037da:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 80039bc <HAL_TIM_PeriodElapsedCallback+0x524>
 80037de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037e6:	d50e      	bpl.n	8003806 <HAL_TIM_PeriodElapsedCallback+0x36e>
 80037e8:	4b75      	ldr	r3, [pc, #468]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x528>)
 80037ea:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d109      	bne.n	8003806 <HAL_TIM_PeriodElapsedCallback+0x36e>
			Revolute.Pwm = 0;
 80037f2:	4b69      	ldr	r3, [pc, #420]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 80037f4:	f04f 0200 	mov.w	r2, #0
 80037f8:	619a      	str	r2, [r3, #24]
			ResetPositionFormPID(&Revolute.pos_PID);
 80037fa:	4872      	ldr	r0, [pc, #456]	@ (80039c4 <HAL_TIM_PeriodElapsedCallback+0x52c>)
 80037fc:	f7fe fb42 	bl	8001e84 <ResetPositionFormPID>
			ResetVelocityFormPID(&Revolute.velo_PID);
 8003800:	4871      	ldr	r0, [pc, #452]	@ (80039c8 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8003802:	f7fe fb08 	bl	8001e16 <ResetVelocityFormPID>
		}
		MotorDriver_Set(&Revolute.motor, Revolute.Pwm);
 8003806:	4b64      	ldr	r3, [pc, #400]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8003808:	edd3 7a06 	vldr	s15, [r3, #24]
 800380c:	eeb0 0a67 	vmov.f32	s0, s15
 8003810:	486e      	ldr	r0, [pc, #440]	@ (80039cc <HAL_TIM_PeriodElapsedCallback+0x534>)
 8003812:	f7fd fcdf 	bl	80011d4 <MotorDriver_Set>

	}


	if (htim == &htim4) { // 100 Hz - Position loop (outer)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a6d      	ldr	r2, [pc, #436]	@ (80039d0 <HAL_TIM_PeriodElapsedCallback+0x538>)
 800381a:	4293      	cmp	r3, r2
 800381c:	f040 8159 	bne.w	8003ad2 <HAL_TIM_PeriodElapsedCallback+0x63a>
//		/*Trajectory generate phase*/
		//----------------------------------------------------------------------------------

		if (Prismatic.reset != 0) return;
 8003820:	4b5f      	ldr	r3, [pc, #380]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	f040 8153 	bne.w	8003ad0 <HAL_TIM_PeriodElapsedCallback+0x638>
//			ok=0;
//		}
//		if (draw_command && DRAW_STATE == 0) {
//			calculateWaypoints();
//		}
		Prismatic.set_pos = 2.0 * M_PI * Prismatic.set_dis / 40.0 + Revolute.set_pos;
 800382a:	4b5d      	ldr	r3, [pc, #372]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	4618      	mov	r0, r3
 8003830:	f7fc feb2 	bl	8000598 <__aeabi_f2d>
 8003834:	a354      	add	r3, pc, #336	@ (adr r3, 8003988 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8003836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800383a:	f7fc ff05 	bl	8000648 <__aeabi_dmul>
 800383e:	4602      	mov	r2, r0
 8003840:	460b      	mov	r3, r1
 8003842:	4610      	mov	r0, r2
 8003844:	4619      	mov	r1, r3
 8003846:	f04f 0200 	mov.w	r2, #0
 800384a:	4b62      	ldr	r3, [pc, #392]	@ (80039d4 <HAL_TIM_PeriodElapsedCallback+0x53c>)
 800384c:	f7fd f826 	bl	800089c <__aeabi_ddiv>
 8003850:	4602      	mov	r2, r0
 8003852:	460b      	mov	r3, r1
 8003854:	4614      	mov	r4, r2
 8003856:	461d      	mov	r5, r3
 8003858:	4b4f      	ldr	r3, [pc, #316]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	4618      	mov	r0, r3
 800385e:	f7fc fe9b 	bl	8000598 <__aeabi_f2d>
 8003862:	4602      	mov	r2, r0
 8003864:	460b      	mov	r3, r1
 8003866:	4620      	mov	r0, r4
 8003868:	4629      	mov	r1, r5
 800386a:	f7fc fd37 	bl	80002dc <__adddf3>
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
 8003872:	4610      	mov	r0, r2
 8003874:	4619      	mov	r1, r3
 8003876:	f7fd f9df 	bl	8000c38 <__aeabi_d2f>
 800387a:	4603      	mov	r3, r0
 800387c:	4a48      	ldr	r2, [pc, #288]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 800387e:	6113      	str	r3, [r2, #16]
		//=========================================================

			if (fabs(Revolute.set_pos - Revolute.prev_set_pos) > EPSILON) {
 8003880:	4b45      	ldr	r3, [pc, #276]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8003882:	ed93 7a03 	vldr	s14, [r3, #12]
 8003886:	4b44      	ldr	r3, [pc, #272]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 8003888:	edd3 7a01 	vldr	s15, [r3, #4]
 800388c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003890:	eef0 7ae7 	vabs.f32	s15, s15
 8003894:	ee17 0a90 	vmov	r0, s15
 8003898:	f7fc fe7e 	bl	8000598 <__aeabi_f2d>
 800389c:	a33c      	add	r3, pc, #240	@ (adr r3, 8003990 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 800389e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a2:	f7fd f961 	bl	8000b68 <__aeabi_dcmpgt>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d015      	beq.n	80038d8 <HAL_TIM_PeriodElapsedCallback+0x440>
				Revolute.prev_set_pos = Revolute.set_pos;
 80038ac:	4b3a      	ldr	r3, [pc, #232]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	4a39      	ldr	r2, [pc, #228]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 80038b2:	6053      	str	r3, [r2, #4]
				float init_rad_rev = (float)(Revolute.encoder.rad);
 80038b4:	4b38      	ldr	r3, [pc, #224]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 80038b6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80038ba:	60fb      	str	r3, [r7, #12]
				init_trapezoidal(&rev_traj, init_rad_rev, Revolute.set_pos);
 80038bc:	4b36      	ldr	r3, [pc, #216]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x500>)
 80038be:	edd3 7a03 	vldr	s15, [r3, #12]
 80038c2:	eef0 0a67 	vmov.f32	s1, s15
 80038c6:	ed97 0a03 	vldr	s0, [r7, #12]
 80038ca:	483d      	ldr	r0, [pc, #244]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x528>)
 80038cc:	f7fd fe3a 	bl	8001544 <init_trapezoidal>
				rev_traj.active = 1;
 80038d0:	4b3b      	ldr	r3, [pc, #236]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x528>)
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			}
			if (fabs(Prismatic.set_pos - Prismatic.prev_set_pos) > EPSILON) {
 80038d8:	4b31      	ldr	r3, [pc, #196]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 80038da:	ed93 7a04 	vldr	s14, [r3, #16]
 80038de:	4b30      	ldr	r3, [pc, #192]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 80038e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80038e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038e8:	eef0 7ae7 	vabs.f32	s15, s15
 80038ec:	ee17 0a90 	vmov	r0, s15
 80038f0:	f7fc fe52 	bl	8000598 <__aeabi_f2d>
 80038f4:	a326      	add	r3, pc, #152	@ (adr r3, 8003990 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 80038f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fa:	f7fd f935 	bl	8000b68 <__aeabi_dcmpgt>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d015      	beq.n	8003930 <HAL_TIM_PeriodElapsedCallback+0x498>
				Prismatic.prev_set_pos = Prismatic.set_pos ;
 8003904:	4b26      	ldr	r3, [pc, #152]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8003906:	691b      	ldr	r3, [r3, #16]
 8003908:	4a25      	ldr	r2, [pc, #148]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 800390a:	6053      	str	r3, [r2, #4]
				float init_rad_prs = (float)(Prismatic.encoder.rad);
 800390c:	4b24      	ldr	r3, [pc, #144]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 800390e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003912:	60bb      	str	r3, [r7, #8]
				init_trapezoidal(&pris_traj, init_rad_prs, Prismatic.set_pos);
 8003914:	4b22      	ldr	r3, [pc, #136]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8003916:	edd3 7a04 	vldr	s15, [r3, #16]
 800391a:	eef0 0a67 	vmov.f32	s1, s15
 800391e:	ed97 0a02 	vldr	s0, [r7, #8]
 8003922:	4822      	ldr	r0, [pc, #136]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x514>)
 8003924:	f7fd fe0e 	bl	8001544 <init_trapezoidal>
				pris_traj.active = 1;
 8003928:	4b20      	ldr	r3, [pc, #128]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x514>)
 800392a:	2201      	movs	r2, #1
 800392c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			}
			//----------------------------------------------------------------------------------
			if(rev_traj.active && rev_traj.t_s <= rev_traj.t_f){
 8003930:	4b23      	ldr	r3, [pc, #140]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8003932:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00e      	beq.n	8003958 <HAL_TIM_PeriodElapsedCallback+0x4c0>
 800393a:	4b21      	ldr	r3, [pc, #132]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800393c:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8003940:	4b1f      	ldr	r3, [pc, #124]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8003942:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003946:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800394a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800394e:	d803      	bhi.n	8003958 <HAL_TIM_PeriodElapsedCallback+0x4c0>
				generate_trapezoidal(&rev_traj);
 8003950:	481b      	ldr	r0, [pc, #108]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8003952:	f7fd fed9 	bl	8001708 <generate_trapezoidal>
 8003956:	e003      	b.n	8003960 <HAL_TIM_PeriodElapsedCallback+0x4c8>
			}else{
				rev_traj.active = 0;
 8003958:	4b19      	ldr	r3, [pc, #100]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800395a:	2200      	movs	r2, #0
 800395c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			}

			if(pris_traj.active && pris_traj.t_s <= pris_traj.t_f){
 8003960:	4b12      	ldr	r3, [pc, #72]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x514>)
 8003962:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003966:	2b00      	cmp	r3, #0
 8003968:	d036      	beq.n	80039d8 <HAL_TIM_PeriodElapsedCallback+0x540>
 800396a:	4b10      	ldr	r3, [pc, #64]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x514>)
 800396c:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8003970:	4b0e      	ldr	r3, [pc, #56]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x514>)
 8003972:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003976:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800397a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800397e:	d82b      	bhi.n	80039d8 <HAL_TIM_PeriodElapsedCallback+0x540>
				generate_trapezoidal(&pris_traj);
 8003980:	480a      	ldr	r0, [pc, #40]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x514>)
 8003982:	f7fd fec1 	bl	8001708 <generate_trapezoidal>
 8003986:	e02b      	b.n	80039e0 <HAL_TIM_PeriodElapsedCallback+0x548>
 8003988:	54442d18 	.word	0x54442d18
 800398c:	401921fb 	.word	0x401921fb
 8003990:	eb1c432d 	.word	0xeb1c432d
 8003994:	3f1a36e2 	.word	0x3f1a36e2
 8003998:	20000ef4 	.word	0x20000ef4
 800399c:	c1400000 	.word	0xc1400000
 80039a0:	20000fc8 	.word	0x20000fc8
 80039a4:	4479c000 	.word	0x4479c000
 80039a8:	3dcccccd 	.word	0x3dcccccd
 80039ac:	20001150 	.word	0x20001150
 80039b0:	20001000 	.word	0x20001000
 80039b4:	20001040 	.word	0x20001040
 80039b8:	20001080 	.word	0x20001080
 80039bc:	3c23d70a 	.word	0x3c23d70a
 80039c0:	20001100 	.word	0x20001100
 80039c4:	20000f20 	.word	0x20000f20
 80039c8:	20000f60 	.word	0x20000f60
 80039cc:	20000fa0 	.word	0x20000fa0
 80039d0:	200012a0 	.word	0x200012a0
 80039d4:	40440000 	.word	0x40440000
			}else{
				pris_traj.active = 0;
 80039d8:	4b3f      	ldr	r3, [pc, #252]	@ (8003ad8 <HAL_TIM_PeriodElapsedCallback+0x640>)
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			}

		//=========================================================
		/*Position Control phase*/

		Revolute.pos_error = rev_traj.ang_pos - k_rev.theta_kalman;
 80039e0:	4b3e      	ldr	r3, [pc, #248]	@ (8003adc <HAL_TIM_PeriodElapsedCallback+0x644>)
 80039e2:	ed93 7a00 	vldr	s14, [r3]
 80039e6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ae0 <HAL_TIM_PeriodElapsedCallback+0x648>)
 80039e8:	edd3 7a00 	vldr	s15, [r3]
 80039ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039f0:	4b3c      	ldr	r3, [pc, #240]	@ (8003ae4 <HAL_TIM_PeriodElapsedCallback+0x64c>)
 80039f2:	edc3 7a08 	vstr	s15, [r3, #32]
		Prismatic.pos_error = pris_traj.ang_pos - k_pris.theta_kalman_prs;
 80039f6:	4b38      	ldr	r3, [pc, #224]	@ (8003ad8 <HAL_TIM_PeriodElapsedCallback+0x640>)
 80039f8:	ed93 7a00 	vldr	s14, [r3]
 80039fc:	4b3a      	ldr	r3, [pc, #232]	@ (8003ae8 <HAL_TIM_PeriodElapsedCallback+0x650>)
 80039fe:	edd3 7a00 	vldr	s15, [r3]
 8003a02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a06:	4b39      	ldr	r3, [pc, #228]	@ (8003aec <HAL_TIM_PeriodElapsedCallback+0x654>)
 8003a08:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

		Prismatic.dis_error = Prismatic.pos_error * 6.0f;
 8003a0c:	4b37      	ldr	r3, [pc, #220]	@ (8003aec <HAL_TIM_PeriodElapsedCallback+0x654>)
 8003a0e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003a12:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8003a16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a1a:	4b34      	ldr	r3, [pc, #208]	@ (8003aec <HAL_TIM_PeriodElapsedCallback+0x654>)
 8003a1c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

		ComputePositionFormPID(&Revolute.pos_PID, Revolute.pos_error, k_rev.theta_kalman, 100);
 8003a20:	4b30      	ldr	r3, [pc, #192]	@ (8003ae4 <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8003a22:	edd3 7a08 	vldr	s15, [r3, #32]
 8003a26:	4b2e      	ldr	r3, [pc, #184]	@ (8003ae0 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8003a28:	ed93 7a00 	vldr	s14, [r3]
 8003a2c:	ed9f 1a30 	vldr	s2, [pc, #192]	@ 8003af0 <HAL_TIM_PeriodElapsedCallback+0x658>
 8003a30:	eef0 0a47 	vmov.f32	s1, s14
 8003a34:	eeb0 0a67 	vmov.f32	s0, s15
 8003a38:	482e      	ldr	r0, [pc, #184]	@ (8003af4 <HAL_TIM_PeriodElapsedCallback+0x65c>)
 8003a3a:	f7fe fa5b 	bl	8001ef4 <ComputePositionFormPID>
		ComputePositionFormPID(&Prismatic.pos_PID, Prismatic.pos_error, k_pris.theta_kalman_prs, 100);
 8003a3e:	4b2b      	ldr	r3, [pc, #172]	@ (8003aec <HAL_TIM_PeriodElapsedCallback+0x654>)
 8003a40:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003a44:	4b28      	ldr	r3, [pc, #160]	@ (8003ae8 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8003a46:	ed93 7a00 	vldr	s14, [r3]
 8003a4a:	ed9f 1a29 	vldr	s2, [pc, #164]	@ 8003af0 <HAL_TIM_PeriodElapsedCallback+0x658>
 8003a4e:	eef0 0a47 	vmov.f32	s1, s14
 8003a52:	eeb0 0a67 	vmov.f32	s0, s15
 8003a56:	4828      	ldr	r0, [pc, #160]	@ (8003af8 <HAL_TIM_PeriodElapsedCallback+0x660>)
 8003a58:	f7fe fa4c 	bl	8001ef4 <ComputePositionFormPID>

		Revolute.velo_error = Revolute.pos_PID.output[Current] + rev_traj.ang_velo - k_rev.omega_kalman;
 8003a5c:	4b21      	ldr	r3, [pc, #132]	@ (8003ae4 <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8003a5e:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8003a62:	4b1e      	ldr	r3, [pc, #120]	@ (8003adc <HAL_TIM_PeriodElapsedCallback+0x644>)
 8003a64:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a6c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ae0 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8003a6e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a76:	4b1b      	ldr	r3, [pc, #108]	@ (8003ae4 <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8003a78:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		Prismatic.velo_error = Prismatic.pos_PID.output[Current] + pris_traj.ang_velo - k_pris.omega_kalman_prs;
 8003a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8003aec <HAL_TIM_PeriodElapsedCallback+0x654>)
 8003a7e:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8003a82:	4b15      	ldr	r3, [pc, #84]	@ (8003ad8 <HAL_TIM_PeriodElapsedCallback+0x640>)
 8003a84:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a8c:	4b16      	ldr	r3, [pc, #88]	@ (8003ae8 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8003a8e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a96:	4b15      	ldr	r3, [pc, #84]	@ (8003aec <HAL_TIM_PeriodElapsedCallback+0x654>)
 8003a98:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

		Revolute.disturbance = Rev_dis(Revolute.encoder.rad, Prismatic.encoder.rad, -1);
 8003a9c:	4b11      	ldr	r3, [pc, #68]	@ (8003ae4 <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8003a9e:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8003aa2:	4b12      	ldr	r3, [pc, #72]	@ (8003aec <HAL_TIM_PeriodElapsedCallback+0x654>)
 8003aa4:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 8003aa8:	eebf 1a00 	vmov.f32	s2, #240	@ 0xbf800000 -1.0
 8003aac:	eef0 0a47 	vmov.f32	s1, s14
 8003ab0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ab4:	f7fe fcc0 	bl	8002438 <Rev_dis>
 8003ab8:	eef0 7a40 	vmov.f32	s15, s0
 8003abc:	4b09      	ldr	r3, [pc, #36]	@ (8003ae4 <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8003abe:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
		Prismatic.disturbance = 0;
 8003ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8003aec <HAL_TIM_PeriodElapsedCallback+0x654>)
 8003ac4:	f04f 0200 	mov.w	r2, #0
 8003ac8:	635a      	str	r2, [r3, #52]	@ 0x34
 8003aca:	e002      	b.n	8003ad2 <HAL_TIM_PeriodElapsedCallback+0x63a>
		if (Prismatic.reset != 0) return; // Skip position loop while resetting
 8003acc:	bf00      	nop
 8003ace:	e000      	b.n	8003ad2 <HAL_TIM_PeriodElapsedCallback+0x63a>
		if (Prismatic.reset != 0) return;
 8003ad0:	bf00      	nop
//		 count_now++;
//		 DRAW_STATE = 0;
//	   }
	}

}
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bdb0      	pop	{r4, r5, r7, pc}
 8003ad8:	20001150 	.word	0x20001150
 8003adc:	20001100 	.word	0x20001100
 8003ae0:	200010bc 	.word	0x200010bc
 8003ae4:	20000ef4 	.word	0x20000ef4
 8003ae8:	200010e0 	.word	0x200010e0
 8003aec:	20000fc8 	.word	0x20000fc8
 8003af0:	42c80000 	.word	0x42c80000
 8003af4:	20000f20 	.word	0x20000f20
 8003af8:	20001000 	.word	0x20001000

08003afc <micros>:

uint64_t micros() {
 8003afc:	b4b0      	push	{r4, r5, r7}
 8003afe:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim3) + _micros;
 8003b00:	4b09      	ldr	r3, [pc, #36]	@ (8003b28 <micros+0x2c>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	2200      	movs	r2, #0
 8003b08:	4618      	mov	r0, r3
 8003b0a:	4611      	mov	r1, r2
 8003b0c:	4b07      	ldr	r3, [pc, #28]	@ (8003b2c <micros+0x30>)
 8003b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b12:	1884      	adds	r4, r0, r2
 8003b14:	eb41 0503 	adc.w	r5, r1, r3
 8003b18:	4622      	mov	r2, r4
 8003b1a:	462b      	mov	r3, r5
}
 8003b1c:	4610      	mov	r0, r2
 8003b1e:	4619      	mov	r1, r3
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bcb0      	pop	{r4, r5, r7}
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	20001254 	.word	0x20001254
 8003b2c:	200010f8 	.word	0x200010f8

08003b30 <reset_pris>:


}


void reset_pris() {
 8003b30:	b580      	push	{r7, lr}
 8003b32:	af00      	add	r7, sp, #0
    Prismatic.set_dis = 0.0f;
 8003b34:	4b25      	ldr	r3, [pc, #148]	@ (8003bcc <reset_pris+0x9c>)
 8003b36:	f04f 0200 	mov.w	r2, #0
 8003b3a:	619a      	str	r2, [r3, #24]
    Prismatic.set_pos = 0.0f;
 8003b3c:	4b23      	ldr	r3, [pc, #140]	@ (8003bcc <reset_pris+0x9c>)
 8003b3e:	f04f 0200 	mov.w	r2, #0
 8003b42:	611a      	str	r2, [r3, #16]
    Prismatic.prev_set_dis = 0.0f;
 8003b44:	4b21      	ldr	r3, [pc, #132]	@ (8003bcc <reset_pris+0x9c>)
 8003b46:	f04f 0200 	mov.w	r2, #0
 8003b4a:	60da      	str	r2, [r3, #12]
    Prismatic.prev_set_pos = 0.0f;
 8003b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8003bcc <reset_pris+0x9c>)
 8003b4e:	f04f 0200 	mov.w	r2, #0
 8003b52:	605a      	str	r2, [r3, #4]
    Prismatic.Pwm = 0.0f;
 8003b54:	4b1d      	ldr	r3, [pc, #116]	@ (8003bcc <reset_pris+0x9c>)
 8003b56:	f04f 0200 	mov.w	r2, #0
 8003b5a:	621a      	str	r2, [r3, #32]
    Prismatic.Vin = 0.0f;
 8003b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003bcc <reset_pris+0x9c>)
 8003b5e:	f04f 0200 	mov.w	r2, #0
 8003b62:	625a      	str	r2, [r3, #36]	@ 0x24
    Prismatic.velo_error = 0.0f;
 8003b64:	4b19      	ldr	r3, [pc, #100]	@ (8003bcc <reset_pris+0x9c>)
 8003b66:	f04f 0200 	mov.w	r2, #0
 8003b6a:	631a      	str	r2, [r3, #48]	@ 0x30
    Prismatic.pos_error = 0.0f;
 8003b6c:	4b17      	ldr	r3, [pc, #92]	@ (8003bcc <reset_pris+0x9c>)
 8003b6e:	f04f 0200 	mov.w	r2, #0
 8003b72:	629a      	str	r2, [r3, #40]	@ 0x28

    ResetPositionFormPID(&Prismatic.pos_PID);
 8003b74:	4816      	ldr	r0, [pc, #88]	@ (8003bd0 <reset_pris+0xa0>)
 8003b76:	f7fe f985 	bl	8001e84 <ResetPositionFormPID>
    ResetVelocityFormPID(&Prismatic.velo_PID);
 8003b7a:	4816      	ldr	r0, [pc, #88]	@ (8003bd4 <reset_pris+0xa4>)
 8003b7c:	f7fe f94b 	bl	8001e16 <ResetVelocityFormPID>
    init_trapezoidal(&pris_traj, 0.0f, 0.0f);
 8003b80:	eddf 0a15 	vldr	s1, [pc, #84]	@ 8003bd8 <reset_pris+0xa8>
 8003b84:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8003bd8 <reset_pris+0xa8>
 8003b88:	4814      	ldr	r0, [pc, #80]	@ (8003bdc <reset_pris+0xac>)
 8003b8a:	f7fd fcdb 	bl	8001544 <init_trapezoidal>

//    Kalman_Init(&k_rev);
//    Kalman_Init_prs(&k_pris);
    k_pris.current_kalman_prs = 0.0f;
 8003b8e:	4b14      	ldr	r3, [pc, #80]	@ (8003be0 <reset_pris+0xb0>)
 8003b90:	f04f 0200 	mov.w	r2, #0
 8003b94:	60da      	str	r2, [r3, #12]
    k_pris.omega_kalman_prs = 0.0f;
 8003b96:	4b12      	ldr	r3, [pc, #72]	@ (8003be0 <reset_pris+0xb0>)
 8003b98:	f04f 0200 	mov.w	r2, #0
 8003b9c:	605a      	str	r2, [r3, #4]
    k_pris.theta_kalman_prs = 0.0f;
 8003b9e:	4b10      	ldr	r3, [pc, #64]	@ (8003be0 <reset_pris+0xb0>)
 8003ba0:	f04f 0200 	mov.w	r2, #0
 8003ba4:	601a      	str	r2, [r3, #0]
    k_pris.torque_kalman_prs = 0.0f;
 8003ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8003be0 <reset_pris+0xb0>)
 8003ba8:	f04f 0200 	mov.w	r2, #0
 8003bac:	609a      	str	r2, [r3, #8]

    Kalman_Filter_prs(&k_pris,Prismatic.Vin, Prismatic.encoder.rad);
 8003bae:	4b07      	ldr	r3, [pc, #28]	@ (8003bcc <reset_pris+0x9c>)
 8003bb0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003bb4:	4b05      	ldr	r3, [pc, #20]	@ (8003bcc <reset_pris+0x9c>)
 8003bb6:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 8003bba:	eef0 0a47 	vmov.f32	s1, s14
 8003bbe:	eeb0 0a67 	vmov.f32	s0, s15
 8003bc2:	4807      	ldr	r0, [pc, #28]	@ (8003be0 <reset_pris+0xb0>)
 8003bc4:	f7ff f9c0 	bl	8002f48 <Kalman_Filter_prs>
}
 8003bc8:	bf00      	nop
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	20000fc8 	.word	0x20000fc8
 8003bd0:	20001000 	.word	0x20001000
 8003bd4:	20001040 	.word	0x20001040
 8003bd8:	00000000 	.word	0x00000000
 8003bdc:	20001150 	.word	0x20001150
 8003be0:	200010e0 	.word	0x200010e0

08003be4 <reset_rev>:

void reset_rev() {
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
	Revolute.set_pos = 0.0f;
 8003be8:	4b23      	ldr	r3, [pc, #140]	@ (8003c78 <reset_rev+0x94>)
 8003bea:	f04f 0200 	mov.w	r2, #0
 8003bee:	60da      	str	r2, [r3, #12]
	Revolute.prev_set_pos = 0.0f;
 8003bf0:	4b21      	ldr	r3, [pc, #132]	@ (8003c78 <reset_rev+0x94>)
 8003bf2:	f04f 0200 	mov.w	r2, #0
 8003bf6:	605a      	str	r2, [r3, #4]
	Revolute.Pwm = 0.0f;
 8003bf8:	4b1f      	ldr	r3, [pc, #124]	@ (8003c78 <reset_rev+0x94>)
 8003bfa:	f04f 0200 	mov.w	r2, #0
 8003bfe:	619a      	str	r2, [r3, #24]
	Revolute.Vin = 0.0f;
 8003c00:	4b1d      	ldr	r3, [pc, #116]	@ (8003c78 <reset_rev+0x94>)
 8003c02:	f04f 0200 	mov.w	r2, #0
 8003c06:	61da      	str	r2, [r3, #28]
	Revolute.velo_error = 0.0f;
 8003c08:	4b1b      	ldr	r3, [pc, #108]	@ (8003c78 <reset_rev+0x94>)
 8003c0a:	f04f 0200 	mov.w	r2, #0
 8003c0e:	625a      	str	r2, [r3, #36]	@ 0x24
	Revolute.pos_error = 0.0f;
 8003c10:	4b19      	ldr	r3, [pc, #100]	@ (8003c78 <reset_rev+0x94>)
 8003c12:	f04f 0200 	mov.w	r2, #0
 8003c16:	621a      	str	r2, [r3, #32]

    ResetPositionFormPID(&Revolute.pos_PID);
 8003c18:	4818      	ldr	r0, [pc, #96]	@ (8003c7c <reset_rev+0x98>)
 8003c1a:	f7fe f933 	bl	8001e84 <ResetPositionFormPID>
    ResetVelocityFormPID(&Revolute.velo_PID);
 8003c1e:	4818      	ldr	r0, [pc, #96]	@ (8003c80 <reset_rev+0x9c>)
 8003c20:	f7fe f8f9 	bl	8001e16 <ResetVelocityFormPID>
    init_trapezoidal(&rev_traj, 0.0f, 0.0f);
 8003c24:	eddf 0a17 	vldr	s1, [pc, #92]	@ 8003c84 <reset_rev+0xa0>
 8003c28:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8003c84 <reset_rev+0xa0>
 8003c2c:	4816      	ldr	r0, [pc, #88]	@ (8003c88 <reset_rev+0xa4>)
 8003c2e:	f7fd fc89 	bl	8001544 <init_trapezoidal>

//    Kalman_Init(&k_rev);
//    Kalman_Init_prs(&k_pris);

    k_rev.theta_kalman = 0.0f;
 8003c32:	4b16      	ldr	r3, [pc, #88]	@ (8003c8c <reset_rev+0xa8>)
 8003c34:	f04f 0200 	mov.w	r2, #0
 8003c38:	601a      	str	r2, [r3, #0]
	k_rev.omega_kalman = 0.0f;
 8003c3a:	4b14      	ldr	r3, [pc, #80]	@ (8003c8c <reset_rev+0xa8>)
 8003c3c:	f04f 0200 	mov.w	r2, #0
 8003c40:	605a      	str	r2, [r3, #4]
    k_rev.torque_kalman = 0.0f;
 8003c42:	4b12      	ldr	r3, [pc, #72]	@ (8003c8c <reset_rev+0xa8>)
 8003c44:	f04f 0200 	mov.w	r2, #0
 8003c48:	609a      	str	r2, [r3, #8]
    k_rev.current_kalman = 0.0f;
 8003c4a:	4b10      	ldr	r3, [pc, #64]	@ (8003c8c <reset_rev+0xa8>)
 8003c4c:	f04f 0200 	mov.w	r2, #0
 8003c50:	60da      	str	r2, [r3, #12]
    k_rev.theta_kalman_prev = 0.0f;
 8003c52:	4b0e      	ldr	r3, [pc, #56]	@ (8003c8c <reset_rev+0xa8>)
 8003c54:	f04f 0200 	mov.w	r2, #0
 8003c58:	615a      	str	r2, [r3, #20]

    Kalman_Filter(&k_rev,Revolute.Vin, Revolute.encoder.rad);
 8003c5a:	4b07      	ldr	r3, [pc, #28]	@ (8003c78 <reset_rev+0x94>)
 8003c5c:	edd3 7a07 	vldr	s15, [r3, #28]
 8003c60:	4b05      	ldr	r3, [pc, #20]	@ (8003c78 <reset_rev+0x94>)
 8003c62:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 8003c66:	eef0 0a47 	vmov.f32	s1, s14
 8003c6a:	eeb0 0a67 	vmov.f32	s0, s15
 8003c6e:	4807      	ldr	r0, [pc, #28]	@ (8003c8c <reset_rev+0xa8>)
 8003c70:	f7fe fed2 	bl	8002a18 <Kalman_Filter>
}
 8003c74:	bf00      	nop
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	20000ef4 	.word	0x20000ef4
 8003c7c:	20000f20 	.word	0x20000f20
 8003c80:	20000f60 	.word	0x20000f60
 8003c84:	00000000 	.word	0x00000000
 8003c88:	20001100 	.word	0x20001100
 8003c8c:	200010bc 	.word	0x200010bc

08003c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c94:	b672      	cpsid	i
}
 8003c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003c98:	bf00      	nop
 8003c9a:	e7fd      	b.n	8003c98 <Error_Handler+0x8>

08003c9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ca2:	4b0f      	ldr	r3, [pc, #60]	@ (8003ce0 <HAL_MspInit+0x44>)
 8003ca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ca6:	4a0e      	ldr	r2, [pc, #56]	@ (8003ce0 <HAL_MspInit+0x44>)
 8003ca8:	f043 0301 	orr.w	r3, r3, #1
 8003cac:	6613      	str	r3, [r2, #96]	@ 0x60
 8003cae:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce0 <HAL_MspInit+0x44>)
 8003cb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cb2:	f003 0301 	and.w	r3, r3, #1
 8003cb6:	607b      	str	r3, [r7, #4]
 8003cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cba:	4b09      	ldr	r3, [pc, #36]	@ (8003ce0 <HAL_MspInit+0x44>)
 8003cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cbe:	4a08      	ldr	r2, [pc, #32]	@ (8003ce0 <HAL_MspInit+0x44>)
 8003cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cc6:	4b06      	ldr	r3, [pc, #24]	@ (8003ce0 <HAL_MspInit+0x44>)
 8003cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cce:	603b      	str	r3, [r7, #0]
 8003cd0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003cd2:	f003 f845 	bl	8006d60 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cd6:	bf00      	nop
 8003cd8:	3708      	adds	r7, #8
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	40021000 	.word	0x40021000

08003ce4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ce8:	bf00      	nop
 8003cea:	e7fd      	b.n	8003ce8 <NMI_Handler+0x4>

08003cec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cf0:	bf00      	nop
 8003cf2:	e7fd      	b.n	8003cf0 <HardFault_Handler+0x4>

08003cf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003cf8:	bf00      	nop
 8003cfa:	e7fd      	b.n	8003cf8 <MemManage_Handler+0x4>

08003cfc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d00:	bf00      	nop
 8003d02:	e7fd      	b.n	8003d00 <BusFault_Handler+0x4>

08003d04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d08:	bf00      	nop
 8003d0a:	e7fd      	b.n	8003d08 <UsageFault_Handler+0x4>

08003d0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d10:	bf00      	nop
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d1e:	bf00      	nop
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d2c:	bf00      	nop
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr

08003d36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d3a:	f000 fe8b 	bl	8004a54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d3e:	bf00      	nop
 8003d40:	bd80      	pop	{r7, pc}
	...

08003d44 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003d48:	4802      	ldr	r0, [pc, #8]	@ (8003d54 <DMA1_Channel1_IRQHandler+0x10>)
 8003d4a:	f002 fc40 	bl	80065ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003d4e:	bf00      	nop
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	20000bf4 	.word	0x20000bf4

08003d58 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003d5c:	4802      	ldr	r0, [pc, #8]	@ (8003d68 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8003d5e:	f004 fbe2 	bl	8008526 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8003d62:	bf00      	nop
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	200011bc 	.word	0x200011bc

08003d6c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003d70:	4802      	ldr	r0, [pc, #8]	@ (8003d7c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8003d72:	f004 fbd8 	bl	8008526 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003d76:	bf00      	nop
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	200011bc 	.word	0x200011bc

08003d80 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003d84:	4802      	ldr	r0, [pc, #8]	@ (8003d90 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8003d86:	f004 fbce 	bl	8008526 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8003d8a:	bf00      	nop
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	200011bc 	.word	0x200011bc

08003d94 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003d98:	4802      	ldr	r0, [pc, #8]	@ (8003da4 <TIM1_CC_IRQHandler+0x10>)
 8003d9a:	f004 fbc4 	bl	8008526 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003d9e:	bf00      	nop
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	200011bc 	.word	0x200011bc

08003da8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003dac:	4802      	ldr	r0, [pc, #8]	@ (8003db8 <TIM2_IRQHandler+0x10>)
 8003dae:	f004 fbba 	bl	8008526 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003db2:	bf00      	nop
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	20001208 	.word	0x20001208

08003dbc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003dc0:	4802      	ldr	r0, [pc, #8]	@ (8003dcc <TIM3_IRQHandler+0x10>)
 8003dc2:	f004 fbb0 	bl	8008526 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003dc6:	bf00      	nop
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	20001254 	.word	0x20001254

08003dd0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003dd4:	4802      	ldr	r0, [pc, #8]	@ (8003de0 <TIM4_IRQHandler+0x10>)
 8003dd6:	f004 fba6 	bl	8008526 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003dda:	bf00      	nop
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	200012a0 	.word	0x200012a0

08003de4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003de8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003dec:	f002 fef0 	bl	8006bd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003df0:	bf00      	nop
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003df8:	4802      	ldr	r0, [pc, #8]	@ (8003e04 <TIM5_IRQHandler+0x10>)
 8003dfa:	f004 fb94 	bl	8008526 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003dfe:	bf00      	nop
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	200012ec 	.word	0x200012ec

08003e08 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003e0c:	4802      	ldr	r0, [pc, #8]	@ (8003e18 <TIM6_DAC_IRQHandler+0x10>)
 8003e0e:	f004 fb8a 	bl	8008526 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003e12:	bf00      	nop
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	20001338 	.word	0x20001338

08003e1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	af00      	add	r7, sp, #0
  return 1;
 8003e20:	2301      	movs	r3, #1
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <_kill>:

int _kill(int pid, int sig)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003e36:	f007 f9c5 	bl	800b1c4 <__errno>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2216      	movs	r2, #22
 8003e3e:	601a      	str	r2, [r3, #0]
  return -1;
 8003e40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3708      	adds	r7, #8
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <_exit>:

void _exit (int status)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003e54:	f04f 31ff 	mov.w	r1, #4294967295
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7ff ffe7 	bl	8003e2c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003e5e:	bf00      	nop
 8003e60:	e7fd      	b.n	8003e5e <_exit+0x12>

08003e62 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e62:	b580      	push	{r7, lr}
 8003e64:	b086      	sub	sp, #24
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	60f8      	str	r0, [r7, #12]
 8003e6a:	60b9      	str	r1, [r7, #8]
 8003e6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e6e:	2300      	movs	r3, #0
 8003e70:	617b      	str	r3, [r7, #20]
 8003e72:	e00a      	b.n	8003e8a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003e74:	f3af 8000 	nop.w
 8003e78:	4601      	mov	r1, r0
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	1c5a      	adds	r2, r3, #1
 8003e7e:	60ba      	str	r2, [r7, #8]
 8003e80:	b2ca      	uxtb	r2, r1
 8003e82:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	3301      	adds	r3, #1
 8003e88:	617b      	str	r3, [r7, #20]
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	dbf0      	blt.n	8003e74 <_read+0x12>
  }

  return len;
 8003e92:	687b      	ldr	r3, [r7, #4]
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3718      	adds	r7, #24
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b086      	sub	sp, #24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	617b      	str	r3, [r7, #20]
 8003eac:	e009      	b.n	8003ec2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	1c5a      	adds	r2, r3, #1
 8003eb2:	60ba      	str	r2, [r7, #8]
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	617b      	str	r3, [r7, #20]
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	dbf1      	blt.n	8003eae <_write+0x12>
  }
  return len;
 8003eca:	687b      	ldr	r3, [r7, #4]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3718      	adds	r7, #24
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <_close>:

int _close(int file)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003edc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003efc:	605a      	str	r2, [r3, #4]
  return 0;
 8003efe:	2300      	movs	r3, #0
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <_isatty>:

int _isatty(int file)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003f14:	2301      	movs	r3, #1
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr

08003f22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f22:	b480      	push	{r7}
 8003f24:	b085      	sub	sp, #20
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	60f8      	str	r0, [r7, #12]
 8003f2a:	60b9      	str	r1, [r7, #8]
 8003f2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3714      	adds	r7, #20
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f44:	4a14      	ldr	r2, [pc, #80]	@ (8003f98 <_sbrk+0x5c>)
 8003f46:	4b15      	ldr	r3, [pc, #84]	@ (8003f9c <_sbrk+0x60>)
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f50:	4b13      	ldr	r3, [pc, #76]	@ (8003fa0 <_sbrk+0x64>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d102      	bne.n	8003f5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f58:	4b11      	ldr	r3, [pc, #68]	@ (8003fa0 <_sbrk+0x64>)
 8003f5a:	4a12      	ldr	r2, [pc, #72]	@ (8003fa4 <_sbrk+0x68>)
 8003f5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f5e:	4b10      	ldr	r3, [pc, #64]	@ (8003fa0 <_sbrk+0x64>)
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4413      	add	r3, r2
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d207      	bcs.n	8003f7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f6c:	f007 f92a 	bl	800b1c4 <__errno>
 8003f70:	4603      	mov	r3, r0
 8003f72:	220c      	movs	r2, #12
 8003f74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f76:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7a:	e009      	b.n	8003f90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f7c:	4b08      	ldr	r3, [pc, #32]	@ (8003fa0 <_sbrk+0x64>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f82:	4b07      	ldr	r3, [pc, #28]	@ (8003fa0 <_sbrk+0x64>)
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4413      	add	r3, r2
 8003f8a:	4a05      	ldr	r2, [pc, #20]	@ (8003fa0 <_sbrk+0x64>)
 8003f8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3718      	adds	r7, #24
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	20020000 	.word	0x20020000
 8003f9c:	00000400 	.word	0x00000400
 8003fa0:	200011b8 	.word	0x200011b8
 8003fa4:	20001520 	.word	0x20001520

08003fa8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003fac:	4b06      	ldr	r3, [pc, #24]	@ (8003fc8 <SystemInit+0x20>)
 8003fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb2:	4a05      	ldr	r2, [pc, #20]	@ (8003fc8 <SystemInit+0x20>)
 8003fb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003fb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003fbc:	bf00      	nop
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr
 8003fc6:	bf00      	nop
 8003fc8:	e000ed00 	.word	0xe000ed00

08003fcc <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b09c      	sub	sp, #112	@ 0x70
 8003fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003fd2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	601a      	str	r2, [r3, #0]
 8003fda:	605a      	str	r2, [r3, #4]
 8003fdc:	609a      	str	r2, [r3, #8]
 8003fde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fe0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	605a      	str	r2, [r3, #4]
 8003fea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003fec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]
 8003ff4:	605a      	str	r2, [r3, #4]
 8003ff6:	609a      	str	r2, [r3, #8]
 8003ff8:	60da      	str	r2, [r3, #12]
 8003ffa:	611a      	str	r2, [r3, #16]
 8003ffc:	615a      	str	r2, [r3, #20]
 8003ffe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004000:	1d3b      	adds	r3, r7, #4
 8004002:	2234      	movs	r2, #52	@ 0x34
 8004004:	2100      	movs	r1, #0
 8004006:	4618      	mov	r0, r3
 8004008:	f007 f889 	bl	800b11e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800400c:	4b57      	ldr	r3, [pc, #348]	@ (800416c <MX_TIM1_Init+0x1a0>)
 800400e:	4a58      	ldr	r2, [pc, #352]	@ (8004170 <MX_TIM1_Init+0x1a4>)
 8004010:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8004012:	4b56      	ldr	r3, [pc, #344]	@ (800416c <MX_TIM1_Init+0x1a0>)
 8004014:	22a9      	movs	r2, #169	@ 0xa9
 8004016:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004018:	4b54      	ldr	r3, [pc, #336]	@ (800416c <MX_TIM1_Init+0x1a0>)
 800401a:	2200      	movs	r2, #0
 800401c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800401e:	4b53      	ldr	r3, [pc, #332]	@ (800416c <MX_TIM1_Init+0x1a0>)
 8004020:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004024:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004026:	4b51      	ldr	r3, [pc, #324]	@ (800416c <MX_TIM1_Init+0x1a0>)
 8004028:	2200      	movs	r2, #0
 800402a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800402c:	4b4f      	ldr	r3, [pc, #316]	@ (800416c <MX_TIM1_Init+0x1a0>)
 800402e:	2200      	movs	r2, #0
 8004030:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004032:	4b4e      	ldr	r3, [pc, #312]	@ (800416c <MX_TIM1_Init+0x1a0>)
 8004034:	2200      	movs	r2, #0
 8004036:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004038:	484c      	ldr	r0, [pc, #304]	@ (800416c <MX_TIM1_Init+0x1a0>)
 800403a:	f003 fde5 	bl	8007c08 <HAL_TIM_Base_Init>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d001      	beq.n	8004048 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004044:	f7ff fe24 	bl	8003c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004048:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800404c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800404e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8004052:	4619      	mov	r1, r3
 8004054:	4845      	ldr	r0, [pc, #276]	@ (800416c <MX_TIM1_Init+0x1a0>)
 8004056:	f004 fcc9 	bl	80089ec <HAL_TIM_ConfigClockSource>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d001      	beq.n	8004064 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004060:	f7ff fe16 	bl	8003c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004064:	4841      	ldr	r0, [pc, #260]	@ (800416c <MX_TIM1_Init+0x1a0>)
 8004066:	f003 ff0f 	bl	8007e88 <HAL_TIM_PWM_Init>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8004070:	f7ff fe0e 	bl	8003c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004074:	2300      	movs	r3, #0
 8004076:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004078:	2300      	movs	r3, #0
 800407a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800407c:	2300      	movs	r3, #0
 800407e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004080:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004084:	4619      	mov	r1, r3
 8004086:	4839      	ldr	r0, [pc, #228]	@ (800416c <MX_TIM1_Init+0x1a0>)
 8004088:	f005 fa8e 	bl	80095a8 <HAL_TIMEx_MasterConfigSynchronization>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8004092:	f7ff fdfd 	bl	8003c90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004096:	2360      	movs	r3, #96	@ 0x60
 8004098:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800409a:	2300      	movs	r3, #0
 800409c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800409e:	2300      	movs	r3, #0
 80040a0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80040a2:	2300      	movs	r3, #0
 80040a4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040a6:	2300      	movs	r3, #0
 80040a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80040aa:	2300      	movs	r3, #0
 80040ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80040ae:	2300      	movs	r3, #0
 80040b0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040b2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80040b6:	2200      	movs	r2, #0
 80040b8:	4619      	mov	r1, r3
 80040ba:	482c      	ldr	r0, [pc, #176]	@ (800416c <MX_TIM1_Init+0x1a0>)
 80040bc:	f004 fb82 	bl	80087c4 <HAL_TIM_PWM_ConfigChannel>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80040c6:	f7ff fde3 	bl	8003c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80040ca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80040ce:	2204      	movs	r2, #4
 80040d0:	4619      	mov	r1, r3
 80040d2:	4826      	ldr	r0, [pc, #152]	@ (800416c <MX_TIM1_Init+0x1a0>)
 80040d4:	f004 fb76 	bl	80087c4 <HAL_TIM_PWM_ConfigChannel>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d001      	beq.n	80040e2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80040de:	f7ff fdd7 	bl	8003c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80040e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80040e6:	2208      	movs	r2, #8
 80040e8:	4619      	mov	r1, r3
 80040ea:	4820      	ldr	r0, [pc, #128]	@ (800416c <MX_TIM1_Init+0x1a0>)
 80040ec:	f004 fb6a 	bl	80087c4 <HAL_TIM_PWM_ConfigChannel>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80040f6:	f7ff fdcb 	bl	8003c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80040fa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80040fe:	220c      	movs	r2, #12
 8004100:	4619      	mov	r1, r3
 8004102:	481a      	ldr	r0, [pc, #104]	@ (800416c <MX_TIM1_Init+0x1a0>)
 8004104:	f004 fb5e 	bl	80087c4 <HAL_TIM_PWM_ConfigChannel>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 800410e:	f7ff fdbf 	bl	8003c90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004112:	2300      	movs	r3, #0
 8004114:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004116:	2300      	movs	r3, #0
 8004118:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800411a:	2300      	movs	r3, #0
 800411c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800411e:	2300      	movs	r3, #0
 8004120:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004122:	2300      	movs	r3, #0
 8004124:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004126:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800412a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800412c:	2300      	movs	r3, #0
 800412e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004130:	2300      	movs	r3, #0
 8004132:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004134:	2300      	movs	r3, #0
 8004136:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004138:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800413c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800413e:	2300      	movs	r3, #0
 8004140:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8004142:	2300      	movs	r3, #0
 8004144:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004146:	2300      	movs	r3, #0
 8004148:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800414a:	1d3b      	adds	r3, r7, #4
 800414c:	4619      	mov	r1, r3
 800414e:	4807      	ldr	r0, [pc, #28]	@ (800416c <MX_TIM1_Init+0x1a0>)
 8004150:	f005 fac0 	bl	80096d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 800415a:	f7ff fd99 	bl	8003c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800415e:	4803      	ldr	r0, [pc, #12]	@ (800416c <MX_TIM1_Init+0x1a0>)
 8004160:	f000 fba0 	bl	80048a4 <HAL_TIM_MspPostInit>

}
 8004164:	bf00      	nop
 8004166:	3770      	adds	r7, #112	@ 0x70
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	200011bc 	.word	0x200011bc
 8004170:	40012c00 	.word	0x40012c00

08004174 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b08c      	sub	sp, #48	@ 0x30
 8004178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800417a:	f107 030c 	add.w	r3, r7, #12
 800417e:	2224      	movs	r2, #36	@ 0x24
 8004180:	2100      	movs	r1, #0
 8004182:	4618      	mov	r0, r3
 8004184:	f006 ffcb 	bl	800b11e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004188:	463b      	mov	r3, r7
 800418a:	2200      	movs	r2, #0
 800418c:	601a      	str	r2, [r3, #0]
 800418e:	605a      	str	r2, [r3, #4]
 8004190:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004192:	4b21      	ldr	r3, [pc, #132]	@ (8004218 <MX_TIM2_Init+0xa4>)
 8004194:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004198:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800419a:	4b1f      	ldr	r3, [pc, #124]	@ (8004218 <MX_TIM2_Init+0xa4>)
 800419c:	2200      	movs	r2, #0
 800419e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041a0:	4b1d      	ldr	r3, [pc, #116]	@ (8004218 <MX_TIM2_Init+0xa4>)
 80041a2:	2200      	movs	r2, #0
 80041a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80041a6:	4b1c      	ldr	r3, [pc, #112]	@ (8004218 <MX_TIM2_Init+0xa4>)
 80041a8:	f04f 32ff 	mov.w	r2, #4294967295
 80041ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004218 <MX_TIM2_Init+0xa4>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041b4:	4b18      	ldr	r3, [pc, #96]	@ (8004218 <MX_TIM2_Init+0xa4>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80041ba:	2303      	movs	r3, #3
 80041bc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80041be:	2300      	movs	r3, #0
 80041c0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80041c2:	2301      	movs	r3, #1
 80041c4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80041c6:	2300      	movs	r3, #0
 80041c8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80041ca:	2300      	movs	r3, #0
 80041cc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80041ce:	2300      	movs	r3, #0
 80041d0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80041d2:	2301      	movs	r3, #1
 80041d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80041d6:	2300      	movs	r3, #0
 80041d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80041da:	2300      	movs	r3, #0
 80041dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80041de:	f107 030c 	add.w	r3, r7, #12
 80041e2:	4619      	mov	r1, r3
 80041e4:	480c      	ldr	r0, [pc, #48]	@ (8004218 <MX_TIM2_Init+0xa4>)
 80041e6:	f003 ffc3 	bl	8008170 <HAL_TIM_Encoder_Init>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d001      	beq.n	80041f4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80041f0:	f7ff fd4e 	bl	8003c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041f4:	2300      	movs	r3, #0
 80041f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041f8:	2300      	movs	r3, #0
 80041fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80041fc:	463b      	mov	r3, r7
 80041fe:	4619      	mov	r1, r3
 8004200:	4805      	ldr	r0, [pc, #20]	@ (8004218 <MX_TIM2_Init+0xa4>)
 8004202:	f005 f9d1 	bl	80095a8 <HAL_TIMEx_MasterConfigSynchronization>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d001      	beq.n	8004210 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 800420c:	f7ff fd40 	bl	8003c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004210:	bf00      	nop
 8004212:	3730      	adds	r7, #48	@ 0x30
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	20001208 	.word	0x20001208

0800421c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b088      	sub	sp, #32
 8004220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004222:	f107 0310 	add.w	r3, r7, #16
 8004226:	2200      	movs	r2, #0
 8004228:	601a      	str	r2, [r3, #0]
 800422a:	605a      	str	r2, [r3, #4]
 800422c:	609a      	str	r2, [r3, #8]
 800422e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004230:	1d3b      	adds	r3, r7, #4
 8004232:	2200      	movs	r2, #0
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	605a      	str	r2, [r3, #4]
 8004238:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800423a:	4b1d      	ldr	r3, [pc, #116]	@ (80042b0 <MX_TIM3_Init+0x94>)
 800423c:	4a1d      	ldr	r2, [pc, #116]	@ (80042b4 <MX_TIM3_Init+0x98>)
 800423e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 8004240:	4b1b      	ldr	r3, [pc, #108]	@ (80042b0 <MX_TIM3_Init+0x94>)
 8004242:	22a9      	movs	r2, #169	@ 0xa9
 8004244:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004246:	4b1a      	ldr	r3, [pc, #104]	@ (80042b0 <MX_TIM3_Init+0x94>)
 8004248:	2200      	movs	r2, #0
 800424a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800424c:	4b18      	ldr	r3, [pc, #96]	@ (80042b0 <MX_TIM3_Init+0x94>)
 800424e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004252:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004254:	4b16      	ldr	r3, [pc, #88]	@ (80042b0 <MX_TIM3_Init+0x94>)
 8004256:	2200      	movs	r2, #0
 8004258:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800425a:	4b15      	ldr	r3, [pc, #84]	@ (80042b0 <MX_TIM3_Init+0x94>)
 800425c:	2200      	movs	r2, #0
 800425e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004260:	4813      	ldr	r0, [pc, #76]	@ (80042b0 <MX_TIM3_Init+0x94>)
 8004262:	f003 fcd1 	bl	8007c08 <HAL_TIM_Base_Init>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d001      	beq.n	8004270 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800426c:	f7ff fd10 	bl	8003c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004270:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004274:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004276:	f107 0310 	add.w	r3, r7, #16
 800427a:	4619      	mov	r1, r3
 800427c:	480c      	ldr	r0, [pc, #48]	@ (80042b0 <MX_TIM3_Init+0x94>)
 800427e:	f004 fbb5 	bl	80089ec <HAL_TIM_ConfigClockSource>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004288:	f7ff fd02 	bl	8003c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800428c:	2300      	movs	r3, #0
 800428e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004290:	2300      	movs	r3, #0
 8004292:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004294:	1d3b      	adds	r3, r7, #4
 8004296:	4619      	mov	r1, r3
 8004298:	4805      	ldr	r0, [pc, #20]	@ (80042b0 <MX_TIM3_Init+0x94>)
 800429a:	f005 f985 	bl	80095a8 <HAL_TIMEx_MasterConfigSynchronization>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80042a4:	f7ff fcf4 	bl	8003c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80042a8:	bf00      	nop
 80042aa:	3720      	adds	r7, #32
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	20001254 	.word	0x20001254
 80042b4:	40000400 	.word	0x40000400

080042b8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b088      	sub	sp, #32
 80042bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042be:	f107 0310 	add.w	r3, r7, #16
 80042c2:	2200      	movs	r2, #0
 80042c4:	601a      	str	r2, [r3, #0]
 80042c6:	605a      	str	r2, [r3, #4]
 80042c8:	609a      	str	r2, [r3, #8]
 80042ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042cc:	1d3b      	adds	r3, r7, #4
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]
 80042d2:	605a      	str	r2, [r3, #4]
 80042d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80042d6:	4b1d      	ldr	r3, [pc, #116]	@ (800434c <MX_TIM4_Init+0x94>)
 80042d8:	4a1d      	ldr	r2, [pc, #116]	@ (8004350 <MX_TIM4_Init+0x98>)
 80042da:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 80042dc:	4b1b      	ldr	r3, [pc, #108]	@ (800434c <MX_TIM4_Init+0x94>)
 80042de:	22a9      	movs	r2, #169	@ 0xa9
 80042e0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042e2:	4b1a      	ldr	r3, [pc, #104]	@ (800434c <MX_TIM4_Init+0x94>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 80042e8:	4b18      	ldr	r3, [pc, #96]	@ (800434c <MX_TIM4_Init+0x94>)
 80042ea:	f242 720f 	movw	r2, #9999	@ 0x270f
 80042ee:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042f0:	4b16      	ldr	r3, [pc, #88]	@ (800434c <MX_TIM4_Init+0x94>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042f6:	4b15      	ldr	r3, [pc, #84]	@ (800434c <MX_TIM4_Init+0x94>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80042fc:	4813      	ldr	r0, [pc, #76]	@ (800434c <MX_TIM4_Init+0x94>)
 80042fe:	f003 fc83 	bl	8007c08 <HAL_TIM_Base_Init>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d001      	beq.n	800430c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8004308:	f7ff fcc2 	bl	8003c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800430c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004310:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004312:	f107 0310 	add.w	r3, r7, #16
 8004316:	4619      	mov	r1, r3
 8004318:	480c      	ldr	r0, [pc, #48]	@ (800434c <MX_TIM4_Init+0x94>)
 800431a:	f004 fb67 	bl	80089ec <HAL_TIM_ConfigClockSource>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d001      	beq.n	8004328 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8004324:	f7ff fcb4 	bl	8003c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004328:	2320      	movs	r3, #32
 800432a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800432c:	2300      	movs	r3, #0
 800432e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004330:	1d3b      	adds	r3, r7, #4
 8004332:	4619      	mov	r1, r3
 8004334:	4805      	ldr	r0, [pc, #20]	@ (800434c <MX_TIM4_Init+0x94>)
 8004336:	f005 f937 	bl	80095a8 <HAL_TIMEx_MasterConfigSynchronization>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8004340:	f7ff fca6 	bl	8003c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004344:	bf00      	nop
 8004346:	3720      	adds	r7, #32
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	200012a0 	.word	0x200012a0
 8004350:	40000800 	.word	0x40000800

08004354 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b08c      	sub	sp, #48	@ 0x30
 8004358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800435a:	f107 030c 	add.w	r3, r7, #12
 800435e:	2224      	movs	r2, #36	@ 0x24
 8004360:	2100      	movs	r1, #0
 8004362:	4618      	mov	r0, r3
 8004364:	f006 fedb 	bl	800b11e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004368:	463b      	mov	r3, r7
 800436a:	2200      	movs	r2, #0
 800436c:	601a      	str	r2, [r3, #0]
 800436e:	605a      	str	r2, [r3, #4]
 8004370:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8004372:	4b21      	ldr	r3, [pc, #132]	@ (80043f8 <MX_TIM5_Init+0xa4>)
 8004374:	4a21      	ldr	r2, [pc, #132]	@ (80043fc <MX_TIM5_Init+0xa8>)
 8004376:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8004378:	4b1f      	ldr	r3, [pc, #124]	@ (80043f8 <MX_TIM5_Init+0xa4>)
 800437a:	2200      	movs	r2, #0
 800437c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800437e:	4b1e      	ldr	r3, [pc, #120]	@ (80043f8 <MX_TIM5_Init+0xa4>)
 8004380:	2200      	movs	r2, #0
 8004382:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8004384:	4b1c      	ldr	r3, [pc, #112]	@ (80043f8 <MX_TIM5_Init+0xa4>)
 8004386:	f04f 32ff 	mov.w	r2, #4294967295
 800438a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800438c:	4b1a      	ldr	r3, [pc, #104]	@ (80043f8 <MX_TIM5_Init+0xa4>)
 800438e:	2200      	movs	r2, #0
 8004390:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004392:	4b19      	ldr	r3, [pc, #100]	@ (80043f8 <MX_TIM5_Init+0xa4>)
 8004394:	2200      	movs	r2, #0
 8004396:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004398:	2303      	movs	r3, #3
 800439a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800439c:	2300      	movs	r3, #0
 800439e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80043a0:	2301      	movs	r3, #1
 80043a2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80043a4:	2300      	movs	r3, #0
 80043a6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80043a8:	2300      	movs	r3, #0
 80043aa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80043ac:	2300      	movs	r3, #0
 80043ae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80043b0:	2301      	movs	r3, #1
 80043b2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80043b4:	2300      	movs	r3, #0
 80043b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80043b8:	2300      	movs	r3, #0
 80043ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80043bc:	f107 030c 	add.w	r3, r7, #12
 80043c0:	4619      	mov	r1, r3
 80043c2:	480d      	ldr	r0, [pc, #52]	@ (80043f8 <MX_TIM5_Init+0xa4>)
 80043c4:	f003 fed4 	bl	8008170 <HAL_TIM_Encoder_Init>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 80043ce:	f7ff fc5f 	bl	8003c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043d2:	2300      	movs	r3, #0
 80043d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043d6:	2300      	movs	r3, #0
 80043d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80043da:	463b      	mov	r3, r7
 80043dc:	4619      	mov	r1, r3
 80043de:	4806      	ldr	r0, [pc, #24]	@ (80043f8 <MX_TIM5_Init+0xa4>)
 80043e0:	f005 f8e2 	bl	80095a8 <HAL_TIMEx_MasterConfigSynchronization>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80043ea:	f7ff fc51 	bl	8003c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80043ee:	bf00      	nop
 80043f0:	3730      	adds	r7, #48	@ 0x30
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	200012ec 	.word	0x200012ec
 80043fc:	40000c00 	.word	0x40000c00

08004400 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004406:	1d3b      	adds	r3, r7, #4
 8004408:	2200      	movs	r2, #0
 800440a:	601a      	str	r2, [r3, #0]
 800440c:	605a      	str	r2, [r3, #4]
 800440e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004410:	4b14      	ldr	r3, [pc, #80]	@ (8004464 <MX_TIM6_Init+0x64>)
 8004412:	4a15      	ldr	r2, [pc, #84]	@ (8004468 <MX_TIM6_Init+0x68>)
 8004414:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 169;
 8004416:	4b13      	ldr	r3, [pc, #76]	@ (8004464 <MX_TIM6_Init+0x64>)
 8004418:	22a9      	movs	r2, #169	@ 0xa9
 800441a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800441c:	4b11      	ldr	r3, [pc, #68]	@ (8004464 <MX_TIM6_Init+0x64>)
 800441e:	2200      	movs	r2, #0
 8004420:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1999;
 8004422:	4b10      	ldr	r3, [pc, #64]	@ (8004464 <MX_TIM6_Init+0x64>)
 8004424:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8004428:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800442a:	4b0e      	ldr	r3, [pc, #56]	@ (8004464 <MX_TIM6_Init+0x64>)
 800442c:	2200      	movs	r2, #0
 800442e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004430:	480c      	ldr	r0, [pc, #48]	@ (8004464 <MX_TIM6_Init+0x64>)
 8004432:	f003 fbe9 	bl	8007c08 <HAL_TIM_Base_Init>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d001      	beq.n	8004440 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800443c:	f7ff fc28 	bl	8003c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004440:	2300      	movs	r3, #0
 8004442:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004444:	2300      	movs	r3, #0
 8004446:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004448:	1d3b      	adds	r3, r7, #4
 800444a:	4619      	mov	r1, r3
 800444c:	4805      	ldr	r0, [pc, #20]	@ (8004464 <MX_TIM6_Init+0x64>)
 800444e:	f005 f8ab 	bl	80095a8 <HAL_TIMEx_MasterConfigSynchronization>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8004458:	f7ff fc1a 	bl	8003c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800445c:	bf00      	nop
 800445e:	3710      	adds	r7, #16
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	20001338 	.word	0x20001338
 8004468:	40001000 	.word	0x40001000

0800446c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b09c      	sub	sp, #112	@ 0x70
 8004470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004472:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8004476:	2200      	movs	r2, #0
 8004478:	601a      	str	r2, [r3, #0]
 800447a:	605a      	str	r2, [r3, #4]
 800447c:	609a      	str	r2, [r3, #8]
 800447e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004480:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004484:	2200      	movs	r2, #0
 8004486:	601a      	str	r2, [r3, #0]
 8004488:	605a      	str	r2, [r3, #4]
 800448a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800448c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004490:	2200      	movs	r2, #0
 8004492:	601a      	str	r2, [r3, #0]
 8004494:	605a      	str	r2, [r3, #4]
 8004496:	609a      	str	r2, [r3, #8]
 8004498:	60da      	str	r2, [r3, #12]
 800449a:	611a      	str	r2, [r3, #16]
 800449c:	615a      	str	r2, [r3, #20]
 800449e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80044a0:	1d3b      	adds	r3, r7, #4
 80044a2:	2234      	movs	r2, #52	@ 0x34
 80044a4:	2100      	movs	r1, #0
 80044a6:	4618      	mov	r0, r3
 80044a8:	f006 fe39 	bl	800b11e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80044ac:	4b45      	ldr	r3, [pc, #276]	@ (80045c4 <MX_TIM8_Init+0x158>)
 80044ae:	4a46      	ldr	r2, [pc, #280]	@ (80045c8 <MX_TIM8_Init+0x15c>)
 80044b0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 169;
 80044b2:	4b44      	ldr	r3, [pc, #272]	@ (80045c4 <MX_TIM8_Init+0x158>)
 80044b4:	22a9      	movs	r2, #169	@ 0xa9
 80044b6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044b8:	4b42      	ldr	r3, [pc, #264]	@ (80045c4 <MX_TIM8_Init+0x158>)
 80044ba:	2200      	movs	r2, #0
 80044bc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 80044be:	4b41      	ldr	r3, [pc, #260]	@ (80045c4 <MX_TIM8_Init+0x158>)
 80044c0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80044c4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044c6:	4b3f      	ldr	r3, [pc, #252]	@ (80045c4 <MX_TIM8_Init+0x158>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80044cc:	4b3d      	ldr	r3, [pc, #244]	@ (80045c4 <MX_TIM8_Init+0x158>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044d2:	4b3c      	ldr	r3, [pc, #240]	@ (80045c4 <MX_TIM8_Init+0x158>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80044d8:	483a      	ldr	r0, [pc, #232]	@ (80045c4 <MX_TIM8_Init+0x158>)
 80044da:	f003 fb95 	bl	8007c08 <HAL_TIM_Base_Init>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d001      	beq.n	80044e8 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 80044e4:	f7ff fbd4 	bl	8003c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80044e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044ec:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80044ee:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80044f2:	4619      	mov	r1, r3
 80044f4:	4833      	ldr	r0, [pc, #204]	@ (80045c4 <MX_TIM8_Init+0x158>)
 80044f6:	f004 fa79 	bl	80089ec <HAL_TIM_ConfigClockSource>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d001      	beq.n	8004504 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8004500:	f7ff fbc6 	bl	8003c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8004504:	482f      	ldr	r0, [pc, #188]	@ (80045c4 <MX_TIM8_Init+0x158>)
 8004506:	f003 fcbf 	bl	8007e88 <HAL_TIM_PWM_Init>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8004510:	f7ff fbbe 	bl	8003c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004514:	2300      	movs	r3, #0
 8004516:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004518:	2300      	movs	r3, #0
 800451a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800451c:	2300      	movs	r3, #0
 800451e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004520:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004524:	4619      	mov	r1, r3
 8004526:	4827      	ldr	r0, [pc, #156]	@ (80045c4 <MX_TIM8_Init+0x158>)
 8004528:	f005 f83e 	bl	80095a8 <HAL_TIMEx_MasterConfigSynchronization>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d001      	beq.n	8004536 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8004532:	f7ff fbad 	bl	8003c90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004536:	2360      	movs	r3, #96	@ 0x60
 8004538:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800453a:	2300      	movs	r3, #0
 800453c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800453e:	2300      	movs	r3, #0
 8004540:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004542:	2300      	movs	r3, #0
 8004544:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004546:	2300      	movs	r3, #0
 8004548:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800454a:	2300      	movs	r3, #0
 800454c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800454e:	2300      	movs	r3, #0
 8004550:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004552:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004556:	2200      	movs	r2, #0
 8004558:	4619      	mov	r1, r3
 800455a:	481a      	ldr	r0, [pc, #104]	@ (80045c4 <MX_TIM8_Init+0x158>)
 800455c:	f004 f932 	bl	80087c4 <HAL_TIM_PWM_ConfigChannel>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 8004566:	f7ff fb93 	bl	8003c90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800456a:	2300      	movs	r3, #0
 800456c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800456e:	2300      	movs	r3, #0
 8004570:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004572:	2300      	movs	r3, #0
 8004574:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004576:	2300      	movs	r3, #0
 8004578:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800457a:	2300      	movs	r3, #0
 800457c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800457e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004582:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004584:	2300      	movs	r3, #0
 8004586:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004588:	2300      	movs	r3, #0
 800458a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800458c:	2300      	movs	r3, #0
 800458e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004590:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004594:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004596:	2300      	movs	r3, #0
 8004598:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800459a:	2300      	movs	r3, #0
 800459c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800459e:	2300      	movs	r3, #0
 80045a0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80045a2:	1d3b      	adds	r3, r7, #4
 80045a4:	4619      	mov	r1, r3
 80045a6:	4807      	ldr	r0, [pc, #28]	@ (80045c4 <MX_TIM8_Init+0x158>)
 80045a8:	f005 f894 	bl	80096d4 <HAL_TIMEx_ConfigBreakDeadTime>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <MX_TIM8_Init+0x14a>
  {
    Error_Handler();
 80045b2:	f7ff fb6d 	bl	8003c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80045b6:	4803      	ldr	r0, [pc, #12]	@ (80045c4 <MX_TIM8_Init+0x158>)
 80045b8:	f000 f974 	bl	80048a4 <HAL_TIM_MspPostInit>

}
 80045bc:	bf00      	nop
 80045be:	3770      	adds	r7, #112	@ 0x70
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	20001384 	.word	0x20001384
 80045c8:	40013400 	.word	0x40013400

080045cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b08e      	sub	sp, #56	@ 0x38
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80045d8:	2200      	movs	r2, #0
 80045da:	601a      	str	r2, [r3, #0]
 80045dc:	605a      	str	r2, [r3, #4]
 80045de:	609a      	str	r2, [r3, #8]
 80045e0:	60da      	str	r2, [r3, #12]
 80045e2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a57      	ldr	r2, [pc, #348]	@ (8004748 <HAL_TIM_Base_MspInit+0x17c>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d12c      	bne.n	8004648 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80045ee:	4b57      	ldr	r3, [pc, #348]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 80045f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045f2:	4a56      	ldr	r2, [pc, #344]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 80045f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80045f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80045fa:	4b54      	ldr	r3, [pc, #336]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 80045fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004602:	623b      	str	r3, [r7, #32]
 8004604:	6a3b      	ldr	r3, [r7, #32]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8004606:	2200      	movs	r2, #0
 8004608:	2100      	movs	r1, #0
 800460a:	2018      	movs	r0, #24
 800460c:	f001 fe87 	bl	800631e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8004610:	2018      	movs	r0, #24
 8004612:	f001 fe9e 	bl	8006352 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8004616:	2200      	movs	r2, #0
 8004618:	2100      	movs	r1, #0
 800461a:	2019      	movs	r0, #25
 800461c:	f001 fe7f 	bl	800631e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004620:	2019      	movs	r0, #25
 8004622:	f001 fe96 	bl	8006352 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8004626:	2200      	movs	r2, #0
 8004628:	2100      	movs	r1, #0
 800462a:	201a      	movs	r0, #26
 800462c:	f001 fe77 	bl	800631e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8004630:	201a      	movs	r0, #26
 8004632:	f001 fe8e 	bl	8006352 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004636:	2200      	movs	r2, #0
 8004638:	2100      	movs	r1, #0
 800463a:	201b      	movs	r0, #27
 800463c:	f001 fe6f 	bl	800631e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004640:	201b      	movs	r0, #27
 8004642:	f001 fe86 	bl	8006352 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8004646:	e07b      	b.n	8004740 <HAL_TIM_Base_MspInit+0x174>
  else if(tim_baseHandle->Instance==TIM3)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a40      	ldr	r2, [pc, #256]	@ (8004750 <HAL_TIM_Base_MspInit+0x184>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d131      	bne.n	80046b6 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004652:	4b3e      	ldr	r3, [pc, #248]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 8004654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004656:	4a3d      	ldr	r2, [pc, #244]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 8004658:	f043 0302 	orr.w	r3, r3, #2
 800465c:	6593      	str	r3, [r2, #88]	@ 0x58
 800465e:	4b3b      	ldr	r3, [pc, #236]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 8004660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	61fb      	str	r3, [r7, #28]
 8004668:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800466a:	4b38      	ldr	r3, [pc, #224]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 800466c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800466e:	4a37      	ldr	r2, [pc, #220]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 8004670:	f043 0301 	orr.w	r3, r3, #1
 8004674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004676:	4b35      	ldr	r3, [pc, #212]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 8004678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	61bb      	str	r3, [r7, #24]
 8004680:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004682:	2380      	movs	r3, #128	@ 0x80
 8004684:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004686:	2302      	movs	r3, #2
 8004688:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800468a:	2300      	movs	r3, #0
 800468c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800468e:	2300      	movs	r3, #0
 8004690:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004692:	2302      	movs	r3, #2
 8004694:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004696:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800469a:	4619      	mov	r1, r3
 800469c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046a0:	f002 f8e4 	bl	800686c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80046a4:	2200      	movs	r2, #0
 80046a6:	2100      	movs	r1, #0
 80046a8:	201d      	movs	r0, #29
 80046aa:	f001 fe38 	bl	800631e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80046ae:	201d      	movs	r0, #29
 80046b0:	f001 fe4f 	bl	8006352 <HAL_NVIC_EnableIRQ>
}
 80046b4:	e044      	b.n	8004740 <HAL_TIM_Base_MspInit+0x174>
  else if(tim_baseHandle->Instance==TIM4)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a26      	ldr	r2, [pc, #152]	@ (8004754 <HAL_TIM_Base_MspInit+0x188>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d114      	bne.n	80046ea <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80046c0:	4b22      	ldr	r3, [pc, #136]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 80046c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c4:	4a21      	ldr	r2, [pc, #132]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 80046c6:	f043 0304 	orr.w	r3, r3, #4
 80046ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80046cc:	4b1f      	ldr	r3, [pc, #124]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 80046ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	617b      	str	r3, [r7, #20]
 80046d6:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80046d8:	2200      	movs	r2, #0
 80046da:	2100      	movs	r1, #0
 80046dc:	201e      	movs	r0, #30
 80046de:	f001 fe1e 	bl	800631e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80046e2:	201e      	movs	r0, #30
 80046e4:	f001 fe35 	bl	8006352 <HAL_NVIC_EnableIRQ>
}
 80046e8:	e02a      	b.n	8004740 <HAL_TIM_Base_MspInit+0x174>
  else if(tim_baseHandle->Instance==TIM6)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a1a      	ldr	r2, [pc, #104]	@ (8004758 <HAL_TIM_Base_MspInit+0x18c>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d114      	bne.n	800471e <HAL_TIM_Base_MspInit+0x152>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80046f4:	4b15      	ldr	r3, [pc, #84]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 80046f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046f8:	4a14      	ldr	r2, [pc, #80]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 80046fa:	f043 0310 	orr.w	r3, r3, #16
 80046fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004700:	4b12      	ldr	r3, [pc, #72]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 8004702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004704:	f003 0310 	and.w	r3, r3, #16
 8004708:	613b      	str	r3, [r7, #16]
 800470a:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800470c:	2200      	movs	r2, #0
 800470e:	2100      	movs	r1, #0
 8004710:	2036      	movs	r0, #54	@ 0x36
 8004712:	f001 fe04 	bl	800631e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004716:	2036      	movs	r0, #54	@ 0x36
 8004718:	f001 fe1b 	bl	8006352 <HAL_NVIC_EnableIRQ>
}
 800471c:	e010      	b.n	8004740 <HAL_TIM_Base_MspInit+0x174>
  else if(tim_baseHandle->Instance==TIM8)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a0e      	ldr	r2, [pc, #56]	@ (800475c <HAL_TIM_Base_MspInit+0x190>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d10b      	bne.n	8004740 <HAL_TIM_Base_MspInit+0x174>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004728:	4b08      	ldr	r3, [pc, #32]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 800472a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800472c:	4a07      	ldr	r2, [pc, #28]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 800472e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004732:	6613      	str	r3, [r2, #96]	@ 0x60
 8004734:	4b05      	ldr	r3, [pc, #20]	@ (800474c <HAL_TIM_Base_MspInit+0x180>)
 8004736:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004738:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800473c:	60fb      	str	r3, [r7, #12]
 800473e:	68fb      	ldr	r3, [r7, #12]
}
 8004740:	bf00      	nop
 8004742:	3738      	adds	r7, #56	@ 0x38
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	40012c00 	.word	0x40012c00
 800474c:	40021000 	.word	0x40021000
 8004750:	40000400 	.word	0x40000400
 8004754:	40000800 	.word	0x40000800
 8004758:	40001000 	.word	0x40001000
 800475c:	40013400 	.word	0x40013400

08004760 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b08c      	sub	sp, #48	@ 0x30
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004768:	f107 031c 	add.w	r3, r7, #28
 800476c:	2200      	movs	r2, #0
 800476e:	601a      	str	r2, [r3, #0]
 8004770:	605a      	str	r2, [r3, #4]
 8004772:	609a      	str	r2, [r3, #8]
 8004774:	60da      	str	r2, [r3, #12]
 8004776:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004780:	d131      	bne.n	80047e6 <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004782:	4b44      	ldr	r3, [pc, #272]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 8004784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004786:	4a43      	ldr	r2, [pc, #268]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 8004788:	f043 0301 	orr.w	r3, r3, #1
 800478c:	6593      	str	r3, [r2, #88]	@ 0x58
 800478e:	4b41      	ldr	r3, [pc, #260]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 8004790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004792:	f003 0301 	and.w	r3, r3, #1
 8004796:	61bb      	str	r3, [r7, #24]
 8004798:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800479a:	4b3e      	ldr	r3, [pc, #248]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 800479c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800479e:	4a3d      	ldr	r2, [pc, #244]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 80047a0:	f043 0301 	orr.w	r3, r3, #1
 80047a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047a6:	4b3b      	ldr	r3, [pc, #236]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 80047a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047aa:	f003 0301 	and.w	r3, r3, #1
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80047b2:	2303      	movs	r3, #3
 80047b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047b6:	2302      	movs	r3, #2
 80047b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ba:	2300      	movs	r3, #0
 80047bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047be:	2300      	movs	r3, #0
 80047c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80047c2:	2301      	movs	r3, #1
 80047c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047c6:	f107 031c 	add.w	r3, r7, #28
 80047ca:	4619      	mov	r1, r3
 80047cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80047d0:	f002 f84c 	bl	800686c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80047d4:	2200      	movs	r2, #0
 80047d6:	2100      	movs	r1, #0
 80047d8:	201c      	movs	r0, #28
 80047da:	f001 fda0 	bl	800631e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80047de:	201c      	movs	r0, #28
 80047e0:	f001 fdb7 	bl	8006352 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80047e4:	e051      	b.n	800488a <HAL_TIM_Encoder_MspInit+0x12a>
  else if(tim_encoderHandle->Instance==TIM5)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a2b      	ldr	r2, [pc, #172]	@ (8004898 <HAL_TIM_Encoder_MspInit+0x138>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d14c      	bne.n	800488a <HAL_TIM_Encoder_MspInit+0x12a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80047f0:	4b28      	ldr	r3, [pc, #160]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 80047f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f4:	4a27      	ldr	r2, [pc, #156]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 80047f6:	f043 0308 	orr.w	r3, r3, #8
 80047fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80047fc:	4b25      	ldr	r3, [pc, #148]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 80047fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004800:	f003 0308 	and.w	r3, r3, #8
 8004804:	613b      	str	r3, [r7, #16]
 8004806:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004808:	4b22      	ldr	r3, [pc, #136]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 800480a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800480c:	4a21      	ldr	r2, [pc, #132]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 800480e:	f043 0302 	orr.w	r3, r3, #2
 8004812:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004814:	4b1f      	ldr	r3, [pc, #124]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 8004816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004818:	f003 0302 	and.w	r3, r3, #2
 800481c:	60fb      	str	r3, [r7, #12]
 800481e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004820:	4b1c      	ldr	r3, [pc, #112]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 8004822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004824:	4a1b      	ldr	r2, [pc, #108]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 8004826:	f043 0304 	orr.w	r3, r3, #4
 800482a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800482c:	4b19      	ldr	r3, [pc, #100]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x134>)
 800482e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004830:	f003 0304 	and.w	r3, r3, #4
 8004834:	60bb      	str	r3, [r7, #8]
 8004836:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004838:	2304      	movs	r3, #4
 800483a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800483c:	2302      	movs	r3, #2
 800483e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004840:	2300      	movs	r3, #0
 8004842:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004844:	2300      	movs	r3, #0
 8004846:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004848:	2302      	movs	r3, #2
 800484a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800484c:	f107 031c 	add.w	r3, r7, #28
 8004850:	4619      	mov	r1, r3
 8004852:	4812      	ldr	r0, [pc, #72]	@ (800489c <HAL_TIM_Encoder_MspInit+0x13c>)
 8004854:	f002 f80a 	bl	800686c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004858:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800485c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800485e:	2302      	movs	r3, #2
 8004860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004862:	2300      	movs	r3, #0
 8004864:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004866:	2300      	movs	r3, #0
 8004868:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 800486a:	2301      	movs	r3, #1
 800486c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800486e:	f107 031c 	add.w	r3, r7, #28
 8004872:	4619      	mov	r1, r3
 8004874:	480a      	ldr	r0, [pc, #40]	@ (80048a0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004876:	f001 fff9 	bl	800686c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800487a:	2200      	movs	r2, #0
 800487c:	2100      	movs	r1, #0
 800487e:	2032      	movs	r0, #50	@ 0x32
 8004880:	f001 fd4d 	bl	800631e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004884:	2032      	movs	r0, #50	@ 0x32
 8004886:	f001 fd64 	bl	8006352 <HAL_NVIC_EnableIRQ>
}
 800488a:	bf00      	nop
 800488c:	3730      	adds	r7, #48	@ 0x30
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	40021000 	.word	0x40021000
 8004898:	40000c00 	.word	0x40000c00
 800489c:	48000400 	.word	0x48000400
 80048a0:	48000800 	.word	0x48000800

080048a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b08a      	sub	sp, #40	@ 0x28
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048ac:	f107 0314 	add.w	r3, r7, #20
 80048b0:	2200      	movs	r2, #0
 80048b2:	601a      	str	r2, [r3, #0]
 80048b4:	605a      	str	r2, [r3, #4]
 80048b6:	609a      	str	r2, [r3, #8]
 80048b8:	60da      	str	r2, [r3, #12]
 80048ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a22      	ldr	r2, [pc, #136]	@ (800494c <HAL_TIM_MspPostInit+0xa8>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d11c      	bne.n	8004900 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80048c6:	4b22      	ldr	r3, [pc, #136]	@ (8004950 <HAL_TIM_MspPostInit+0xac>)
 80048c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ca:	4a21      	ldr	r2, [pc, #132]	@ (8004950 <HAL_TIM_MspPostInit+0xac>)
 80048cc:	f043 0304 	orr.w	r3, r3, #4
 80048d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048d2:	4b1f      	ldr	r3, [pc, #124]	@ (8004950 <HAL_TIM_MspPostInit+0xac>)
 80048d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048d6:	f003 0304 	and.w	r3, r3, #4
 80048da:	613b      	str	r3, [r7, #16]
 80048dc:	693b      	ldr	r3, [r7, #16]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80048de:	230f      	movs	r3, #15
 80048e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048e2:	2302      	movs	r3, #2
 80048e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048e6:	2300      	movs	r3, #0
 80048e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048ea:	2300      	movs	r3, #0
 80048ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80048ee:	2302      	movs	r3, #2
 80048f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048f2:	f107 0314 	add.w	r3, r7, #20
 80048f6:	4619      	mov	r1, r3
 80048f8:	4816      	ldr	r0, [pc, #88]	@ (8004954 <HAL_TIM_MspPostInit+0xb0>)
 80048fa:	f001 ffb7 	bl	800686c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80048fe:	e020      	b.n	8004942 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM8)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a14      	ldr	r2, [pc, #80]	@ (8004958 <HAL_TIM_MspPostInit+0xb4>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d11b      	bne.n	8004942 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800490a:	4b11      	ldr	r3, [pc, #68]	@ (8004950 <HAL_TIM_MspPostInit+0xac>)
 800490c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800490e:	4a10      	ldr	r2, [pc, #64]	@ (8004950 <HAL_TIM_MspPostInit+0xac>)
 8004910:	f043 0304 	orr.w	r3, r3, #4
 8004914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004916:	4b0e      	ldr	r3, [pc, #56]	@ (8004950 <HAL_TIM_MspPostInit+0xac>)
 8004918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800491a:	f003 0304 	and.w	r3, r3, #4
 800491e:	60fb      	str	r3, [r7, #12]
 8004920:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004922:	2340      	movs	r3, #64	@ 0x40
 8004924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004926:	2302      	movs	r3, #2
 8004928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800492a:	2300      	movs	r3, #0
 800492c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800492e:	2300      	movs	r3, #0
 8004930:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8004932:	2304      	movs	r3, #4
 8004934:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004936:	f107 0314 	add.w	r3, r7, #20
 800493a:	4619      	mov	r1, r3
 800493c:	4805      	ldr	r0, [pc, #20]	@ (8004954 <HAL_TIM_MspPostInit+0xb0>)
 800493e:	f001 ff95 	bl	800686c <HAL_GPIO_Init>
}
 8004942:	bf00      	nop
 8004944:	3728      	adds	r7, #40	@ 0x28
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	40012c00 	.word	0x40012c00
 8004950:	40021000 	.word	0x40021000
 8004954:	48000800 	.word	0x48000800
 8004958:	40013400 	.word	0x40013400

0800495c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800495c:	480d      	ldr	r0, [pc, #52]	@ (8004994 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800495e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004960:	f7ff fb22 	bl	8003fa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004964:	480c      	ldr	r0, [pc, #48]	@ (8004998 <LoopForever+0x6>)
  ldr r1, =_edata
 8004966:	490d      	ldr	r1, [pc, #52]	@ (800499c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004968:	4a0d      	ldr	r2, [pc, #52]	@ (80049a0 <LoopForever+0xe>)
  movs r3, #0
 800496a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800496c:	e002      	b.n	8004974 <LoopCopyDataInit>

0800496e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800496e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004970:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004972:	3304      	adds	r3, #4

08004974 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004974:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004976:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004978:	d3f9      	bcc.n	800496e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800497a:	4a0a      	ldr	r2, [pc, #40]	@ (80049a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800497c:	4c0a      	ldr	r4, [pc, #40]	@ (80049a8 <LoopForever+0x16>)
  movs r3, #0
 800497e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004980:	e001      	b.n	8004986 <LoopFillZerobss>

08004982 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004982:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004984:	3204      	adds	r2, #4

08004986 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004986:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004988:	d3fb      	bcc.n	8004982 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800498a:	f006 fc21 	bl	800b1d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800498e:	f7fe fbcb 	bl	8003128 <main>

08004992 <LoopForever>:

LoopForever:
    b LoopForever
 8004992:	e7fe      	b.n	8004992 <LoopForever>
  ldr   r0, =_estack
 8004994:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004998:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800499c:	20000b54 	.word	0x20000b54
  ldr r2, =_sidata
 80049a0:	0800fd80 	.word	0x0800fd80
  ldr r2, =_sbss
 80049a4:	20000b58 	.word	0x20000b58
  ldr r4, =_ebss
 80049a8:	20001520 	.word	0x20001520

080049ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80049ac:	e7fe      	b.n	80049ac <ADC1_2_IRQHandler>

080049ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b082      	sub	sp, #8
 80049b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80049b4:	2300      	movs	r3, #0
 80049b6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049b8:	2003      	movs	r0, #3
 80049ba:	f001 fca5 	bl	8006308 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80049be:	2000      	movs	r0, #0
 80049c0:	f000 f80e 	bl	80049e0 <HAL_InitTick>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d002      	beq.n	80049d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	71fb      	strb	r3, [r7, #7]
 80049ce:	e001      	b.n	80049d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80049d0:	f7ff f964 	bl	8003c9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80049d4:	79fb      	ldrb	r3, [r7, #7]

}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3708      	adds	r7, #8
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
	...

080049e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80049e8:	2300      	movs	r3, #0
 80049ea:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80049ec:	4b16      	ldr	r3, [pc, #88]	@ (8004a48 <HAL_InitTick+0x68>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d022      	beq.n	8004a3a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80049f4:	4b15      	ldr	r3, [pc, #84]	@ (8004a4c <HAL_InitTick+0x6c>)
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	4b13      	ldr	r3, [pc, #76]	@ (8004a48 <HAL_InitTick+0x68>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004a00:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f001 fcb0 	bl	800636e <HAL_SYSTICK_Config>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10f      	bne.n	8004a34 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2b0f      	cmp	r3, #15
 8004a18:	d809      	bhi.n	8004a2e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	6879      	ldr	r1, [r7, #4]
 8004a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8004a22:	f001 fc7c 	bl	800631e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004a26:	4a0a      	ldr	r2, [pc, #40]	@ (8004a50 <HAL_InitTick+0x70>)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6013      	str	r3, [r2, #0]
 8004a2c:	e007      	b.n	8004a3e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	73fb      	strb	r3, [r7, #15]
 8004a32:	e004      	b.n	8004a3e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	73fb      	strb	r3, [r7, #15]
 8004a38:	e001      	b.n	8004a3e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3710      	adds	r7, #16
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	20000988 	.word	0x20000988
 8004a4c:	20000980 	.word	0x20000980
 8004a50:	20000984 	.word	0x20000984

08004a54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a54:	b480      	push	{r7}
 8004a56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a58:	4b05      	ldr	r3, [pc, #20]	@ (8004a70 <HAL_IncTick+0x1c>)
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	4b05      	ldr	r3, [pc, #20]	@ (8004a74 <HAL_IncTick+0x20>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4413      	add	r3, r2
 8004a62:	4a03      	ldr	r2, [pc, #12]	@ (8004a70 <HAL_IncTick+0x1c>)
 8004a64:	6013      	str	r3, [r2, #0]
}
 8004a66:	bf00      	nop
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr
 8004a70:	200013d0 	.word	0x200013d0
 8004a74:	20000988 	.word	0x20000988

08004a78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	af00      	add	r7, sp, #0
  return uwTick;
 8004a7c:	4b03      	ldr	r3, [pc, #12]	@ (8004a8c <HAL_GetTick+0x14>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	200013d0 	.word	0x200013d0

08004a90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a98:	f7ff ffee 	bl	8004a78 <HAL_GetTick>
 8004a9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa8:	d004      	beq.n	8004ab4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004aaa:	4b09      	ldr	r3, [pc, #36]	@ (8004ad0 <HAL_Delay+0x40>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	4413      	add	r3, r2
 8004ab2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004ab4:	bf00      	nop
 8004ab6:	f7ff ffdf 	bl	8004a78 <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	68fa      	ldr	r2, [r7, #12]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d8f7      	bhi.n	8004ab6 <HAL_Delay+0x26>
  {
  }
}
 8004ac6:	bf00      	nop
 8004ac8:	bf00      	nop
 8004aca:	3710      	adds	r7, #16
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	20000988 	.word	0x20000988

08004ad4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	431a      	orrs	r2, r3
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	609a      	str	r2, [r3, #8]
}
 8004aee:	bf00      	nop
 8004af0:	370c      	adds	r7, #12
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr

08004afa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004afa:	b480      	push	{r7}
 8004afc:	b083      	sub	sp, #12
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
 8004b02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	609a      	str	r2, [r3, #8]
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b087      	sub	sp, #28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	607a      	str	r2, [r7, #4]
 8004b48:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	3360      	adds	r3, #96	@ 0x60
 8004b4e:	461a      	mov	r2, r3
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	4413      	add	r3, r2
 8004b56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	4b08      	ldr	r3, [pc, #32]	@ (8004b80 <LL_ADC_SetOffset+0x44>)
 8004b5e:	4013      	ands	r3, r2
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004b66:	683a      	ldr	r2, [r7, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004b74:	bf00      	nop
 8004b76:	371c      	adds	r7, #28
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr
 8004b80:	03fff000 	.word	0x03fff000

08004b84 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b085      	sub	sp, #20
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	3360      	adds	r3, #96	@ 0x60
 8004b92:	461a      	mov	r2, r3
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	009b      	lsls	r3, r3, #2
 8004b98:	4413      	add	r3, r2
 8004b9a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3714      	adds	r7, #20
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	3360      	adds	r3, #96	@ 0x60
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	4413      	add	r3, r2
 8004bc8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004bda:	bf00      	nop
 8004bdc:	371c      	adds	r7, #28
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr

08004be6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004be6:	b480      	push	{r7}
 8004be8:	b087      	sub	sp, #28
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	60f8      	str	r0, [r7, #12]
 8004bee:	60b9      	str	r1, [r7, #8]
 8004bf0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	3360      	adds	r3, #96	@ 0x60
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4413      	add	r3, r2
 8004bfe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004c10:	bf00      	nop
 8004c12:	371c      	adds	r7, #28
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b087      	sub	sp, #28
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	3360      	adds	r3, #96	@ 0x60
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4413      	add	r3, r2
 8004c34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	431a      	orrs	r2, r3
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004c46:	bf00      	nop
 8004c48:	371c      	adds	r7, #28
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004c52:	b480      	push	{r7}
 8004c54:	b083      	sub	sp, #12
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
 8004c5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	695b      	ldr	r3, [r3, #20]
 8004c60:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	431a      	orrs	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	615a      	str	r2, [r3, #20]
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d101      	bne.n	8004c90 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e000      	b.n	8004c92 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr

08004c9e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004c9e:	b480      	push	{r7}
 8004ca0:	b087      	sub	sp, #28
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	60f8      	str	r0, [r7, #12]
 8004ca6:	60b9      	str	r1, [r7, #8]
 8004ca8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	3330      	adds	r3, #48	@ 0x30
 8004cae:	461a      	mov	r2, r3
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	0a1b      	lsrs	r3, r3, #8
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	f003 030c 	and.w	r3, r3, #12
 8004cba:	4413      	add	r3, r2
 8004cbc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	f003 031f 	and.w	r3, r3, #31
 8004cc8:	211f      	movs	r1, #31
 8004cca:	fa01 f303 	lsl.w	r3, r1, r3
 8004cce:	43db      	mvns	r3, r3
 8004cd0:	401a      	ands	r2, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	0e9b      	lsrs	r3, r3, #26
 8004cd6:	f003 011f 	and.w	r1, r3, #31
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	f003 031f 	and.w	r3, r3, #31
 8004ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ce4:	431a      	orrs	r2, r3
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004cea:	bf00      	nop
 8004cec:	371c      	adds	r7, #28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	b087      	sub	sp, #28
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	60f8      	str	r0, [r7, #12]
 8004cfe:	60b9      	str	r1, [r7, #8]
 8004d00:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	3314      	adds	r3, #20
 8004d06:	461a      	mov	r2, r3
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	0e5b      	lsrs	r3, r3, #25
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	f003 0304 	and.w	r3, r3, #4
 8004d12:	4413      	add	r3, r2
 8004d14:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	0d1b      	lsrs	r3, r3, #20
 8004d1e:	f003 031f 	and.w	r3, r3, #31
 8004d22:	2107      	movs	r1, #7
 8004d24:	fa01 f303 	lsl.w	r3, r1, r3
 8004d28:	43db      	mvns	r3, r3
 8004d2a:	401a      	ands	r2, r3
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	0d1b      	lsrs	r3, r3, #20
 8004d30:	f003 031f 	and.w	r3, r3, #31
 8004d34:	6879      	ldr	r1, [r7, #4]
 8004d36:	fa01 f303 	lsl.w	r3, r1, r3
 8004d3a:	431a      	orrs	r2, r3
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004d40:	bf00      	nop
 8004d42:	371c      	adds	r7, #28
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d64:	43db      	mvns	r3, r3
 8004d66:	401a      	ands	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f003 0318 	and.w	r3, r3, #24
 8004d6e:	4908      	ldr	r1, [pc, #32]	@ (8004d90 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004d70:	40d9      	lsrs	r1, r3
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	400b      	ands	r3, r1
 8004d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d7a:	431a      	orrs	r2, r3
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004d82:	bf00      	nop
 8004d84:	3714      	adds	r7, #20
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	0007ffff 	.word	0x0007ffff

08004d94 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f003 031f 	and.w	r3, r3, #31
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004dc0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	6093      	str	r3, [r2, #8]
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004de4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004de8:	d101      	bne.n	8004dee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004dea:	2301      	movs	r3, #1
 8004dec:	e000      	b.n	8004df0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004e0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e10:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004e18:	bf00      	nop
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e38:	d101      	bne.n	8004e3e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e000      	b.n	8004e40 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e60:	f043 0201 	orr.w	r2, r3, #1
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e88:	f043 0202 	orr.w	r2, r3, #2
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d101      	bne.n	8004eb4 <LL_ADC_IsEnabled+0x18>
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e000      	b.n	8004eb6 <LL_ADC_IsEnabled+0x1a>
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	370c      	adds	r7, #12
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr

08004ec2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004ec2:	b480      	push	{r7}
 8004ec4:	b083      	sub	sp, #12
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f003 0302 	and.w	r3, r3, #2
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d101      	bne.n	8004eda <LL_ADC_IsDisableOngoing+0x18>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e000      	b.n	8004edc <LL_ADC_IsDisableOngoing+0x1a>
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	370c      	adds	r7, #12
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ef8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004efc:	f043 0204 	orr.w	r2, r3, #4
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004f04:	bf00      	nop
 8004f06:	370c      	adds	r7, #12
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f003 0304 	and.w	r3, r3, #4
 8004f20:	2b04      	cmp	r3, #4
 8004f22:	d101      	bne.n	8004f28 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004f24:	2301      	movs	r3, #1
 8004f26:	e000      	b.n	8004f2a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	370c      	adds	r7, #12
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr

08004f36 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b083      	sub	sp, #12
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f003 0308 	and.w	r3, r3, #8
 8004f46:	2b08      	cmp	r3, #8
 8004f48:	d101      	bne.n	8004f4e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e000      	b.n	8004f50 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	370c      	adds	r7, #12
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004f5c:	b590      	push	{r4, r7, lr}
 8004f5e:	b089      	sub	sp, #36	@ 0x24
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f64:	2300      	movs	r3, #0
 8004f66:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d101      	bne.n	8004f76 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e1a9      	b.n	80052ca <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d109      	bne.n	8004f98 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f7fd f9a9 	bl	80022dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7ff ff19 	bl	8004dd4 <LL_ADC_IsDeepPowerDownEnabled>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d004      	beq.n	8004fb2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4618      	mov	r0, r3
 8004fae:	f7ff feff 	bl	8004db0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f7ff ff34 	bl	8004e24 <LL_ADC_IsInternalRegulatorEnabled>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d115      	bne.n	8004fee <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7ff ff18 	bl	8004dfc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004fcc:	4b9c      	ldr	r3, [pc, #624]	@ (8005240 <HAL_ADC_Init+0x2e4>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	099b      	lsrs	r3, r3, #6
 8004fd2:	4a9c      	ldr	r2, [pc, #624]	@ (8005244 <HAL_ADC_Init+0x2e8>)
 8004fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fd8:	099b      	lsrs	r3, r3, #6
 8004fda:	3301      	adds	r3, #1
 8004fdc:	005b      	lsls	r3, r3, #1
 8004fde:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004fe0:	e002      	b.n	8004fe8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1f9      	bne.n	8004fe2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7ff ff16 	bl	8004e24 <LL_ADC_IsInternalRegulatorEnabled>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10d      	bne.n	800501a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005002:	f043 0210 	orr.w	r2, r3, #16
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800500e:	f043 0201 	orr.w	r2, r3, #1
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4618      	mov	r0, r3
 8005020:	f7ff ff76 	bl	8004f10 <LL_ADC_REG_IsConversionOngoing>
 8005024:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800502a:	f003 0310 	and.w	r3, r3, #16
 800502e:	2b00      	cmp	r3, #0
 8005030:	f040 8142 	bne.w	80052b8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	2b00      	cmp	r3, #0
 8005038:	f040 813e 	bne.w	80052b8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005040:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005044:	f043 0202 	orr.w	r2, r3, #2
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4618      	mov	r0, r3
 8005052:	f7ff ff23 	bl	8004e9c <LL_ADC_IsEnabled>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d141      	bne.n	80050e0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005064:	d004      	beq.n	8005070 <HAL_ADC_Init+0x114>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a77      	ldr	r2, [pc, #476]	@ (8005248 <HAL_ADC_Init+0x2ec>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d10f      	bne.n	8005090 <HAL_ADC_Init+0x134>
 8005070:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005074:	f7ff ff12 	bl	8004e9c <LL_ADC_IsEnabled>
 8005078:	4604      	mov	r4, r0
 800507a:	4873      	ldr	r0, [pc, #460]	@ (8005248 <HAL_ADC_Init+0x2ec>)
 800507c:	f7ff ff0e 	bl	8004e9c <LL_ADC_IsEnabled>
 8005080:	4603      	mov	r3, r0
 8005082:	4323      	orrs	r3, r4
 8005084:	2b00      	cmp	r3, #0
 8005086:	bf0c      	ite	eq
 8005088:	2301      	moveq	r3, #1
 800508a:	2300      	movne	r3, #0
 800508c:	b2db      	uxtb	r3, r3
 800508e:	e012      	b.n	80050b6 <HAL_ADC_Init+0x15a>
 8005090:	486e      	ldr	r0, [pc, #440]	@ (800524c <HAL_ADC_Init+0x2f0>)
 8005092:	f7ff ff03 	bl	8004e9c <LL_ADC_IsEnabled>
 8005096:	4604      	mov	r4, r0
 8005098:	486d      	ldr	r0, [pc, #436]	@ (8005250 <HAL_ADC_Init+0x2f4>)
 800509a:	f7ff feff 	bl	8004e9c <LL_ADC_IsEnabled>
 800509e:	4603      	mov	r3, r0
 80050a0:	431c      	orrs	r4, r3
 80050a2:	486c      	ldr	r0, [pc, #432]	@ (8005254 <HAL_ADC_Init+0x2f8>)
 80050a4:	f7ff fefa 	bl	8004e9c <LL_ADC_IsEnabled>
 80050a8:	4603      	mov	r3, r0
 80050aa:	4323      	orrs	r3, r4
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	bf0c      	ite	eq
 80050b0:	2301      	moveq	r3, #1
 80050b2:	2300      	movne	r3, #0
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d012      	beq.n	80050e0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80050c2:	d004      	beq.n	80050ce <HAL_ADC_Init+0x172>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a5f      	ldr	r2, [pc, #380]	@ (8005248 <HAL_ADC_Init+0x2ec>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d101      	bne.n	80050d2 <HAL_ADC_Init+0x176>
 80050ce:	4a62      	ldr	r2, [pc, #392]	@ (8005258 <HAL_ADC_Init+0x2fc>)
 80050d0:	e000      	b.n	80050d4 <HAL_ADC_Init+0x178>
 80050d2:	4a62      	ldr	r2, [pc, #392]	@ (800525c <HAL_ADC_Init+0x300>)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	4619      	mov	r1, r3
 80050da:	4610      	mov	r0, r2
 80050dc:	f7ff fcfa 	bl	8004ad4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	7f5b      	ldrb	r3, [r3, #29]
 80050e4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80050ea:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80050f0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80050f6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80050fe:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005100:	4313      	orrs	r3, r2
 8005102:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800510a:	2b01      	cmp	r3, #1
 800510c:	d106      	bne.n	800511c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005112:	3b01      	subs	r3, #1
 8005114:	045b      	lsls	r3, r3, #17
 8005116:	69ba      	ldr	r2, [r7, #24]
 8005118:	4313      	orrs	r3, r2
 800511a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005120:	2b00      	cmp	r3, #0
 8005122:	d009      	beq.n	8005138 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005128:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005130:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005132:	69ba      	ldr	r2, [r7, #24]
 8005134:	4313      	orrs	r3, r2
 8005136:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68da      	ldr	r2, [r3, #12]
 800513e:	4b48      	ldr	r3, [pc, #288]	@ (8005260 <HAL_ADC_Init+0x304>)
 8005140:	4013      	ands	r3, r2
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	6812      	ldr	r2, [r2, #0]
 8005146:	69b9      	ldr	r1, [r7, #24]
 8005148:	430b      	orrs	r3, r1
 800514a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	691b      	ldr	r3, [r3, #16]
 8005152:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	430a      	orrs	r2, r1
 8005160:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4618      	mov	r0, r3
 8005168:	f7ff fee5 	bl	8004f36 <LL_ADC_INJ_IsConversionOngoing>
 800516c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d17f      	bne.n	8005274 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d17c      	bne.n	8005274 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800517e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005186:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005188:	4313      	orrs	r3, r2
 800518a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005196:	f023 0302 	bic.w	r3, r3, #2
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	6812      	ldr	r2, [r2, #0]
 800519e:	69b9      	ldr	r1, [r7, #24]
 80051a0:	430b      	orrs	r3, r1
 80051a2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d017      	beq.n	80051dc <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	691a      	ldr	r2, [r3, #16]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80051ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80051c4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80051c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	6911      	ldr	r1, [r2, #16]
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	6812      	ldr	r2, [r2, #0]
 80051d4:	430b      	orrs	r3, r1
 80051d6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80051da:	e013      	b.n	8005204 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	691a      	ldr	r2, [r3, #16]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80051ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	6812      	ldr	r2, [r2, #0]
 80051f8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80051fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005200:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800520a:	2b01      	cmp	r3, #1
 800520c:	d12a      	bne.n	8005264 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	691b      	ldr	r3, [r3, #16]
 8005214:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005218:	f023 0304 	bic.w	r3, r3, #4
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005224:	4311      	orrs	r1, r2
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800522a:	4311      	orrs	r1, r2
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005230:	430a      	orrs	r2, r1
 8005232:	431a      	orrs	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f042 0201 	orr.w	r2, r2, #1
 800523c:	611a      	str	r2, [r3, #16]
 800523e:	e019      	b.n	8005274 <HAL_ADC_Init+0x318>
 8005240:	20000980 	.word	0x20000980
 8005244:	053e2d63 	.word	0x053e2d63
 8005248:	50000100 	.word	0x50000100
 800524c:	50000400 	.word	0x50000400
 8005250:	50000500 	.word	0x50000500
 8005254:	50000600 	.word	0x50000600
 8005258:	50000300 	.word	0x50000300
 800525c:	50000700 	.word	0x50000700
 8005260:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	691a      	ldr	r2, [r3, #16]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f022 0201 	bic.w	r2, r2, #1
 8005272:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d10c      	bne.n	8005296 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005282:	f023 010f 	bic.w	r1, r3, #15
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a1b      	ldr	r3, [r3, #32]
 800528a:	1e5a      	subs	r2, r3, #1
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	430a      	orrs	r2, r1
 8005292:	631a      	str	r2, [r3, #48]	@ 0x30
 8005294:	e007      	b.n	80052a6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f022 020f 	bic.w	r2, r2, #15
 80052a4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052aa:	f023 0303 	bic.w	r3, r3, #3
 80052ae:	f043 0201 	orr.w	r2, r3, #1
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80052b6:	e007      	b.n	80052c8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052bc:	f043 0210 	orr.w	r2, r3, #16
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80052c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3724      	adds	r7, #36	@ 0x24
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd90      	pop	{r4, r7, pc}
 80052d2:	bf00      	nop

080052d4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b086      	sub	sp, #24
 80052d8:	af00      	add	r7, sp, #0
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	60b9      	str	r1, [r7, #8]
 80052de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80052e8:	d004      	beq.n	80052f4 <HAL_ADC_Start_DMA+0x20>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a5a      	ldr	r2, [pc, #360]	@ (8005458 <HAL_ADC_Start_DMA+0x184>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d101      	bne.n	80052f8 <HAL_ADC_Start_DMA+0x24>
 80052f4:	4b59      	ldr	r3, [pc, #356]	@ (800545c <HAL_ADC_Start_DMA+0x188>)
 80052f6:	e000      	b.n	80052fa <HAL_ADC_Start_DMA+0x26>
 80052f8:	4b59      	ldr	r3, [pc, #356]	@ (8005460 <HAL_ADC_Start_DMA+0x18c>)
 80052fa:	4618      	mov	r0, r3
 80052fc:	f7ff fd4a 	bl	8004d94 <LL_ADC_GetMultimode>
 8005300:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4618      	mov	r0, r3
 8005308:	f7ff fe02 	bl	8004f10 <LL_ADC_REG_IsConversionOngoing>
 800530c:	4603      	mov	r3, r0
 800530e:	2b00      	cmp	r3, #0
 8005310:	f040 809b 	bne.w	800544a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800531a:	2b01      	cmp	r3, #1
 800531c:	d101      	bne.n	8005322 <HAL_ADC_Start_DMA+0x4e>
 800531e:	2302      	movs	r3, #2
 8005320:	e096      	b.n	8005450 <HAL_ADC_Start_DMA+0x17c>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a4d      	ldr	r2, [pc, #308]	@ (8005464 <HAL_ADC_Start_DMA+0x190>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d008      	beq.n	8005346 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d005      	beq.n	8005346 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	2b05      	cmp	r3, #5
 800533e:	d002      	beq.n	8005346 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	2b09      	cmp	r3, #9
 8005344:	d17a      	bne.n	800543c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 fcf6 	bl	8005d38 <ADC_Enable>
 800534c:	4603      	mov	r3, r0
 800534e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005350:	7dfb      	ldrb	r3, [r7, #23]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d16d      	bne.n	8005432 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800535a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800535e:	f023 0301 	bic.w	r3, r3, #1
 8005362:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a3a      	ldr	r2, [pc, #232]	@ (8005458 <HAL_ADC_Start_DMA+0x184>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d009      	beq.n	8005388 <HAL_ADC_Start_DMA+0xb4>
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a3b      	ldr	r2, [pc, #236]	@ (8005468 <HAL_ADC_Start_DMA+0x194>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d002      	beq.n	8005384 <HAL_ADC_Start_DMA+0xb0>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	e003      	b.n	800538c <HAL_ADC_Start_DMA+0xb8>
 8005384:	4b39      	ldr	r3, [pc, #228]	@ (800546c <HAL_ADC_Start_DMA+0x198>)
 8005386:	e001      	b.n	800538c <HAL_ADC_Start_DMA+0xb8>
 8005388:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	6812      	ldr	r2, [r2, #0]
 8005390:	4293      	cmp	r3, r2
 8005392:	d002      	beq.n	800539a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d105      	bne.n	80053a6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800539e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d006      	beq.n	80053c0 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053b6:	f023 0206 	bic.w	r2, r3, #6
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	661a      	str	r2, [r3, #96]	@ 0x60
 80053be:	e002      	b.n	80053c6 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ca:	4a29      	ldr	r2, [pc, #164]	@ (8005470 <HAL_ADC_Start_DMA+0x19c>)
 80053cc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053d2:	4a28      	ldr	r2, [pc, #160]	@ (8005474 <HAL_ADC_Start_DMA+0x1a0>)
 80053d4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053da:	4a27      	ldr	r2, [pc, #156]	@ (8005478 <HAL_ADC_Start_DMA+0x1a4>)
 80053dc:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	221c      	movs	r2, #28
 80053e4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	685a      	ldr	r2, [r3, #4]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f042 0210 	orr.w	r2, r2, #16
 80053fc:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68da      	ldr	r2, [r3, #12]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f042 0201 	orr.w	r2, r2, #1
 800540c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	3340      	adds	r3, #64	@ 0x40
 8005418:	4619      	mov	r1, r3
 800541a:	68ba      	ldr	r2, [r7, #8]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f001 f85b 	bl	80064d8 <HAL_DMA_Start_IT>
 8005422:	4603      	mov	r3, r0
 8005424:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4618      	mov	r0, r3
 800542c:	f7ff fd5c 	bl	8004ee8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005430:	e00d      	b.n	800544e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800543a:	e008      	b.n	800544e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005448:	e001      	b.n	800544e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800544a:	2302      	movs	r3, #2
 800544c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800544e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005450:	4618      	mov	r0, r3
 8005452:	3718      	adds	r7, #24
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	50000100 	.word	0x50000100
 800545c:	50000300 	.word	0x50000300
 8005460:	50000700 	.word	0x50000700
 8005464:	50000600 	.word	0x50000600
 8005468:	50000500 	.word	0x50000500
 800546c:	50000400 	.word	0x50000400
 8005470:	08005f23 	.word	0x08005f23
 8005474:	08005ffb 	.word	0x08005ffb
 8005478:	08006017 	.word	0x08006017

0800547c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005498:	bf00      	nop
 800549a:	370c      	adds	r7, #12
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80054ac:	bf00      	nop
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b0b6      	sub	sp, #216	@ 0xd8
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054c2:	2300      	movs	r3, #0
 80054c4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80054c8:	2300      	movs	r3, #0
 80054ca:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d102      	bne.n	80054dc <HAL_ADC_ConfigChannel+0x24>
 80054d6:	2302      	movs	r3, #2
 80054d8:	f000 bc13 	b.w	8005d02 <HAL_ADC_ConfigChannel+0x84a>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4618      	mov	r0, r3
 80054ea:	f7ff fd11 	bl	8004f10 <LL_ADC_REG_IsConversionOngoing>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f040 83f3 	bne.w	8005cdc <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6818      	ldr	r0, [r3, #0]
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	6859      	ldr	r1, [r3, #4]
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	461a      	mov	r2, r3
 8005504:	f7ff fbcb 	bl	8004c9e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4618      	mov	r0, r3
 800550e:	f7ff fcff 	bl	8004f10 <LL_ADC_REG_IsConversionOngoing>
 8005512:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4618      	mov	r0, r3
 800551c:	f7ff fd0b 	bl	8004f36 <LL_ADC_INJ_IsConversionOngoing>
 8005520:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005524:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005528:	2b00      	cmp	r3, #0
 800552a:	f040 81d9 	bne.w	80058e0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800552e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005532:	2b00      	cmp	r3, #0
 8005534:	f040 81d4 	bne.w	80058e0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005540:	d10f      	bne.n	8005562 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6818      	ldr	r0, [r3, #0]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2200      	movs	r2, #0
 800554c:	4619      	mov	r1, r3
 800554e:	f7ff fbd2 	bl	8004cf6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800555a:	4618      	mov	r0, r3
 800555c:	f7ff fb79 	bl	8004c52 <LL_ADC_SetSamplingTimeCommonConfig>
 8005560:	e00e      	b.n	8005580 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6818      	ldr	r0, [r3, #0]
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	6819      	ldr	r1, [r3, #0]
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	461a      	mov	r2, r3
 8005570:	f7ff fbc1 	bl	8004cf6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2100      	movs	r1, #0
 800557a:	4618      	mov	r0, r3
 800557c:	f7ff fb69 	bl	8004c52 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	695a      	ldr	r2, [r3, #20]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	08db      	lsrs	r3, r3, #3
 800558c:	f003 0303 	and.w	r3, r3, #3
 8005590:	005b      	lsls	r3, r3, #1
 8005592:	fa02 f303 	lsl.w	r3, r2, r3
 8005596:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	2b04      	cmp	r3, #4
 80055a0:	d022      	beq.n	80055e8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6818      	ldr	r0, [r3, #0]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	6919      	ldr	r1, [r3, #16]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80055b2:	f7ff fac3 	bl	8004b3c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6818      	ldr	r0, [r3, #0]
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	6919      	ldr	r1, [r3, #16]
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	699b      	ldr	r3, [r3, #24]
 80055c2:	461a      	mov	r2, r3
 80055c4:	f7ff fb0f 	bl	8004be6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6818      	ldr	r0, [r3, #0]
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d102      	bne.n	80055de <HAL_ADC_ConfigChannel+0x126>
 80055d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80055dc:	e000      	b.n	80055e0 <HAL_ADC_ConfigChannel+0x128>
 80055de:	2300      	movs	r3, #0
 80055e0:	461a      	mov	r2, r3
 80055e2:	f7ff fb1b 	bl	8004c1c <LL_ADC_SetOffsetSaturation>
 80055e6:	e17b      	b.n	80058e0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2100      	movs	r1, #0
 80055ee:	4618      	mov	r0, r3
 80055f0:	f7ff fac8 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 80055f4:	4603      	mov	r3, r0
 80055f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10a      	bne.n	8005614 <HAL_ADC_ConfigChannel+0x15c>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2100      	movs	r1, #0
 8005604:	4618      	mov	r0, r3
 8005606:	f7ff fabd 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 800560a:	4603      	mov	r3, r0
 800560c:	0e9b      	lsrs	r3, r3, #26
 800560e:	f003 021f 	and.w	r2, r3, #31
 8005612:	e01e      	b.n	8005652 <HAL_ADC_ConfigChannel+0x19a>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	2100      	movs	r1, #0
 800561a:	4618      	mov	r0, r3
 800561c:	f7ff fab2 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 8005620:	4603      	mov	r3, r0
 8005622:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005626:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800562a:	fa93 f3a3 	rbit	r3, r3
 800562e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005632:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005636:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800563a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800563e:	2b00      	cmp	r3, #0
 8005640:	d101      	bne.n	8005646 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8005642:	2320      	movs	r3, #32
 8005644:	e004      	b.n	8005650 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8005646:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800564a:	fab3 f383 	clz	r3, r3
 800564e:	b2db      	uxtb	r3, r3
 8005650:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800565a:	2b00      	cmp	r3, #0
 800565c:	d105      	bne.n	800566a <HAL_ADC_ConfigChannel+0x1b2>
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	0e9b      	lsrs	r3, r3, #26
 8005664:	f003 031f 	and.w	r3, r3, #31
 8005668:	e018      	b.n	800569c <HAL_ADC_ConfigChannel+0x1e4>
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005672:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005676:	fa93 f3a3 	rbit	r3, r3
 800567a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800567e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005682:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005686:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800568e:	2320      	movs	r3, #32
 8005690:	e004      	b.n	800569c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005692:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005696:	fab3 f383 	clz	r3, r3
 800569a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800569c:	429a      	cmp	r2, r3
 800569e:	d106      	bne.n	80056ae <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2200      	movs	r2, #0
 80056a6:	2100      	movs	r1, #0
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7ff fa81 	bl	8004bb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2101      	movs	r1, #1
 80056b4:	4618      	mov	r0, r3
 80056b6:	f7ff fa65 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 80056ba:	4603      	mov	r3, r0
 80056bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d10a      	bne.n	80056da <HAL_ADC_ConfigChannel+0x222>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2101      	movs	r1, #1
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff fa5a 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 80056d0:	4603      	mov	r3, r0
 80056d2:	0e9b      	lsrs	r3, r3, #26
 80056d4:	f003 021f 	and.w	r2, r3, #31
 80056d8:	e01e      	b.n	8005718 <HAL_ADC_ConfigChannel+0x260>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2101      	movs	r1, #1
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7ff fa4f 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 80056e6:	4603      	mov	r3, r0
 80056e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80056f0:	fa93 f3a3 	rbit	r3, r3
 80056f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80056f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80056fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005700:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005708:	2320      	movs	r3, #32
 800570a:	e004      	b.n	8005716 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800570c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005710:	fab3 f383 	clz	r3, r3
 8005714:	b2db      	uxtb	r3, r3
 8005716:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005720:	2b00      	cmp	r3, #0
 8005722:	d105      	bne.n	8005730 <HAL_ADC_ConfigChannel+0x278>
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	0e9b      	lsrs	r3, r3, #26
 800572a:	f003 031f 	and.w	r3, r3, #31
 800572e:	e018      	b.n	8005762 <HAL_ADC_ConfigChannel+0x2aa>
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005738:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800573c:	fa93 f3a3 	rbit	r3, r3
 8005740:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005744:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005748:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800574c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005750:	2b00      	cmp	r3, #0
 8005752:	d101      	bne.n	8005758 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005754:	2320      	movs	r3, #32
 8005756:	e004      	b.n	8005762 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005758:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800575c:	fab3 f383 	clz	r3, r3
 8005760:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005762:	429a      	cmp	r2, r3
 8005764:	d106      	bne.n	8005774 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2200      	movs	r2, #0
 800576c:	2101      	movs	r1, #1
 800576e:	4618      	mov	r0, r3
 8005770:	f7ff fa1e 	bl	8004bb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2102      	movs	r1, #2
 800577a:	4618      	mov	r0, r3
 800577c:	f7ff fa02 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 8005780:	4603      	mov	r3, r0
 8005782:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005786:	2b00      	cmp	r3, #0
 8005788:	d10a      	bne.n	80057a0 <HAL_ADC_ConfigChannel+0x2e8>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2102      	movs	r1, #2
 8005790:	4618      	mov	r0, r3
 8005792:	f7ff f9f7 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 8005796:	4603      	mov	r3, r0
 8005798:	0e9b      	lsrs	r3, r3, #26
 800579a:	f003 021f 	and.w	r2, r3, #31
 800579e:	e01e      	b.n	80057de <HAL_ADC_ConfigChannel+0x326>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2102      	movs	r1, #2
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7ff f9ec 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 80057ac:	4603      	mov	r3, r0
 80057ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057b6:	fa93 f3a3 	rbit	r3, r3
 80057ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80057be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80057c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80057c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d101      	bne.n	80057d2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80057ce:	2320      	movs	r3, #32
 80057d0:	e004      	b.n	80057dc <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80057d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80057d6:	fab3 f383 	clz	r3, r3
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d105      	bne.n	80057f6 <HAL_ADC_ConfigChannel+0x33e>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	0e9b      	lsrs	r3, r3, #26
 80057f0:	f003 031f 	and.w	r3, r3, #31
 80057f4:	e016      	b.n	8005824 <HAL_ADC_ConfigChannel+0x36c>
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005802:	fa93 f3a3 	rbit	r3, r3
 8005806:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005808:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800580a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800580e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005812:	2b00      	cmp	r3, #0
 8005814:	d101      	bne.n	800581a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8005816:	2320      	movs	r3, #32
 8005818:	e004      	b.n	8005824 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800581a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800581e:	fab3 f383 	clz	r3, r3
 8005822:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005824:	429a      	cmp	r2, r3
 8005826:	d106      	bne.n	8005836 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2200      	movs	r2, #0
 800582e:	2102      	movs	r1, #2
 8005830:	4618      	mov	r0, r3
 8005832:	f7ff f9bd 	bl	8004bb0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2103      	movs	r1, #3
 800583c:	4618      	mov	r0, r3
 800583e:	f7ff f9a1 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 8005842:	4603      	mov	r3, r0
 8005844:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10a      	bne.n	8005862 <HAL_ADC_ConfigChannel+0x3aa>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2103      	movs	r1, #3
 8005852:	4618      	mov	r0, r3
 8005854:	f7ff f996 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 8005858:	4603      	mov	r3, r0
 800585a:	0e9b      	lsrs	r3, r3, #26
 800585c:	f003 021f 	and.w	r2, r3, #31
 8005860:	e017      	b.n	8005892 <HAL_ADC_ConfigChannel+0x3da>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2103      	movs	r1, #3
 8005868:	4618      	mov	r0, r3
 800586a:	f7ff f98b 	bl	8004b84 <LL_ADC_GetOffsetChannel>
 800586e:	4603      	mov	r3, r0
 8005870:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005872:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005874:	fa93 f3a3 	rbit	r3, r3
 8005878:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800587a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800587c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800587e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005880:	2b00      	cmp	r3, #0
 8005882:	d101      	bne.n	8005888 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005884:	2320      	movs	r3, #32
 8005886:	e003      	b.n	8005890 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005888:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800588a:	fab3 f383 	clz	r3, r3
 800588e:	b2db      	uxtb	r3, r3
 8005890:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800589a:	2b00      	cmp	r3, #0
 800589c:	d105      	bne.n	80058aa <HAL_ADC_ConfigChannel+0x3f2>
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	0e9b      	lsrs	r3, r3, #26
 80058a4:	f003 031f 	and.w	r3, r3, #31
 80058a8:	e011      	b.n	80058ce <HAL_ADC_ConfigChannel+0x416>
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80058b2:	fa93 f3a3 	rbit	r3, r3
 80058b6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80058b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80058bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d101      	bne.n	80058c6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80058c2:	2320      	movs	r3, #32
 80058c4:	e003      	b.n	80058ce <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80058c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058c8:	fab3 f383 	clz	r3, r3
 80058cc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d106      	bne.n	80058e0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2200      	movs	r2, #0
 80058d8:	2103      	movs	r1, #3
 80058da:	4618      	mov	r0, r3
 80058dc:	f7ff f968 	bl	8004bb0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7ff fad9 	bl	8004e9c <LL_ADC_IsEnabled>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	f040 813d 	bne.w	8005b6c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6818      	ldr	r0, [r3, #0]
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	6819      	ldr	r1, [r3, #0]
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	461a      	mov	r2, r3
 8005900:	f7ff fa24 	bl	8004d4c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	4aa2      	ldr	r2, [pc, #648]	@ (8005b94 <HAL_ADC_ConfigChannel+0x6dc>)
 800590a:	4293      	cmp	r3, r2
 800590c:	f040 812e 	bne.w	8005b6c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800591c:	2b00      	cmp	r3, #0
 800591e:	d10b      	bne.n	8005938 <HAL_ADC_ConfigChannel+0x480>
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	0e9b      	lsrs	r3, r3, #26
 8005926:	3301      	adds	r3, #1
 8005928:	f003 031f 	and.w	r3, r3, #31
 800592c:	2b09      	cmp	r3, #9
 800592e:	bf94      	ite	ls
 8005930:	2301      	movls	r3, #1
 8005932:	2300      	movhi	r3, #0
 8005934:	b2db      	uxtb	r3, r3
 8005936:	e019      	b.n	800596c <HAL_ADC_ConfigChannel+0x4b4>
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800593e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005940:	fa93 f3a3 	rbit	r3, r3
 8005944:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005946:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005948:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800594a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800594c:	2b00      	cmp	r3, #0
 800594e:	d101      	bne.n	8005954 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005950:	2320      	movs	r3, #32
 8005952:	e003      	b.n	800595c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005954:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005956:	fab3 f383 	clz	r3, r3
 800595a:	b2db      	uxtb	r3, r3
 800595c:	3301      	adds	r3, #1
 800595e:	f003 031f 	and.w	r3, r3, #31
 8005962:	2b09      	cmp	r3, #9
 8005964:	bf94      	ite	ls
 8005966:	2301      	movls	r3, #1
 8005968:	2300      	movhi	r3, #0
 800596a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800596c:	2b00      	cmp	r3, #0
 800596e:	d079      	beq.n	8005a64 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005978:	2b00      	cmp	r3, #0
 800597a:	d107      	bne.n	800598c <HAL_ADC_ConfigChannel+0x4d4>
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	0e9b      	lsrs	r3, r3, #26
 8005982:	3301      	adds	r3, #1
 8005984:	069b      	lsls	r3, r3, #26
 8005986:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800598a:	e015      	b.n	80059b8 <HAL_ADC_ConfigChannel+0x500>
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005992:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005994:	fa93 f3a3 	rbit	r3, r3
 8005998:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800599a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800599c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800599e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d101      	bne.n	80059a8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80059a4:	2320      	movs	r3, #32
 80059a6:	e003      	b.n	80059b0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80059a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059aa:	fab3 f383 	clz	r3, r3
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	3301      	adds	r3, #1
 80059b2:	069b      	lsls	r3, r3, #26
 80059b4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d109      	bne.n	80059d8 <HAL_ADC_ConfigChannel+0x520>
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	0e9b      	lsrs	r3, r3, #26
 80059ca:	3301      	adds	r3, #1
 80059cc:	f003 031f 	and.w	r3, r3, #31
 80059d0:	2101      	movs	r1, #1
 80059d2:	fa01 f303 	lsl.w	r3, r1, r3
 80059d6:	e017      	b.n	8005a08 <HAL_ADC_ConfigChannel+0x550>
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059e0:	fa93 f3a3 	rbit	r3, r3
 80059e4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80059e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80059ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d101      	bne.n	80059f4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80059f0:	2320      	movs	r3, #32
 80059f2:	e003      	b.n	80059fc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80059f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059f6:	fab3 f383 	clz	r3, r3
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	3301      	adds	r3, #1
 80059fe:	f003 031f 	and.w	r3, r3, #31
 8005a02:	2101      	movs	r1, #1
 8005a04:	fa01 f303 	lsl.w	r3, r1, r3
 8005a08:	ea42 0103 	orr.w	r1, r2, r3
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d10a      	bne.n	8005a2e <HAL_ADC_ConfigChannel+0x576>
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	0e9b      	lsrs	r3, r3, #26
 8005a1e:	3301      	adds	r3, #1
 8005a20:	f003 021f 	and.w	r2, r3, #31
 8005a24:	4613      	mov	r3, r2
 8005a26:	005b      	lsls	r3, r3, #1
 8005a28:	4413      	add	r3, r2
 8005a2a:	051b      	lsls	r3, r3, #20
 8005a2c:	e018      	b.n	8005a60 <HAL_ADC_ConfigChannel+0x5a8>
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a36:	fa93 f3a3 	rbit	r3, r3
 8005a3a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005a3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005a40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d101      	bne.n	8005a4a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8005a46:	2320      	movs	r3, #32
 8005a48:	e003      	b.n	8005a52 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a4c:	fab3 f383 	clz	r3, r3
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	3301      	adds	r3, #1
 8005a54:	f003 021f 	and.w	r2, r3, #31
 8005a58:	4613      	mov	r3, r2
 8005a5a:	005b      	lsls	r3, r3, #1
 8005a5c:	4413      	add	r3, r2
 8005a5e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a60:	430b      	orrs	r3, r1
 8005a62:	e07e      	b.n	8005b62 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d107      	bne.n	8005a80 <HAL_ADC_ConfigChannel+0x5c8>
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	0e9b      	lsrs	r3, r3, #26
 8005a76:	3301      	adds	r3, #1
 8005a78:	069b      	lsls	r3, r3, #26
 8005a7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005a7e:	e015      	b.n	8005aac <HAL_ADC_ConfigChannel+0x5f4>
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a88:	fa93 f3a3 	rbit	r3, r3
 8005a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a90:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d101      	bne.n	8005a9c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8005a98:	2320      	movs	r3, #32
 8005a9a:	e003      	b.n	8005aa4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9e:	fab3 f383 	clz	r3, r3
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	3301      	adds	r3, #1
 8005aa6:	069b      	lsls	r3, r3, #26
 8005aa8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d109      	bne.n	8005acc <HAL_ADC_ConfigChannel+0x614>
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	0e9b      	lsrs	r3, r3, #26
 8005abe:	3301      	adds	r3, #1
 8005ac0:	f003 031f 	and.w	r3, r3, #31
 8005ac4:	2101      	movs	r1, #1
 8005ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8005aca:	e017      	b.n	8005afc <HAL_ADC_ConfigChannel+0x644>
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad2:	6a3b      	ldr	r3, [r7, #32]
 8005ad4:	fa93 f3a3 	rbit	r3, r3
 8005ad8:	61fb      	str	r3, [r7, #28]
  return result;
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d101      	bne.n	8005ae8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005ae4:	2320      	movs	r3, #32
 8005ae6:	e003      	b.n	8005af0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aea:	fab3 f383 	clz	r3, r3
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	3301      	adds	r3, #1
 8005af2:	f003 031f 	and.w	r3, r3, #31
 8005af6:	2101      	movs	r1, #1
 8005af8:	fa01 f303 	lsl.w	r3, r1, r3
 8005afc:	ea42 0103 	orr.w	r1, r2, r3
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d10d      	bne.n	8005b28 <HAL_ADC_ConfigChannel+0x670>
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	0e9b      	lsrs	r3, r3, #26
 8005b12:	3301      	adds	r3, #1
 8005b14:	f003 021f 	and.w	r2, r3, #31
 8005b18:	4613      	mov	r3, r2
 8005b1a:	005b      	lsls	r3, r3, #1
 8005b1c:	4413      	add	r3, r2
 8005b1e:	3b1e      	subs	r3, #30
 8005b20:	051b      	lsls	r3, r3, #20
 8005b22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005b26:	e01b      	b.n	8005b60 <HAL_ADC_ConfigChannel+0x6a8>
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	fa93 f3a3 	rbit	r3, r3
 8005b34:	613b      	str	r3, [r7, #16]
  return result;
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005b3a:	69bb      	ldr	r3, [r7, #24]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d101      	bne.n	8005b44 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005b40:	2320      	movs	r3, #32
 8005b42:	e003      	b.n	8005b4c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005b44:	69bb      	ldr	r3, [r7, #24]
 8005b46:	fab3 f383 	clz	r3, r3
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	3301      	adds	r3, #1
 8005b4e:	f003 021f 	and.w	r2, r3, #31
 8005b52:	4613      	mov	r3, r2
 8005b54:	005b      	lsls	r3, r3, #1
 8005b56:	4413      	add	r3, r2
 8005b58:	3b1e      	subs	r3, #30
 8005b5a:	051b      	lsls	r3, r3, #20
 8005b5c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b60:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b66:	4619      	mov	r1, r3
 8005b68:	f7ff f8c5 	bl	8004cf6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	4b09      	ldr	r3, [pc, #36]	@ (8005b98 <HAL_ADC_ConfigChannel+0x6e0>)
 8005b72:	4013      	ands	r3, r2
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f000 80be 	beq.w	8005cf6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b82:	d004      	beq.n	8005b8e <HAL_ADC_ConfigChannel+0x6d6>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a04      	ldr	r2, [pc, #16]	@ (8005b9c <HAL_ADC_ConfigChannel+0x6e4>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d10a      	bne.n	8005ba4 <HAL_ADC_ConfigChannel+0x6ec>
 8005b8e:	4b04      	ldr	r3, [pc, #16]	@ (8005ba0 <HAL_ADC_ConfigChannel+0x6e8>)
 8005b90:	e009      	b.n	8005ba6 <HAL_ADC_ConfigChannel+0x6ee>
 8005b92:	bf00      	nop
 8005b94:	407f0000 	.word	0x407f0000
 8005b98:	80080000 	.word	0x80080000
 8005b9c:	50000100 	.word	0x50000100
 8005ba0:	50000300 	.word	0x50000300
 8005ba4:	4b59      	ldr	r3, [pc, #356]	@ (8005d0c <HAL_ADC_ConfigChannel+0x854>)
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7fe ffba 	bl	8004b20 <LL_ADC_GetCommonPathInternalCh>
 8005bac:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a56      	ldr	r2, [pc, #344]	@ (8005d10 <HAL_ADC_ConfigChannel+0x858>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d004      	beq.n	8005bc4 <HAL_ADC_ConfigChannel+0x70c>
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a55      	ldr	r2, [pc, #340]	@ (8005d14 <HAL_ADC_ConfigChannel+0x85c>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d13a      	bne.n	8005c3a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005bc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005bc8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d134      	bne.n	8005c3a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005bd8:	d005      	beq.n	8005be6 <HAL_ADC_ConfigChannel+0x72e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a4e      	ldr	r2, [pc, #312]	@ (8005d18 <HAL_ADC_ConfigChannel+0x860>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	f040 8085 	bne.w	8005cf0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005bee:	d004      	beq.n	8005bfa <HAL_ADC_ConfigChannel+0x742>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a49      	ldr	r2, [pc, #292]	@ (8005d1c <HAL_ADC_ConfigChannel+0x864>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d101      	bne.n	8005bfe <HAL_ADC_ConfigChannel+0x746>
 8005bfa:	4a49      	ldr	r2, [pc, #292]	@ (8005d20 <HAL_ADC_ConfigChannel+0x868>)
 8005bfc:	e000      	b.n	8005c00 <HAL_ADC_ConfigChannel+0x748>
 8005bfe:	4a43      	ldr	r2, [pc, #268]	@ (8005d0c <HAL_ADC_ConfigChannel+0x854>)
 8005c00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005c08:	4619      	mov	r1, r3
 8005c0a:	4610      	mov	r0, r2
 8005c0c:	f7fe ff75 	bl	8004afa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005c10:	4b44      	ldr	r3, [pc, #272]	@ (8005d24 <HAL_ADC_ConfigChannel+0x86c>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	099b      	lsrs	r3, r3, #6
 8005c16:	4a44      	ldr	r2, [pc, #272]	@ (8005d28 <HAL_ADC_ConfigChannel+0x870>)
 8005c18:	fba2 2303 	umull	r2, r3, r2, r3
 8005c1c:	099b      	lsrs	r3, r3, #6
 8005c1e:	1c5a      	adds	r2, r3, #1
 8005c20:	4613      	mov	r3, r2
 8005c22:	005b      	lsls	r3, r3, #1
 8005c24:	4413      	add	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005c2a:	e002      	b.n	8005c32 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1f9      	bne.n	8005c2c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005c38:	e05a      	b.n	8005cf0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a3b      	ldr	r2, [pc, #236]	@ (8005d2c <HAL_ADC_ConfigChannel+0x874>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d125      	bne.n	8005c90 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005c44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d11f      	bne.n	8005c90 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a31      	ldr	r2, [pc, #196]	@ (8005d1c <HAL_ADC_ConfigChannel+0x864>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d104      	bne.n	8005c64 <HAL_ADC_ConfigChannel+0x7ac>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a34      	ldr	r2, [pc, #208]	@ (8005d30 <HAL_ADC_ConfigChannel+0x878>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d047      	beq.n	8005cf4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005c6c:	d004      	beq.n	8005c78 <HAL_ADC_ConfigChannel+0x7c0>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a2a      	ldr	r2, [pc, #168]	@ (8005d1c <HAL_ADC_ConfigChannel+0x864>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d101      	bne.n	8005c7c <HAL_ADC_ConfigChannel+0x7c4>
 8005c78:	4a29      	ldr	r2, [pc, #164]	@ (8005d20 <HAL_ADC_ConfigChannel+0x868>)
 8005c7a:	e000      	b.n	8005c7e <HAL_ADC_ConfigChannel+0x7c6>
 8005c7c:	4a23      	ldr	r2, [pc, #140]	@ (8005d0c <HAL_ADC_ConfigChannel+0x854>)
 8005c7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c86:	4619      	mov	r1, r3
 8005c88:	4610      	mov	r0, r2
 8005c8a:	f7fe ff36 	bl	8004afa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005c8e:	e031      	b.n	8005cf4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a27      	ldr	r2, [pc, #156]	@ (8005d34 <HAL_ADC_ConfigChannel+0x87c>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d12d      	bne.n	8005cf6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005c9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005c9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d127      	bne.n	8005cf6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a1c      	ldr	r2, [pc, #112]	@ (8005d1c <HAL_ADC_ConfigChannel+0x864>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d022      	beq.n	8005cf6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005cb8:	d004      	beq.n	8005cc4 <HAL_ADC_ConfigChannel+0x80c>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a17      	ldr	r2, [pc, #92]	@ (8005d1c <HAL_ADC_ConfigChannel+0x864>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d101      	bne.n	8005cc8 <HAL_ADC_ConfigChannel+0x810>
 8005cc4:	4a16      	ldr	r2, [pc, #88]	@ (8005d20 <HAL_ADC_ConfigChannel+0x868>)
 8005cc6:	e000      	b.n	8005cca <HAL_ADC_ConfigChannel+0x812>
 8005cc8:	4a10      	ldr	r2, [pc, #64]	@ (8005d0c <HAL_ADC_ConfigChannel+0x854>)
 8005cca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005cce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	4610      	mov	r0, r2
 8005cd6:	f7fe ff10 	bl	8004afa <LL_ADC_SetCommonPathInternalCh>
 8005cda:	e00c      	b.n	8005cf6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ce0:	f043 0220 	orr.w	r2, r3, #32
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005cee:	e002      	b.n	8005cf6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005cf0:	bf00      	nop
 8005cf2:	e000      	b.n	8005cf6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005cf4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005cfe:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	37d8      	adds	r7, #216	@ 0xd8
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	50000700 	.word	0x50000700
 8005d10:	c3210000 	.word	0xc3210000
 8005d14:	90c00010 	.word	0x90c00010
 8005d18:	50000600 	.word	0x50000600
 8005d1c:	50000100 	.word	0x50000100
 8005d20:	50000300 	.word	0x50000300
 8005d24:	20000980 	.word	0x20000980
 8005d28:	053e2d63 	.word	0x053e2d63
 8005d2c:	c7520000 	.word	0xc7520000
 8005d30:	50000500 	.word	0x50000500
 8005d34:	cb840000 	.word	0xcb840000

08005d38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005d40:	2300      	movs	r3, #0
 8005d42:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f7ff f8a7 	bl	8004e9c <LL_ADC_IsEnabled>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d176      	bne.n	8005e42 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	689a      	ldr	r2, [r3, #8]
 8005d5a:	4b3c      	ldr	r3, [pc, #240]	@ (8005e4c <ADC_Enable+0x114>)
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00d      	beq.n	8005d7e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d66:	f043 0210 	orr.w	r2, r3, #16
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d72:	f043 0201 	orr.w	r2, r3, #1
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e062      	b.n	8005e44 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7ff f862 	bl	8004e4c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d90:	d004      	beq.n	8005d9c <ADC_Enable+0x64>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a2e      	ldr	r2, [pc, #184]	@ (8005e50 <ADC_Enable+0x118>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d101      	bne.n	8005da0 <ADC_Enable+0x68>
 8005d9c:	4b2d      	ldr	r3, [pc, #180]	@ (8005e54 <ADC_Enable+0x11c>)
 8005d9e:	e000      	b.n	8005da2 <ADC_Enable+0x6a>
 8005da0:	4b2d      	ldr	r3, [pc, #180]	@ (8005e58 <ADC_Enable+0x120>)
 8005da2:	4618      	mov	r0, r3
 8005da4:	f7fe febc 	bl	8004b20 <LL_ADC_GetCommonPathInternalCh>
 8005da8:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005daa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d013      	beq.n	8005dda <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005db2:	4b2a      	ldr	r3, [pc, #168]	@ (8005e5c <ADC_Enable+0x124>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	099b      	lsrs	r3, r3, #6
 8005db8:	4a29      	ldr	r2, [pc, #164]	@ (8005e60 <ADC_Enable+0x128>)
 8005dba:	fba2 2303 	umull	r2, r3, r2, r3
 8005dbe:	099b      	lsrs	r3, r3, #6
 8005dc0:	1c5a      	adds	r2, r3, #1
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	005b      	lsls	r3, r3, #1
 8005dc6:	4413      	add	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005dcc:	e002      	b.n	8005dd4 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	3b01      	subs	r3, #1
 8005dd2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1f9      	bne.n	8005dce <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005dda:	f7fe fe4d 	bl	8004a78 <HAL_GetTick>
 8005dde:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005de0:	e028      	b.n	8005e34 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7ff f858 	bl	8004e9c <LL_ADC_IsEnabled>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d104      	bne.n	8005dfc <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7ff f828 	bl	8004e4c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005dfc:	f7fe fe3c 	bl	8004a78 <HAL_GetTick>
 8005e00:	4602      	mov	r2, r0
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	1ad3      	subs	r3, r2, r3
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	d914      	bls.n	8005e34 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0301 	and.w	r3, r3, #1
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d00d      	beq.n	8005e34 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e1c:	f043 0210 	orr.w	r2, r3, #16
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e28:	f043 0201 	orr.w	r2, r3, #1
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e007      	b.n	8005e44 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d1cf      	bne.n	8005de2 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3710      	adds	r7, #16
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	8000003f 	.word	0x8000003f
 8005e50:	50000100 	.word	0x50000100
 8005e54:	50000300 	.word	0x50000300
 8005e58:	50000700 	.word	0x50000700
 8005e5c:	20000980 	.word	0x20000980
 8005e60:	053e2d63 	.word	0x053e2d63

08005e64 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4618      	mov	r0, r3
 8005e72:	f7ff f826 	bl	8004ec2 <LL_ADC_IsDisableOngoing>
 8005e76:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7ff f80d 	bl	8004e9c <LL_ADC_IsEnabled>
 8005e82:	4603      	mov	r3, r0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d047      	beq.n	8005f18 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d144      	bne.n	8005f18 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	f003 030d 	and.w	r3, r3, #13
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d10c      	bne.n	8005eb6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	f7fe ffe7 	bl	8004e74 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2203      	movs	r2, #3
 8005eac:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005eae:	f7fe fde3 	bl	8004a78 <HAL_GetTick>
 8005eb2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005eb4:	e029      	b.n	8005f0a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eba:	f043 0210 	orr.w	r2, r3, #16
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ec6:	f043 0201 	orr.w	r2, r3, #1
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e023      	b.n	8005f1a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005ed2:	f7fe fdd1 	bl	8004a78 <HAL_GetTick>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	1ad3      	subs	r3, r2, r3
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d914      	bls.n	8005f0a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f003 0301 	and.w	r3, r3, #1
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00d      	beq.n	8005f0a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ef2:	f043 0210 	orr.w	r2, r3, #16
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005efe:	f043 0201 	orr.w	r2, r3, #1
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e007      	b.n	8005f1a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f003 0301 	and.w	r3, r3, #1
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d1dc      	bne.n	8005ed2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005f18:	2300      	movs	r3, #0
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b084      	sub	sp, #16
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f34:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d14b      	bne.n	8005fd4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f40:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0308 	and.w	r3, r3, #8
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d021      	beq.n	8005f9a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fe fe8c 	bl	8004c78 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d032      	beq.n	8005fcc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d12b      	bne.n	8005fcc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f78:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d11f      	bne.n	8005fcc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f90:	f043 0201 	orr.w	r2, r3, #1
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005f98:	e018      	b.n	8005fcc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	f003 0302 	and.w	r3, r3, #2
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d111      	bne.n	8005fcc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fb8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d105      	bne.n	8005fcc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fc4:	f043 0201 	orr.w	r2, r3, #1
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005fcc:	68f8      	ldr	r0, [r7, #12]
 8005fce:	f7ff fa55 	bl	800547c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005fd2:	e00e      	b.n	8005ff2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fd8:	f003 0310 	and.w	r3, r3, #16
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d003      	beq.n	8005fe8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005fe0:	68f8      	ldr	r0, [r7, #12]
 8005fe2:	f7ff fa5f 	bl	80054a4 <HAL_ADC_ErrorCallback>
}
 8005fe6:	e004      	b.n	8005ff2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	4798      	blx	r3
}
 8005ff2:	bf00      	nop
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005ffa:	b580      	push	{r7, lr}
 8005ffc:	b084      	sub	sp, #16
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006006:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006008:	68f8      	ldr	r0, [r7, #12]
 800600a:	f7ff fa41 	bl	8005490 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800600e:	bf00      	nop
 8006010:	3710      	adds	r7, #16
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}

08006016 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b084      	sub	sp, #16
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006022:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006028:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006034:	f043 0204 	orr.w	r2, r3, #4
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f7ff fa31 	bl	80054a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006042:	bf00      	nop
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}

0800604a <LL_ADC_StartCalibration>:
{
 800604a:	b480      	push	{r7}
 800604c:	b083      	sub	sp, #12
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
 8006052:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800605c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006060:	683a      	ldr	r2, [r7, #0]
 8006062:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006066:	4313      	orrs	r3, r2
 8006068:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	609a      	str	r2, [r3, #8]
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <LL_ADC_IsCalibrationOnGoing>:
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800608c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006090:	d101      	bne.n	8006096 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8006092:	2301      	movs	r3, #1
 8006094:	e000      	b.n	8006098 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006096:	2300      	movs	r3, #0
}
 8006098:	4618      	mov	r0, r3
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80060ae:	2300      	movs	r3, #0
 80060b0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d101      	bne.n	80060c0 <HAL_ADCEx_Calibration_Start+0x1c>
 80060bc:	2302      	movs	r3, #2
 80060be:	e04d      	b.n	800615c <HAL_ADCEx_Calibration_Start+0xb8>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7ff fecb 	bl	8005e64 <ADC_Disable>
 80060ce:	4603      	mov	r3, r0
 80060d0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80060d2:	7bfb      	ldrb	r3, [r7, #15]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d136      	bne.n	8006146 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060dc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80060e0:	f023 0302 	bic.w	r3, r3, #2
 80060e4:	f043 0202 	orr.w	r2, r3, #2
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6839      	ldr	r1, [r7, #0]
 80060f2:	4618      	mov	r0, r3
 80060f4:	f7ff ffa9 	bl	800604a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80060f8:	e014      	b.n	8006124 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	3301      	adds	r3, #1
 80060fe:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	4a18      	ldr	r2, [pc, #96]	@ (8006164 <HAL_ADCEx_Calibration_Start+0xc0>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d90d      	bls.n	8006124 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800610c:	f023 0312 	bic.w	r3, r3, #18
 8006110:	f043 0210 	orr.w	r2, r3, #16
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e01b      	b.n	800615c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4618      	mov	r0, r3
 800612a:	f7ff ffa7 	bl	800607c <LL_ADC_IsCalibrationOnGoing>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	d1e2      	bne.n	80060fa <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006138:	f023 0303 	bic.w	r3, r3, #3
 800613c:	f043 0201 	orr.w	r2, r3, #1
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006144:	e005      	b.n	8006152 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800614a:	f043 0210 	orr.w	r2, r3, #16
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800615a:	7bfb      	ldrb	r3, [r7, #15]
}
 800615c:	4618      	mov	r0, r3
 800615e:	3710      	adds	r7, #16
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}
 8006164:	0004de01 	.word	0x0004de01

08006168 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006168:	b480      	push	{r7}
 800616a:	b085      	sub	sp, #20
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f003 0307 	and.w	r3, r3, #7
 8006176:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006178:	4b0c      	ldr	r3, [pc, #48]	@ (80061ac <__NVIC_SetPriorityGrouping+0x44>)
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006184:	4013      	ands	r3, r2
 8006186:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006190:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800619a:	4a04      	ldr	r2, [pc, #16]	@ (80061ac <__NVIC_SetPriorityGrouping+0x44>)
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	60d3      	str	r3, [r2, #12]
}
 80061a0:	bf00      	nop
 80061a2:	3714      	adds	r7, #20
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr
 80061ac:	e000ed00 	.word	0xe000ed00

080061b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80061b0:	b480      	push	{r7}
 80061b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80061b4:	4b04      	ldr	r3, [pc, #16]	@ (80061c8 <__NVIC_GetPriorityGrouping+0x18>)
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	0a1b      	lsrs	r3, r3, #8
 80061ba:	f003 0307 	and.w	r3, r3, #7
}
 80061be:	4618      	mov	r0, r3
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr
 80061c8:	e000ed00 	.word	0xe000ed00

080061cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b083      	sub	sp, #12
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	4603      	mov	r3, r0
 80061d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	db0b      	blt.n	80061f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061de:	79fb      	ldrb	r3, [r7, #7]
 80061e0:	f003 021f 	and.w	r2, r3, #31
 80061e4:	4907      	ldr	r1, [pc, #28]	@ (8006204 <__NVIC_EnableIRQ+0x38>)
 80061e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061ea:	095b      	lsrs	r3, r3, #5
 80061ec:	2001      	movs	r0, #1
 80061ee:	fa00 f202 	lsl.w	r2, r0, r2
 80061f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80061f6:	bf00      	nop
 80061f8:	370c      	adds	r7, #12
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	e000e100 	.word	0xe000e100

08006208 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	4603      	mov	r3, r0
 8006210:	6039      	str	r1, [r7, #0]
 8006212:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006218:	2b00      	cmp	r3, #0
 800621a:	db0a      	blt.n	8006232 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	b2da      	uxtb	r2, r3
 8006220:	490c      	ldr	r1, [pc, #48]	@ (8006254 <__NVIC_SetPriority+0x4c>)
 8006222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006226:	0112      	lsls	r2, r2, #4
 8006228:	b2d2      	uxtb	r2, r2
 800622a:	440b      	add	r3, r1
 800622c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006230:	e00a      	b.n	8006248 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	b2da      	uxtb	r2, r3
 8006236:	4908      	ldr	r1, [pc, #32]	@ (8006258 <__NVIC_SetPriority+0x50>)
 8006238:	79fb      	ldrb	r3, [r7, #7]
 800623a:	f003 030f 	and.w	r3, r3, #15
 800623e:	3b04      	subs	r3, #4
 8006240:	0112      	lsls	r2, r2, #4
 8006242:	b2d2      	uxtb	r2, r2
 8006244:	440b      	add	r3, r1
 8006246:	761a      	strb	r2, [r3, #24]
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr
 8006254:	e000e100 	.word	0xe000e100
 8006258:	e000ed00 	.word	0xe000ed00

0800625c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800625c:	b480      	push	{r7}
 800625e:	b089      	sub	sp, #36	@ 0x24
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f003 0307 	and.w	r3, r3, #7
 800626e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	f1c3 0307 	rsb	r3, r3, #7
 8006276:	2b04      	cmp	r3, #4
 8006278:	bf28      	it	cs
 800627a:	2304      	movcs	r3, #4
 800627c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800627e:	69fb      	ldr	r3, [r7, #28]
 8006280:	3304      	adds	r3, #4
 8006282:	2b06      	cmp	r3, #6
 8006284:	d902      	bls.n	800628c <NVIC_EncodePriority+0x30>
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	3b03      	subs	r3, #3
 800628a:	e000      	b.n	800628e <NVIC_EncodePriority+0x32>
 800628c:	2300      	movs	r3, #0
 800628e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006290:	f04f 32ff 	mov.w	r2, #4294967295
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	fa02 f303 	lsl.w	r3, r2, r3
 800629a:	43da      	mvns	r2, r3
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	401a      	ands	r2, r3
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80062a4:	f04f 31ff 	mov.w	r1, #4294967295
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	fa01 f303 	lsl.w	r3, r1, r3
 80062ae:	43d9      	mvns	r1, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062b4:	4313      	orrs	r3, r2
         );
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3724      	adds	r7, #36	@ 0x24
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
	...

080062c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b082      	sub	sp, #8
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	3b01      	subs	r3, #1
 80062d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062d4:	d301      	bcc.n	80062da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80062d6:	2301      	movs	r3, #1
 80062d8:	e00f      	b.n	80062fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80062da:	4a0a      	ldr	r2, [pc, #40]	@ (8006304 <SysTick_Config+0x40>)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	3b01      	subs	r3, #1
 80062e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80062e2:	210f      	movs	r1, #15
 80062e4:	f04f 30ff 	mov.w	r0, #4294967295
 80062e8:	f7ff ff8e 	bl	8006208 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80062ec:	4b05      	ldr	r3, [pc, #20]	@ (8006304 <SysTick_Config+0x40>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80062f2:	4b04      	ldr	r3, [pc, #16]	@ (8006304 <SysTick_Config+0x40>)
 80062f4:	2207      	movs	r2, #7
 80062f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3708      	adds	r7, #8
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}
 8006302:	bf00      	nop
 8006304:	e000e010 	.word	0xe000e010

08006308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b082      	sub	sp, #8
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f7ff ff29 	bl	8006168 <__NVIC_SetPriorityGrouping>
}
 8006316:	bf00      	nop
 8006318:	3708      	adds	r7, #8
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}

0800631e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800631e:	b580      	push	{r7, lr}
 8006320:	b086      	sub	sp, #24
 8006322:	af00      	add	r7, sp, #0
 8006324:	4603      	mov	r3, r0
 8006326:	60b9      	str	r1, [r7, #8]
 8006328:	607a      	str	r2, [r7, #4]
 800632a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800632c:	f7ff ff40 	bl	80061b0 <__NVIC_GetPriorityGrouping>
 8006330:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	68b9      	ldr	r1, [r7, #8]
 8006336:	6978      	ldr	r0, [r7, #20]
 8006338:	f7ff ff90 	bl	800625c <NVIC_EncodePriority>
 800633c:	4602      	mov	r2, r0
 800633e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006342:	4611      	mov	r1, r2
 8006344:	4618      	mov	r0, r3
 8006346:	f7ff ff5f 	bl	8006208 <__NVIC_SetPriority>
}
 800634a:	bf00      	nop
 800634c:	3718      	adds	r7, #24
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}

08006352 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006352:	b580      	push	{r7, lr}
 8006354:	b082      	sub	sp, #8
 8006356:	af00      	add	r7, sp, #0
 8006358:	4603      	mov	r3, r0
 800635a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800635c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006360:	4618      	mov	r0, r3
 8006362:	f7ff ff33 	bl	80061cc <__NVIC_EnableIRQ>
}
 8006366:	bf00      	nop
 8006368:	3708      	adds	r7, #8
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}

0800636e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b082      	sub	sp, #8
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f7ff ffa4 	bl	80062c4 <SysTick_Config>
 800637c:	4603      	mov	r3, r0
}
 800637e:	4618      	mov	r0, r3
 8006380:	3708      	adds	r7, #8
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
	...

08006388 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b084      	sub	sp, #16
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e08d      	b.n	80064b6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	461a      	mov	r2, r3
 80063a0:	4b47      	ldr	r3, [pc, #284]	@ (80064c0 <HAL_DMA_Init+0x138>)
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d80f      	bhi.n	80063c6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	461a      	mov	r2, r3
 80063ac:	4b45      	ldr	r3, [pc, #276]	@ (80064c4 <HAL_DMA_Init+0x13c>)
 80063ae:	4413      	add	r3, r2
 80063b0:	4a45      	ldr	r2, [pc, #276]	@ (80064c8 <HAL_DMA_Init+0x140>)
 80063b2:	fba2 2303 	umull	r2, r3, r2, r3
 80063b6:	091b      	lsrs	r3, r3, #4
 80063b8:	009a      	lsls	r2, r3, #2
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a42      	ldr	r2, [pc, #264]	@ (80064cc <HAL_DMA_Init+0x144>)
 80063c2:	641a      	str	r2, [r3, #64]	@ 0x40
 80063c4:	e00e      	b.n	80063e4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	461a      	mov	r2, r3
 80063cc:	4b40      	ldr	r3, [pc, #256]	@ (80064d0 <HAL_DMA_Init+0x148>)
 80063ce:	4413      	add	r3, r2
 80063d0:	4a3d      	ldr	r2, [pc, #244]	@ (80064c8 <HAL_DMA_Init+0x140>)
 80063d2:	fba2 2303 	umull	r2, r3, r2, r3
 80063d6:	091b      	lsrs	r3, r3, #4
 80063d8:	009a      	lsls	r2, r3, #2
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a3c      	ldr	r2, [pc, #240]	@ (80064d4 <HAL_DMA_Init+0x14c>)
 80063e2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2202      	movs	r2, #2
 80063e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80063fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063fe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006408:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006414:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006420:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a1b      	ldr	r3, [r3, #32]
 8006426:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	4313      	orrs	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 f9b6 	bl	80067a8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006444:	d102      	bne.n	800644c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006454:	b2d2      	uxtb	r2, r2
 8006456:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006460:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d010      	beq.n	800648c <HAL_DMA_Init+0x104>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	2b04      	cmp	r3, #4
 8006470:	d80c      	bhi.n	800648c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 f9d6 	bl	8006824 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800647c:	2200      	movs	r2, #0
 800647e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006488:	605a      	str	r2, [r3, #4]
 800648a:	e008      	b.n	800649e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3710      	adds	r7, #16
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	40020407 	.word	0x40020407
 80064c4:	bffdfff8 	.word	0xbffdfff8
 80064c8:	cccccccd 	.word	0xcccccccd
 80064cc:	40020000 	.word	0x40020000
 80064d0:	bffdfbf8 	.word	0xbffdfbf8
 80064d4:	40020400 	.word	0x40020400

080064d8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b086      	sub	sp, #24
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	607a      	str	r2, [r7, #4]
 80064e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064e6:	2300      	movs	r3, #0
 80064e8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d101      	bne.n	80064f8 <HAL_DMA_Start_IT+0x20>
 80064f4:	2302      	movs	r3, #2
 80064f6:	e066      	b.n	80065c6 <HAL_DMA_Start_IT+0xee>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006506:	b2db      	uxtb	r3, r3
 8006508:	2b01      	cmp	r3, #1
 800650a:	d155      	bne.n	80065b8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2202      	movs	r2, #2
 8006510:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2200      	movs	r2, #0
 8006518:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f022 0201 	bic.w	r2, r2, #1
 8006528:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	68b9      	ldr	r1, [r7, #8]
 8006530:	68f8      	ldr	r0, [r7, #12]
 8006532:	f000 f8fb 	bl	800672c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800653a:	2b00      	cmp	r3, #0
 800653c:	d008      	beq.n	8006550 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f042 020e 	orr.w	r2, r2, #14
 800654c:	601a      	str	r2, [r3, #0]
 800654e:	e00f      	b.n	8006570 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f022 0204 	bic.w	r2, r2, #4
 800655e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f042 020a 	orr.w	r2, r2, #10
 800656e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d007      	beq.n	800658e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006588:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800658c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006592:	2b00      	cmp	r3, #0
 8006594:	d007      	beq.n	80065a6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80065a4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f042 0201 	orr.w	r2, r2, #1
 80065b4:	601a      	str	r2, [r3, #0]
 80065b6:	e005      	b.n	80065c4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80065c0:	2302      	movs	r3, #2
 80065c2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80065c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3718      	adds	r7, #24
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}

080065ce <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80065ce:	b580      	push	{r7, lr}
 80065d0:	b084      	sub	sp, #16
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ea:	f003 031f 	and.w	r3, r3, #31
 80065ee:	2204      	movs	r2, #4
 80065f0:	409a      	lsls	r2, r3
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	4013      	ands	r3, r2
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d026      	beq.n	8006648 <HAL_DMA_IRQHandler+0x7a>
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	f003 0304 	and.w	r3, r3, #4
 8006600:	2b00      	cmp	r3, #0
 8006602:	d021      	beq.n	8006648 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f003 0320 	and.w	r3, r3, #32
 800660e:	2b00      	cmp	r3, #0
 8006610:	d107      	bne.n	8006622 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f022 0204 	bic.w	r2, r2, #4
 8006620:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006626:	f003 021f 	and.w	r2, r3, #31
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800662e:	2104      	movs	r1, #4
 8006630:	fa01 f202 	lsl.w	r2, r1, r2
 8006634:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800663a:	2b00      	cmp	r3, #0
 800663c:	d071      	beq.n	8006722 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006646:	e06c      	b.n	8006722 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800664c:	f003 031f 	and.w	r3, r3, #31
 8006650:	2202      	movs	r2, #2
 8006652:	409a      	lsls	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	4013      	ands	r3, r2
 8006658:	2b00      	cmp	r3, #0
 800665a:	d02e      	beq.n	80066ba <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	f003 0302 	and.w	r3, r3, #2
 8006662:	2b00      	cmp	r3, #0
 8006664:	d029      	beq.n	80066ba <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0320 	and.w	r3, r3, #32
 8006670:	2b00      	cmp	r3, #0
 8006672:	d10b      	bne.n	800668c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f022 020a 	bic.w	r2, r2, #10
 8006682:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006690:	f003 021f 	and.w	r2, r3, #31
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006698:	2102      	movs	r1, #2
 800669a:	fa01 f202 	lsl.w	r2, r1, r2
 800669e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d038      	beq.n	8006722 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80066b8:	e033      	b.n	8006722 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066be:	f003 031f 	and.w	r3, r3, #31
 80066c2:	2208      	movs	r2, #8
 80066c4:	409a      	lsls	r2, r3
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	4013      	ands	r3, r2
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d02a      	beq.n	8006724 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	f003 0308 	and.w	r3, r3, #8
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d025      	beq.n	8006724 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f022 020e 	bic.w	r2, r2, #14
 80066e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ec:	f003 021f 	and.w	r2, r3, #31
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f4:	2101      	movs	r1, #1
 80066f6:	fa01 f202 	lsl.w	r2, r1, r2
 80066fa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006716:	2b00      	cmp	r3, #0
 8006718:	d004      	beq.n	8006724 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006722:	bf00      	nop
 8006724:	bf00      	nop
}
 8006726:	3710      	adds	r7, #16
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	607a      	str	r2, [r7, #4]
 8006738:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800673e:	68fa      	ldr	r2, [r7, #12]
 8006740:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006742:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006748:	2b00      	cmp	r3, #0
 800674a:	d004      	beq.n	8006756 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006754:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800675a:	f003 021f 	and.w	r2, r3, #31
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006762:	2101      	movs	r1, #1
 8006764:	fa01 f202 	lsl.w	r2, r1, r2
 8006768:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	683a      	ldr	r2, [r7, #0]
 8006770:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	2b10      	cmp	r3, #16
 8006778:	d108      	bne.n	800678c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68ba      	ldr	r2, [r7, #8]
 8006788:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800678a:	e007      	b.n	800679c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	68ba      	ldr	r2, [r7, #8]
 8006792:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	60da      	str	r2, [r3, #12]
}
 800679c:	bf00      	nop
 800679e:	3714      	adds	r7, #20
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b087      	sub	sp, #28
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	461a      	mov	r2, r3
 80067b6:	4b16      	ldr	r3, [pc, #88]	@ (8006810 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d802      	bhi.n	80067c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80067bc:	4b15      	ldr	r3, [pc, #84]	@ (8006814 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80067be:	617b      	str	r3, [r7, #20]
 80067c0:	e001      	b.n	80067c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80067c2:	4b15      	ldr	r3, [pc, #84]	@ (8006818 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80067c4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	3b08      	subs	r3, #8
 80067d2:	4a12      	ldr	r2, [pc, #72]	@ (800681c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80067d4:	fba2 2303 	umull	r2, r3, r2, r3
 80067d8:	091b      	lsrs	r3, r3, #4
 80067da:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067e0:	089b      	lsrs	r3, r3, #2
 80067e2:	009a      	lsls	r2, r3, #2
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	4413      	add	r3, r2
 80067e8:	461a      	mov	r2, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a0b      	ldr	r2, [pc, #44]	@ (8006820 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80067f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f003 031f 	and.w	r3, r3, #31
 80067fa:	2201      	movs	r2, #1
 80067fc:	409a      	lsls	r2, r3
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006802:	bf00      	nop
 8006804:	371c      	adds	r7, #28
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	40020407 	.word	0x40020407
 8006814:	40020800 	.word	0x40020800
 8006818:	40020820 	.word	0x40020820
 800681c:	cccccccd 	.word	0xcccccccd
 8006820:	40020880 	.word	0x40020880

08006824 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006824:	b480      	push	{r7}
 8006826:	b085      	sub	sp, #20
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	b2db      	uxtb	r3, r3
 8006832:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	4b0b      	ldr	r3, [pc, #44]	@ (8006864 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006838:	4413      	add	r3, r2
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	461a      	mov	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a08      	ldr	r2, [pc, #32]	@ (8006868 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006846:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	3b01      	subs	r3, #1
 800684c:	f003 031f 	and.w	r3, r3, #31
 8006850:	2201      	movs	r2, #1
 8006852:	409a      	lsls	r2, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006858:	bf00      	nop
 800685a:	3714      	adds	r7, #20
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr
 8006864:	1000823f 	.word	0x1000823f
 8006868:	40020940 	.word	0x40020940

0800686c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006876:	2300      	movs	r3, #0
 8006878:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800687a:	e15a      	b.n	8006b32 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	681a      	ldr	r2, [r3, #0]
 8006880:	2101      	movs	r1, #1
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	fa01 f303 	lsl.w	r3, r1, r3
 8006888:	4013      	ands	r3, r2
 800688a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2b00      	cmp	r3, #0
 8006890:	f000 814c 	beq.w	8006b2c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	f003 0303 	and.w	r3, r3, #3
 800689c:	2b01      	cmp	r3, #1
 800689e:	d005      	beq.n	80068ac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d130      	bne.n	800690e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	005b      	lsls	r3, r3, #1
 80068b6:	2203      	movs	r2, #3
 80068b8:	fa02 f303 	lsl.w	r3, r2, r3
 80068bc:	43db      	mvns	r3, r3
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	4013      	ands	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	68da      	ldr	r2, [r3, #12]
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	005b      	lsls	r3, r3, #1
 80068cc:	fa02 f303 	lsl.w	r3, r2, r3
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	693a      	ldr	r2, [r7, #16]
 80068da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80068e2:	2201      	movs	r2, #1
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	fa02 f303 	lsl.w	r3, r2, r3
 80068ea:	43db      	mvns	r3, r3
 80068ec:	693a      	ldr	r2, [r7, #16]
 80068ee:	4013      	ands	r3, r2
 80068f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	091b      	lsrs	r3, r3, #4
 80068f8:	f003 0201 	and.w	r2, r3, #1
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006902:	693a      	ldr	r2, [r7, #16]
 8006904:	4313      	orrs	r3, r2
 8006906:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	693a      	ldr	r2, [r7, #16]
 800690c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	f003 0303 	and.w	r3, r3, #3
 8006916:	2b03      	cmp	r3, #3
 8006918:	d017      	beq.n	800694a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	68db      	ldr	r3, [r3, #12]
 800691e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	005b      	lsls	r3, r3, #1
 8006924:	2203      	movs	r2, #3
 8006926:	fa02 f303 	lsl.w	r3, r2, r3
 800692a:	43db      	mvns	r3, r3
 800692c:	693a      	ldr	r2, [r7, #16]
 800692e:	4013      	ands	r3, r2
 8006930:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	689a      	ldr	r2, [r3, #8]
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	005b      	lsls	r3, r3, #1
 800693a:	fa02 f303 	lsl.w	r3, r2, r3
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	4313      	orrs	r3, r2
 8006942:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	f003 0303 	and.w	r3, r3, #3
 8006952:	2b02      	cmp	r3, #2
 8006954:	d123      	bne.n	800699e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	08da      	lsrs	r2, r3, #3
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	3208      	adds	r2, #8
 800695e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006962:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	f003 0307 	and.w	r3, r3, #7
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	220f      	movs	r2, #15
 800696e:	fa02 f303 	lsl.w	r3, r2, r3
 8006972:	43db      	mvns	r3, r3
 8006974:	693a      	ldr	r2, [r7, #16]
 8006976:	4013      	ands	r3, r2
 8006978:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	691a      	ldr	r2, [r3, #16]
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	f003 0307 	and.w	r3, r3, #7
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	fa02 f303 	lsl.w	r3, r2, r3
 800698a:	693a      	ldr	r2, [r7, #16]
 800698c:	4313      	orrs	r3, r2
 800698e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	08da      	lsrs	r2, r3, #3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	3208      	adds	r2, #8
 8006998:	6939      	ldr	r1, [r7, #16]
 800699a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	005b      	lsls	r3, r3, #1
 80069a8:	2203      	movs	r2, #3
 80069aa:	fa02 f303 	lsl.w	r3, r2, r3
 80069ae:	43db      	mvns	r3, r3
 80069b0:	693a      	ldr	r2, [r7, #16]
 80069b2:	4013      	ands	r3, r2
 80069b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	f003 0203 	and.w	r2, r3, #3
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	005b      	lsls	r3, r3, #1
 80069c2:	fa02 f303 	lsl.w	r3, r2, r3
 80069c6:	693a      	ldr	r2, [r7, #16]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	693a      	ldr	r2, [r7, #16]
 80069d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	f000 80a6 	beq.w	8006b2c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80069e0:	4b5b      	ldr	r3, [pc, #364]	@ (8006b50 <HAL_GPIO_Init+0x2e4>)
 80069e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069e4:	4a5a      	ldr	r2, [pc, #360]	@ (8006b50 <HAL_GPIO_Init+0x2e4>)
 80069e6:	f043 0301 	orr.w	r3, r3, #1
 80069ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80069ec:	4b58      	ldr	r3, [pc, #352]	@ (8006b50 <HAL_GPIO_Init+0x2e4>)
 80069ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069f0:	f003 0301 	and.w	r3, r3, #1
 80069f4:	60bb      	str	r3, [r7, #8]
 80069f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80069f8:	4a56      	ldr	r2, [pc, #344]	@ (8006b54 <HAL_GPIO_Init+0x2e8>)
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	089b      	lsrs	r3, r3, #2
 80069fe:	3302      	adds	r3, #2
 8006a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	f003 0303 	and.w	r3, r3, #3
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	220f      	movs	r2, #15
 8006a10:	fa02 f303 	lsl.w	r3, r2, r3
 8006a14:	43db      	mvns	r3, r3
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	4013      	ands	r3, r2
 8006a1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006a22:	d01f      	beq.n	8006a64 <HAL_GPIO_Init+0x1f8>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a4c      	ldr	r2, [pc, #304]	@ (8006b58 <HAL_GPIO_Init+0x2ec>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d019      	beq.n	8006a60 <HAL_GPIO_Init+0x1f4>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a4b      	ldr	r2, [pc, #300]	@ (8006b5c <HAL_GPIO_Init+0x2f0>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d013      	beq.n	8006a5c <HAL_GPIO_Init+0x1f0>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a4a      	ldr	r2, [pc, #296]	@ (8006b60 <HAL_GPIO_Init+0x2f4>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d00d      	beq.n	8006a58 <HAL_GPIO_Init+0x1ec>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a49      	ldr	r2, [pc, #292]	@ (8006b64 <HAL_GPIO_Init+0x2f8>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d007      	beq.n	8006a54 <HAL_GPIO_Init+0x1e8>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4a48      	ldr	r2, [pc, #288]	@ (8006b68 <HAL_GPIO_Init+0x2fc>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d101      	bne.n	8006a50 <HAL_GPIO_Init+0x1e4>
 8006a4c:	2305      	movs	r3, #5
 8006a4e:	e00a      	b.n	8006a66 <HAL_GPIO_Init+0x1fa>
 8006a50:	2306      	movs	r3, #6
 8006a52:	e008      	b.n	8006a66 <HAL_GPIO_Init+0x1fa>
 8006a54:	2304      	movs	r3, #4
 8006a56:	e006      	b.n	8006a66 <HAL_GPIO_Init+0x1fa>
 8006a58:	2303      	movs	r3, #3
 8006a5a:	e004      	b.n	8006a66 <HAL_GPIO_Init+0x1fa>
 8006a5c:	2302      	movs	r3, #2
 8006a5e:	e002      	b.n	8006a66 <HAL_GPIO_Init+0x1fa>
 8006a60:	2301      	movs	r3, #1
 8006a62:	e000      	b.n	8006a66 <HAL_GPIO_Init+0x1fa>
 8006a64:	2300      	movs	r3, #0
 8006a66:	697a      	ldr	r2, [r7, #20]
 8006a68:	f002 0203 	and.w	r2, r2, #3
 8006a6c:	0092      	lsls	r2, r2, #2
 8006a6e:	4093      	lsls	r3, r2
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a76:	4937      	ldr	r1, [pc, #220]	@ (8006b54 <HAL_GPIO_Init+0x2e8>)
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	089b      	lsrs	r3, r3, #2
 8006a7c:	3302      	adds	r3, #2
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006a84:	4b39      	ldr	r3, [pc, #228]	@ (8006b6c <HAL_GPIO_Init+0x300>)
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	43db      	mvns	r3, r3
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	4013      	ands	r3, r2
 8006a92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d003      	beq.n	8006aa8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006aa0:	693a      	ldr	r2, [r7, #16]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006aa8:	4a30      	ldr	r2, [pc, #192]	@ (8006b6c <HAL_GPIO_Init+0x300>)
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006aae:	4b2f      	ldr	r3, [pc, #188]	@ (8006b6c <HAL_GPIO_Init+0x300>)
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	43db      	mvns	r3, r3
 8006ab8:	693a      	ldr	r2, [r7, #16]
 8006aba:	4013      	ands	r3, r2
 8006abc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d003      	beq.n	8006ad2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006ad2:	4a26      	ldr	r2, [pc, #152]	@ (8006b6c <HAL_GPIO_Init+0x300>)
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006ad8:	4b24      	ldr	r3, [pc, #144]	@ (8006b6c <HAL_GPIO_Init+0x300>)
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	43db      	mvns	r3, r3
 8006ae2:	693a      	ldr	r2, [r7, #16]
 8006ae4:	4013      	ands	r3, r2
 8006ae6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d003      	beq.n	8006afc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006af4:	693a      	ldr	r2, [r7, #16]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006afc:	4a1b      	ldr	r2, [pc, #108]	@ (8006b6c <HAL_GPIO_Init+0x300>)
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006b02:	4b1a      	ldr	r3, [pc, #104]	@ (8006b6c <HAL_GPIO_Init+0x300>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	43db      	mvns	r3, r3
 8006b0c:	693a      	ldr	r2, [r7, #16]
 8006b0e:	4013      	ands	r3, r2
 8006b10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d003      	beq.n	8006b26 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006b1e:	693a      	ldr	r2, [r7, #16]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006b26:	4a11      	ldr	r2, [pc, #68]	@ (8006b6c <HAL_GPIO_Init+0x300>)
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	3301      	adds	r3, #1
 8006b30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	fa22 f303 	lsr.w	r3, r2, r3
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	f47f ae9d 	bne.w	800687c <HAL_GPIO_Init+0x10>
  }
}
 8006b42:	bf00      	nop
 8006b44:	bf00      	nop
 8006b46:	371c      	adds	r7, #28
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr
 8006b50:	40021000 	.word	0x40021000
 8006b54:	40010000 	.word	0x40010000
 8006b58:	48000400 	.word	0x48000400
 8006b5c:	48000800 	.word	0x48000800
 8006b60:	48000c00 	.word	0x48000c00
 8006b64:	48001000 	.word	0x48001000
 8006b68:	48001400 	.word	0x48001400
 8006b6c:	40010400 	.word	0x40010400

08006b70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b085      	sub	sp, #20
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	460b      	mov	r3, r1
 8006b7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	691a      	ldr	r2, [r3, #16]
 8006b80:	887b      	ldrh	r3, [r7, #2]
 8006b82:	4013      	ands	r3, r2
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d002      	beq.n	8006b8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	73fb      	strb	r3, [r7, #15]
 8006b8c:	e001      	b.n	8006b92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3714      	adds	r7, #20
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b083      	sub	sp, #12
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	460b      	mov	r3, r1
 8006baa:	807b      	strh	r3, [r7, #2]
 8006bac:	4613      	mov	r3, r2
 8006bae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006bb0:	787b      	ldrb	r3, [r7, #1]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d003      	beq.n	8006bbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006bb6:	887a      	ldrh	r2, [r7, #2]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006bbc:	e002      	b.n	8006bc4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006bbe:	887a      	ldrh	r2, [r7, #2]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006bc4:	bf00      	nop
 8006bc6:	370c      	adds	r7, #12
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b082      	sub	sp, #8
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006bda:	4b08      	ldr	r3, [pc, #32]	@ (8006bfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bdc:	695a      	ldr	r2, [r3, #20]
 8006bde:	88fb      	ldrh	r3, [r7, #6]
 8006be0:	4013      	ands	r3, r2
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d006      	beq.n	8006bf4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006be6:	4a05      	ldr	r2, [pc, #20]	@ (8006bfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006be8:	88fb      	ldrh	r3, [r7, #6]
 8006bea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006bec:	88fb      	ldrh	r3, [r7, #6]
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f000 f806 	bl	8006c00 <HAL_GPIO_EXTI_Callback>
  }
}
 8006bf4:	bf00      	nop
 8006bf6:	3708      	adds	r7, #8
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}
 8006bfc:	40010400 	.word	0x40010400

08006c00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	4603      	mov	r3, r0
 8006c08:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006c0a:	bf00      	nop
 8006c0c:	370c      	adds	r7, #12
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr
	...

08006c18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d141      	bne.n	8006caa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006c26:	4b4b      	ldr	r3, [pc, #300]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c32:	d131      	bne.n	8006c98 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006c34:	4b47      	ldr	r3, [pc, #284]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c3a:	4a46      	ldr	r2, [pc, #280]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006c44:	4b43      	ldr	r3, [pc, #268]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006c4c:	4a41      	ldr	r2, [pc, #260]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006c52:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006c54:	4b40      	ldr	r3, [pc, #256]	@ (8006d58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2232      	movs	r2, #50	@ 0x32
 8006c5a:	fb02 f303 	mul.w	r3, r2, r3
 8006c5e:	4a3f      	ldr	r2, [pc, #252]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006c60:	fba2 2303 	umull	r2, r3, r2, r3
 8006c64:	0c9b      	lsrs	r3, r3, #18
 8006c66:	3301      	adds	r3, #1
 8006c68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c6a:	e002      	b.n	8006c72 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c72:	4b38      	ldr	r3, [pc, #224]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c7e:	d102      	bne.n	8006c86 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d1f2      	bne.n	8006c6c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006c86:	4b33      	ldr	r3, [pc, #204]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c88:	695b      	ldr	r3, [r3, #20]
 8006c8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c92:	d158      	bne.n	8006d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006c94:	2303      	movs	r3, #3
 8006c96:	e057      	b.n	8006d48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006c98:	4b2e      	ldr	r3, [pc, #184]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c9e:	4a2d      	ldr	r2, [pc, #180]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ca0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ca4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006ca8:	e04d      	b.n	8006d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cb0:	d141      	bne.n	8006d36 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006cb2:	4b28      	ldr	r3, [pc, #160]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cbe:	d131      	bne.n	8006d24 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006cc0:	4b24      	ldr	r3, [pc, #144]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cc6:	4a23      	ldr	r2, [pc, #140]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ccc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006cd0:	4b20      	ldr	r3, [pc, #128]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006cd8:	4a1e      	ldr	r2, [pc, #120]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006cde:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8006d58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	2232      	movs	r2, #50	@ 0x32
 8006ce6:	fb02 f303 	mul.w	r3, r2, r3
 8006cea:	4a1c      	ldr	r2, [pc, #112]	@ (8006d5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006cec:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf0:	0c9b      	lsrs	r3, r3, #18
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006cf6:	e002      	b.n	8006cfe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006cfe:	4b15      	ldr	r3, [pc, #84]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d00:	695b      	ldr	r3, [r3, #20]
 8006d02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d0a:	d102      	bne.n	8006d12 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1f2      	bne.n	8006cf8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006d12:	4b10      	ldr	r3, [pc, #64]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d1e:	d112      	bne.n	8006d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006d20:	2303      	movs	r3, #3
 8006d22:	e011      	b.n	8006d48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006d24:	4b0b      	ldr	r3, [pc, #44]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006d34:	e007      	b.n	8006d46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006d36:	4b07      	ldr	r3, [pc, #28]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006d3e:	4a05      	ldr	r2, [pc, #20]	@ (8006d54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006d44:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3714      	adds	r7, #20
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr
 8006d54:	40007000 	.word	0x40007000
 8006d58:	20000980 	.word	0x20000980
 8006d5c:	431bde83 	.word	0x431bde83

08006d60 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006d60:	b480      	push	{r7}
 8006d62:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006d64:	4b05      	ldr	r3, [pc, #20]	@ (8006d7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	4a04      	ldr	r2, [pc, #16]	@ (8006d7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006d6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006d6e:	6093      	str	r3, [r2, #8]
}
 8006d70:	bf00      	nop
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop
 8006d7c:	40007000 	.word	0x40007000

08006d80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b088      	sub	sp, #32
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d101      	bne.n	8006d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e2fe      	b.n	8007390 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 0301 	and.w	r3, r3, #1
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d075      	beq.n	8006e8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d9e:	4b97      	ldr	r3, [pc, #604]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	f003 030c 	and.w	r3, r3, #12
 8006da6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006da8:	4b94      	ldr	r3, [pc, #592]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	f003 0303 	and.w	r3, r3, #3
 8006db0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006db2:	69bb      	ldr	r3, [r7, #24]
 8006db4:	2b0c      	cmp	r3, #12
 8006db6:	d102      	bne.n	8006dbe <HAL_RCC_OscConfig+0x3e>
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	2b03      	cmp	r3, #3
 8006dbc:	d002      	beq.n	8006dc4 <HAL_RCC_OscConfig+0x44>
 8006dbe:	69bb      	ldr	r3, [r7, #24]
 8006dc0:	2b08      	cmp	r3, #8
 8006dc2:	d10b      	bne.n	8006ddc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dc4:	4b8d      	ldr	r3, [pc, #564]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d05b      	beq.n	8006e88 <HAL_RCC_OscConfig+0x108>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d157      	bne.n	8006e88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e2d9      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006de4:	d106      	bne.n	8006df4 <HAL_RCC_OscConfig+0x74>
 8006de6:	4b85      	ldr	r3, [pc, #532]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a84      	ldr	r2, [pc, #528]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006df0:	6013      	str	r3, [r2, #0]
 8006df2:	e01d      	b.n	8006e30 <HAL_RCC_OscConfig+0xb0>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006dfc:	d10c      	bne.n	8006e18 <HAL_RCC_OscConfig+0x98>
 8006dfe:	4b7f      	ldr	r3, [pc, #508]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a7e      	ldr	r2, [pc, #504]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006e04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e08:	6013      	str	r3, [r2, #0]
 8006e0a:	4b7c      	ldr	r3, [pc, #496]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a7b      	ldr	r2, [pc, #492]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e14:	6013      	str	r3, [r2, #0]
 8006e16:	e00b      	b.n	8006e30 <HAL_RCC_OscConfig+0xb0>
 8006e18:	4b78      	ldr	r3, [pc, #480]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a77      	ldr	r2, [pc, #476]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006e1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e22:	6013      	str	r3, [r2, #0]
 8006e24:	4b75      	ldr	r3, [pc, #468]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a74      	ldr	r2, [pc, #464]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006e2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d013      	beq.n	8006e60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e38:	f7fd fe1e 	bl	8004a78 <HAL_GetTick>
 8006e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e3e:	e008      	b.n	8006e52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e40:	f7fd fe1a 	bl	8004a78 <HAL_GetTick>
 8006e44:	4602      	mov	r2, r0
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	2b64      	cmp	r3, #100	@ 0x64
 8006e4c:	d901      	bls.n	8006e52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	e29e      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e52:	4b6a      	ldr	r3, [pc, #424]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d0f0      	beq.n	8006e40 <HAL_RCC_OscConfig+0xc0>
 8006e5e:	e014      	b.n	8006e8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e60:	f7fd fe0a 	bl	8004a78 <HAL_GetTick>
 8006e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e66:	e008      	b.n	8006e7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e68:	f7fd fe06 	bl	8004a78 <HAL_GetTick>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	1ad3      	subs	r3, r2, r3
 8006e72:	2b64      	cmp	r3, #100	@ 0x64
 8006e74:	d901      	bls.n	8006e7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e76:	2303      	movs	r3, #3
 8006e78:	e28a      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e7a:	4b60      	ldr	r3, [pc, #384]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1f0      	bne.n	8006e68 <HAL_RCC_OscConfig+0xe8>
 8006e86:	e000      	b.n	8006e8a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f003 0302 	and.w	r3, r3, #2
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d075      	beq.n	8006f82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e96:	4b59      	ldr	r3, [pc, #356]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	f003 030c 	and.w	r3, r3, #12
 8006e9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ea0:	4b56      	ldr	r3, [pc, #344]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	f003 0303 	and.w	r3, r3, #3
 8006ea8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006eaa:	69bb      	ldr	r3, [r7, #24]
 8006eac:	2b0c      	cmp	r3, #12
 8006eae:	d102      	bne.n	8006eb6 <HAL_RCC_OscConfig+0x136>
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	d002      	beq.n	8006ebc <HAL_RCC_OscConfig+0x13c>
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	2b04      	cmp	r3, #4
 8006eba:	d11f      	bne.n	8006efc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ebc:	4b4f      	ldr	r3, [pc, #316]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d005      	beq.n	8006ed4 <HAL_RCC_OscConfig+0x154>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d101      	bne.n	8006ed4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	e25d      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ed4:	4b49      	ldr	r3, [pc, #292]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	691b      	ldr	r3, [r3, #16]
 8006ee0:	061b      	lsls	r3, r3, #24
 8006ee2:	4946      	ldr	r1, [pc, #280]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006ee8:	4b45      	ldr	r3, [pc, #276]	@ (8007000 <HAL_RCC_OscConfig+0x280>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7fd fd77 	bl	80049e0 <HAL_InitTick>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d043      	beq.n	8006f80 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e249      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d023      	beq.n	8006f4c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f04:	4b3d      	ldr	r3, [pc, #244]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a3c      	ldr	r2, [pc, #240]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f10:	f7fd fdb2 	bl	8004a78 <HAL_GetTick>
 8006f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f16:	e008      	b.n	8006f2a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f18:	f7fd fdae 	bl	8004a78 <HAL_GetTick>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	1ad3      	subs	r3, r2, r3
 8006f22:	2b02      	cmp	r3, #2
 8006f24:	d901      	bls.n	8006f2a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e232      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f2a:	4b34      	ldr	r3, [pc, #208]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d0f0      	beq.n	8006f18 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f36:	4b31      	ldr	r3, [pc, #196]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	691b      	ldr	r3, [r3, #16]
 8006f42:	061b      	lsls	r3, r3, #24
 8006f44:	492d      	ldr	r1, [pc, #180]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006f46:	4313      	orrs	r3, r2
 8006f48:	604b      	str	r3, [r1, #4]
 8006f4a:	e01a      	b.n	8006f82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f4c:	4b2b      	ldr	r3, [pc, #172]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a2a      	ldr	r2, [pc, #168]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006f52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f58:	f7fd fd8e 	bl	8004a78 <HAL_GetTick>
 8006f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f5e:	e008      	b.n	8006f72 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f60:	f7fd fd8a 	bl	8004a78 <HAL_GetTick>
 8006f64:	4602      	mov	r2, r0
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	1ad3      	subs	r3, r2, r3
 8006f6a:	2b02      	cmp	r3, #2
 8006f6c:	d901      	bls.n	8006f72 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	e20e      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f72:	4b22      	ldr	r3, [pc, #136]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d1f0      	bne.n	8006f60 <HAL_RCC_OscConfig+0x1e0>
 8006f7e:	e000      	b.n	8006f82 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f003 0308 	and.w	r3, r3, #8
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d041      	beq.n	8007012 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	695b      	ldr	r3, [r3, #20]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d01c      	beq.n	8006fd0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f96:	4b19      	ldr	r3, [pc, #100]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006f98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f9c:	4a17      	ldr	r2, [pc, #92]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006f9e:	f043 0301 	orr.w	r3, r3, #1
 8006fa2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fa6:	f7fd fd67 	bl	8004a78 <HAL_GetTick>
 8006faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006fac:	e008      	b.n	8006fc0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fae:	f7fd fd63 	bl	8004a78 <HAL_GetTick>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	1ad3      	subs	r3, r2, r3
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	d901      	bls.n	8006fc0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	e1e7      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fc6:	f003 0302 	and.w	r3, r3, #2
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d0ef      	beq.n	8006fae <HAL_RCC_OscConfig+0x22e>
 8006fce:	e020      	b.n	8007012 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fd6:	4a09      	ldr	r2, [pc, #36]	@ (8006ffc <HAL_RCC_OscConfig+0x27c>)
 8006fd8:	f023 0301 	bic.w	r3, r3, #1
 8006fdc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fe0:	f7fd fd4a 	bl	8004a78 <HAL_GetTick>
 8006fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006fe6:	e00d      	b.n	8007004 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fe8:	f7fd fd46 	bl	8004a78 <HAL_GetTick>
 8006fec:	4602      	mov	r2, r0
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	1ad3      	subs	r3, r2, r3
 8006ff2:	2b02      	cmp	r3, #2
 8006ff4:	d906      	bls.n	8007004 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006ff6:	2303      	movs	r3, #3
 8006ff8:	e1ca      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
 8006ffa:	bf00      	nop
 8006ffc:	40021000 	.word	0x40021000
 8007000:	20000984 	.word	0x20000984
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007004:	4b8c      	ldr	r3, [pc, #560]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 8007006:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800700a:	f003 0302 	and.w	r3, r3, #2
 800700e:	2b00      	cmp	r3, #0
 8007010:	d1ea      	bne.n	8006fe8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f003 0304 	and.w	r3, r3, #4
 800701a:	2b00      	cmp	r3, #0
 800701c:	f000 80a6 	beq.w	800716c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007020:	2300      	movs	r3, #0
 8007022:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007024:	4b84      	ldr	r3, [pc, #528]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 8007026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800702c:	2b00      	cmp	r3, #0
 800702e:	d101      	bne.n	8007034 <HAL_RCC_OscConfig+0x2b4>
 8007030:	2301      	movs	r3, #1
 8007032:	e000      	b.n	8007036 <HAL_RCC_OscConfig+0x2b6>
 8007034:	2300      	movs	r3, #0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d00d      	beq.n	8007056 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800703a:	4b7f      	ldr	r3, [pc, #508]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 800703c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800703e:	4a7e      	ldr	r2, [pc, #504]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 8007040:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007044:	6593      	str	r3, [r2, #88]	@ 0x58
 8007046:	4b7c      	ldr	r3, [pc, #496]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 8007048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800704a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800704e:	60fb      	str	r3, [r7, #12]
 8007050:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007052:	2301      	movs	r3, #1
 8007054:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007056:	4b79      	ldr	r3, [pc, #484]	@ (800723c <HAL_RCC_OscConfig+0x4bc>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800705e:	2b00      	cmp	r3, #0
 8007060:	d118      	bne.n	8007094 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007062:	4b76      	ldr	r3, [pc, #472]	@ (800723c <HAL_RCC_OscConfig+0x4bc>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a75      	ldr	r2, [pc, #468]	@ (800723c <HAL_RCC_OscConfig+0x4bc>)
 8007068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800706c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800706e:	f7fd fd03 	bl	8004a78 <HAL_GetTick>
 8007072:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007074:	e008      	b.n	8007088 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007076:	f7fd fcff 	bl	8004a78 <HAL_GetTick>
 800707a:	4602      	mov	r2, r0
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	1ad3      	subs	r3, r2, r3
 8007080:	2b02      	cmp	r3, #2
 8007082:	d901      	bls.n	8007088 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007084:	2303      	movs	r3, #3
 8007086:	e183      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007088:	4b6c      	ldr	r3, [pc, #432]	@ (800723c <HAL_RCC_OscConfig+0x4bc>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007090:	2b00      	cmp	r3, #0
 8007092:	d0f0      	beq.n	8007076 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	2b01      	cmp	r3, #1
 800709a:	d108      	bne.n	80070ae <HAL_RCC_OscConfig+0x32e>
 800709c:	4b66      	ldr	r3, [pc, #408]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 800709e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070a2:	4a65      	ldr	r2, [pc, #404]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80070a4:	f043 0301 	orr.w	r3, r3, #1
 80070a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070ac:	e024      	b.n	80070f8 <HAL_RCC_OscConfig+0x378>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	2b05      	cmp	r3, #5
 80070b4:	d110      	bne.n	80070d8 <HAL_RCC_OscConfig+0x358>
 80070b6:	4b60      	ldr	r3, [pc, #384]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80070b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070bc:	4a5e      	ldr	r2, [pc, #376]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80070be:	f043 0304 	orr.w	r3, r3, #4
 80070c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070c6:	4b5c      	ldr	r3, [pc, #368]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80070c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070cc:	4a5a      	ldr	r2, [pc, #360]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80070ce:	f043 0301 	orr.w	r3, r3, #1
 80070d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070d6:	e00f      	b.n	80070f8 <HAL_RCC_OscConfig+0x378>
 80070d8:	4b57      	ldr	r3, [pc, #348]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80070da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070de:	4a56      	ldr	r2, [pc, #344]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80070e0:	f023 0301 	bic.w	r3, r3, #1
 80070e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80070e8:	4b53      	ldr	r3, [pc, #332]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80070ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070ee:	4a52      	ldr	r2, [pc, #328]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80070f0:	f023 0304 	bic.w	r3, r3, #4
 80070f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d016      	beq.n	800712e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007100:	f7fd fcba 	bl	8004a78 <HAL_GetTick>
 8007104:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007106:	e00a      	b.n	800711e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007108:	f7fd fcb6 	bl	8004a78 <HAL_GetTick>
 800710c:	4602      	mov	r2, r0
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	1ad3      	subs	r3, r2, r3
 8007112:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007116:	4293      	cmp	r3, r2
 8007118:	d901      	bls.n	800711e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	e138      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800711e:	4b46      	ldr	r3, [pc, #280]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 8007120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007124:	f003 0302 	and.w	r3, r3, #2
 8007128:	2b00      	cmp	r3, #0
 800712a:	d0ed      	beq.n	8007108 <HAL_RCC_OscConfig+0x388>
 800712c:	e015      	b.n	800715a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800712e:	f7fd fca3 	bl	8004a78 <HAL_GetTick>
 8007132:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007134:	e00a      	b.n	800714c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007136:	f7fd fc9f 	bl	8004a78 <HAL_GetTick>
 800713a:	4602      	mov	r2, r0
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	1ad3      	subs	r3, r2, r3
 8007140:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007144:	4293      	cmp	r3, r2
 8007146:	d901      	bls.n	800714c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007148:	2303      	movs	r3, #3
 800714a:	e121      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800714c:	4b3a      	ldr	r3, [pc, #232]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 800714e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007152:	f003 0302 	and.w	r3, r3, #2
 8007156:	2b00      	cmp	r3, #0
 8007158:	d1ed      	bne.n	8007136 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800715a:	7ffb      	ldrb	r3, [r7, #31]
 800715c:	2b01      	cmp	r3, #1
 800715e:	d105      	bne.n	800716c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007160:	4b35      	ldr	r3, [pc, #212]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 8007162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007164:	4a34      	ldr	r2, [pc, #208]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 8007166:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800716a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0320 	and.w	r3, r3, #32
 8007174:	2b00      	cmp	r3, #0
 8007176:	d03c      	beq.n	80071f2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	699b      	ldr	r3, [r3, #24]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d01c      	beq.n	80071ba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007180:	4b2d      	ldr	r3, [pc, #180]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 8007182:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007186:	4a2c      	ldr	r2, [pc, #176]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 8007188:	f043 0301 	orr.w	r3, r3, #1
 800718c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007190:	f7fd fc72 	bl	8004a78 <HAL_GetTick>
 8007194:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007196:	e008      	b.n	80071aa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007198:	f7fd fc6e 	bl	8004a78 <HAL_GetTick>
 800719c:	4602      	mov	r2, r0
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	1ad3      	subs	r3, r2, r3
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d901      	bls.n	80071aa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80071a6:	2303      	movs	r3, #3
 80071a8:	e0f2      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80071aa:	4b23      	ldr	r3, [pc, #140]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80071ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071b0:	f003 0302 	and.w	r3, r3, #2
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d0ef      	beq.n	8007198 <HAL_RCC_OscConfig+0x418>
 80071b8:	e01b      	b.n	80071f2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80071ba:	4b1f      	ldr	r3, [pc, #124]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80071bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071c0:	4a1d      	ldr	r2, [pc, #116]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80071c2:	f023 0301 	bic.w	r3, r3, #1
 80071c6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071ca:	f7fd fc55 	bl	8004a78 <HAL_GetTick>
 80071ce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80071d0:	e008      	b.n	80071e4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80071d2:	f7fd fc51 	bl	8004a78 <HAL_GetTick>
 80071d6:	4602      	mov	r2, r0
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	1ad3      	subs	r3, r2, r3
 80071dc:	2b02      	cmp	r3, #2
 80071de:	d901      	bls.n	80071e4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80071e0:	2303      	movs	r3, #3
 80071e2:	e0d5      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80071e4:	4b14      	ldr	r3, [pc, #80]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80071e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80071ea:	f003 0302 	and.w	r3, r3, #2
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1ef      	bne.n	80071d2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	69db      	ldr	r3, [r3, #28]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f000 80c9 	beq.w	800738e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80071fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f003 030c 	and.w	r3, r3, #12
 8007204:	2b0c      	cmp	r3, #12
 8007206:	f000 8083 	beq.w	8007310 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	69db      	ldr	r3, [r3, #28]
 800720e:	2b02      	cmp	r3, #2
 8007210:	d15e      	bne.n	80072d0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007212:	4b09      	ldr	r3, [pc, #36]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a08      	ldr	r2, [pc, #32]	@ (8007238 <HAL_RCC_OscConfig+0x4b8>)
 8007218:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800721c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800721e:	f7fd fc2b 	bl	8004a78 <HAL_GetTick>
 8007222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007224:	e00c      	b.n	8007240 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007226:	f7fd fc27 	bl	8004a78 <HAL_GetTick>
 800722a:	4602      	mov	r2, r0
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	2b02      	cmp	r3, #2
 8007232:	d905      	bls.n	8007240 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007234:	2303      	movs	r3, #3
 8007236:	e0ab      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
 8007238:	40021000 	.word	0x40021000
 800723c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007240:	4b55      	ldr	r3, [pc, #340]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007248:	2b00      	cmp	r3, #0
 800724a:	d1ec      	bne.n	8007226 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800724c:	4b52      	ldr	r3, [pc, #328]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 800724e:	68da      	ldr	r2, [r3, #12]
 8007250:	4b52      	ldr	r3, [pc, #328]	@ (800739c <HAL_RCC_OscConfig+0x61c>)
 8007252:	4013      	ands	r3, r2
 8007254:	687a      	ldr	r2, [r7, #4]
 8007256:	6a11      	ldr	r1, [r2, #32]
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800725c:	3a01      	subs	r2, #1
 800725e:	0112      	lsls	r2, r2, #4
 8007260:	4311      	orrs	r1, r2
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007266:	0212      	lsls	r2, r2, #8
 8007268:	4311      	orrs	r1, r2
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800726e:	0852      	lsrs	r2, r2, #1
 8007270:	3a01      	subs	r2, #1
 8007272:	0552      	lsls	r2, r2, #21
 8007274:	4311      	orrs	r1, r2
 8007276:	687a      	ldr	r2, [r7, #4]
 8007278:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800727a:	0852      	lsrs	r2, r2, #1
 800727c:	3a01      	subs	r2, #1
 800727e:	0652      	lsls	r2, r2, #25
 8007280:	4311      	orrs	r1, r2
 8007282:	687a      	ldr	r2, [r7, #4]
 8007284:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007286:	06d2      	lsls	r2, r2, #27
 8007288:	430a      	orrs	r2, r1
 800728a:	4943      	ldr	r1, [pc, #268]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 800728c:	4313      	orrs	r3, r2
 800728e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007290:	4b41      	ldr	r3, [pc, #260]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a40      	ldr	r2, [pc, #256]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 8007296:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800729a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800729c:	4b3e      	ldr	r3, [pc, #248]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	4a3d      	ldr	r2, [pc, #244]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 80072a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072a6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072a8:	f7fd fbe6 	bl	8004a78 <HAL_GetTick>
 80072ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072ae:	e008      	b.n	80072c2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072b0:	f7fd fbe2 	bl	8004a78 <HAL_GetTick>
 80072b4:	4602      	mov	r2, r0
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	1ad3      	subs	r3, r2, r3
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d901      	bls.n	80072c2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80072be:	2303      	movs	r3, #3
 80072c0:	e066      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072c2:	4b35      	ldr	r3, [pc, #212]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d0f0      	beq.n	80072b0 <HAL_RCC_OscConfig+0x530>
 80072ce:	e05e      	b.n	800738e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072d0:	4b31      	ldr	r3, [pc, #196]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a30      	ldr	r2, [pc, #192]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 80072d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80072da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072dc:	f7fd fbcc 	bl	8004a78 <HAL_GetTick>
 80072e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072e2:	e008      	b.n	80072f6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072e4:	f7fd fbc8 	bl	8004a78 <HAL_GetTick>
 80072e8:	4602      	mov	r2, r0
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	1ad3      	subs	r3, r2, r3
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	d901      	bls.n	80072f6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80072f2:	2303      	movs	r3, #3
 80072f4:	e04c      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072f6:	4b28      	ldr	r3, [pc, #160]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d1f0      	bne.n	80072e4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007302:	4b25      	ldr	r3, [pc, #148]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 8007304:	68da      	ldr	r2, [r3, #12]
 8007306:	4924      	ldr	r1, [pc, #144]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 8007308:	4b25      	ldr	r3, [pc, #148]	@ (80073a0 <HAL_RCC_OscConfig+0x620>)
 800730a:	4013      	ands	r3, r2
 800730c:	60cb      	str	r3, [r1, #12]
 800730e:	e03e      	b.n	800738e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	69db      	ldr	r3, [r3, #28]
 8007314:	2b01      	cmp	r3, #1
 8007316:	d101      	bne.n	800731c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007318:	2301      	movs	r3, #1
 800731a:	e039      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800731c:	4b1e      	ldr	r3, [pc, #120]	@ (8007398 <HAL_RCC_OscConfig+0x618>)
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	f003 0203 	and.w	r2, r3, #3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a1b      	ldr	r3, [r3, #32]
 800732c:	429a      	cmp	r2, r3
 800732e:	d12c      	bne.n	800738a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800733a:	3b01      	subs	r3, #1
 800733c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800733e:	429a      	cmp	r2, r3
 8007340:	d123      	bne.n	800738a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800734c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800734e:	429a      	cmp	r2, r3
 8007350:	d11b      	bne.n	800738a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800735c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800735e:	429a      	cmp	r2, r3
 8007360:	d113      	bne.n	800738a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800736c:	085b      	lsrs	r3, r3, #1
 800736e:	3b01      	subs	r3, #1
 8007370:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007372:	429a      	cmp	r2, r3
 8007374:	d109      	bne.n	800738a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007380:	085b      	lsrs	r3, r3, #1
 8007382:	3b01      	subs	r3, #1
 8007384:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007386:	429a      	cmp	r2, r3
 8007388:	d001      	beq.n	800738e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	e000      	b.n	8007390 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800738e:	2300      	movs	r3, #0
}
 8007390:	4618      	mov	r0, r3
 8007392:	3720      	adds	r7, #32
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}
 8007398:	40021000 	.word	0x40021000
 800739c:	019f800c 	.word	0x019f800c
 80073a0:	feeefffc 	.word	0xfeeefffc

080073a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b086      	sub	sp, #24
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80073ae:	2300      	movs	r3, #0
 80073b0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d101      	bne.n	80073bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	e11e      	b.n	80075fa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80073bc:	4b91      	ldr	r3, [pc, #580]	@ (8007604 <HAL_RCC_ClockConfig+0x260>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f003 030f 	and.w	r3, r3, #15
 80073c4:	683a      	ldr	r2, [r7, #0]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d910      	bls.n	80073ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073ca:	4b8e      	ldr	r3, [pc, #568]	@ (8007604 <HAL_RCC_ClockConfig+0x260>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f023 020f 	bic.w	r2, r3, #15
 80073d2:	498c      	ldr	r1, [pc, #560]	@ (8007604 <HAL_RCC_ClockConfig+0x260>)
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	4313      	orrs	r3, r2
 80073d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073da:	4b8a      	ldr	r3, [pc, #552]	@ (8007604 <HAL_RCC_ClockConfig+0x260>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f003 030f 	and.w	r3, r3, #15
 80073e2:	683a      	ldr	r2, [r7, #0]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d001      	beq.n	80073ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	e106      	b.n	80075fa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f003 0301 	and.w	r3, r3, #1
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d073      	beq.n	80074e0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	2b03      	cmp	r3, #3
 80073fe:	d129      	bne.n	8007454 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007400:	4b81      	ldr	r3, [pc, #516]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007408:	2b00      	cmp	r3, #0
 800740a:	d101      	bne.n	8007410 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e0f4      	b.n	80075fa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007410:	f000 f966 	bl	80076e0 <RCC_GetSysClockFreqFromPLLSource>
 8007414:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	4a7c      	ldr	r2, [pc, #496]	@ (800760c <HAL_RCC_ClockConfig+0x268>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d93f      	bls.n	800749e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800741e:	4b7a      	ldr	r3, [pc, #488]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d009      	beq.n	800743e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007432:	2b00      	cmp	r3, #0
 8007434:	d033      	beq.n	800749e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800743a:	2b00      	cmp	r3, #0
 800743c:	d12f      	bne.n	800749e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800743e:	4b72      	ldr	r3, [pc, #456]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007446:	4a70      	ldr	r2, [pc, #448]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 8007448:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800744c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800744e:	2380      	movs	r3, #128	@ 0x80
 8007450:	617b      	str	r3, [r7, #20]
 8007452:	e024      	b.n	800749e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	2b02      	cmp	r3, #2
 800745a:	d107      	bne.n	800746c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800745c:	4b6a      	ldr	r3, [pc, #424]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007464:	2b00      	cmp	r3, #0
 8007466:	d109      	bne.n	800747c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e0c6      	b.n	80075fa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800746c:	4b66      	ldr	r3, [pc, #408]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007474:	2b00      	cmp	r3, #0
 8007476:	d101      	bne.n	800747c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	e0be      	b.n	80075fa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800747c:	f000 f8ce 	bl	800761c <HAL_RCC_GetSysClockFreq>
 8007480:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	4a61      	ldr	r2, [pc, #388]	@ (800760c <HAL_RCC_ClockConfig+0x268>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d909      	bls.n	800749e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800748a:	4b5f      	ldr	r3, [pc, #380]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007492:	4a5d      	ldr	r2, [pc, #372]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 8007494:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007498:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800749a:	2380      	movs	r3, #128	@ 0x80
 800749c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800749e:	4b5a      	ldr	r3, [pc, #360]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	f023 0203 	bic.w	r2, r3, #3
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	4957      	ldr	r1, [pc, #348]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 80074ac:	4313      	orrs	r3, r2
 80074ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074b0:	f7fd fae2 	bl	8004a78 <HAL_GetTick>
 80074b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074b6:	e00a      	b.n	80074ce <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074b8:	f7fd fade 	bl	8004a78 <HAL_GetTick>
 80074bc:	4602      	mov	r2, r0
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	1ad3      	subs	r3, r2, r3
 80074c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d901      	bls.n	80074ce <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80074ca:	2303      	movs	r3, #3
 80074cc:	e095      	b.n	80075fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074ce:	4b4e      	ldr	r3, [pc, #312]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	f003 020c 	and.w	r2, r3, #12
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	009b      	lsls	r3, r3, #2
 80074dc:	429a      	cmp	r2, r3
 80074de:	d1eb      	bne.n	80074b8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 0302 	and.w	r3, r3, #2
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d023      	beq.n	8007534 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 0304 	and.w	r3, r3, #4
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d005      	beq.n	8007504 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80074f8:	4b43      	ldr	r3, [pc, #268]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	4a42      	ldr	r2, [pc, #264]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 80074fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007502:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f003 0308 	and.w	r3, r3, #8
 800750c:	2b00      	cmp	r3, #0
 800750e:	d007      	beq.n	8007520 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007510:	4b3d      	ldr	r3, [pc, #244]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007518:	4a3b      	ldr	r2, [pc, #236]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 800751a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800751e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007520:	4b39      	ldr	r3, [pc, #228]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	4936      	ldr	r1, [pc, #216]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 800752e:	4313      	orrs	r3, r2
 8007530:	608b      	str	r3, [r1, #8]
 8007532:	e008      	b.n	8007546 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	2b80      	cmp	r3, #128	@ 0x80
 8007538:	d105      	bne.n	8007546 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800753a:	4b33      	ldr	r3, [pc, #204]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	4a32      	ldr	r2, [pc, #200]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 8007540:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007544:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007546:	4b2f      	ldr	r3, [pc, #188]	@ (8007604 <HAL_RCC_ClockConfig+0x260>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f003 030f 	and.w	r3, r3, #15
 800754e:	683a      	ldr	r2, [r7, #0]
 8007550:	429a      	cmp	r2, r3
 8007552:	d21d      	bcs.n	8007590 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007554:	4b2b      	ldr	r3, [pc, #172]	@ (8007604 <HAL_RCC_ClockConfig+0x260>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f023 020f 	bic.w	r2, r3, #15
 800755c:	4929      	ldr	r1, [pc, #164]	@ (8007604 <HAL_RCC_ClockConfig+0x260>)
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	4313      	orrs	r3, r2
 8007562:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007564:	f7fd fa88 	bl	8004a78 <HAL_GetTick>
 8007568:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800756a:	e00a      	b.n	8007582 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800756c:	f7fd fa84 	bl	8004a78 <HAL_GetTick>
 8007570:	4602      	mov	r2, r0
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	1ad3      	subs	r3, r2, r3
 8007576:	f241 3288 	movw	r2, #5000	@ 0x1388
 800757a:	4293      	cmp	r3, r2
 800757c:	d901      	bls.n	8007582 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800757e:	2303      	movs	r3, #3
 8007580:	e03b      	b.n	80075fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007582:	4b20      	ldr	r3, [pc, #128]	@ (8007604 <HAL_RCC_ClockConfig+0x260>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 030f 	and.w	r3, r3, #15
 800758a:	683a      	ldr	r2, [r7, #0]
 800758c:	429a      	cmp	r2, r3
 800758e:	d1ed      	bne.n	800756c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f003 0304 	and.w	r3, r3, #4
 8007598:	2b00      	cmp	r3, #0
 800759a:	d008      	beq.n	80075ae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800759c:	4b1a      	ldr	r3, [pc, #104]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	4917      	ldr	r1, [pc, #92]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 80075aa:	4313      	orrs	r3, r2
 80075ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f003 0308 	and.w	r3, r3, #8
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d009      	beq.n	80075ce <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075ba:	4b13      	ldr	r3, [pc, #76]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	691b      	ldr	r3, [r3, #16]
 80075c6:	00db      	lsls	r3, r3, #3
 80075c8:	490f      	ldr	r1, [pc, #60]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 80075ca:	4313      	orrs	r3, r2
 80075cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80075ce:	f000 f825 	bl	800761c <HAL_RCC_GetSysClockFreq>
 80075d2:	4602      	mov	r2, r0
 80075d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007608 <HAL_RCC_ClockConfig+0x264>)
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	091b      	lsrs	r3, r3, #4
 80075da:	f003 030f 	and.w	r3, r3, #15
 80075de:	490c      	ldr	r1, [pc, #48]	@ (8007610 <HAL_RCC_ClockConfig+0x26c>)
 80075e0:	5ccb      	ldrb	r3, [r1, r3]
 80075e2:	f003 031f 	and.w	r3, r3, #31
 80075e6:	fa22 f303 	lsr.w	r3, r2, r3
 80075ea:	4a0a      	ldr	r2, [pc, #40]	@ (8007614 <HAL_RCC_ClockConfig+0x270>)
 80075ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80075ee:	4b0a      	ldr	r3, [pc, #40]	@ (8007618 <HAL_RCC_ClockConfig+0x274>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7fd f9f4 	bl	80049e0 <HAL_InitTick>
 80075f8:	4603      	mov	r3, r0
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3718      	adds	r7, #24
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	40022000 	.word	0x40022000
 8007608:	40021000 	.word	0x40021000
 800760c:	04c4b400 	.word	0x04c4b400
 8007610:	0800f550 	.word	0x0800f550
 8007614:	20000980 	.word	0x20000980
 8007618:	20000984 	.word	0x20000984

0800761c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800761c:	b480      	push	{r7}
 800761e:	b087      	sub	sp, #28
 8007620:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007622:	4b2c      	ldr	r3, [pc, #176]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	f003 030c 	and.w	r3, r3, #12
 800762a:	2b04      	cmp	r3, #4
 800762c:	d102      	bne.n	8007634 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800762e:	4b2a      	ldr	r3, [pc, #168]	@ (80076d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007630:	613b      	str	r3, [r7, #16]
 8007632:	e047      	b.n	80076c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007634:	4b27      	ldr	r3, [pc, #156]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	f003 030c 	and.w	r3, r3, #12
 800763c:	2b08      	cmp	r3, #8
 800763e:	d102      	bne.n	8007646 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007640:	4b26      	ldr	r3, [pc, #152]	@ (80076dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8007642:	613b      	str	r3, [r7, #16]
 8007644:	e03e      	b.n	80076c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007646:	4b23      	ldr	r3, [pc, #140]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	f003 030c 	and.w	r3, r3, #12
 800764e:	2b0c      	cmp	r3, #12
 8007650:	d136      	bne.n	80076c0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007652:	4b20      	ldr	r3, [pc, #128]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	f003 0303 	and.w	r3, r3, #3
 800765a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800765c:	4b1d      	ldr	r3, [pc, #116]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	091b      	lsrs	r3, r3, #4
 8007662:	f003 030f 	and.w	r3, r3, #15
 8007666:	3301      	adds	r3, #1
 8007668:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2b03      	cmp	r3, #3
 800766e:	d10c      	bne.n	800768a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007670:	4a1a      	ldr	r2, [pc, #104]	@ (80076dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	fbb2 f3f3 	udiv	r3, r2, r3
 8007678:	4a16      	ldr	r2, [pc, #88]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800767a:	68d2      	ldr	r2, [r2, #12]
 800767c:	0a12      	lsrs	r2, r2, #8
 800767e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007682:	fb02 f303 	mul.w	r3, r2, r3
 8007686:	617b      	str	r3, [r7, #20]
      break;
 8007688:	e00c      	b.n	80076a4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800768a:	4a13      	ldr	r2, [pc, #76]	@ (80076d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007692:	4a10      	ldr	r2, [pc, #64]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007694:	68d2      	ldr	r2, [r2, #12]
 8007696:	0a12      	lsrs	r2, r2, #8
 8007698:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800769c:	fb02 f303 	mul.w	r3, r2, r3
 80076a0:	617b      	str	r3, [r7, #20]
      break;
 80076a2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80076a4:	4b0b      	ldr	r3, [pc, #44]	@ (80076d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80076a6:	68db      	ldr	r3, [r3, #12]
 80076a8:	0e5b      	lsrs	r3, r3, #25
 80076aa:	f003 0303 	and.w	r3, r3, #3
 80076ae:	3301      	adds	r3, #1
 80076b0:	005b      	lsls	r3, r3, #1
 80076b2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80076b4:	697a      	ldr	r2, [r7, #20]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80076bc:	613b      	str	r3, [r7, #16]
 80076be:	e001      	b.n	80076c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80076c0:	2300      	movs	r3, #0
 80076c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80076c4:	693b      	ldr	r3, [r7, #16]
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	371c      	adds	r7, #28
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	40021000 	.word	0x40021000
 80076d8:	00f42400 	.word	0x00f42400
 80076dc:	016e3600 	.word	0x016e3600

080076e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b087      	sub	sp, #28
 80076e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80076e6:	4b1e      	ldr	r3, [pc, #120]	@ (8007760 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	f003 0303 	and.w	r3, r3, #3
 80076ee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80076f0:	4b1b      	ldr	r3, [pc, #108]	@ (8007760 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	091b      	lsrs	r3, r3, #4
 80076f6:	f003 030f 	and.w	r3, r3, #15
 80076fa:	3301      	adds	r3, #1
 80076fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	2b03      	cmp	r3, #3
 8007702:	d10c      	bne.n	800771e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007704:	4a17      	ldr	r2, [pc, #92]	@ (8007764 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	fbb2 f3f3 	udiv	r3, r2, r3
 800770c:	4a14      	ldr	r2, [pc, #80]	@ (8007760 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800770e:	68d2      	ldr	r2, [r2, #12]
 8007710:	0a12      	lsrs	r2, r2, #8
 8007712:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007716:	fb02 f303 	mul.w	r3, r2, r3
 800771a:	617b      	str	r3, [r7, #20]
    break;
 800771c:	e00c      	b.n	8007738 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800771e:	4a12      	ldr	r2, [pc, #72]	@ (8007768 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	fbb2 f3f3 	udiv	r3, r2, r3
 8007726:	4a0e      	ldr	r2, [pc, #56]	@ (8007760 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007728:	68d2      	ldr	r2, [r2, #12]
 800772a:	0a12      	lsrs	r2, r2, #8
 800772c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007730:	fb02 f303 	mul.w	r3, r2, r3
 8007734:	617b      	str	r3, [r7, #20]
    break;
 8007736:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007738:	4b09      	ldr	r3, [pc, #36]	@ (8007760 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	0e5b      	lsrs	r3, r3, #25
 800773e:	f003 0303 	and.w	r3, r3, #3
 8007742:	3301      	adds	r3, #1
 8007744:	005b      	lsls	r3, r3, #1
 8007746:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007748:	697a      	ldr	r2, [r7, #20]
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007750:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007752:	687b      	ldr	r3, [r7, #4]
}
 8007754:	4618      	mov	r0, r3
 8007756:	371c      	adds	r7, #28
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	40021000 	.word	0x40021000
 8007764:	016e3600 	.word	0x016e3600
 8007768:	00f42400 	.word	0x00f42400

0800776c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b086      	sub	sp, #24
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007774:	2300      	movs	r3, #0
 8007776:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007778:	2300      	movs	r3, #0
 800777a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007784:	2b00      	cmp	r3, #0
 8007786:	f000 8098 	beq.w	80078ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800778a:	2300      	movs	r3, #0
 800778c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800778e:	4b43      	ldr	r3, [pc, #268]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007796:	2b00      	cmp	r3, #0
 8007798:	d10d      	bne.n	80077b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800779a:	4b40      	ldr	r3, [pc, #256]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800779c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800779e:	4a3f      	ldr	r2, [pc, #252]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80077a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80077a6:	4b3d      	ldr	r3, [pc, #244]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80077a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077ae:	60bb      	str	r3, [r7, #8]
 80077b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80077b2:	2301      	movs	r3, #1
 80077b4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80077b6:	4b3a      	ldr	r3, [pc, #232]	@ (80078a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a39      	ldr	r2, [pc, #228]	@ (80078a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80077bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80077c2:	f7fd f959 	bl	8004a78 <HAL_GetTick>
 80077c6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077c8:	e009      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077ca:	f7fd f955 	bl	8004a78 <HAL_GetTick>
 80077ce:	4602      	mov	r2, r0
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	2b02      	cmp	r3, #2
 80077d6:	d902      	bls.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80077d8:	2303      	movs	r3, #3
 80077da:	74fb      	strb	r3, [r7, #19]
        break;
 80077dc:	e005      	b.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077de:	4b30      	ldr	r3, [pc, #192]	@ (80078a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d0ef      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80077ea:	7cfb      	ldrb	r3, [r7, #19]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d159      	bne.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80077f0:	4b2a      	ldr	r3, [pc, #168]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80077f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077fa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d01e      	beq.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	429a      	cmp	r2, r3
 800780a:	d019      	beq.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800780c:	4b23      	ldr	r3, [pc, #140]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800780e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007812:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007816:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007818:	4b20      	ldr	r3, [pc, #128]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800781a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800781e:	4a1f      	ldr	r2, [pc, #124]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007828:	4b1c      	ldr	r3, [pc, #112]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800782a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800782e:	4a1b      	ldr	r2, [pc, #108]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007830:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007834:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007838:	4a18      	ldr	r2, [pc, #96]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	f003 0301 	and.w	r3, r3, #1
 8007846:	2b00      	cmp	r3, #0
 8007848:	d016      	beq.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800784a:	f7fd f915 	bl	8004a78 <HAL_GetTick>
 800784e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007850:	e00b      	b.n	800786a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007852:	f7fd f911 	bl	8004a78 <HAL_GetTick>
 8007856:	4602      	mov	r2, r0
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	1ad3      	subs	r3, r2, r3
 800785c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007860:	4293      	cmp	r3, r2
 8007862:	d902      	bls.n	800786a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007864:	2303      	movs	r3, #3
 8007866:	74fb      	strb	r3, [r7, #19]
            break;
 8007868:	e006      	b.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800786a:	4b0c      	ldr	r3, [pc, #48]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800786c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007870:	f003 0302 	and.w	r3, r3, #2
 8007874:	2b00      	cmp	r3, #0
 8007876:	d0ec      	beq.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007878:	7cfb      	ldrb	r3, [r7, #19]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d10b      	bne.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800787e:	4b07      	ldr	r3, [pc, #28]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007884:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800788c:	4903      	ldr	r1, [pc, #12]	@ (800789c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800788e:	4313      	orrs	r3, r2
 8007890:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007894:	e008      	b.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007896:	7cfb      	ldrb	r3, [r7, #19]
 8007898:	74bb      	strb	r3, [r7, #18]
 800789a:	e005      	b.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800789c:	40021000 	.word	0x40021000
 80078a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078a4:	7cfb      	ldrb	r3, [r7, #19]
 80078a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80078a8:	7c7b      	ldrb	r3, [r7, #17]
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	d105      	bne.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80078ae:	4ba7      	ldr	r3, [pc, #668]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078b2:	4aa6      	ldr	r2, [pc, #664]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f003 0301 	and.w	r3, r3, #1
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00a      	beq.n	80078dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80078c6:	4ba1      	ldr	r3, [pc, #644]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078cc:	f023 0203 	bic.w	r2, r3, #3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	499d      	ldr	r1, [pc, #628]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078d6:	4313      	orrs	r3, r2
 80078d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 0302 	and.w	r3, r3, #2
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d00a      	beq.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80078e8:	4b98      	ldr	r3, [pc, #608]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078ee:	f023 020c 	bic.w	r2, r3, #12
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	689b      	ldr	r3, [r3, #8]
 80078f6:	4995      	ldr	r1, [pc, #596]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078f8:	4313      	orrs	r3, r2
 80078fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f003 0304 	and.w	r3, r3, #4
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00a      	beq.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800790a:	4b90      	ldr	r3, [pc, #576]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800790c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007910:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	498c      	ldr	r1, [pc, #560]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800791a:	4313      	orrs	r3, r2
 800791c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 0308 	and.w	r3, r3, #8
 8007928:	2b00      	cmp	r3, #0
 800792a:	d00a      	beq.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800792c:	4b87      	ldr	r3, [pc, #540]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800792e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007932:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	4984      	ldr	r1, [pc, #528]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800793c:	4313      	orrs	r3, r2
 800793e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f003 0310 	and.w	r3, r3, #16
 800794a:	2b00      	cmp	r3, #0
 800794c:	d00a      	beq.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800794e:	4b7f      	ldr	r3, [pc, #508]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007954:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	695b      	ldr	r3, [r3, #20]
 800795c:	497b      	ldr	r1, [pc, #492]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800795e:	4313      	orrs	r3, r2
 8007960:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f003 0320 	and.w	r3, r3, #32
 800796c:	2b00      	cmp	r3, #0
 800796e:	d00a      	beq.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007970:	4b76      	ldr	r3, [pc, #472]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007976:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	699b      	ldr	r3, [r3, #24]
 800797e:	4973      	ldr	r1, [pc, #460]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007980:	4313      	orrs	r3, r2
 8007982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00a      	beq.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007992:	4b6e      	ldr	r3, [pc, #440]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007998:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	69db      	ldr	r3, [r3, #28]
 80079a0:	496a      	ldr	r1, [pc, #424]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079a2:	4313      	orrs	r3, r2
 80079a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d00a      	beq.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80079b4:	4b65      	ldr	r3, [pc, #404]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a1b      	ldr	r3, [r3, #32]
 80079c2:	4962      	ldr	r1, [pc, #392]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079c4:	4313      	orrs	r3, r2
 80079c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00a      	beq.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80079d6:	4b5d      	ldr	r3, [pc, #372]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e4:	4959      	ldr	r1, [pc, #356]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079e6:	4313      	orrs	r3, r2
 80079e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d00a      	beq.n	8007a0e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80079f8:	4b54      	ldr	r3, [pc, #336]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80079fe:	f023 0203 	bic.w	r2, r3, #3
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a06:	4951      	ldr	r1, [pc, #324]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d00a      	beq.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a1a:	4b4c      	ldr	r3, [pc, #304]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a20:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a28:	4948      	ldr	r1, [pc, #288]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d015      	beq.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a3c:	4b43      	ldr	r3, [pc, #268]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a4a:	4940      	ldr	r1, [pc, #256]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a5a:	d105      	bne.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007a5c:	4b3b      	ldr	r3, [pc, #236]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a5e:	68db      	ldr	r3, [r3, #12]
 8007a60:	4a3a      	ldr	r2, [pc, #232]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a66:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d015      	beq.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007a74:	4b35      	ldr	r3, [pc, #212]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a7a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a82:	4932      	ldr	r1, [pc, #200]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a84:	4313      	orrs	r3, r2
 8007a86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a92:	d105      	bne.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007a94:	4b2d      	ldr	r3, [pc, #180]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	4a2c      	ldr	r2, [pc, #176]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a9e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d015      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007aac:	4b27      	ldr	r3, [pc, #156]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ab2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aba:	4924      	ldr	r1, [pc, #144]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007abc:	4313      	orrs	r3, r2
 8007abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ac6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007aca:	d105      	bne.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007acc:	4b1f      	ldr	r3, [pc, #124]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	4a1e      	ldr	r2, [pc, #120]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ad6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d015      	beq.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007ae4:	4b19      	ldr	r3, [pc, #100]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007aea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007af2:	4916      	ldr	r1, [pc, #88]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007af4:	4313      	orrs	r3, r2
 8007af6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007afe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b02:	d105      	bne.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b04:	4b11      	ldr	r3, [pc, #68]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b06:	68db      	ldr	r3, [r3, #12]
 8007b08:	4a10      	ldr	r2, [pc, #64]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b0e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d019      	beq.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b22:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b2a:	4908      	ldr	r1, [pc, #32]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b3a:	d109      	bne.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b3c:	4b03      	ldr	r3, [pc, #12]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	4a02      	ldr	r2, [pc, #8]	@ (8007b4c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b46:	60d3      	str	r3, [r2, #12]
 8007b48:	e002      	b.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007b4a:	bf00      	nop
 8007b4c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d015      	beq.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007b5c:	4b29      	ldr	r3, [pc, #164]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b62:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b6a:	4926      	ldr	r1, [pc, #152]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b7a:	d105      	bne.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007b7c:	4b21      	ldr	r3, [pc, #132]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	4a20      	ldr	r2, [pc, #128]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b86:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d015      	beq.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007b94:	4b1b      	ldr	r3, [pc, #108]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b9a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ba2:	4918      	ldr	r1, [pc, #96]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bb2:	d105      	bne.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007bb4:	4b13      	ldr	r3, [pc, #76]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bb6:	68db      	ldr	r3, [r3, #12]
 8007bb8:	4a12      	ldr	r2, [pc, #72]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bbe:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d015      	beq.n	8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007bd2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bda:	490a      	ldr	r1, [pc, #40]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007be6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007bea:	d105      	bne.n	8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007bec:	4b05      	ldr	r3, [pc, #20]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	4a04      	ldr	r2, [pc, #16]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007bf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007bf6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007bf8:	7cbb      	ldrb	r3, [r7, #18]
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3718      	adds	r7, #24
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
 8007c02:	bf00      	nop
 8007c04:	40021000 	.word	0x40021000

08007c08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d101      	bne.n	8007c1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e049      	b.n	8007cae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c20:	b2db      	uxtb	r3, r3
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d106      	bne.n	8007c34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f7fc fccc 	bl	80045cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2202      	movs	r2, #2
 8007c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	3304      	adds	r3, #4
 8007c44:	4619      	mov	r1, r3
 8007c46:	4610      	mov	r0, r2
 8007c48:	f001 f80e 	bl	8008c68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2201      	movs	r2, #1
 8007c58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007cac:	2300      	movs	r3, #0
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3708      	adds	r7, #8
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
	...

08007cb8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b085      	sub	sp, #20
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cc6:	b2db      	uxtb	r3, r3
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d001      	beq.n	8007cd0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e04c      	b.n	8007d6a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2202      	movs	r2, #2
 8007cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a26      	ldr	r2, [pc, #152]	@ (8007d78 <HAL_TIM_Base_Start+0xc0>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d022      	beq.n	8007d28 <HAL_TIM_Base_Start+0x70>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cea:	d01d      	beq.n	8007d28 <HAL_TIM_Base_Start+0x70>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a22      	ldr	r2, [pc, #136]	@ (8007d7c <HAL_TIM_Base_Start+0xc4>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d018      	beq.n	8007d28 <HAL_TIM_Base_Start+0x70>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a21      	ldr	r2, [pc, #132]	@ (8007d80 <HAL_TIM_Base_Start+0xc8>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d013      	beq.n	8007d28 <HAL_TIM_Base_Start+0x70>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a1f      	ldr	r2, [pc, #124]	@ (8007d84 <HAL_TIM_Base_Start+0xcc>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d00e      	beq.n	8007d28 <HAL_TIM_Base_Start+0x70>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a1e      	ldr	r2, [pc, #120]	@ (8007d88 <HAL_TIM_Base_Start+0xd0>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d009      	beq.n	8007d28 <HAL_TIM_Base_Start+0x70>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a1c      	ldr	r2, [pc, #112]	@ (8007d8c <HAL_TIM_Base_Start+0xd4>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d004      	beq.n	8007d28 <HAL_TIM_Base_Start+0x70>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a1b      	ldr	r2, [pc, #108]	@ (8007d90 <HAL_TIM_Base_Start+0xd8>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d115      	bne.n	8007d54 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	689a      	ldr	r2, [r3, #8]
 8007d2e:	4b19      	ldr	r3, [pc, #100]	@ (8007d94 <HAL_TIM_Base_Start+0xdc>)
 8007d30:	4013      	ands	r3, r2
 8007d32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2b06      	cmp	r3, #6
 8007d38:	d015      	beq.n	8007d66 <HAL_TIM_Base_Start+0xae>
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d40:	d011      	beq.n	8007d66 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	681a      	ldr	r2, [r3, #0]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f042 0201 	orr.w	r2, r2, #1
 8007d50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d52:	e008      	b.n	8007d66 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f042 0201 	orr.w	r2, r2, #1
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	e000      	b.n	8007d68 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d68:	2300      	movs	r3, #0
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3714      	adds	r7, #20
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop
 8007d78:	40012c00 	.word	0x40012c00
 8007d7c:	40000400 	.word	0x40000400
 8007d80:	40000800 	.word	0x40000800
 8007d84:	40000c00 	.word	0x40000c00
 8007d88:	40013400 	.word	0x40013400
 8007d8c:	40014000 	.word	0x40014000
 8007d90:	40015000 	.word	0x40015000
 8007d94:	00010007 	.word	0x00010007

08007d98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b085      	sub	sp, #20
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d001      	beq.n	8007db0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007dac:	2301      	movs	r3, #1
 8007dae:	e054      	b.n	8007e5a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2202      	movs	r2, #2
 8007db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68da      	ldr	r2, [r3, #12]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f042 0201 	orr.w	r2, r2, #1
 8007dc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a26      	ldr	r2, [pc, #152]	@ (8007e68 <HAL_TIM_Base_Start_IT+0xd0>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d022      	beq.n	8007e18 <HAL_TIM_Base_Start_IT+0x80>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dda:	d01d      	beq.n	8007e18 <HAL_TIM_Base_Start_IT+0x80>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a22      	ldr	r2, [pc, #136]	@ (8007e6c <HAL_TIM_Base_Start_IT+0xd4>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d018      	beq.n	8007e18 <HAL_TIM_Base_Start_IT+0x80>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a21      	ldr	r2, [pc, #132]	@ (8007e70 <HAL_TIM_Base_Start_IT+0xd8>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d013      	beq.n	8007e18 <HAL_TIM_Base_Start_IT+0x80>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a1f      	ldr	r2, [pc, #124]	@ (8007e74 <HAL_TIM_Base_Start_IT+0xdc>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d00e      	beq.n	8007e18 <HAL_TIM_Base_Start_IT+0x80>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a1e      	ldr	r2, [pc, #120]	@ (8007e78 <HAL_TIM_Base_Start_IT+0xe0>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d009      	beq.n	8007e18 <HAL_TIM_Base_Start_IT+0x80>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a1c      	ldr	r2, [pc, #112]	@ (8007e7c <HAL_TIM_Base_Start_IT+0xe4>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d004      	beq.n	8007e18 <HAL_TIM_Base_Start_IT+0x80>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a1b      	ldr	r2, [pc, #108]	@ (8007e80 <HAL_TIM_Base_Start_IT+0xe8>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d115      	bne.n	8007e44 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	689a      	ldr	r2, [r3, #8]
 8007e1e:	4b19      	ldr	r3, [pc, #100]	@ (8007e84 <HAL_TIM_Base_Start_IT+0xec>)
 8007e20:	4013      	ands	r3, r2
 8007e22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2b06      	cmp	r3, #6
 8007e28:	d015      	beq.n	8007e56 <HAL_TIM_Base_Start_IT+0xbe>
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e30:	d011      	beq.n	8007e56 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	681a      	ldr	r2, [r3, #0]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f042 0201 	orr.w	r2, r2, #1
 8007e40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e42:	e008      	b.n	8007e56 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f042 0201 	orr.w	r2, r2, #1
 8007e52:	601a      	str	r2, [r3, #0]
 8007e54:	e000      	b.n	8007e58 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3714      	adds	r7, #20
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	40012c00 	.word	0x40012c00
 8007e6c:	40000400 	.word	0x40000400
 8007e70:	40000800 	.word	0x40000800
 8007e74:	40000c00 	.word	0x40000c00
 8007e78:	40013400 	.word	0x40013400
 8007e7c:	40014000 	.word	0x40014000
 8007e80:	40015000 	.word	0x40015000
 8007e84:	00010007 	.word	0x00010007

08007e88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b082      	sub	sp, #8
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d101      	bne.n	8007e9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	e049      	b.n	8007f2e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d106      	bne.n	8007eb4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 f841 	bl	8007f36 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2202      	movs	r2, #2
 8007eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	3304      	adds	r3, #4
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	4610      	mov	r0, r2
 8007ec8:	f000 fece 	bl	8008c68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2201      	movs	r2, #1
 8007f18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2201      	movs	r2, #1
 8007f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3708      	adds	r7, #8
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}

08007f36 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007f36:	b480      	push	{r7}
 8007f38:	b083      	sub	sp, #12
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007f3e:	bf00      	nop
 8007f40:	370c      	adds	r7, #12
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr
	...

08007f4c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d109      	bne.n	8007f70 <HAL_TIM_PWM_Start+0x24>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	bf14      	ite	ne
 8007f68:	2301      	movne	r3, #1
 8007f6a:	2300      	moveq	r3, #0
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	e03c      	b.n	8007fea <HAL_TIM_PWM_Start+0x9e>
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	2b04      	cmp	r3, #4
 8007f74:	d109      	bne.n	8007f8a <HAL_TIM_PWM_Start+0x3e>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	bf14      	ite	ne
 8007f82:	2301      	movne	r3, #1
 8007f84:	2300      	moveq	r3, #0
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	e02f      	b.n	8007fea <HAL_TIM_PWM_Start+0x9e>
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	2b08      	cmp	r3, #8
 8007f8e:	d109      	bne.n	8007fa4 <HAL_TIM_PWM_Start+0x58>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	bf14      	ite	ne
 8007f9c:	2301      	movne	r3, #1
 8007f9e:	2300      	moveq	r3, #0
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	e022      	b.n	8007fea <HAL_TIM_PWM_Start+0x9e>
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	2b0c      	cmp	r3, #12
 8007fa8:	d109      	bne.n	8007fbe <HAL_TIM_PWM_Start+0x72>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	bf14      	ite	ne
 8007fb6:	2301      	movne	r3, #1
 8007fb8:	2300      	moveq	r3, #0
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	e015      	b.n	8007fea <HAL_TIM_PWM_Start+0x9e>
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	2b10      	cmp	r3, #16
 8007fc2:	d109      	bne.n	8007fd8 <HAL_TIM_PWM_Start+0x8c>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	bf14      	ite	ne
 8007fd0:	2301      	movne	r3, #1
 8007fd2:	2300      	moveq	r3, #0
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	e008      	b.n	8007fea <HAL_TIM_PWM_Start+0x9e>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	bf14      	ite	ne
 8007fe4:	2301      	movne	r3, #1
 8007fe6:	2300      	moveq	r3, #0
 8007fe8:	b2db      	uxtb	r3, r3
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d001      	beq.n	8007ff2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e0a6      	b.n	8008140 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d104      	bne.n	8008002 <HAL_TIM_PWM_Start+0xb6>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2202      	movs	r2, #2
 8007ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008000:	e023      	b.n	800804a <HAL_TIM_PWM_Start+0xfe>
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	2b04      	cmp	r3, #4
 8008006:	d104      	bne.n	8008012 <HAL_TIM_PWM_Start+0xc6>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2202      	movs	r2, #2
 800800c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008010:	e01b      	b.n	800804a <HAL_TIM_PWM_Start+0xfe>
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	2b08      	cmp	r3, #8
 8008016:	d104      	bne.n	8008022 <HAL_TIM_PWM_Start+0xd6>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2202      	movs	r2, #2
 800801c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008020:	e013      	b.n	800804a <HAL_TIM_PWM_Start+0xfe>
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	2b0c      	cmp	r3, #12
 8008026:	d104      	bne.n	8008032 <HAL_TIM_PWM_Start+0xe6>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2202      	movs	r2, #2
 800802c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008030:	e00b      	b.n	800804a <HAL_TIM_PWM_Start+0xfe>
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	2b10      	cmp	r3, #16
 8008036:	d104      	bne.n	8008042 <HAL_TIM_PWM_Start+0xf6>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2202      	movs	r2, #2
 800803c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008040:	e003      	b.n	800804a <HAL_TIM_PWM_Start+0xfe>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2202      	movs	r2, #2
 8008046:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2201      	movs	r2, #1
 8008050:	6839      	ldr	r1, [r7, #0]
 8008052:	4618      	mov	r0, r3
 8008054:	f001 fa82 	bl	800955c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a3a      	ldr	r2, [pc, #232]	@ (8008148 <HAL_TIM_PWM_Start+0x1fc>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d018      	beq.n	8008094 <HAL_TIM_PWM_Start+0x148>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a39      	ldr	r2, [pc, #228]	@ (800814c <HAL_TIM_PWM_Start+0x200>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d013      	beq.n	8008094 <HAL_TIM_PWM_Start+0x148>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a37      	ldr	r2, [pc, #220]	@ (8008150 <HAL_TIM_PWM_Start+0x204>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d00e      	beq.n	8008094 <HAL_TIM_PWM_Start+0x148>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a36      	ldr	r2, [pc, #216]	@ (8008154 <HAL_TIM_PWM_Start+0x208>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d009      	beq.n	8008094 <HAL_TIM_PWM_Start+0x148>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a34      	ldr	r2, [pc, #208]	@ (8008158 <HAL_TIM_PWM_Start+0x20c>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d004      	beq.n	8008094 <HAL_TIM_PWM_Start+0x148>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a33      	ldr	r2, [pc, #204]	@ (800815c <HAL_TIM_PWM_Start+0x210>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d101      	bne.n	8008098 <HAL_TIM_PWM_Start+0x14c>
 8008094:	2301      	movs	r3, #1
 8008096:	e000      	b.n	800809a <HAL_TIM_PWM_Start+0x14e>
 8008098:	2300      	movs	r3, #0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d007      	beq.n	80080ae <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80080ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a25      	ldr	r2, [pc, #148]	@ (8008148 <HAL_TIM_PWM_Start+0x1fc>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d022      	beq.n	80080fe <HAL_TIM_PWM_Start+0x1b2>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080c0:	d01d      	beq.n	80080fe <HAL_TIM_PWM_Start+0x1b2>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a26      	ldr	r2, [pc, #152]	@ (8008160 <HAL_TIM_PWM_Start+0x214>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d018      	beq.n	80080fe <HAL_TIM_PWM_Start+0x1b2>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a24      	ldr	r2, [pc, #144]	@ (8008164 <HAL_TIM_PWM_Start+0x218>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d013      	beq.n	80080fe <HAL_TIM_PWM_Start+0x1b2>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a23      	ldr	r2, [pc, #140]	@ (8008168 <HAL_TIM_PWM_Start+0x21c>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d00e      	beq.n	80080fe <HAL_TIM_PWM_Start+0x1b2>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a19      	ldr	r2, [pc, #100]	@ (800814c <HAL_TIM_PWM_Start+0x200>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d009      	beq.n	80080fe <HAL_TIM_PWM_Start+0x1b2>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a18      	ldr	r2, [pc, #96]	@ (8008150 <HAL_TIM_PWM_Start+0x204>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d004      	beq.n	80080fe <HAL_TIM_PWM_Start+0x1b2>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a18      	ldr	r2, [pc, #96]	@ (800815c <HAL_TIM_PWM_Start+0x210>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d115      	bne.n	800812a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	689a      	ldr	r2, [r3, #8]
 8008104:	4b19      	ldr	r3, [pc, #100]	@ (800816c <HAL_TIM_PWM_Start+0x220>)
 8008106:	4013      	ands	r3, r2
 8008108:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2b06      	cmp	r3, #6
 800810e:	d015      	beq.n	800813c <HAL_TIM_PWM_Start+0x1f0>
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008116:	d011      	beq.n	800813c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	681a      	ldr	r2, [r3, #0]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f042 0201 	orr.w	r2, r2, #1
 8008126:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008128:	e008      	b.n	800813c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681a      	ldr	r2, [r3, #0]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f042 0201 	orr.w	r2, r2, #1
 8008138:	601a      	str	r2, [r3, #0]
 800813a:	e000      	b.n	800813e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800813c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800813e:	2300      	movs	r3, #0
}
 8008140:	4618      	mov	r0, r3
 8008142:	3710      	adds	r7, #16
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}
 8008148:	40012c00 	.word	0x40012c00
 800814c:	40013400 	.word	0x40013400
 8008150:	40014000 	.word	0x40014000
 8008154:	40014400 	.word	0x40014400
 8008158:	40014800 	.word	0x40014800
 800815c:	40015000 	.word	0x40015000
 8008160:	40000400 	.word	0x40000400
 8008164:	40000800 	.word	0x40000800
 8008168:	40000c00 	.word	0x40000c00
 800816c:	00010007 	.word	0x00010007

08008170 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b086      	sub	sp, #24
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d101      	bne.n	8008184 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008180:	2301      	movs	r3, #1
 8008182:	e097      	b.n	80082b4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800818a:	b2db      	uxtb	r3, r3
 800818c:	2b00      	cmp	r3, #0
 800818e:	d106      	bne.n	800819e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2200      	movs	r2, #0
 8008194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f7fc fae1 	bl	8004760 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2202      	movs	r2, #2
 80081a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	689b      	ldr	r3, [r3, #8]
 80081ac:	687a      	ldr	r2, [r7, #4]
 80081ae:	6812      	ldr	r2, [r2, #0]
 80081b0:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80081b4:	f023 0307 	bic.w	r3, r3, #7
 80081b8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	3304      	adds	r3, #4
 80081c2:	4619      	mov	r1, r3
 80081c4:	4610      	mov	r0, r2
 80081c6:	f000 fd4f 	bl	8008c68 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	699b      	ldr	r3, [r3, #24]
 80081d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	6a1b      	ldr	r3, [r3, #32]
 80081e0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	697a      	ldr	r2, [r7, #20]
 80081e8:	4313      	orrs	r3, r2
 80081ea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081f2:	f023 0303 	bic.w	r3, r3, #3
 80081f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	689a      	ldr	r2, [r3, #8]
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	699b      	ldr	r3, [r3, #24]
 8008200:	021b      	lsls	r3, r3, #8
 8008202:	4313      	orrs	r3, r2
 8008204:	693a      	ldr	r2, [r7, #16]
 8008206:	4313      	orrs	r3, r2
 8008208:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008210:	f023 030c 	bic.w	r3, r3, #12
 8008214:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008216:	693b      	ldr	r3, [r7, #16]
 8008218:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800821c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008220:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	68da      	ldr	r2, [r3, #12]
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	69db      	ldr	r3, [r3, #28]
 800822a:	021b      	lsls	r3, r3, #8
 800822c:	4313      	orrs	r3, r2
 800822e:	693a      	ldr	r2, [r7, #16]
 8008230:	4313      	orrs	r3, r2
 8008232:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	691b      	ldr	r3, [r3, #16]
 8008238:	011a      	lsls	r2, r3, #4
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	6a1b      	ldr	r3, [r3, #32]
 800823e:	031b      	lsls	r3, r3, #12
 8008240:	4313      	orrs	r3, r2
 8008242:	693a      	ldr	r2, [r7, #16]
 8008244:	4313      	orrs	r3, r2
 8008246:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800824e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008256:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	685a      	ldr	r2, [r3, #4]
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	695b      	ldr	r3, [r3, #20]
 8008260:	011b      	lsls	r3, r3, #4
 8008262:	4313      	orrs	r3, r2
 8008264:	68fa      	ldr	r2, [r7, #12]
 8008266:	4313      	orrs	r3, r2
 8008268:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	697a      	ldr	r2, [r7, #20]
 8008270:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	693a      	ldr	r2, [r7, #16]
 8008278:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	68fa      	ldr	r2, [r7, #12]
 8008280:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2201      	movs	r2, #1
 8008286:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2201      	movs	r2, #1
 800828e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2201      	movs	r2, #1
 8008296:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2201      	movs	r2, #1
 800829e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2201      	movs	r2, #1
 80082a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2201      	movs	r2, #1
 80082ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80082b2:	2300      	movs	r3, #0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3718      	adds	r7, #24
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80082cc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80082d4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80082dc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082e4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d110      	bne.n	800830e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80082ec:	7bfb      	ldrb	r3, [r7, #15]
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d102      	bne.n	80082f8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80082f2:	7b7b      	ldrb	r3, [r7, #13]
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d001      	beq.n	80082fc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80082f8:	2301      	movs	r3, #1
 80082fa:	e069      	b.n	80083d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2202      	movs	r2, #2
 8008300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2202      	movs	r2, #2
 8008308:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800830c:	e031      	b.n	8008372 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	2b04      	cmp	r3, #4
 8008312:	d110      	bne.n	8008336 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008314:	7bbb      	ldrb	r3, [r7, #14]
 8008316:	2b01      	cmp	r3, #1
 8008318:	d102      	bne.n	8008320 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800831a:	7b3b      	ldrb	r3, [r7, #12]
 800831c:	2b01      	cmp	r3, #1
 800831e:	d001      	beq.n	8008324 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008320:	2301      	movs	r3, #1
 8008322:	e055      	b.n	80083d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2202      	movs	r2, #2
 8008328:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2202      	movs	r2, #2
 8008330:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008334:	e01d      	b.n	8008372 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008336:	7bfb      	ldrb	r3, [r7, #15]
 8008338:	2b01      	cmp	r3, #1
 800833a:	d108      	bne.n	800834e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800833c:	7bbb      	ldrb	r3, [r7, #14]
 800833e:	2b01      	cmp	r3, #1
 8008340:	d105      	bne.n	800834e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008342:	7b7b      	ldrb	r3, [r7, #13]
 8008344:	2b01      	cmp	r3, #1
 8008346:	d102      	bne.n	800834e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008348:	7b3b      	ldrb	r3, [r7, #12]
 800834a:	2b01      	cmp	r3, #1
 800834c:	d001      	beq.n	8008352 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800834e:	2301      	movs	r3, #1
 8008350:	e03e      	b.n	80083d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2202      	movs	r2, #2
 8008356:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2202      	movs	r2, #2
 800835e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2202      	movs	r2, #2
 8008366:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2202      	movs	r2, #2
 800836e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d003      	beq.n	8008380 <HAL_TIM_Encoder_Start+0xc4>
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	2b04      	cmp	r3, #4
 800837c:	d008      	beq.n	8008390 <HAL_TIM_Encoder_Start+0xd4>
 800837e:	e00f      	b.n	80083a0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2201      	movs	r2, #1
 8008386:	2100      	movs	r1, #0
 8008388:	4618      	mov	r0, r3
 800838a:	f001 f8e7 	bl	800955c <TIM_CCxChannelCmd>
      break;
 800838e:	e016      	b.n	80083be <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	2201      	movs	r2, #1
 8008396:	2104      	movs	r1, #4
 8008398:	4618      	mov	r0, r3
 800839a:	f001 f8df 	bl	800955c <TIM_CCxChannelCmd>
      break;
 800839e:	e00e      	b.n	80083be <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	2201      	movs	r2, #1
 80083a6:	2100      	movs	r1, #0
 80083a8:	4618      	mov	r0, r3
 80083aa:	f001 f8d7 	bl	800955c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	2201      	movs	r2, #1
 80083b4:	2104      	movs	r1, #4
 80083b6:	4618      	mov	r0, r3
 80083b8:	f001 f8d0 	bl	800955c <TIM_CCxChannelCmd>
      break;
 80083bc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f042 0201 	orr.w	r2, r2, #1
 80083cc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80083ce:	2300      	movs	r3, #0
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	3710      	adds	r7, #16
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}

080083d8 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b082      	sub	sp, #8
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d003      	beq.n	80083f0 <HAL_TIM_Encoder_Stop+0x18>
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	2b04      	cmp	r3, #4
 80083ec:	d008      	beq.n	8008400 <HAL_TIM_Encoder_Stop+0x28>
 80083ee:	e00f      	b.n	8008410 <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	2200      	movs	r2, #0
 80083f6:	2100      	movs	r1, #0
 80083f8:	4618      	mov	r0, r3
 80083fa:	f001 f8af 	bl	800955c <TIM_CCxChannelCmd>
      break;
 80083fe:	e016      	b.n	800842e <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2200      	movs	r2, #0
 8008406:	2104      	movs	r1, #4
 8008408:	4618      	mov	r0, r3
 800840a:	f001 f8a7 	bl	800955c <TIM_CCxChannelCmd>
      break;
 800840e:	e00e      	b.n	800842e <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2200      	movs	r2, #0
 8008416:	2100      	movs	r1, #0
 8008418:	4618      	mov	r0, r3
 800841a:	f001 f89f 	bl	800955c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	2200      	movs	r2, #0
 8008424:	2104      	movs	r1, #4
 8008426:	4618      	mov	r0, r3
 8008428:	f001 f898 	bl	800955c <TIM_CCxChannelCmd>
      break;
 800842c:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	6a1a      	ldr	r2, [r3, #32]
 8008434:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008438:	4013      	ands	r3, r2
 800843a:	2b00      	cmp	r3, #0
 800843c:	d10f      	bne.n	800845e <HAL_TIM_Encoder_Stop+0x86>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	6a1a      	ldr	r2, [r3, #32]
 8008444:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008448:	4013      	ands	r3, r2
 800844a:	2b00      	cmp	r3, #0
 800844c:	d107      	bne.n	800845e <HAL_TIM_Encoder_Stop+0x86>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f022 0201 	bic.w	r2, r2, #1
 800845c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d002      	beq.n	800846a <HAL_TIM_Encoder_Stop+0x92>
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	2b04      	cmp	r3, #4
 8008468:	d148      	bne.n	80084fc <HAL_TIM_Encoder_Stop+0x124>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d104      	bne.n	800847a <HAL_TIM_Encoder_Stop+0xa2>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2201      	movs	r2, #1
 8008474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008478:	e023      	b.n	80084c2 <HAL_TIM_Encoder_Stop+0xea>
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	2b04      	cmp	r3, #4
 800847e:	d104      	bne.n	800848a <HAL_TIM_Encoder_Stop+0xb2>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008488:	e01b      	b.n	80084c2 <HAL_TIM_Encoder_Stop+0xea>
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	2b08      	cmp	r3, #8
 800848e:	d104      	bne.n	800849a <HAL_TIM_Encoder_Stop+0xc2>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008498:	e013      	b.n	80084c2 <HAL_TIM_Encoder_Stop+0xea>
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	2b0c      	cmp	r3, #12
 800849e:	d104      	bne.n	80084aa <HAL_TIM_Encoder_Stop+0xd2>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084a8:	e00b      	b.n	80084c2 <HAL_TIM_Encoder_Stop+0xea>
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	2b10      	cmp	r3, #16
 80084ae:	d104      	bne.n	80084ba <HAL_TIM_Encoder_Stop+0xe2>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084b8:	e003      	b.n	80084c2 <HAL_TIM_Encoder_Stop+0xea>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2201      	movs	r2, #1
 80084be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d104      	bne.n	80084d2 <HAL_TIM_Encoder_Stop+0xfa>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084d0:	e024      	b.n	800851c <HAL_TIM_Encoder_Stop+0x144>
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	2b04      	cmp	r3, #4
 80084d6:	d104      	bne.n	80084e2 <HAL_TIM_Encoder_Stop+0x10a>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2201      	movs	r2, #1
 80084dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084e0:	e01c      	b.n	800851c <HAL_TIM_Encoder_Stop+0x144>
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	2b08      	cmp	r3, #8
 80084e6:	d104      	bne.n	80084f2 <HAL_TIM_Encoder_Stop+0x11a>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2201      	movs	r2, #1
 80084ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80084f0:	e014      	b.n	800851c <HAL_TIM_Encoder_Stop+0x144>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 80084fa:	e00f      	b.n	800851c <HAL_TIM_Encoder_Stop+0x144>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2201      	movs	r2, #1
 8008518:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return HAL_OK;
 800851c:	2300      	movs	r3, #0
}
 800851e:	4618      	mov	r0, r3
 8008520:	3708      	adds	r7, #8
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}

08008526 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008526:	b580      	push	{r7, lr}
 8008528:	b084      	sub	sp, #16
 800852a:	af00      	add	r7, sp, #0
 800852c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	68db      	ldr	r3, [r3, #12]
 8008534:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	691b      	ldr	r3, [r3, #16]
 800853c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	f003 0302 	and.w	r3, r3, #2
 8008544:	2b00      	cmp	r3, #0
 8008546:	d020      	beq.n	800858a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f003 0302 	and.w	r3, r3, #2
 800854e:	2b00      	cmp	r3, #0
 8008550:	d01b      	beq.n	800858a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f06f 0202 	mvn.w	r2, #2
 800855a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2201      	movs	r2, #1
 8008560:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	f003 0303 	and.w	r3, r3, #3
 800856c:	2b00      	cmp	r3, #0
 800856e:	d003      	beq.n	8008578 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f000 fb5b 	bl	8008c2c <HAL_TIM_IC_CaptureCallback>
 8008576:	e005      	b.n	8008584 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 fb4d 	bl	8008c18 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 fb5e 	bl	8008c40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	f003 0304 	and.w	r3, r3, #4
 8008590:	2b00      	cmp	r3, #0
 8008592:	d020      	beq.n	80085d6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f003 0304 	and.w	r3, r3, #4
 800859a:	2b00      	cmp	r3, #0
 800859c:	d01b      	beq.n	80085d6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f06f 0204 	mvn.w	r2, #4
 80085a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2202      	movs	r2, #2
 80085ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	699b      	ldr	r3, [r3, #24]
 80085b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d003      	beq.n	80085c4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f000 fb35 	bl	8008c2c <HAL_TIM_IC_CaptureCallback>
 80085c2:	e005      	b.n	80085d0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 fb27 	bl	8008c18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f000 fb38 	bl	8008c40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	f003 0308 	and.w	r3, r3, #8
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d020      	beq.n	8008622 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f003 0308 	and.w	r3, r3, #8
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d01b      	beq.n	8008622 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f06f 0208 	mvn.w	r2, #8
 80085f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2204      	movs	r2, #4
 80085f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	69db      	ldr	r3, [r3, #28]
 8008600:	f003 0303 	and.w	r3, r3, #3
 8008604:	2b00      	cmp	r3, #0
 8008606:	d003      	beq.n	8008610 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 fb0f 	bl	8008c2c <HAL_TIM_IC_CaptureCallback>
 800860e:	e005      	b.n	800861c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f000 fb01 	bl	8008c18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 fb12 	bl	8008c40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	f003 0310 	and.w	r3, r3, #16
 8008628:	2b00      	cmp	r3, #0
 800862a:	d020      	beq.n	800866e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f003 0310 	and.w	r3, r3, #16
 8008632:	2b00      	cmp	r3, #0
 8008634:	d01b      	beq.n	800866e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f06f 0210 	mvn.w	r2, #16
 800863e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2208      	movs	r2, #8
 8008644:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	69db      	ldr	r3, [r3, #28]
 800864c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008650:	2b00      	cmp	r3, #0
 8008652:	d003      	beq.n	800865c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f000 fae9 	bl	8008c2c <HAL_TIM_IC_CaptureCallback>
 800865a:	e005      	b.n	8008668 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 fadb 	bl	8008c18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f000 faec 	bl	8008c40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2200      	movs	r2, #0
 800866c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	f003 0301 	and.w	r3, r3, #1
 8008674:	2b00      	cmp	r3, #0
 8008676:	d00c      	beq.n	8008692 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	f003 0301 	and.w	r3, r3, #1
 800867e:	2b00      	cmp	r3, #0
 8008680:	d007      	beq.n	8008692 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f06f 0201 	mvn.w	r2, #1
 800868a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f7fa ff03 	bl	8003498 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008698:	2b00      	cmp	r3, #0
 800869a:	d104      	bne.n	80086a6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d00c      	beq.n	80086c0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d007      	beq.n	80086c0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80086b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f001 f8a8 	bl	8009810 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d00c      	beq.n	80086e4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d007      	beq.n	80086e4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80086dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f001 f8a0 	bl	8009824 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d00c      	beq.n	8008708 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d007      	beq.n	8008708 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 faa6 	bl	8008c54 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	f003 0320 	and.w	r3, r3, #32
 800870e:	2b00      	cmp	r3, #0
 8008710:	d00c      	beq.n	800872c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	f003 0320 	and.w	r3, r3, #32
 8008718:	2b00      	cmp	r3, #0
 800871a:	d007      	beq.n	800872c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f06f 0220 	mvn.w	r2, #32
 8008724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f001 f868 	bl	80097fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00c      	beq.n	8008750 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800873c:	2b00      	cmp	r3, #0
 800873e:	d007      	beq.n	8008750 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f001 f874 	bl	8009838 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00c      	beq.n	8008774 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008760:	2b00      	cmp	r3, #0
 8008762:	d007      	beq.n	8008774 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800876c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f001 f86c 	bl	800984c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800877a:	2b00      	cmp	r3, #0
 800877c:	d00c      	beq.n	8008798 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008784:	2b00      	cmp	r3, #0
 8008786:	d007      	beq.n	8008798 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f001 f864 	bl	8009860 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d00c      	beq.n	80087bc <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d007      	beq.n	80087bc <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80087b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f001 f85c 	bl	8009874 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087bc:	bf00      	nop
 80087be:	3710      	adds	r7, #16
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b086      	sub	sp, #24
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	60f8      	str	r0, [r7, #12]
 80087cc:	60b9      	str	r1, [r7, #8]
 80087ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087d0:	2300      	movs	r3, #0
 80087d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d101      	bne.n	80087e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80087de:	2302      	movs	r3, #2
 80087e0:	e0ff      	b.n	80089e2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2201      	movs	r2, #1
 80087e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2b14      	cmp	r3, #20
 80087ee:	f200 80f0 	bhi.w	80089d2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80087f2:	a201      	add	r2, pc, #4	@ (adr r2, 80087f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80087f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f8:	0800884d 	.word	0x0800884d
 80087fc:	080089d3 	.word	0x080089d3
 8008800:	080089d3 	.word	0x080089d3
 8008804:	080089d3 	.word	0x080089d3
 8008808:	0800888d 	.word	0x0800888d
 800880c:	080089d3 	.word	0x080089d3
 8008810:	080089d3 	.word	0x080089d3
 8008814:	080089d3 	.word	0x080089d3
 8008818:	080088cf 	.word	0x080088cf
 800881c:	080089d3 	.word	0x080089d3
 8008820:	080089d3 	.word	0x080089d3
 8008824:	080089d3 	.word	0x080089d3
 8008828:	0800890f 	.word	0x0800890f
 800882c:	080089d3 	.word	0x080089d3
 8008830:	080089d3 	.word	0x080089d3
 8008834:	080089d3 	.word	0x080089d3
 8008838:	08008951 	.word	0x08008951
 800883c:	080089d3 	.word	0x080089d3
 8008840:	080089d3 	.word	0x080089d3
 8008844:	080089d3 	.word	0x080089d3
 8008848:	08008991 	.word	0x08008991
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	68b9      	ldr	r1, [r7, #8]
 8008852:	4618      	mov	r0, r3
 8008854:	f000 fabc 	bl	8008dd0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	699a      	ldr	r2, [r3, #24]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f042 0208 	orr.w	r2, r2, #8
 8008866:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	699a      	ldr	r2, [r3, #24]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f022 0204 	bic.w	r2, r2, #4
 8008876:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	6999      	ldr	r1, [r3, #24]
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	691a      	ldr	r2, [r3, #16]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	430a      	orrs	r2, r1
 8008888:	619a      	str	r2, [r3, #24]
      break;
 800888a:	e0a5      	b.n	80089d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	68b9      	ldr	r1, [r7, #8]
 8008892:	4618      	mov	r0, r3
 8008894:	f000 fb36 	bl	8008f04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	699a      	ldr	r2, [r3, #24]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80088a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	699a      	ldr	r2, [r3, #24]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80088b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	6999      	ldr	r1, [r3, #24]
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	691b      	ldr	r3, [r3, #16]
 80088c2:	021a      	lsls	r2, r3, #8
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	430a      	orrs	r2, r1
 80088ca:	619a      	str	r2, [r3, #24]
      break;
 80088cc:	e084      	b.n	80089d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	68b9      	ldr	r1, [r7, #8]
 80088d4:	4618      	mov	r0, r3
 80088d6:	f000 fba9 	bl	800902c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	69da      	ldr	r2, [r3, #28]
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f042 0208 	orr.w	r2, r2, #8
 80088e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	69da      	ldr	r2, [r3, #28]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f022 0204 	bic.w	r2, r2, #4
 80088f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	69d9      	ldr	r1, [r3, #28]
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	691a      	ldr	r2, [r3, #16]
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	430a      	orrs	r2, r1
 800890a:	61da      	str	r2, [r3, #28]
      break;
 800890c:	e064      	b.n	80089d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	68b9      	ldr	r1, [r7, #8]
 8008914:	4618      	mov	r0, r3
 8008916:	f000 fc1b 	bl	8009150 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	69da      	ldr	r2, [r3, #28]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008928:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	69da      	ldr	r2, [r3, #28]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008938:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	69d9      	ldr	r1, [r3, #28]
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	691b      	ldr	r3, [r3, #16]
 8008944:	021a      	lsls	r2, r3, #8
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	430a      	orrs	r2, r1
 800894c:	61da      	str	r2, [r3, #28]
      break;
 800894e:	e043      	b.n	80089d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	68b9      	ldr	r1, [r7, #8]
 8008956:	4618      	mov	r0, r3
 8008958:	f000 fc8e 	bl	8009278 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f042 0208 	orr.w	r2, r2, #8
 800896a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f022 0204 	bic.w	r2, r2, #4
 800897a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	691a      	ldr	r2, [r3, #16]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	430a      	orrs	r2, r1
 800898c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800898e:	e023      	b.n	80089d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	68b9      	ldr	r1, [r7, #8]
 8008996:	4618      	mov	r0, r3
 8008998:	f000 fcd8 	bl	800934c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80089aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089ba:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	691b      	ldr	r3, [r3, #16]
 80089c6:	021a      	lsls	r2, r3, #8
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	430a      	orrs	r2, r1
 80089ce:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80089d0:	e002      	b.n	80089d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	75fb      	strb	r3, [r7, #23]
      break;
 80089d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2200      	movs	r2, #0
 80089dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80089e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3718      	adds	r7, #24
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}
 80089ea:	bf00      	nop

080089ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b084      	sub	sp, #16
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089f6:	2300      	movs	r3, #0
 80089f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	d101      	bne.n	8008a08 <HAL_TIM_ConfigClockSource+0x1c>
 8008a04:	2302      	movs	r3, #2
 8008a06:	e0f6      	b.n	8008bf6 <HAL_TIM_ConfigClockSource+0x20a>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2202      	movs	r2, #2
 8008a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008a26:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008a2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008a32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	68ba      	ldr	r2, [r7, #8]
 8008a3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4a6f      	ldr	r2, [pc, #444]	@ (8008c00 <HAL_TIM_ConfigClockSource+0x214>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	f000 80c1 	beq.w	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008a48:	4a6d      	ldr	r2, [pc, #436]	@ (8008c00 <HAL_TIM_ConfigClockSource+0x214>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	f200 80c6 	bhi.w	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008a50:	4a6c      	ldr	r2, [pc, #432]	@ (8008c04 <HAL_TIM_ConfigClockSource+0x218>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	f000 80b9 	beq.w	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008a58:	4a6a      	ldr	r2, [pc, #424]	@ (8008c04 <HAL_TIM_ConfigClockSource+0x218>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	f200 80be 	bhi.w	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008a60:	4a69      	ldr	r2, [pc, #420]	@ (8008c08 <HAL_TIM_ConfigClockSource+0x21c>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	f000 80b1 	beq.w	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008a68:	4a67      	ldr	r2, [pc, #412]	@ (8008c08 <HAL_TIM_ConfigClockSource+0x21c>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	f200 80b6 	bhi.w	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008a70:	4a66      	ldr	r2, [pc, #408]	@ (8008c0c <HAL_TIM_ConfigClockSource+0x220>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	f000 80a9 	beq.w	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008a78:	4a64      	ldr	r2, [pc, #400]	@ (8008c0c <HAL_TIM_ConfigClockSource+0x220>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	f200 80ae 	bhi.w	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008a80:	4a63      	ldr	r2, [pc, #396]	@ (8008c10 <HAL_TIM_ConfigClockSource+0x224>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	f000 80a1 	beq.w	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008a88:	4a61      	ldr	r2, [pc, #388]	@ (8008c10 <HAL_TIM_ConfigClockSource+0x224>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	f200 80a6 	bhi.w	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008a90:	4a60      	ldr	r2, [pc, #384]	@ (8008c14 <HAL_TIM_ConfigClockSource+0x228>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	f000 8099 	beq.w	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008a98:	4a5e      	ldr	r2, [pc, #376]	@ (8008c14 <HAL_TIM_ConfigClockSource+0x228>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	f200 809e 	bhi.w	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008aa0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008aa4:	f000 8091 	beq.w	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008aa8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008aac:	f200 8096 	bhi.w	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008ab0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ab4:	f000 8089 	beq.w	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008ab8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008abc:	f200 808e 	bhi.w	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008ac0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ac4:	d03e      	beq.n	8008b44 <HAL_TIM_ConfigClockSource+0x158>
 8008ac6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008aca:	f200 8087 	bhi.w	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008ace:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ad2:	f000 8086 	beq.w	8008be2 <HAL_TIM_ConfigClockSource+0x1f6>
 8008ad6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ada:	d87f      	bhi.n	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008adc:	2b70      	cmp	r3, #112	@ 0x70
 8008ade:	d01a      	beq.n	8008b16 <HAL_TIM_ConfigClockSource+0x12a>
 8008ae0:	2b70      	cmp	r3, #112	@ 0x70
 8008ae2:	d87b      	bhi.n	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008ae4:	2b60      	cmp	r3, #96	@ 0x60
 8008ae6:	d050      	beq.n	8008b8a <HAL_TIM_ConfigClockSource+0x19e>
 8008ae8:	2b60      	cmp	r3, #96	@ 0x60
 8008aea:	d877      	bhi.n	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008aec:	2b50      	cmp	r3, #80	@ 0x50
 8008aee:	d03c      	beq.n	8008b6a <HAL_TIM_ConfigClockSource+0x17e>
 8008af0:	2b50      	cmp	r3, #80	@ 0x50
 8008af2:	d873      	bhi.n	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008af4:	2b40      	cmp	r3, #64	@ 0x40
 8008af6:	d058      	beq.n	8008baa <HAL_TIM_ConfigClockSource+0x1be>
 8008af8:	2b40      	cmp	r3, #64	@ 0x40
 8008afa:	d86f      	bhi.n	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008afc:	2b30      	cmp	r3, #48	@ 0x30
 8008afe:	d064      	beq.n	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008b00:	2b30      	cmp	r3, #48	@ 0x30
 8008b02:	d86b      	bhi.n	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008b04:	2b20      	cmp	r3, #32
 8008b06:	d060      	beq.n	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008b08:	2b20      	cmp	r3, #32
 8008b0a:	d867      	bhi.n	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d05c      	beq.n	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008b10:	2b10      	cmp	r3, #16
 8008b12:	d05a      	beq.n	8008bca <HAL_TIM_ConfigClockSource+0x1de>
 8008b14:	e062      	b.n	8008bdc <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008b26:	f000 fcf9 	bl	800951c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008b38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68ba      	ldr	r2, [r7, #8]
 8008b40:	609a      	str	r2, [r3, #8]
      break;
 8008b42:	e04f      	b.n	8008be4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008b54:	f000 fce2 	bl	800951c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	689a      	ldr	r2, [r3, #8]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008b66:	609a      	str	r2, [r3, #8]
      break;
 8008b68:	e03c      	b.n	8008be4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b76:	461a      	mov	r2, r3
 8008b78:	f000 fc54 	bl	8009424 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	2150      	movs	r1, #80	@ 0x50
 8008b82:	4618      	mov	r0, r3
 8008b84:	f000 fcad 	bl	80094e2 <TIM_ITRx_SetConfig>
      break;
 8008b88:	e02c      	b.n	8008be4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b96:	461a      	mov	r2, r3
 8008b98:	f000 fc73 	bl	8009482 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	2160      	movs	r1, #96	@ 0x60
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f000 fc9d 	bl	80094e2 <TIM_ITRx_SetConfig>
      break;
 8008ba8:	e01c      	b.n	8008be4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	f000 fc34 	bl	8009424 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	2140      	movs	r1, #64	@ 0x40
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f000 fc8d 	bl	80094e2 <TIM_ITRx_SetConfig>
      break;
 8008bc8:	e00c      	b.n	8008be4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	4610      	mov	r0, r2
 8008bd6:	f000 fc84 	bl	80094e2 <TIM_ITRx_SetConfig>
      break;
 8008bda:	e003      	b.n	8008be4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	73fb      	strb	r3, [r7, #15]
      break;
 8008be0:	e000      	b.n	8008be4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8008be2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2201      	movs	r2, #1
 8008be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3710      	adds	r7, #16
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}
 8008bfe:	bf00      	nop
 8008c00:	00100070 	.word	0x00100070
 8008c04:	00100060 	.word	0x00100060
 8008c08:	00100050 	.word	0x00100050
 8008c0c:	00100040 	.word	0x00100040
 8008c10:	00100030 	.word	0x00100030
 8008c14:	00100020 	.word	0x00100020

08008c18 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b083      	sub	sp, #12
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008c20:	bf00      	nop
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr

08008c2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b083      	sub	sp, #12
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008c34:	bf00      	nop
 8008c36:	370c      	adds	r7, #12
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr

08008c40 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b083      	sub	sp, #12
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c48:	bf00      	nop
 8008c4a:	370c      	adds	r7, #12
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b083      	sub	sp, #12
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c5c:	bf00      	nop
 8008c5e:	370c      	adds	r7, #12
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr

08008c68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b085      	sub	sp, #20
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	4a4c      	ldr	r2, [pc, #304]	@ (8008dac <TIM_Base_SetConfig+0x144>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d017      	beq.n	8008cb0 <TIM_Base_SetConfig+0x48>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c86:	d013      	beq.n	8008cb0 <TIM_Base_SetConfig+0x48>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	4a49      	ldr	r2, [pc, #292]	@ (8008db0 <TIM_Base_SetConfig+0x148>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d00f      	beq.n	8008cb0 <TIM_Base_SetConfig+0x48>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	4a48      	ldr	r2, [pc, #288]	@ (8008db4 <TIM_Base_SetConfig+0x14c>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d00b      	beq.n	8008cb0 <TIM_Base_SetConfig+0x48>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	4a47      	ldr	r2, [pc, #284]	@ (8008db8 <TIM_Base_SetConfig+0x150>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d007      	beq.n	8008cb0 <TIM_Base_SetConfig+0x48>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	4a46      	ldr	r2, [pc, #280]	@ (8008dbc <TIM_Base_SetConfig+0x154>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d003      	beq.n	8008cb0 <TIM_Base_SetConfig+0x48>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	4a45      	ldr	r2, [pc, #276]	@ (8008dc0 <TIM_Base_SetConfig+0x158>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d108      	bne.n	8008cc2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	68fa      	ldr	r2, [r7, #12]
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a39      	ldr	r2, [pc, #228]	@ (8008dac <TIM_Base_SetConfig+0x144>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d023      	beq.n	8008d12 <TIM_Base_SetConfig+0xaa>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cd0:	d01f      	beq.n	8008d12 <TIM_Base_SetConfig+0xaa>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	4a36      	ldr	r2, [pc, #216]	@ (8008db0 <TIM_Base_SetConfig+0x148>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d01b      	beq.n	8008d12 <TIM_Base_SetConfig+0xaa>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a35      	ldr	r2, [pc, #212]	@ (8008db4 <TIM_Base_SetConfig+0x14c>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d017      	beq.n	8008d12 <TIM_Base_SetConfig+0xaa>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a34      	ldr	r2, [pc, #208]	@ (8008db8 <TIM_Base_SetConfig+0x150>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d013      	beq.n	8008d12 <TIM_Base_SetConfig+0xaa>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a33      	ldr	r2, [pc, #204]	@ (8008dbc <TIM_Base_SetConfig+0x154>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d00f      	beq.n	8008d12 <TIM_Base_SetConfig+0xaa>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a33      	ldr	r2, [pc, #204]	@ (8008dc4 <TIM_Base_SetConfig+0x15c>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d00b      	beq.n	8008d12 <TIM_Base_SetConfig+0xaa>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a32      	ldr	r2, [pc, #200]	@ (8008dc8 <TIM_Base_SetConfig+0x160>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d007      	beq.n	8008d12 <TIM_Base_SetConfig+0xaa>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a31      	ldr	r2, [pc, #196]	@ (8008dcc <TIM_Base_SetConfig+0x164>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d003      	beq.n	8008d12 <TIM_Base_SetConfig+0xaa>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	4a2c      	ldr	r2, [pc, #176]	@ (8008dc0 <TIM_Base_SetConfig+0x158>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d108      	bne.n	8008d24 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	68db      	ldr	r3, [r3, #12]
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	695b      	ldr	r3, [r3, #20]
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	68fa      	ldr	r2, [r7, #12]
 8008d36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	689a      	ldr	r2, [r3, #8]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a18      	ldr	r2, [pc, #96]	@ (8008dac <TIM_Base_SetConfig+0x144>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d013      	beq.n	8008d78 <TIM_Base_SetConfig+0x110>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	4a1a      	ldr	r2, [pc, #104]	@ (8008dbc <TIM_Base_SetConfig+0x154>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d00f      	beq.n	8008d78 <TIM_Base_SetConfig+0x110>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	4a1a      	ldr	r2, [pc, #104]	@ (8008dc4 <TIM_Base_SetConfig+0x15c>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d00b      	beq.n	8008d78 <TIM_Base_SetConfig+0x110>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	4a19      	ldr	r2, [pc, #100]	@ (8008dc8 <TIM_Base_SetConfig+0x160>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d007      	beq.n	8008d78 <TIM_Base_SetConfig+0x110>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	4a18      	ldr	r2, [pc, #96]	@ (8008dcc <TIM_Base_SetConfig+0x164>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d003      	beq.n	8008d78 <TIM_Base_SetConfig+0x110>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	4a13      	ldr	r2, [pc, #76]	@ (8008dc0 <TIM_Base_SetConfig+0x158>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d103      	bne.n	8008d80 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	691a      	ldr	r2, [r3, #16]
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2201      	movs	r2, #1
 8008d84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	691b      	ldr	r3, [r3, #16]
 8008d8a:	f003 0301 	and.w	r3, r3, #1
 8008d8e:	2b01      	cmp	r3, #1
 8008d90:	d105      	bne.n	8008d9e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	691b      	ldr	r3, [r3, #16]
 8008d96:	f023 0201 	bic.w	r2, r3, #1
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	611a      	str	r2, [r3, #16]
  }
}
 8008d9e:	bf00      	nop
 8008da0:	3714      	adds	r7, #20
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop
 8008dac:	40012c00 	.word	0x40012c00
 8008db0:	40000400 	.word	0x40000400
 8008db4:	40000800 	.word	0x40000800
 8008db8:	40000c00 	.word	0x40000c00
 8008dbc:	40013400 	.word	0x40013400
 8008dc0:	40015000 	.word	0x40015000
 8008dc4:	40014000 	.word	0x40014000
 8008dc8:	40014400 	.word	0x40014400
 8008dcc:	40014800 	.word	0x40014800

08008dd0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b087      	sub	sp, #28
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6a1b      	ldr	r3, [r3, #32]
 8008dde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6a1b      	ldr	r3, [r3, #32]
 8008de4:	f023 0201 	bic.w	r2, r3, #1
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	699b      	ldr	r3, [r3, #24]
 8008df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008dfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f023 0303 	bic.w	r3, r3, #3
 8008e0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	68fa      	ldr	r2, [r7, #12]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	f023 0302 	bic.w	r3, r3, #2
 8008e1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	697a      	ldr	r2, [r7, #20]
 8008e24:	4313      	orrs	r3, r2
 8008e26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	4a30      	ldr	r2, [pc, #192]	@ (8008eec <TIM_OC1_SetConfig+0x11c>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d013      	beq.n	8008e58 <TIM_OC1_SetConfig+0x88>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	4a2f      	ldr	r2, [pc, #188]	@ (8008ef0 <TIM_OC1_SetConfig+0x120>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d00f      	beq.n	8008e58 <TIM_OC1_SetConfig+0x88>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	4a2e      	ldr	r2, [pc, #184]	@ (8008ef4 <TIM_OC1_SetConfig+0x124>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d00b      	beq.n	8008e58 <TIM_OC1_SetConfig+0x88>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	4a2d      	ldr	r2, [pc, #180]	@ (8008ef8 <TIM_OC1_SetConfig+0x128>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d007      	beq.n	8008e58 <TIM_OC1_SetConfig+0x88>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	4a2c      	ldr	r2, [pc, #176]	@ (8008efc <TIM_OC1_SetConfig+0x12c>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d003      	beq.n	8008e58 <TIM_OC1_SetConfig+0x88>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	4a2b      	ldr	r2, [pc, #172]	@ (8008f00 <TIM_OC1_SetConfig+0x130>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d10c      	bne.n	8008e72 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	f023 0308 	bic.w	r3, r3, #8
 8008e5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	68db      	ldr	r3, [r3, #12]
 8008e64:	697a      	ldr	r2, [r7, #20]
 8008e66:	4313      	orrs	r3, r2
 8008e68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	f023 0304 	bic.w	r3, r3, #4
 8008e70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a1d      	ldr	r2, [pc, #116]	@ (8008eec <TIM_OC1_SetConfig+0x11c>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d013      	beq.n	8008ea2 <TIM_OC1_SetConfig+0xd2>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	4a1c      	ldr	r2, [pc, #112]	@ (8008ef0 <TIM_OC1_SetConfig+0x120>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d00f      	beq.n	8008ea2 <TIM_OC1_SetConfig+0xd2>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	4a1b      	ldr	r2, [pc, #108]	@ (8008ef4 <TIM_OC1_SetConfig+0x124>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d00b      	beq.n	8008ea2 <TIM_OC1_SetConfig+0xd2>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a1a      	ldr	r2, [pc, #104]	@ (8008ef8 <TIM_OC1_SetConfig+0x128>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d007      	beq.n	8008ea2 <TIM_OC1_SetConfig+0xd2>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	4a19      	ldr	r2, [pc, #100]	@ (8008efc <TIM_OC1_SetConfig+0x12c>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d003      	beq.n	8008ea2 <TIM_OC1_SetConfig+0xd2>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	4a18      	ldr	r2, [pc, #96]	@ (8008f00 <TIM_OC1_SetConfig+0x130>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d111      	bne.n	8008ec6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ea8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008eb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	695b      	ldr	r3, [r3, #20]
 8008eb6:	693a      	ldr	r2, [r7, #16]
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	699b      	ldr	r3, [r3, #24]
 8008ec0:	693a      	ldr	r2, [r7, #16]
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	693a      	ldr	r2, [r7, #16]
 8008eca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	68fa      	ldr	r2, [r7, #12]
 8008ed0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	685a      	ldr	r2, [r3, #4]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	697a      	ldr	r2, [r7, #20]
 8008ede:	621a      	str	r2, [r3, #32]
}
 8008ee0:	bf00      	nop
 8008ee2:	371c      	adds	r7, #28
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr
 8008eec:	40012c00 	.word	0x40012c00
 8008ef0:	40013400 	.word	0x40013400
 8008ef4:	40014000 	.word	0x40014000
 8008ef8:	40014400 	.word	0x40014400
 8008efc:	40014800 	.word	0x40014800
 8008f00:	40015000 	.word	0x40015000

08008f04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b087      	sub	sp, #28
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
 8008f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6a1b      	ldr	r3, [r3, #32]
 8008f12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6a1b      	ldr	r3, [r3, #32]
 8008f18:	f023 0210 	bic.w	r2, r3, #16
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	699b      	ldr	r3, [r3, #24]
 8008f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008f32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	021b      	lsls	r3, r3, #8
 8008f46:	68fa      	ldr	r2, [r7, #12]
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	f023 0320 	bic.w	r3, r3, #32
 8008f52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	689b      	ldr	r3, [r3, #8]
 8008f58:	011b      	lsls	r3, r3, #4
 8008f5a:	697a      	ldr	r2, [r7, #20]
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	4a2c      	ldr	r2, [pc, #176]	@ (8009014 <TIM_OC2_SetConfig+0x110>)
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d007      	beq.n	8008f78 <TIM_OC2_SetConfig+0x74>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	4a2b      	ldr	r2, [pc, #172]	@ (8009018 <TIM_OC2_SetConfig+0x114>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d003      	beq.n	8008f78 <TIM_OC2_SetConfig+0x74>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	4a2a      	ldr	r2, [pc, #168]	@ (800901c <TIM_OC2_SetConfig+0x118>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d10d      	bne.n	8008f94 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	68db      	ldr	r3, [r3, #12]
 8008f84:	011b      	lsls	r3, r3, #4
 8008f86:	697a      	ldr	r2, [r7, #20]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a1f      	ldr	r2, [pc, #124]	@ (8009014 <TIM_OC2_SetConfig+0x110>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d013      	beq.n	8008fc4 <TIM_OC2_SetConfig+0xc0>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a1e      	ldr	r2, [pc, #120]	@ (8009018 <TIM_OC2_SetConfig+0x114>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d00f      	beq.n	8008fc4 <TIM_OC2_SetConfig+0xc0>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8009020 <TIM_OC2_SetConfig+0x11c>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d00b      	beq.n	8008fc4 <TIM_OC2_SetConfig+0xc0>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	4a1d      	ldr	r2, [pc, #116]	@ (8009024 <TIM_OC2_SetConfig+0x120>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d007      	beq.n	8008fc4 <TIM_OC2_SetConfig+0xc0>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	4a1c      	ldr	r2, [pc, #112]	@ (8009028 <TIM_OC2_SetConfig+0x124>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d003      	beq.n	8008fc4 <TIM_OC2_SetConfig+0xc0>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	4a17      	ldr	r2, [pc, #92]	@ (800901c <TIM_OC2_SetConfig+0x118>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d113      	bne.n	8008fec <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008fca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	695b      	ldr	r3, [r3, #20]
 8008fd8:	009b      	lsls	r3, r3, #2
 8008fda:	693a      	ldr	r2, [r7, #16]
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	699b      	ldr	r3, [r3, #24]
 8008fe4:	009b      	lsls	r3, r3, #2
 8008fe6:	693a      	ldr	r2, [r7, #16]
 8008fe8:	4313      	orrs	r3, r2
 8008fea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	693a      	ldr	r2, [r7, #16]
 8008ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	68fa      	ldr	r2, [r7, #12]
 8008ff6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	685a      	ldr	r2, [r3, #4]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	697a      	ldr	r2, [r7, #20]
 8009004:	621a      	str	r2, [r3, #32]
}
 8009006:	bf00      	nop
 8009008:	371c      	adds	r7, #28
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	40012c00 	.word	0x40012c00
 8009018:	40013400 	.word	0x40013400
 800901c:	40015000 	.word	0x40015000
 8009020:	40014000 	.word	0x40014000
 8009024:	40014400 	.word	0x40014400
 8009028:	40014800 	.word	0x40014800

0800902c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800902c:	b480      	push	{r7}
 800902e:	b087      	sub	sp, #28
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6a1b      	ldr	r3, [r3, #32]
 800903a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6a1b      	ldr	r3, [r3, #32]
 8009040:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	69db      	ldr	r3, [r3, #28]
 8009052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800905a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800905e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f023 0303 	bic.w	r3, r3, #3
 8009066:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	68fa      	ldr	r2, [r7, #12]
 800906e:	4313      	orrs	r3, r2
 8009070:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009078:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	689b      	ldr	r3, [r3, #8]
 800907e:	021b      	lsls	r3, r3, #8
 8009080:	697a      	ldr	r2, [r7, #20]
 8009082:	4313      	orrs	r3, r2
 8009084:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	4a2b      	ldr	r2, [pc, #172]	@ (8009138 <TIM_OC3_SetConfig+0x10c>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d007      	beq.n	800909e <TIM_OC3_SetConfig+0x72>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	4a2a      	ldr	r2, [pc, #168]	@ (800913c <TIM_OC3_SetConfig+0x110>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d003      	beq.n	800909e <TIM_OC3_SetConfig+0x72>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	4a29      	ldr	r2, [pc, #164]	@ (8009140 <TIM_OC3_SetConfig+0x114>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d10d      	bne.n	80090ba <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80090a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	68db      	ldr	r3, [r3, #12]
 80090aa:	021b      	lsls	r3, r3, #8
 80090ac:	697a      	ldr	r2, [r7, #20]
 80090ae:	4313      	orrs	r3, r2
 80090b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80090b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	4a1e      	ldr	r2, [pc, #120]	@ (8009138 <TIM_OC3_SetConfig+0x10c>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d013      	beq.n	80090ea <TIM_OC3_SetConfig+0xbe>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	4a1d      	ldr	r2, [pc, #116]	@ (800913c <TIM_OC3_SetConfig+0x110>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d00f      	beq.n	80090ea <TIM_OC3_SetConfig+0xbe>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	4a1d      	ldr	r2, [pc, #116]	@ (8009144 <TIM_OC3_SetConfig+0x118>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d00b      	beq.n	80090ea <TIM_OC3_SetConfig+0xbe>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	4a1c      	ldr	r2, [pc, #112]	@ (8009148 <TIM_OC3_SetConfig+0x11c>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d007      	beq.n	80090ea <TIM_OC3_SetConfig+0xbe>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	4a1b      	ldr	r2, [pc, #108]	@ (800914c <TIM_OC3_SetConfig+0x120>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d003      	beq.n	80090ea <TIM_OC3_SetConfig+0xbe>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	4a16      	ldr	r2, [pc, #88]	@ (8009140 <TIM_OC3_SetConfig+0x114>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d113      	bne.n	8009112 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80090f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80090f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	695b      	ldr	r3, [r3, #20]
 80090fe:	011b      	lsls	r3, r3, #4
 8009100:	693a      	ldr	r2, [r7, #16]
 8009102:	4313      	orrs	r3, r2
 8009104:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	699b      	ldr	r3, [r3, #24]
 800910a:	011b      	lsls	r3, r3, #4
 800910c:	693a      	ldr	r2, [r7, #16]
 800910e:	4313      	orrs	r3, r2
 8009110:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	693a      	ldr	r2, [r7, #16]
 8009116:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	68fa      	ldr	r2, [r7, #12]
 800911c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	685a      	ldr	r2, [r3, #4]
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	697a      	ldr	r2, [r7, #20]
 800912a:	621a      	str	r2, [r3, #32]
}
 800912c:	bf00      	nop
 800912e:	371c      	adds	r7, #28
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr
 8009138:	40012c00 	.word	0x40012c00
 800913c:	40013400 	.word	0x40013400
 8009140:	40015000 	.word	0x40015000
 8009144:	40014000 	.word	0x40014000
 8009148:	40014400 	.word	0x40014400
 800914c:	40014800 	.word	0x40014800

08009150 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009150:	b480      	push	{r7}
 8009152:	b087      	sub	sp, #28
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6a1b      	ldr	r3, [r3, #32]
 800915e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6a1b      	ldr	r3, [r3, #32]
 8009164:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	685b      	ldr	r3, [r3, #4]
 8009170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	69db      	ldr	r3, [r3, #28]
 8009176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800917e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009182:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800918a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	021b      	lsls	r3, r3, #8
 8009192:	68fa      	ldr	r2, [r7, #12]
 8009194:	4313      	orrs	r3, r2
 8009196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009198:	697b      	ldr	r3, [r7, #20]
 800919a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800919e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	689b      	ldr	r3, [r3, #8]
 80091a4:	031b      	lsls	r3, r3, #12
 80091a6:	697a      	ldr	r2, [r7, #20]
 80091a8:	4313      	orrs	r3, r2
 80091aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	4a2c      	ldr	r2, [pc, #176]	@ (8009260 <TIM_OC4_SetConfig+0x110>)
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d007      	beq.n	80091c4 <TIM_OC4_SetConfig+0x74>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	4a2b      	ldr	r2, [pc, #172]	@ (8009264 <TIM_OC4_SetConfig+0x114>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d003      	beq.n	80091c4 <TIM_OC4_SetConfig+0x74>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	4a2a      	ldr	r2, [pc, #168]	@ (8009268 <TIM_OC4_SetConfig+0x118>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d10d      	bne.n	80091e0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80091ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	68db      	ldr	r3, [r3, #12]
 80091d0:	031b      	lsls	r3, r3, #12
 80091d2:	697a      	ldr	r2, [r7, #20]
 80091d4:	4313      	orrs	r3, r2
 80091d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80091de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	4a1f      	ldr	r2, [pc, #124]	@ (8009260 <TIM_OC4_SetConfig+0x110>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d013      	beq.n	8009210 <TIM_OC4_SetConfig+0xc0>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	4a1e      	ldr	r2, [pc, #120]	@ (8009264 <TIM_OC4_SetConfig+0x114>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d00f      	beq.n	8009210 <TIM_OC4_SetConfig+0xc0>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	4a1e      	ldr	r2, [pc, #120]	@ (800926c <TIM_OC4_SetConfig+0x11c>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d00b      	beq.n	8009210 <TIM_OC4_SetConfig+0xc0>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	4a1d      	ldr	r2, [pc, #116]	@ (8009270 <TIM_OC4_SetConfig+0x120>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d007      	beq.n	8009210 <TIM_OC4_SetConfig+0xc0>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4a1c      	ldr	r2, [pc, #112]	@ (8009274 <TIM_OC4_SetConfig+0x124>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d003      	beq.n	8009210 <TIM_OC4_SetConfig+0xc0>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	4a17      	ldr	r2, [pc, #92]	@ (8009268 <TIM_OC4_SetConfig+0x118>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d113      	bne.n	8009238 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009216:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800921e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	695b      	ldr	r3, [r3, #20]
 8009224:	019b      	lsls	r3, r3, #6
 8009226:	693a      	ldr	r2, [r7, #16]
 8009228:	4313      	orrs	r3, r2
 800922a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	699b      	ldr	r3, [r3, #24]
 8009230:	019b      	lsls	r3, r3, #6
 8009232:	693a      	ldr	r2, [r7, #16]
 8009234:	4313      	orrs	r3, r2
 8009236:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	693a      	ldr	r2, [r7, #16]
 800923c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	68fa      	ldr	r2, [r7, #12]
 8009242:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	685a      	ldr	r2, [r3, #4]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	697a      	ldr	r2, [r7, #20]
 8009250:	621a      	str	r2, [r3, #32]
}
 8009252:	bf00      	nop
 8009254:	371c      	adds	r7, #28
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr
 800925e:	bf00      	nop
 8009260:	40012c00 	.word	0x40012c00
 8009264:	40013400 	.word	0x40013400
 8009268:	40015000 	.word	0x40015000
 800926c:	40014000 	.word	0x40014000
 8009270:	40014400 	.word	0x40014400
 8009274:	40014800 	.word	0x40014800

08009278 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009278:	b480      	push	{r7}
 800927a:	b087      	sub	sp, #28
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6a1b      	ldr	r3, [r3, #32]
 8009286:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6a1b      	ldr	r3, [r3, #32]
 800928c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800929e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80092a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	68fa      	ldr	r2, [r7, #12]
 80092b2:	4313      	orrs	r3, r2
 80092b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80092bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	041b      	lsls	r3, r3, #16
 80092c4:	693a      	ldr	r2, [r7, #16]
 80092c6:	4313      	orrs	r3, r2
 80092c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	4a19      	ldr	r2, [pc, #100]	@ (8009334 <TIM_OC5_SetConfig+0xbc>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d013      	beq.n	80092fa <TIM_OC5_SetConfig+0x82>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	4a18      	ldr	r2, [pc, #96]	@ (8009338 <TIM_OC5_SetConfig+0xc0>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d00f      	beq.n	80092fa <TIM_OC5_SetConfig+0x82>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	4a17      	ldr	r2, [pc, #92]	@ (800933c <TIM_OC5_SetConfig+0xc4>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d00b      	beq.n	80092fa <TIM_OC5_SetConfig+0x82>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	4a16      	ldr	r2, [pc, #88]	@ (8009340 <TIM_OC5_SetConfig+0xc8>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d007      	beq.n	80092fa <TIM_OC5_SetConfig+0x82>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	4a15      	ldr	r2, [pc, #84]	@ (8009344 <TIM_OC5_SetConfig+0xcc>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d003      	beq.n	80092fa <TIM_OC5_SetConfig+0x82>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	4a14      	ldr	r2, [pc, #80]	@ (8009348 <TIM_OC5_SetConfig+0xd0>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d109      	bne.n	800930e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009300:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	695b      	ldr	r3, [r3, #20]
 8009306:	021b      	lsls	r3, r3, #8
 8009308:	697a      	ldr	r2, [r7, #20]
 800930a:	4313      	orrs	r3, r2
 800930c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	697a      	ldr	r2, [r7, #20]
 8009312:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	68fa      	ldr	r2, [r7, #12]
 8009318:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	685a      	ldr	r2, [r3, #4]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	693a      	ldr	r2, [r7, #16]
 8009326:	621a      	str	r2, [r3, #32]
}
 8009328:	bf00      	nop
 800932a:	371c      	adds	r7, #28
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr
 8009334:	40012c00 	.word	0x40012c00
 8009338:	40013400 	.word	0x40013400
 800933c:	40014000 	.word	0x40014000
 8009340:	40014400 	.word	0x40014400
 8009344:	40014800 	.word	0x40014800
 8009348:	40015000 	.word	0x40015000

0800934c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800934c:	b480      	push	{r7}
 800934e:	b087      	sub	sp, #28
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
 8009354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6a1b      	ldr	r3, [r3, #32]
 800935a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6a1b      	ldr	r3, [r3, #32]
 8009360:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800937a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800937e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	021b      	lsls	r3, r3, #8
 8009386:	68fa      	ldr	r2, [r7, #12]
 8009388:	4313      	orrs	r3, r2
 800938a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800938c:	693b      	ldr	r3, [r7, #16]
 800938e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009392:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	051b      	lsls	r3, r3, #20
 800939a:	693a      	ldr	r2, [r7, #16]
 800939c:	4313      	orrs	r3, r2
 800939e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	4a1a      	ldr	r2, [pc, #104]	@ (800940c <TIM_OC6_SetConfig+0xc0>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d013      	beq.n	80093d0 <TIM_OC6_SetConfig+0x84>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	4a19      	ldr	r2, [pc, #100]	@ (8009410 <TIM_OC6_SetConfig+0xc4>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d00f      	beq.n	80093d0 <TIM_OC6_SetConfig+0x84>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	4a18      	ldr	r2, [pc, #96]	@ (8009414 <TIM_OC6_SetConfig+0xc8>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d00b      	beq.n	80093d0 <TIM_OC6_SetConfig+0x84>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	4a17      	ldr	r2, [pc, #92]	@ (8009418 <TIM_OC6_SetConfig+0xcc>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d007      	beq.n	80093d0 <TIM_OC6_SetConfig+0x84>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	4a16      	ldr	r2, [pc, #88]	@ (800941c <TIM_OC6_SetConfig+0xd0>)
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d003      	beq.n	80093d0 <TIM_OC6_SetConfig+0x84>
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	4a15      	ldr	r2, [pc, #84]	@ (8009420 <TIM_OC6_SetConfig+0xd4>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d109      	bne.n	80093e4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80093d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	695b      	ldr	r3, [r3, #20]
 80093dc:	029b      	lsls	r3, r3, #10
 80093de:	697a      	ldr	r2, [r7, #20]
 80093e0:	4313      	orrs	r3, r2
 80093e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	697a      	ldr	r2, [r7, #20]
 80093e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	68fa      	ldr	r2, [r7, #12]
 80093ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	685a      	ldr	r2, [r3, #4]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	693a      	ldr	r2, [r7, #16]
 80093fc:	621a      	str	r2, [r3, #32]
}
 80093fe:	bf00      	nop
 8009400:	371c      	adds	r7, #28
 8009402:	46bd      	mov	sp, r7
 8009404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009408:	4770      	bx	lr
 800940a:	bf00      	nop
 800940c:	40012c00 	.word	0x40012c00
 8009410:	40013400 	.word	0x40013400
 8009414:	40014000 	.word	0x40014000
 8009418:	40014400 	.word	0x40014400
 800941c:	40014800 	.word	0x40014800
 8009420:	40015000 	.word	0x40015000

08009424 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009424:	b480      	push	{r7}
 8009426:	b087      	sub	sp, #28
 8009428:	af00      	add	r7, sp, #0
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	60b9      	str	r1, [r7, #8]
 800942e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	6a1b      	ldr	r3, [r3, #32]
 8009434:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6a1b      	ldr	r3, [r3, #32]
 800943a:	f023 0201 	bic.w	r2, r3, #1
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	699b      	ldr	r3, [r3, #24]
 8009446:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800944e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	011b      	lsls	r3, r3, #4
 8009454:	693a      	ldr	r2, [r7, #16]
 8009456:	4313      	orrs	r3, r2
 8009458:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	f023 030a 	bic.w	r3, r3, #10
 8009460:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009462:	697a      	ldr	r2, [r7, #20]
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	4313      	orrs	r3, r2
 8009468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	693a      	ldr	r2, [r7, #16]
 800946e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	697a      	ldr	r2, [r7, #20]
 8009474:	621a      	str	r2, [r3, #32]
}
 8009476:	bf00      	nop
 8009478:	371c      	adds	r7, #28
 800947a:	46bd      	mov	sp, r7
 800947c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009480:	4770      	bx	lr

08009482 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009482:	b480      	push	{r7}
 8009484:	b087      	sub	sp, #28
 8009486:	af00      	add	r7, sp, #0
 8009488:	60f8      	str	r0, [r7, #12]
 800948a:	60b9      	str	r1, [r7, #8]
 800948c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	6a1b      	ldr	r3, [r3, #32]
 8009492:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	6a1b      	ldr	r3, [r3, #32]
 8009498:	f023 0210 	bic.w	r2, r3, #16
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	699b      	ldr	r3, [r3, #24]
 80094a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80094a6:	693b      	ldr	r3, [r7, #16]
 80094a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80094ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	031b      	lsls	r3, r3, #12
 80094b2:	693a      	ldr	r2, [r7, #16]
 80094b4:	4313      	orrs	r3, r2
 80094b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80094be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	011b      	lsls	r3, r3, #4
 80094c4:	697a      	ldr	r2, [r7, #20]
 80094c6:	4313      	orrs	r3, r2
 80094c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	693a      	ldr	r2, [r7, #16]
 80094ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	697a      	ldr	r2, [r7, #20]
 80094d4:	621a      	str	r2, [r3, #32]
}
 80094d6:	bf00      	nop
 80094d8:	371c      	adds	r7, #28
 80094da:	46bd      	mov	sp, r7
 80094dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e0:	4770      	bx	lr

080094e2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80094e2:	b480      	push	{r7}
 80094e4:	b085      	sub	sp, #20
 80094e6:	af00      	add	r7, sp, #0
 80094e8:	6078      	str	r0, [r7, #4]
 80094ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80094f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80094fe:	683a      	ldr	r2, [r7, #0]
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	4313      	orrs	r3, r2
 8009504:	f043 0307 	orr.w	r3, r3, #7
 8009508:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	68fa      	ldr	r2, [r7, #12]
 800950e:	609a      	str	r2, [r3, #8]
}
 8009510:	bf00      	nop
 8009512:	3714      	adds	r7, #20
 8009514:	46bd      	mov	sp, r7
 8009516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951a:	4770      	bx	lr

0800951c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800951c:	b480      	push	{r7}
 800951e:	b087      	sub	sp, #28
 8009520:	af00      	add	r7, sp, #0
 8009522:	60f8      	str	r0, [r7, #12]
 8009524:	60b9      	str	r1, [r7, #8]
 8009526:	607a      	str	r2, [r7, #4]
 8009528:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009536:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	021a      	lsls	r2, r3, #8
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	431a      	orrs	r2, r3
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	4313      	orrs	r3, r2
 8009544:	697a      	ldr	r2, [r7, #20]
 8009546:	4313      	orrs	r3, r2
 8009548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	697a      	ldr	r2, [r7, #20]
 800954e:	609a      	str	r2, [r3, #8]
}
 8009550:	bf00      	nop
 8009552:	371c      	adds	r7, #28
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr

0800955c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800955c:	b480      	push	{r7}
 800955e:	b087      	sub	sp, #28
 8009560:	af00      	add	r7, sp, #0
 8009562:	60f8      	str	r0, [r7, #12]
 8009564:	60b9      	str	r1, [r7, #8]
 8009566:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	f003 031f 	and.w	r3, r3, #31
 800956e:	2201      	movs	r2, #1
 8009570:	fa02 f303 	lsl.w	r3, r2, r3
 8009574:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6a1a      	ldr	r2, [r3, #32]
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	43db      	mvns	r3, r3
 800957e:	401a      	ands	r2, r3
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	6a1a      	ldr	r2, [r3, #32]
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	f003 031f 	and.w	r3, r3, #31
 800958e:	6879      	ldr	r1, [r7, #4]
 8009590:	fa01 f303 	lsl.w	r3, r1, r3
 8009594:	431a      	orrs	r2, r3
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	621a      	str	r2, [r3, #32]
}
 800959a:	bf00      	nop
 800959c:	371c      	adds	r7, #28
 800959e:	46bd      	mov	sp, r7
 80095a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a4:	4770      	bx	lr
	...

080095a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80095a8:	b480      	push	{r7}
 80095aa:	b085      	sub	sp, #20
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d101      	bne.n	80095c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80095bc:	2302      	movs	r3, #2
 80095be:	e074      	b.n	80096aa <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2201      	movs	r2, #1
 80095c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2202      	movs	r2, #2
 80095cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	685b      	ldr	r3, [r3, #4]
 80095d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	689b      	ldr	r3, [r3, #8]
 80095de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a34      	ldr	r2, [pc, #208]	@ (80096b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d009      	beq.n	80095fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a33      	ldr	r2, [pc, #204]	@ (80096bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d004      	beq.n	80095fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	4a31      	ldr	r2, [pc, #196]	@ (80096c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d108      	bne.n	8009610 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009604:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	68fa      	ldr	r2, [r7, #12]
 800960c:	4313      	orrs	r3, r2
 800960e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009616:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800961a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	68fa      	ldr	r2, [r7, #12]
 8009622:	4313      	orrs	r3, r2
 8009624:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	68fa      	ldr	r2, [r7, #12]
 800962c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4a21      	ldr	r2, [pc, #132]	@ (80096b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d022      	beq.n	800967e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009640:	d01d      	beq.n	800967e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	4a1f      	ldr	r2, [pc, #124]	@ (80096c4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d018      	beq.n	800967e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a1d      	ldr	r2, [pc, #116]	@ (80096c8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d013      	beq.n	800967e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a1c      	ldr	r2, [pc, #112]	@ (80096cc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d00e      	beq.n	800967e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	4a15      	ldr	r2, [pc, #84]	@ (80096bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d009      	beq.n	800967e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	4a18      	ldr	r2, [pc, #96]	@ (80096d0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d004      	beq.n	800967e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4a11      	ldr	r2, [pc, #68]	@ (80096c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d10c      	bne.n	8009698 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009684:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	689b      	ldr	r3, [r3, #8]
 800968a:	68ba      	ldr	r2, [r7, #8]
 800968c:	4313      	orrs	r3, r2
 800968e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	68ba      	ldr	r2, [r7, #8]
 8009696:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2200      	movs	r2, #0
 80096a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80096a8:	2300      	movs	r3, #0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3714      	adds	r7, #20
 80096ae:	46bd      	mov	sp, r7
 80096b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b4:	4770      	bx	lr
 80096b6:	bf00      	nop
 80096b8:	40012c00 	.word	0x40012c00
 80096bc:	40013400 	.word	0x40013400
 80096c0:	40015000 	.word	0x40015000
 80096c4:	40000400 	.word	0x40000400
 80096c8:	40000800 	.word	0x40000800
 80096cc:	40000c00 	.word	0x40000c00
 80096d0:	40014000 	.word	0x40014000

080096d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b085      	sub	sp, #20
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80096de:	2300      	movs	r3, #0
 80096e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80096e8:	2b01      	cmp	r3, #1
 80096ea:	d101      	bne.n	80096f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80096ec:	2302      	movs	r3, #2
 80096ee:	e078      	b.n	80097e2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2201      	movs	r2, #1
 80096f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	68db      	ldr	r3, [r3, #12]
 8009702:	4313      	orrs	r3, r2
 8009704:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	4313      	orrs	r3, r2
 8009712:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	685b      	ldr	r3, [r3, #4]
 800971e:	4313      	orrs	r3, r2
 8009720:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	4313      	orrs	r3, r2
 800972e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	691b      	ldr	r3, [r3, #16]
 800973a:	4313      	orrs	r3, r2
 800973c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	695b      	ldr	r3, [r3, #20]
 8009748:	4313      	orrs	r3, r2
 800974a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009756:	4313      	orrs	r3, r2
 8009758:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	699b      	ldr	r3, [r3, #24]
 8009764:	041b      	lsls	r3, r3, #16
 8009766:	4313      	orrs	r3, r2
 8009768:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	69db      	ldr	r3, [r3, #28]
 8009774:	4313      	orrs	r3, r2
 8009776:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	4a1c      	ldr	r2, [pc, #112]	@ (80097f0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800977e:	4293      	cmp	r3, r2
 8009780:	d009      	beq.n	8009796 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	4a1b      	ldr	r2, [pc, #108]	@ (80097f4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8009788:	4293      	cmp	r3, r2
 800978a:	d004      	beq.n	8009796 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4a19      	ldr	r2, [pc, #100]	@ (80097f8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d11c      	bne.n	80097d0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097a0:	051b      	lsls	r3, r3, #20
 80097a2:	4313      	orrs	r3, r2
 80097a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	6a1b      	ldr	r3, [r3, #32]
 80097b0:	4313      	orrs	r3, r2
 80097b2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097be:	4313      	orrs	r3, r2
 80097c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097cc:	4313      	orrs	r3, r2
 80097ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	68fa      	ldr	r2, [r7, #12]
 80097d6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2200      	movs	r2, #0
 80097dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80097e0:	2300      	movs	r3, #0
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3714      	adds	r7, #20
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr
 80097ee:	bf00      	nop
 80097f0:	40012c00 	.word	0x40012c00
 80097f4:	40013400 	.word	0x40013400
 80097f8:	40015000 	.word	0x40015000

080097fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80097fc:	b480      	push	{r7}
 80097fe:	b083      	sub	sp, #12
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009804:	bf00      	nop
 8009806:	370c      	adds	r7, #12
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr

08009810 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009810:	b480      	push	{r7}
 8009812:	b083      	sub	sp, #12
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009818:	bf00      	nop
 800981a:	370c      	adds	r7, #12
 800981c:	46bd      	mov	sp, r7
 800981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009822:	4770      	bx	lr

08009824 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009824:	b480      	push	{r7}
 8009826:	b083      	sub	sp, #12
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800982c:	bf00      	nop
 800982e:	370c      	adds	r7, #12
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr

08009838 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009838:	b480      	push	{r7}
 800983a:	b083      	sub	sp, #12
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009840:	bf00      	nop
 8009842:	370c      	adds	r7, #12
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr

0800984c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009854:	bf00      	nop
 8009856:	370c      	adds	r7, #12
 8009858:	46bd      	mov	sp, r7
 800985a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985e:	4770      	bx	lr

08009860 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009860:	b480      	push	{r7}
 8009862:	b083      	sub	sp, #12
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009868:	bf00      	nop
 800986a:	370c      	adds	r7, #12
 800986c:	46bd      	mov	sp, r7
 800986e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009872:	4770      	bx	lr

08009874 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009874:	b480      	push	{r7}
 8009876:	b083      	sub	sp, #12
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800987c:	bf00      	nop
 800987e:	370c      	adds	r7, #12
 8009880:	46bd      	mov	sp, r7
 8009882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009886:	4770      	bx	lr

08009888 <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 8009888:	b480      	push	{r7}
 800988a:	b08b      	sub	sp, #44	@ 0x2c
 800988c:	af00      	add	r7, sp, #0
 800988e:	60f8      	str	r0, [r7, #12]
 8009890:	60b9      	str	r1, [r7, #8]
 8009892:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	881b      	ldrh	r3, [r3, #0]
 80098aa:	461a      	mov	r2, r3
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	885b      	ldrh	r3, [r3, #2]
 80098b0:	fb02 f303 	mul.w	r3, r2, r3
 80098b4:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 80098ba:	e013      	b.n	80098e4 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 80098bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098be:	1d1a      	adds	r2, r3, #4
 80098c0:	627a      	str	r2, [r7, #36]	@ 0x24
 80098c2:	ed93 7a00 	vldr	s14, [r3]
 80098c6:	6a3b      	ldr	r3, [r7, #32]
 80098c8:	1d1a      	adds	r2, r3, #4
 80098ca:	623a      	str	r2, [r7, #32]
 80098cc:	edd3 7a00 	vldr	s15, [r3]
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	1d1a      	adds	r2, r3, #4
 80098d4:	61fa      	str	r2, [r7, #28]
 80098d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80098da:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 80098de:	69bb      	ldr	r3, [r7, #24]
 80098e0:	3b01      	subs	r3, #1
 80098e2:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 80098e4:	69bb      	ldr	r3, [r7, #24]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d1e8      	bne.n	80098bc <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 80098ea:	2300      	movs	r3, #0
 80098ec:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 80098ee:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	372c      	adds	r7, #44	@ 0x2c
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr

080098fe <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 80098fe:	b480      	push	{r7}
 8009900:	b085      	sub	sp, #20
 8009902:	af00      	add	r7, sp, #0
 8009904:	60f8      	str	r0, [r7, #12]
 8009906:	607b      	str	r3, [r7, #4]
 8009908:	460b      	mov	r3, r1
 800990a:	817b      	strh	r3, [r7, #10]
 800990c:	4613      	mov	r3, r2
 800990e:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	897a      	ldrh	r2, [r7, #10]
 8009914:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	893a      	ldrh	r2, [r7, #8]
 800991a:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	605a      	str	r2, [r3, #4]
}
 8009922:	bf00      	nop
 8009924:	3714      	adds	r7, #20
 8009926:	46bd      	mov	sp, r7
 8009928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992c:	4770      	bx	lr

0800992e <arm_mat_inverse_f32>:
                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
 */
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800992e:	b480      	push	{r7}
 8009930:	b0bb      	sub	sp, #236	@ 0xec
 8009932:	af00      	add	r7, sp, #0
 8009934:	6078      	str	r0, [r7, #4]
 8009936:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	667b      	str	r3, [r7, #100]	@ 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	663b      	str	r3, [r7, #96]	@ 0x60
  
  float32_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	881b      	ldrh	r3, [r3, #0]
 8009948:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	885b      	ldrh	r3, [r3, #2]
 800994e:	65bb      	str	r3, [r7, #88]	@ 0x58


  float32_t pivot = 0.0f, newPivot=0.0f;                /* Temporary input values  */
 8009950:	f04f 0300 	mov.w	r3, #0
 8009954:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009958:	f04f 0300 	mov.w	r3, #0
 800995c:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t selectedRow,pivotRow,i, rowNb, rowCnt, flag = 0U, j,column;      /* loop counters */
 800995e:	2300      	movs	r3, #0
 8009960:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pTmp = pOut;
 8009964:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009966:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

    /* Loop over the number of rows */
    rowCnt = numRows;
 800996a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800996c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 8009970:	e03b      	b.n	80099ea <arm_mat_inverse_f32+0xbc>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 8009972:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009974:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009978:	1ad3      	subs	r3, r2, r3
 800997a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800997e:	e00c      	b.n	800999a <arm_mat_inverse_f32+0x6c>
      {
        *pTmp++ = 0.0f;
 8009980:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009984:	1d1a      	adds	r2, r3, #4
 8009986:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800998a:	f04f 0200 	mov.w	r2, #0
 800998e:	601a      	str	r2, [r3, #0]
        j--;
 8009990:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009994:	3b01      	subs	r3, #1
 8009996:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800999a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d1ee      	bne.n	8009980 <arm_mat_inverse_f32+0x52>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0f;
 80099a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099a6:	1d1a      	adds	r2, r3, #4
 80099a8:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80099ac:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80099b0:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 80099b2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80099b6:	3b01      	subs	r3, #1
 80099b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 80099bc:	e00c      	b.n	80099d8 <arm_mat_inverse_f32+0xaa>
      {
        *pTmp++ = 0.0f;
 80099be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099c2:	1d1a      	adds	r2, r3, #4
 80099c4:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80099c8:	f04f 0200 	mov.w	r2, #0
 80099cc:	601a      	str	r2, [r3, #0]
        j--;
 80099ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80099d2:	3b01      	subs	r3, #1
 80099d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 80099d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d1ee      	bne.n	80099be <arm_mat_inverse_f32+0x90>
      }

      /* Decrement loop counter */
      rowCnt--;
 80099e0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80099e4:	3b01      	subs	r3, #1
 80099e6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    while (rowCnt > 0U)
 80099ea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d1bf      	bne.n	8009972 <arm_mat_inverse_f32+0x44>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 80099f2:	2300      	movs	r3, #0
 80099f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80099f8:	e2c7      	b.n	8009f8a <arm_mat_inverse_f32+0x65c>
      /* Check if the pivot element is zero..
       * If it is zero then interchange the row with non zero row below.
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      pivotRow = column;
 80099fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80099fe:	653b      	str	r3, [r7, #80]	@ 0x50

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	685a      	ldr	r2, [r3, #4]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	885b      	ldrh	r3, [r3, #2]
 8009a08:	3301      	adds	r3, #1
 8009a0a:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8009a0e:	fb01 f303 	mul.w	r3, r1, r3
 8009a12:	009b      	lsls	r3, r3, #2
 8009a14:	4413      	add	r3, r2
 8009a16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      pivot = *pTmp;
 8009a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      selectedRow = column;
 8009a24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009a28:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      /* Find maximum pivot in column */
      
        /* Loop over the number rows present below */

      for (rowNb = column+1; rowNb < numRows; rowNb++)
 8009a2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009a30:	3301      	adds	r3, #1
 8009a32:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009a36:	e02c      	b.n	8009a92 <arm_mat_inverse_f32+0x164>
      {
          /* Update the input and destination pointers */
          pTmp = ELEM(pSrc,rowNb,column);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	685a      	ldr	r2, [r3, #4]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	885b      	ldrh	r3, [r3, #2]
 8009a40:	4619      	mov	r1, r3
 8009a42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a46:	fb03 f101 	mul.w	r1, r3, r1
 8009a4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009a4e:	440b      	add	r3, r1
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	4413      	add	r3, r2
 8009a54:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
          newPivot = *pTmp;
 8009a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	657b      	str	r3, [r7, #84]	@ 0x54
          if (fabsf(newPivot) > fabsf(pivot))
 8009a60:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8009a64:	eeb0 7ae7 	vabs.f32	s14, s15
 8009a68:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8009a6c:	eef0 7ae7 	vabs.f32	s15, s15
 8009a70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a78:	dd06      	ble.n	8009a88 <arm_mat_inverse_f32+0x15a>
          {
            selectedRow = rowNb; 
 8009a7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            pivot = newPivot;
 8009a82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 8009a88:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009a92:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8009a96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a98:	429a      	cmp	r2, r3
 8009a9a:	d3cd      	bcc.n	8009a38 <arm_mat_inverse_f32+0x10a>
          }
      }
        
      /* Check if there is a non zero pivot element to
       * replace in the rows below */
      if ((pivot != 0.0f) && (selectedRow != column))
 8009a9c:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8009aa0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aa8:	f000 809b 	beq.w	8009be2 <arm_mat_inverse_f32+0x2b4>
 8009aac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009ab0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009ab4:	429a      	cmp	r2, r3
 8009ab6:	f000 8094 	beq.w	8009be2 <arm_mat_inverse_f32+0x2b4>
      {
            
            SWAP_ROWS_F32(pSrc,column, pivotRow,selectedRow);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	685b      	ldr	r3, [r3, #4]
 8009ac6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	885b      	ldrh	r3, [r3, #2]
 8009ace:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ad0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009ad2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009ad6:	1ad3      	subs	r3, r2, r3
 8009ad8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ada:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009adc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009ade:	fb03 f202 	mul.w	r2, r3, r2
 8009ae2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009ae6:	4413      	add	r3, r2
 8009ae8:	009b      	lsls	r3, r3, #2
 8009aea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009aee:	4413      	add	r3, r2
 8009af0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009af6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009afa:	fb03 f202 	mul.w	r2, r3, r2
 8009afe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009b02:	4413      	add	r3, r2
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009b0a:	4413      	add	r3, r2
 8009b0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009b10:	2300      	movs	r3, #0
 8009b12:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009b16:	e018      	b.n	8009b4a <arm_mat_inverse_f32+0x21c>
 8009b18:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009b20:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b24:	1d1a      	adds	r2, r3, #4
 8009b26:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 8009b2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009b2e:	6812      	ldr	r2, [r2, #0]
 8009b30:	601a      	str	r2, [r3, #0]
 8009b32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009b36:	1d1a      	adds	r2, r3, #4
 8009b38:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8009b3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009b3e:	601a      	str	r2, [r3, #0]
 8009b40:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b44:	3301      	adds	r3, #1
 8009b46:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009b4a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8009b4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b50:	429a      	cmp	r2, r3
 8009b52:	dbe1      	blt.n	8009b18 <arm_mat_inverse_f32+0x1ea>
            SWAP_ROWS_F32(pDst,0, pivotRow,selectedRow);
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	685b      	ldr	r3, [r3, #4]
 8009b58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	685b      	ldr	r3, [r3, #4]
 8009b60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	885b      	ldrh	r3, [r3, #2]
 8009b68:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b70:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009b72:	fb02 f303 	mul.w	r3, r2, r3
 8009b76:	009b      	lsls	r3, r3, #2
 8009b78:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009b7c:	4413      	add	r3, r2
 8009b7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009b82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b84:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009b88:	fb02 f303 	mul.w	r3, r2, r3
 8009b8c:	009b      	lsls	r3, r3, #2
 8009b8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009b92:	4413      	add	r3, r2
 8009b94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009b98:	2300      	movs	r3, #0
 8009b9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009b9e:	e018      	b.n	8009bd2 <arm_mat_inverse_f32+0x2a4>
 8009ba0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ba8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bac:	1d1a      	adds	r2, r3, #4
 8009bae:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009bb2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009bb6:	6812      	ldr	r2, [r2, #0]
 8009bb8:	601a      	str	r2, [r3, #0]
 8009bba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009bbe:	1d1a      	adds	r2, r3, #4
 8009bc0:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009bc4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009bc6:	601a      	str	r2, [r3, #0]
 8009bc8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009bcc:	3301      	adds	r3, #1
 8009bce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009bd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009bd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bd8:	429a      	cmp	r2, r3
 8009bda:	dbe1      	blt.n	8009ba0 <arm_mat_inverse_f32+0x272>

    
            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 8009bdc:	2301      	movs	r3, #1
 8009bde:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      
      

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (pivot == 0.0f))
 8009be2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d009      	beq.n	8009bfe <arm_mat_inverse_f32+0x2d0>
 8009bea:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8009bee:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bf6:	d102      	bne.n	8009bfe <arm_mat_inverse_f32+0x2d0>
      {
        return ARM_MATH_SINGULAR;
 8009bf8:	f06f 0304 	mvn.w	r3, #4
 8009bfc:	e208      	b.n	800a010 <arm_mat_inverse_f32+0x6e2>
      }

     
      /* Pivot element of the row */
      pivot = 1.0f / pivot;
 8009bfe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c02:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 8009c06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c0a:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0

      SCALE_ROW_F32(pSrc,column,pivot,pivotRow);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	885b      	ldrh	r3, [r3, #2]
 8009c1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c1e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009c22:	1ad3      	subs	r3, r2, r3
 8009c24:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c28:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009c2a:	fb03 f202 	mul.w	r2, r3, r2
 8009c2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009c32:	4413      	add	r3, r2
 8009c34:	009b      	lsls	r3, r3, #2
 8009c36:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8009c3a:	4413      	add	r3, r2
 8009c3c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009c40:	2300      	movs	r3, #0
 8009c42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009c46:	e011      	b.n	8009c6c <arm_mat_inverse_f32+0x33e>
 8009c48:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009c4c:	1d1a      	adds	r2, r3, #4
 8009c4e:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8009c52:	ed93 7a00 	vldr	s14, [r3]
 8009c56:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8009c5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c5e:	edc3 7a00 	vstr	s15, [r3]
 8009c62:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009c66:	3301      	adds	r3, #1
 8009c68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009c6c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8009c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c72:	429a      	cmp	r2, r3
 8009c74:	dbe8      	blt.n	8009c48 <arm_mat_inverse_f32+0x31a>
      SCALE_ROW_F32(pDst,0,pivot,pivotRow);
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	885b      	ldrh	r3, [r3, #2]
 8009c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c8a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009c8c:	fb02 f303 	mul.w	r3, r2, r3
 8009c90:	009b      	lsls	r3, r3, #2
 8009c92:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009c96:	4413      	add	r3, r2
 8009c98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009ca2:	e011      	b.n	8009cc8 <arm_mat_inverse_f32+0x39a>
 8009ca4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009ca8:	1d1a      	adds	r2, r3, #4
 8009caa:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8009cae:	ed93 7a00 	vldr	s14, [r3]
 8009cb2:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8009cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cba:	edc3 7a00 	vstr	s15, [r3]
 8009cbe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009cc2:	3301      	adds	r3, #1
 8009cc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009cc8:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cce:	429a      	cmp	r2, r3
 8009cd0:	dbe8      	blt.n	8009ca4 <arm_mat_inverse_f32+0x376>

      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      for (;rowNb < pivotRow; rowNb++)
 8009cd8:	e0ae      	b.n	8009e38 <arm_mat_inverse_f32+0x50a>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	685a      	ldr	r2, [r3, #4]
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	885b      	ldrh	r3, [r3, #2]
 8009ce2:	4619      	mov	r1, r3
 8009ce4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009ce8:	fb03 f101 	mul.w	r1, r3, r1
 8009cec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009cf0:	440b      	add	r3, r1
 8009cf2:	009b      	lsls	r3, r3, #2
 8009cf4:	4413      	add	r3, r2
 8009cf6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 8009cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	685b      	ldr	r3, [r3, #4]
 8009d08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	885b      	ldrh	r3, [r3, #2]
 8009d18:	617b      	str	r3, [r7, #20]
 8009d1a:	697a      	ldr	r2, [r7, #20]
 8009d1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009d20:	1ad3      	subs	r3, r2, r3
 8009d22:	613b      	str	r3, [r7, #16]
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8009d2a:	fb03 f202 	mul.w	r2, r3, r2
 8009d2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009d32:	4413      	add	r3, r2
 8009d34:	009b      	lsls	r3, r3, #2
 8009d36:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8009d3a:	4413      	add	r3, r2
 8009d3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009d44:	fb03 f202 	mul.w	r2, r3, r2
 8009d48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009d4c:	4413      	add	r3, r2
 8009d4e:	009b      	lsls	r3, r3, #2
 8009d50:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8009d54:	4413      	add	r3, r2
 8009d56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009d60:	e01a      	b.n	8009d98 <arm_mat_inverse_f32+0x46a>
 8009d62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009d66:	1d1a      	adds	r2, r3, #4
 8009d68:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009d6c:	ed93 7a00 	vldr	s14, [r3]
 8009d70:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8009d74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009d7c:	1d1a      	adds	r2, r3, #4
 8009d7e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8009d82:	ed93 7a00 	vldr	s14, [r3]
 8009d86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d8a:	edc3 7a00 	vstr	s15, [r3]
 8009d8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009d92:	3301      	adds	r3, #1
 8009d94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009d98:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009d9c:	693b      	ldr	r3, [r7, #16]
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	dbdf      	blt.n	8009d62 <arm_mat_inverse_f32+0x434>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	685b      	ldr	r3, [r3, #4]
 8009da6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	685b      	ldr	r3, [r3, #4]
 8009dae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	885b      	ldrh	r3, [r3, #2]
 8009db6:	60fb      	str	r3, [r7, #12]
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	60bb      	str	r3, [r7, #8]
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8009dc2:	fb02 f303 	mul.w	r3, r2, r3
 8009dc6:	009b      	lsls	r3, r3, #2
 8009dc8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009dcc:	4413      	add	r3, r2
 8009dce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009dd6:	fb02 f303 	mul.w	r3, r2, r3
 8009dda:	009b      	lsls	r3, r3, #2
 8009ddc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009de0:	4413      	add	r3, r2
 8009de2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009de6:	2300      	movs	r3, #0
 8009de8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009dec:	e01a      	b.n	8009e24 <arm_mat_inverse_f32+0x4f6>
 8009dee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009df2:	1d1a      	adds	r2, r3, #4
 8009df4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009df8:	ed93 7a00 	vldr	s14, [r3]
 8009dfc:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8009e00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e08:	1d1a      	adds	r2, r3, #4
 8009e0a:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8009e0e:	ed93 7a00 	vldr	s14, [r3]
 8009e12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e16:	edc3 7a00 	vstr	s15, [r3]
 8009e1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009e1e:	3301      	adds	r3, #1
 8009e20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e24:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	dbdf      	blt.n	8009dee <arm_mat_inverse_f32+0x4c0>
      for (;rowNb < pivotRow; rowNb++)
 8009e2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009e32:	3301      	adds	r3, #1
 8009e34:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009e38:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8009e3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e3e:	429a      	cmp	r2, r3
 8009e40:	f4ff af4b 	bcc.w	8009cda <arm_mat_inverse_f32+0x3ac>


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 8009e44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e46:	3301      	adds	r3, #1
 8009e48:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009e4c:	e092      	b.n	8009f74 <arm_mat_inverse_f32+0x646>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	685a      	ldr	r2, [r3, #4]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	885b      	ldrh	r3, [r3, #2]
 8009e56:	4619      	mov	r1, r3
 8009e58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009e5c:	fb03 f101 	mul.w	r1, r3, r1
 8009e60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009e64:	440b      	add	r3, r1
 8009e66:	009b      	lsls	r3, r3, #2
 8009e68:	4413      	add	r3, r2
 8009e6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 8009e6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	685b      	ldr	r3, [r3, #4]
 8009e7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	677b      	str	r3, [r7, #116]	@ 0x74
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	885b      	ldrh	r3, [r3, #2]
 8009e88:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009e90:	1ad3      	subs	r3, r2, r3
 8009e92:	623b      	str	r3, [r7, #32]
 8009e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e96:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8009e9a:	fb03 f202 	mul.w	r2, r3, r2
 8009e9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009ea2:	4413      	add	r3, r2
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8009ea8:	4413      	add	r3, r2
 8009eaa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009eb0:	fb03 f202 	mul.w	r2, r3, r2
 8009eb4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009eb8:	4413      	add	r3, r2
 8009eba:	009b      	lsls	r3, r3, #2
 8009ebc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009ebe:	4413      	add	r3, r2
 8009ec0:	677b      	str	r3, [r7, #116]	@ 0x74
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009ec6:	e014      	b.n	8009ef2 <arm_mat_inverse_f32+0x5c4>
 8009ec8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009eca:	1d1a      	adds	r2, r3, #4
 8009ecc:	677a      	str	r2, [r7, #116]	@ 0x74
 8009ece:	ed93 7a00 	vldr	s14, [r3]
 8009ed2:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8009ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009edc:	1d1a      	adds	r2, r3, #4
 8009ede:	67ba      	str	r2, [r7, #120]	@ 0x78
 8009ee0:	ed93 7a00 	vldr	s14, [r3]
 8009ee4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009ee8:	edc3 7a00 	vstr	s15, [r3]
 8009eec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009eee:	3301      	adds	r3, #1
 8009ef0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009ef2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009ef4:	6a3b      	ldr	r3, [r7, #32]
 8009ef6:	429a      	cmp	r2, r3
 8009ef8:	dbe6      	blt.n	8009ec8 <arm_mat_inverse_f32+0x59a>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	885b      	ldrh	r3, [r3, #2]
 8009f0a:	61fb      	str	r3, [r7, #28]
 8009f0c:	69fb      	ldr	r3, [r7, #28]
 8009f0e:	61bb      	str	r3, [r7, #24]
 8009f10:	69fb      	ldr	r3, [r7, #28]
 8009f12:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8009f16:	fb02 f303 	mul.w	r3, r2, r3
 8009f1a:	009b      	lsls	r3, r3, #2
 8009f1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009f1e:	4413      	add	r3, r2
 8009f20:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009f22:	69fb      	ldr	r3, [r7, #28]
 8009f24:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009f26:	fb02 f303 	mul.w	r3, r2, r3
 8009f2a:	009b      	lsls	r3, r3, #2
 8009f2c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009f2e:	4413      	add	r3, r2
 8009f30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f32:	2300      	movs	r3, #0
 8009f34:	673b      	str	r3, [r7, #112]	@ 0x70
 8009f36:	e014      	b.n	8009f62 <arm_mat_inverse_f32+0x634>
 8009f38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009f3a:	1d1a      	adds	r2, r3, #4
 8009f3c:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009f3e:	ed93 7a00 	vldr	s14, [r3]
 8009f42:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8009f46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f4c:	1d1a      	adds	r2, r3, #4
 8009f4e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009f50:	ed93 7a00 	vldr	s14, [r3]
 8009f54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f58:	edc3 7a00 	vstr	s15, [r3]
 8009f5c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009f5e:	3301      	adds	r3, #1
 8009f60:	673b      	str	r3, [r7, #112]	@ 0x70
 8009f62:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009f64:	69bb      	ldr	r3, [r7, #24]
 8009f66:	429a      	cmp	r2, r3
 8009f68:	dbe6      	blt.n	8009f38 <arm_mat_inverse_f32+0x60a>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 8009f6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009f6e:	3301      	adds	r3, #1
 8009f70:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009f74:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8009f78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f7a:	429a      	cmp	r2, r3
 8009f7c:	f4ff af67 	bcc.w	8009e4e <arm_mat_inverse_f32+0x520>
    for(column = 0U; column < numCols; column++)
 8009f80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009f84:	3301      	adds	r3, #1
 8009f86:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009f8a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009f8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f90:	429a      	cmp	r2, r3
 8009f92:	f4ff ad32 	bcc.w	80099fa <arm_mat_inverse_f32+0xcc>
      }

    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8009f96:	2300      	movs	r3, #0
 8009f98:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

    if ((flag != 1U) && (pivot == 0.0f))
 8009f9c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009fa0:	2b01      	cmp	r3, #1
 8009fa2:	d033      	beq.n	800a00c <arm_mat_inverse_f32+0x6de>
 8009fa4:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8009fa8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fb0:	d12c      	bne.n	800a00c <arm_mat_inverse_f32+0x6de>
    {
      pIn = pSrc->pData;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	667b      	str	r3, [r7, #100]	@ 0x64
      for (i = 0; i < numRows * numCols; i++)
 8009fb8:	2300      	movs	r3, #0
 8009fba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009fbe:	e010      	b.n	8009fe2 <arm_mat_inverse_f32+0x6b4>
      {
        if (pIn[i] != 0.0f)
 8009fc0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009fc4:	009b      	lsls	r3, r3, #2
 8009fc6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009fc8:	4413      	add	r3, r2
 8009fca:	edd3 7a00 	vldr	s15, [r3]
 8009fce:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fd6:	d10d      	bne.n	8009ff4 <arm_mat_inverse_f32+0x6c6>
      for (i = 0; i < numRows * numCols; i++)
 8009fd8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009fdc:	3301      	adds	r3, #1
 8009fde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009fe2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fe4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009fe6:	fb02 f303 	mul.w	r3, r2, r3
 8009fea:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8009fee:	429a      	cmp	r2, r3
 8009ff0:	d3e6      	bcc.n	8009fc0 <arm_mat_inverse_f32+0x692>
 8009ff2:	e000      	b.n	8009ff6 <arm_mat_inverse_f32+0x6c8>
            break;
 8009ff4:	bf00      	nop
      }

      if (i == numRows * numCols)
 8009ff6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ff8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009ffa:	fb02 f303 	mul.w	r3, r2, r3
 8009ffe:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800a002:	429a      	cmp	r2, r3
 800a004:	d102      	bne.n	800a00c <arm_mat_inverse_f32+0x6de>
        status = ARM_MATH_SINGULAR;
 800a006:	23fb      	movs	r3, #251	@ 0xfb
 800a008:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
    }
  }

  /* Return to application */
  return (status);
 800a00c:	f997 30c3 	ldrsb.w	r3, [r7, #195]	@ 0xc3
}
 800a010:	4618      	mov	r0, r3
 800a012:	37ec      	adds	r7, #236	@ 0xec
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr

0800a01c <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b093      	sub	sp, #76	@ 0x4c
 800a020:	af00      	add	r7, sp, #0
 800a022:	60f8      	str	r0, [r7, #12]
 800a024:	60b9      	str	r1, [r7, #8]
 800a026:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	685b      	ldr	r3, [r3, #4]
 800a02c:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	685b      	ldr	r3, [r3, #4]
 800a032:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	881b      	ldrh	r3, [r3, #0]
 800a04a:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	885b      	ldrh	r3, [r3, #2]
 800a050:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	885b      	ldrh	r3, [r3, #2]
 800a056:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 800a058:	2300      	movs	r3, #0
 800a05a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a05c:	8b7b      	ldrh	r3, [r7, #26]
 800a05e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 800a060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a062:	009b      	lsls	r3, r3, #2
 800a064:	69fa      	ldr	r2, [r7, #28]
 800a066:	4413      	add	r3, r2
 800a068:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 800a06a:	8b3b      	ldrh	r3, [r7, #24]
 800a06c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 800a06e:	68bb      	ldr	r3, [r7, #8]
 800a070:	685b      	ldr	r3, [r3, #4]
 800a072:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800a074:	f04f 0300 	mov.w	r3, #0
 800a078:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 800a07a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a07c:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 800a07e:	8afb      	ldrh	r3, [r7, #22]
 800a080:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800a082:	e017      	b.n	800a0b4 <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800a084:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a086:	1d1a      	adds	r2, r3, #4
 800a088:	647a      	str	r2, [r7, #68]	@ 0x44
 800a08a:	ed93 7a00 	vldr	s14, [r3]
 800a08e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a090:	edd3 7a00 	vldr	s15, [r3]
 800a094:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a098:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800a09c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a0a0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 800a0a4:	8b3b      	ldrh	r3, [r7, #24]
 800a0a6:	009b      	lsls	r3, r3, #2
 800a0a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a0aa:	4413      	add	r3, r2
 800a0ac:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 800a0ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0b0:	3b01      	subs	r3, #1
 800a0b2:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 800a0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d1e4      	bne.n	800a084 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 800a0ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0bc:	1d1a      	adds	r2, r3, #4
 800a0be:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a0c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a0c2:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800a0c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c6:	3b01      	subs	r3, #1
 800a0c8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 800a0ca:	8b3a      	ldrh	r2, [r7, #24]
 800a0cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ce:	1ad3      	subs	r3, r2, r3
 800a0d0:	009b      	lsls	r3, r3, #2
 800a0d2:	6a3a      	ldr	r2, [r7, #32]
 800a0d4:	4413      	add	r3, r2
 800a0d6:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 800a0d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d1ca      	bne.n	800a074 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800a0de:	8b3b      	ldrh	r3, [r7, #24]
 800a0e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0e2:	4413      	add	r3, r2
 800a0e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 800a0e6:	8afb      	ldrh	r3, [r7, #22]
 800a0e8:	009b      	lsls	r3, r3, #2
 800a0ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a0ec:	4413      	add	r3, r2
 800a0ee:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 800a0f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0f2:	3b01      	subs	r3, #1
 800a0f4:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 800a0f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d1b1      	bne.n	800a060 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 800a100:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800a104:	4618      	mov	r0, r3
 800a106:	374c      	adds	r7, #76	@ 0x4c
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr

0800a110 <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800a110:	b480      	push	{r7}
 800a112:	b08b      	sub	sp, #44	@ 0x2c
 800a114:	af00      	add	r7, sp, #0
 800a116:	60f8      	str	r0, [r7, #12]
 800a118:	60b9      	str	r1, [r7, #8]
 800a11a:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	685b      	ldr	r3, [r3, #4]
 800a126:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	881b      	ldrh	r3, [r3, #0]
 800a132:	461a      	mov	r2, r3
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	885b      	ldrh	r3, [r3, #2]
 800a138:	fb02 f303 	mul.w	r3, r2, r3
 800a13c:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800a142:	e013      	b.n	800a16c <arm_mat_sub_f32+0x5c>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 800a144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a146:	1d1a      	adds	r2, r3, #4
 800a148:	627a      	str	r2, [r7, #36]	@ 0x24
 800a14a:	ed93 7a00 	vldr	s14, [r3]
 800a14e:	6a3b      	ldr	r3, [r7, #32]
 800a150:	1d1a      	adds	r2, r3, #4
 800a152:	623a      	str	r2, [r7, #32]
 800a154:	edd3 7a00 	vldr	s15, [r3]
 800a158:	69fb      	ldr	r3, [r7, #28]
 800a15a:	1d1a      	adds	r2, r3, #4
 800a15c:	61fa      	str	r2, [r7, #28]
 800a15e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a162:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800a166:	69bb      	ldr	r3, [r7, #24]
 800a168:	3b01      	subs	r3, #1
 800a16a:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800a16c:	69bb      	ldr	r3, [r7, #24]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d1e8      	bne.n	800a144 <arm_mat_sub_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800a172:	2300      	movs	r3, #0
 800a174:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800a176:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	372c      	adds	r7, #44	@ 0x2c
 800a17e:	46bd      	mov	sp, r7
 800a180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a184:	4770      	bx	lr

0800a186 <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800a186:	b480      	push	{r7}
 800a188:	b08b      	sub	sp, #44	@ 0x2c
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]
 800a18e:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	685b      	ldr	r3, [r3, #4]
 800a194:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	685b      	ldr	r3, [r3, #4]
 800a19a:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	881b      	ldrh	r3, [r3, #0]
 800a1a0:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	885b      	ldrh	r3, [r3, #2]
 800a1a6:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 800a1a8:	89fb      	ldrh	r3, [r7, #14]
 800a1aa:	61bb      	str	r3, [r7, #24]
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 800a1b0:	697b      	ldr	r3, [r7, #20]
 800a1b2:	009b      	lsls	r3, r3, #2
 800a1b4:	693a      	ldr	r2, [r7, #16]
 800a1b6:	4413      	add	r3, r2
 800a1b8:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 800a1ba:	89bb      	ldrh	r3, [r7, #12]
 800a1bc:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 800a1be:	e00d      	b.n	800a1dc <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 800a1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c2:	1d1a      	adds	r2, r3, #4
 800a1c4:	627a      	str	r2, [r7, #36]	@ 0x24
 800a1c6:	681a      	ldr	r2, [r3, #0]
 800a1c8:	6a3b      	ldr	r3, [r7, #32]
 800a1ca:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 800a1cc:	89fb      	ldrh	r3, [r7, #14]
 800a1ce:	009b      	lsls	r3, r3, #2
 800a1d0:	6a3a      	ldr	r2, [r7, #32]
 800a1d2:	4413      	add	r3, r2
 800a1d4:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 800a1d6:	69fb      	ldr	r3, [r7, #28]
 800a1d8:	3b01      	subs	r3, #1
 800a1da:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 800a1dc:	69fb      	ldr	r3, [r7, #28]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d1ee      	bne.n	800a1c0 <arm_mat_trans_f32+0x3a>
      }

      i++;
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	3301      	adds	r3, #1
 800a1e6:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 800a1e8:	69bb      	ldr	r3, [r7, #24]
 800a1ea:	3b01      	subs	r3, #1
 800a1ec:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 800a1ee:	69bb      	ldr	r3, [r7, #24]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d1dd      	bne.n	800a1b0 <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 800a1f8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	372c      	adds	r7, #44	@ 0x2c
 800a200:	46bd      	mov	sp, r7
 800a202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a206:	4770      	bx	lr

0800a208 <__cvt>:
 800a208:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a20c:	ec57 6b10 	vmov	r6, r7, d0
 800a210:	2f00      	cmp	r7, #0
 800a212:	460c      	mov	r4, r1
 800a214:	4619      	mov	r1, r3
 800a216:	463b      	mov	r3, r7
 800a218:	bfbb      	ittet	lt
 800a21a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a21e:	461f      	movlt	r7, r3
 800a220:	2300      	movge	r3, #0
 800a222:	232d      	movlt	r3, #45	@ 0x2d
 800a224:	700b      	strb	r3, [r1, #0]
 800a226:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a228:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a22c:	4691      	mov	r9, r2
 800a22e:	f023 0820 	bic.w	r8, r3, #32
 800a232:	bfbc      	itt	lt
 800a234:	4632      	movlt	r2, r6
 800a236:	4616      	movlt	r6, r2
 800a238:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a23c:	d005      	beq.n	800a24a <__cvt+0x42>
 800a23e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a242:	d100      	bne.n	800a246 <__cvt+0x3e>
 800a244:	3401      	adds	r4, #1
 800a246:	2102      	movs	r1, #2
 800a248:	e000      	b.n	800a24c <__cvt+0x44>
 800a24a:	2103      	movs	r1, #3
 800a24c:	ab03      	add	r3, sp, #12
 800a24e:	9301      	str	r3, [sp, #4]
 800a250:	ab02      	add	r3, sp, #8
 800a252:	9300      	str	r3, [sp, #0]
 800a254:	ec47 6b10 	vmov	d0, r6, r7
 800a258:	4653      	mov	r3, sl
 800a25a:	4622      	mov	r2, r4
 800a25c:	f001 f87c 	bl	800b358 <_dtoa_r>
 800a260:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a264:	4605      	mov	r5, r0
 800a266:	d119      	bne.n	800a29c <__cvt+0x94>
 800a268:	f019 0f01 	tst.w	r9, #1
 800a26c:	d00e      	beq.n	800a28c <__cvt+0x84>
 800a26e:	eb00 0904 	add.w	r9, r0, r4
 800a272:	2200      	movs	r2, #0
 800a274:	2300      	movs	r3, #0
 800a276:	4630      	mov	r0, r6
 800a278:	4639      	mov	r1, r7
 800a27a:	f7f6 fc4d 	bl	8000b18 <__aeabi_dcmpeq>
 800a27e:	b108      	cbz	r0, 800a284 <__cvt+0x7c>
 800a280:	f8cd 900c 	str.w	r9, [sp, #12]
 800a284:	2230      	movs	r2, #48	@ 0x30
 800a286:	9b03      	ldr	r3, [sp, #12]
 800a288:	454b      	cmp	r3, r9
 800a28a:	d31e      	bcc.n	800a2ca <__cvt+0xc2>
 800a28c:	9b03      	ldr	r3, [sp, #12]
 800a28e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a290:	1b5b      	subs	r3, r3, r5
 800a292:	4628      	mov	r0, r5
 800a294:	6013      	str	r3, [r2, #0]
 800a296:	b004      	add	sp, #16
 800a298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a29c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a2a0:	eb00 0904 	add.w	r9, r0, r4
 800a2a4:	d1e5      	bne.n	800a272 <__cvt+0x6a>
 800a2a6:	7803      	ldrb	r3, [r0, #0]
 800a2a8:	2b30      	cmp	r3, #48	@ 0x30
 800a2aa:	d10a      	bne.n	800a2c2 <__cvt+0xba>
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	4630      	mov	r0, r6
 800a2b2:	4639      	mov	r1, r7
 800a2b4:	f7f6 fc30 	bl	8000b18 <__aeabi_dcmpeq>
 800a2b8:	b918      	cbnz	r0, 800a2c2 <__cvt+0xba>
 800a2ba:	f1c4 0401 	rsb	r4, r4, #1
 800a2be:	f8ca 4000 	str.w	r4, [sl]
 800a2c2:	f8da 3000 	ldr.w	r3, [sl]
 800a2c6:	4499      	add	r9, r3
 800a2c8:	e7d3      	b.n	800a272 <__cvt+0x6a>
 800a2ca:	1c59      	adds	r1, r3, #1
 800a2cc:	9103      	str	r1, [sp, #12]
 800a2ce:	701a      	strb	r2, [r3, #0]
 800a2d0:	e7d9      	b.n	800a286 <__cvt+0x7e>

0800a2d2 <__exponent>:
 800a2d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2d4:	2900      	cmp	r1, #0
 800a2d6:	bfba      	itte	lt
 800a2d8:	4249      	neglt	r1, r1
 800a2da:	232d      	movlt	r3, #45	@ 0x2d
 800a2dc:	232b      	movge	r3, #43	@ 0x2b
 800a2de:	2909      	cmp	r1, #9
 800a2e0:	7002      	strb	r2, [r0, #0]
 800a2e2:	7043      	strb	r3, [r0, #1]
 800a2e4:	dd29      	ble.n	800a33a <__exponent+0x68>
 800a2e6:	f10d 0307 	add.w	r3, sp, #7
 800a2ea:	461d      	mov	r5, r3
 800a2ec:	270a      	movs	r7, #10
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	fbb1 f6f7 	udiv	r6, r1, r7
 800a2f4:	fb07 1416 	mls	r4, r7, r6, r1
 800a2f8:	3430      	adds	r4, #48	@ 0x30
 800a2fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a2fe:	460c      	mov	r4, r1
 800a300:	2c63      	cmp	r4, #99	@ 0x63
 800a302:	f103 33ff 	add.w	r3, r3, #4294967295
 800a306:	4631      	mov	r1, r6
 800a308:	dcf1      	bgt.n	800a2ee <__exponent+0x1c>
 800a30a:	3130      	adds	r1, #48	@ 0x30
 800a30c:	1e94      	subs	r4, r2, #2
 800a30e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a312:	1c41      	adds	r1, r0, #1
 800a314:	4623      	mov	r3, r4
 800a316:	42ab      	cmp	r3, r5
 800a318:	d30a      	bcc.n	800a330 <__exponent+0x5e>
 800a31a:	f10d 0309 	add.w	r3, sp, #9
 800a31e:	1a9b      	subs	r3, r3, r2
 800a320:	42ac      	cmp	r4, r5
 800a322:	bf88      	it	hi
 800a324:	2300      	movhi	r3, #0
 800a326:	3302      	adds	r3, #2
 800a328:	4403      	add	r3, r0
 800a32a:	1a18      	subs	r0, r3, r0
 800a32c:	b003      	add	sp, #12
 800a32e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a330:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a334:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a338:	e7ed      	b.n	800a316 <__exponent+0x44>
 800a33a:	2330      	movs	r3, #48	@ 0x30
 800a33c:	3130      	adds	r1, #48	@ 0x30
 800a33e:	7083      	strb	r3, [r0, #2]
 800a340:	70c1      	strb	r1, [r0, #3]
 800a342:	1d03      	adds	r3, r0, #4
 800a344:	e7f1      	b.n	800a32a <__exponent+0x58>
	...

0800a348 <_printf_float>:
 800a348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a34c:	b08d      	sub	sp, #52	@ 0x34
 800a34e:	460c      	mov	r4, r1
 800a350:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a354:	4616      	mov	r6, r2
 800a356:	461f      	mov	r7, r3
 800a358:	4605      	mov	r5, r0
 800a35a:	f000 fee9 	bl	800b130 <_localeconv_r>
 800a35e:	6803      	ldr	r3, [r0, #0]
 800a360:	9304      	str	r3, [sp, #16]
 800a362:	4618      	mov	r0, r3
 800a364:	f7f5 ffac 	bl	80002c0 <strlen>
 800a368:	2300      	movs	r3, #0
 800a36a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a36c:	f8d8 3000 	ldr.w	r3, [r8]
 800a370:	9005      	str	r0, [sp, #20]
 800a372:	3307      	adds	r3, #7
 800a374:	f023 0307 	bic.w	r3, r3, #7
 800a378:	f103 0208 	add.w	r2, r3, #8
 800a37c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a380:	f8d4 b000 	ldr.w	fp, [r4]
 800a384:	f8c8 2000 	str.w	r2, [r8]
 800a388:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a38c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a390:	9307      	str	r3, [sp, #28]
 800a392:	f8cd 8018 	str.w	r8, [sp, #24]
 800a396:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a39a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a39e:	4b9c      	ldr	r3, [pc, #624]	@ (800a610 <_printf_float+0x2c8>)
 800a3a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a3a4:	f7f6 fbea 	bl	8000b7c <__aeabi_dcmpun>
 800a3a8:	bb70      	cbnz	r0, 800a408 <_printf_float+0xc0>
 800a3aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3ae:	4b98      	ldr	r3, [pc, #608]	@ (800a610 <_printf_float+0x2c8>)
 800a3b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a3b4:	f7f6 fbc4 	bl	8000b40 <__aeabi_dcmple>
 800a3b8:	bb30      	cbnz	r0, 800a408 <_printf_float+0xc0>
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	2300      	movs	r3, #0
 800a3be:	4640      	mov	r0, r8
 800a3c0:	4649      	mov	r1, r9
 800a3c2:	f7f6 fbb3 	bl	8000b2c <__aeabi_dcmplt>
 800a3c6:	b110      	cbz	r0, 800a3ce <_printf_float+0x86>
 800a3c8:	232d      	movs	r3, #45	@ 0x2d
 800a3ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3ce:	4a91      	ldr	r2, [pc, #580]	@ (800a614 <_printf_float+0x2cc>)
 800a3d0:	4b91      	ldr	r3, [pc, #580]	@ (800a618 <_printf_float+0x2d0>)
 800a3d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a3d6:	bf8c      	ite	hi
 800a3d8:	4690      	movhi	r8, r2
 800a3da:	4698      	movls	r8, r3
 800a3dc:	2303      	movs	r3, #3
 800a3de:	6123      	str	r3, [r4, #16]
 800a3e0:	f02b 0304 	bic.w	r3, fp, #4
 800a3e4:	6023      	str	r3, [r4, #0]
 800a3e6:	f04f 0900 	mov.w	r9, #0
 800a3ea:	9700      	str	r7, [sp, #0]
 800a3ec:	4633      	mov	r3, r6
 800a3ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a3f0:	4621      	mov	r1, r4
 800a3f2:	4628      	mov	r0, r5
 800a3f4:	f000 f9d2 	bl	800a79c <_printf_common>
 800a3f8:	3001      	adds	r0, #1
 800a3fa:	f040 808d 	bne.w	800a518 <_printf_float+0x1d0>
 800a3fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a402:	b00d      	add	sp, #52	@ 0x34
 800a404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a408:	4642      	mov	r2, r8
 800a40a:	464b      	mov	r3, r9
 800a40c:	4640      	mov	r0, r8
 800a40e:	4649      	mov	r1, r9
 800a410:	f7f6 fbb4 	bl	8000b7c <__aeabi_dcmpun>
 800a414:	b140      	cbz	r0, 800a428 <_printf_float+0xe0>
 800a416:	464b      	mov	r3, r9
 800a418:	2b00      	cmp	r3, #0
 800a41a:	bfbc      	itt	lt
 800a41c:	232d      	movlt	r3, #45	@ 0x2d
 800a41e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a422:	4a7e      	ldr	r2, [pc, #504]	@ (800a61c <_printf_float+0x2d4>)
 800a424:	4b7e      	ldr	r3, [pc, #504]	@ (800a620 <_printf_float+0x2d8>)
 800a426:	e7d4      	b.n	800a3d2 <_printf_float+0x8a>
 800a428:	6863      	ldr	r3, [r4, #4]
 800a42a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a42e:	9206      	str	r2, [sp, #24]
 800a430:	1c5a      	adds	r2, r3, #1
 800a432:	d13b      	bne.n	800a4ac <_printf_float+0x164>
 800a434:	2306      	movs	r3, #6
 800a436:	6063      	str	r3, [r4, #4]
 800a438:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a43c:	2300      	movs	r3, #0
 800a43e:	6022      	str	r2, [r4, #0]
 800a440:	9303      	str	r3, [sp, #12]
 800a442:	ab0a      	add	r3, sp, #40	@ 0x28
 800a444:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a448:	ab09      	add	r3, sp, #36	@ 0x24
 800a44a:	9300      	str	r3, [sp, #0]
 800a44c:	6861      	ldr	r1, [r4, #4]
 800a44e:	ec49 8b10 	vmov	d0, r8, r9
 800a452:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a456:	4628      	mov	r0, r5
 800a458:	f7ff fed6 	bl	800a208 <__cvt>
 800a45c:	9b06      	ldr	r3, [sp, #24]
 800a45e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a460:	2b47      	cmp	r3, #71	@ 0x47
 800a462:	4680      	mov	r8, r0
 800a464:	d129      	bne.n	800a4ba <_printf_float+0x172>
 800a466:	1cc8      	adds	r0, r1, #3
 800a468:	db02      	blt.n	800a470 <_printf_float+0x128>
 800a46a:	6863      	ldr	r3, [r4, #4]
 800a46c:	4299      	cmp	r1, r3
 800a46e:	dd41      	ble.n	800a4f4 <_printf_float+0x1ac>
 800a470:	f1aa 0a02 	sub.w	sl, sl, #2
 800a474:	fa5f fa8a 	uxtb.w	sl, sl
 800a478:	3901      	subs	r1, #1
 800a47a:	4652      	mov	r2, sl
 800a47c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a480:	9109      	str	r1, [sp, #36]	@ 0x24
 800a482:	f7ff ff26 	bl	800a2d2 <__exponent>
 800a486:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a488:	1813      	adds	r3, r2, r0
 800a48a:	2a01      	cmp	r2, #1
 800a48c:	4681      	mov	r9, r0
 800a48e:	6123      	str	r3, [r4, #16]
 800a490:	dc02      	bgt.n	800a498 <_printf_float+0x150>
 800a492:	6822      	ldr	r2, [r4, #0]
 800a494:	07d2      	lsls	r2, r2, #31
 800a496:	d501      	bpl.n	800a49c <_printf_float+0x154>
 800a498:	3301      	adds	r3, #1
 800a49a:	6123      	str	r3, [r4, #16]
 800a49c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d0a2      	beq.n	800a3ea <_printf_float+0xa2>
 800a4a4:	232d      	movs	r3, #45	@ 0x2d
 800a4a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4aa:	e79e      	b.n	800a3ea <_printf_float+0xa2>
 800a4ac:	9a06      	ldr	r2, [sp, #24]
 800a4ae:	2a47      	cmp	r2, #71	@ 0x47
 800a4b0:	d1c2      	bne.n	800a438 <_printf_float+0xf0>
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d1c0      	bne.n	800a438 <_printf_float+0xf0>
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	e7bd      	b.n	800a436 <_printf_float+0xee>
 800a4ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a4be:	d9db      	bls.n	800a478 <_printf_float+0x130>
 800a4c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a4c4:	d118      	bne.n	800a4f8 <_printf_float+0x1b0>
 800a4c6:	2900      	cmp	r1, #0
 800a4c8:	6863      	ldr	r3, [r4, #4]
 800a4ca:	dd0b      	ble.n	800a4e4 <_printf_float+0x19c>
 800a4cc:	6121      	str	r1, [r4, #16]
 800a4ce:	b913      	cbnz	r3, 800a4d6 <_printf_float+0x18e>
 800a4d0:	6822      	ldr	r2, [r4, #0]
 800a4d2:	07d0      	lsls	r0, r2, #31
 800a4d4:	d502      	bpl.n	800a4dc <_printf_float+0x194>
 800a4d6:	3301      	adds	r3, #1
 800a4d8:	440b      	add	r3, r1
 800a4da:	6123      	str	r3, [r4, #16]
 800a4dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a4de:	f04f 0900 	mov.w	r9, #0
 800a4e2:	e7db      	b.n	800a49c <_printf_float+0x154>
 800a4e4:	b913      	cbnz	r3, 800a4ec <_printf_float+0x1a4>
 800a4e6:	6822      	ldr	r2, [r4, #0]
 800a4e8:	07d2      	lsls	r2, r2, #31
 800a4ea:	d501      	bpl.n	800a4f0 <_printf_float+0x1a8>
 800a4ec:	3302      	adds	r3, #2
 800a4ee:	e7f4      	b.n	800a4da <_printf_float+0x192>
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	e7f2      	b.n	800a4da <_printf_float+0x192>
 800a4f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a4f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4fa:	4299      	cmp	r1, r3
 800a4fc:	db05      	blt.n	800a50a <_printf_float+0x1c2>
 800a4fe:	6823      	ldr	r3, [r4, #0]
 800a500:	6121      	str	r1, [r4, #16]
 800a502:	07d8      	lsls	r0, r3, #31
 800a504:	d5ea      	bpl.n	800a4dc <_printf_float+0x194>
 800a506:	1c4b      	adds	r3, r1, #1
 800a508:	e7e7      	b.n	800a4da <_printf_float+0x192>
 800a50a:	2900      	cmp	r1, #0
 800a50c:	bfd4      	ite	le
 800a50e:	f1c1 0202 	rsble	r2, r1, #2
 800a512:	2201      	movgt	r2, #1
 800a514:	4413      	add	r3, r2
 800a516:	e7e0      	b.n	800a4da <_printf_float+0x192>
 800a518:	6823      	ldr	r3, [r4, #0]
 800a51a:	055a      	lsls	r2, r3, #21
 800a51c:	d407      	bmi.n	800a52e <_printf_float+0x1e6>
 800a51e:	6923      	ldr	r3, [r4, #16]
 800a520:	4642      	mov	r2, r8
 800a522:	4631      	mov	r1, r6
 800a524:	4628      	mov	r0, r5
 800a526:	47b8      	blx	r7
 800a528:	3001      	adds	r0, #1
 800a52a:	d12b      	bne.n	800a584 <_printf_float+0x23c>
 800a52c:	e767      	b.n	800a3fe <_printf_float+0xb6>
 800a52e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a532:	f240 80dd 	bls.w	800a6f0 <_printf_float+0x3a8>
 800a536:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a53a:	2200      	movs	r2, #0
 800a53c:	2300      	movs	r3, #0
 800a53e:	f7f6 faeb 	bl	8000b18 <__aeabi_dcmpeq>
 800a542:	2800      	cmp	r0, #0
 800a544:	d033      	beq.n	800a5ae <_printf_float+0x266>
 800a546:	4a37      	ldr	r2, [pc, #220]	@ (800a624 <_printf_float+0x2dc>)
 800a548:	2301      	movs	r3, #1
 800a54a:	4631      	mov	r1, r6
 800a54c:	4628      	mov	r0, r5
 800a54e:	47b8      	blx	r7
 800a550:	3001      	adds	r0, #1
 800a552:	f43f af54 	beq.w	800a3fe <_printf_float+0xb6>
 800a556:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a55a:	4543      	cmp	r3, r8
 800a55c:	db02      	blt.n	800a564 <_printf_float+0x21c>
 800a55e:	6823      	ldr	r3, [r4, #0]
 800a560:	07d8      	lsls	r0, r3, #31
 800a562:	d50f      	bpl.n	800a584 <_printf_float+0x23c>
 800a564:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a568:	4631      	mov	r1, r6
 800a56a:	4628      	mov	r0, r5
 800a56c:	47b8      	blx	r7
 800a56e:	3001      	adds	r0, #1
 800a570:	f43f af45 	beq.w	800a3fe <_printf_float+0xb6>
 800a574:	f04f 0900 	mov.w	r9, #0
 800a578:	f108 38ff 	add.w	r8, r8, #4294967295
 800a57c:	f104 0a1a 	add.w	sl, r4, #26
 800a580:	45c8      	cmp	r8, r9
 800a582:	dc09      	bgt.n	800a598 <_printf_float+0x250>
 800a584:	6823      	ldr	r3, [r4, #0]
 800a586:	079b      	lsls	r3, r3, #30
 800a588:	f100 8103 	bmi.w	800a792 <_printf_float+0x44a>
 800a58c:	68e0      	ldr	r0, [r4, #12]
 800a58e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a590:	4298      	cmp	r0, r3
 800a592:	bfb8      	it	lt
 800a594:	4618      	movlt	r0, r3
 800a596:	e734      	b.n	800a402 <_printf_float+0xba>
 800a598:	2301      	movs	r3, #1
 800a59a:	4652      	mov	r2, sl
 800a59c:	4631      	mov	r1, r6
 800a59e:	4628      	mov	r0, r5
 800a5a0:	47b8      	blx	r7
 800a5a2:	3001      	adds	r0, #1
 800a5a4:	f43f af2b 	beq.w	800a3fe <_printf_float+0xb6>
 800a5a8:	f109 0901 	add.w	r9, r9, #1
 800a5ac:	e7e8      	b.n	800a580 <_printf_float+0x238>
 800a5ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	dc39      	bgt.n	800a628 <_printf_float+0x2e0>
 800a5b4:	4a1b      	ldr	r2, [pc, #108]	@ (800a624 <_printf_float+0x2dc>)
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	4631      	mov	r1, r6
 800a5ba:	4628      	mov	r0, r5
 800a5bc:	47b8      	blx	r7
 800a5be:	3001      	adds	r0, #1
 800a5c0:	f43f af1d 	beq.w	800a3fe <_printf_float+0xb6>
 800a5c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a5c8:	ea59 0303 	orrs.w	r3, r9, r3
 800a5cc:	d102      	bne.n	800a5d4 <_printf_float+0x28c>
 800a5ce:	6823      	ldr	r3, [r4, #0]
 800a5d0:	07d9      	lsls	r1, r3, #31
 800a5d2:	d5d7      	bpl.n	800a584 <_printf_float+0x23c>
 800a5d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5d8:	4631      	mov	r1, r6
 800a5da:	4628      	mov	r0, r5
 800a5dc:	47b8      	blx	r7
 800a5de:	3001      	adds	r0, #1
 800a5e0:	f43f af0d 	beq.w	800a3fe <_printf_float+0xb6>
 800a5e4:	f04f 0a00 	mov.w	sl, #0
 800a5e8:	f104 0b1a 	add.w	fp, r4, #26
 800a5ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5ee:	425b      	negs	r3, r3
 800a5f0:	4553      	cmp	r3, sl
 800a5f2:	dc01      	bgt.n	800a5f8 <_printf_float+0x2b0>
 800a5f4:	464b      	mov	r3, r9
 800a5f6:	e793      	b.n	800a520 <_printf_float+0x1d8>
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	465a      	mov	r2, fp
 800a5fc:	4631      	mov	r1, r6
 800a5fe:	4628      	mov	r0, r5
 800a600:	47b8      	blx	r7
 800a602:	3001      	adds	r0, #1
 800a604:	f43f aefb 	beq.w	800a3fe <_printf_float+0xb6>
 800a608:	f10a 0a01 	add.w	sl, sl, #1
 800a60c:	e7ee      	b.n	800a5ec <_printf_float+0x2a4>
 800a60e:	bf00      	nop
 800a610:	7fefffff 	.word	0x7fefffff
 800a614:	0800f564 	.word	0x0800f564
 800a618:	0800f560 	.word	0x0800f560
 800a61c:	0800f56c 	.word	0x0800f56c
 800a620:	0800f568 	.word	0x0800f568
 800a624:	0800f570 	.word	0x0800f570
 800a628:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a62a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a62e:	4553      	cmp	r3, sl
 800a630:	bfa8      	it	ge
 800a632:	4653      	movge	r3, sl
 800a634:	2b00      	cmp	r3, #0
 800a636:	4699      	mov	r9, r3
 800a638:	dc36      	bgt.n	800a6a8 <_printf_float+0x360>
 800a63a:	f04f 0b00 	mov.w	fp, #0
 800a63e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a642:	f104 021a 	add.w	r2, r4, #26
 800a646:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a648:	9306      	str	r3, [sp, #24]
 800a64a:	eba3 0309 	sub.w	r3, r3, r9
 800a64e:	455b      	cmp	r3, fp
 800a650:	dc31      	bgt.n	800a6b6 <_printf_float+0x36e>
 800a652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a654:	459a      	cmp	sl, r3
 800a656:	dc3a      	bgt.n	800a6ce <_printf_float+0x386>
 800a658:	6823      	ldr	r3, [r4, #0]
 800a65a:	07da      	lsls	r2, r3, #31
 800a65c:	d437      	bmi.n	800a6ce <_printf_float+0x386>
 800a65e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a660:	ebaa 0903 	sub.w	r9, sl, r3
 800a664:	9b06      	ldr	r3, [sp, #24]
 800a666:	ebaa 0303 	sub.w	r3, sl, r3
 800a66a:	4599      	cmp	r9, r3
 800a66c:	bfa8      	it	ge
 800a66e:	4699      	movge	r9, r3
 800a670:	f1b9 0f00 	cmp.w	r9, #0
 800a674:	dc33      	bgt.n	800a6de <_printf_float+0x396>
 800a676:	f04f 0800 	mov.w	r8, #0
 800a67a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a67e:	f104 0b1a 	add.w	fp, r4, #26
 800a682:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a684:	ebaa 0303 	sub.w	r3, sl, r3
 800a688:	eba3 0309 	sub.w	r3, r3, r9
 800a68c:	4543      	cmp	r3, r8
 800a68e:	f77f af79 	ble.w	800a584 <_printf_float+0x23c>
 800a692:	2301      	movs	r3, #1
 800a694:	465a      	mov	r2, fp
 800a696:	4631      	mov	r1, r6
 800a698:	4628      	mov	r0, r5
 800a69a:	47b8      	blx	r7
 800a69c:	3001      	adds	r0, #1
 800a69e:	f43f aeae 	beq.w	800a3fe <_printf_float+0xb6>
 800a6a2:	f108 0801 	add.w	r8, r8, #1
 800a6a6:	e7ec      	b.n	800a682 <_printf_float+0x33a>
 800a6a8:	4642      	mov	r2, r8
 800a6aa:	4631      	mov	r1, r6
 800a6ac:	4628      	mov	r0, r5
 800a6ae:	47b8      	blx	r7
 800a6b0:	3001      	adds	r0, #1
 800a6b2:	d1c2      	bne.n	800a63a <_printf_float+0x2f2>
 800a6b4:	e6a3      	b.n	800a3fe <_printf_float+0xb6>
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	4631      	mov	r1, r6
 800a6ba:	4628      	mov	r0, r5
 800a6bc:	9206      	str	r2, [sp, #24]
 800a6be:	47b8      	blx	r7
 800a6c0:	3001      	adds	r0, #1
 800a6c2:	f43f ae9c 	beq.w	800a3fe <_printf_float+0xb6>
 800a6c6:	9a06      	ldr	r2, [sp, #24]
 800a6c8:	f10b 0b01 	add.w	fp, fp, #1
 800a6cc:	e7bb      	b.n	800a646 <_printf_float+0x2fe>
 800a6ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6d2:	4631      	mov	r1, r6
 800a6d4:	4628      	mov	r0, r5
 800a6d6:	47b8      	blx	r7
 800a6d8:	3001      	adds	r0, #1
 800a6da:	d1c0      	bne.n	800a65e <_printf_float+0x316>
 800a6dc:	e68f      	b.n	800a3fe <_printf_float+0xb6>
 800a6de:	9a06      	ldr	r2, [sp, #24]
 800a6e0:	464b      	mov	r3, r9
 800a6e2:	4442      	add	r2, r8
 800a6e4:	4631      	mov	r1, r6
 800a6e6:	4628      	mov	r0, r5
 800a6e8:	47b8      	blx	r7
 800a6ea:	3001      	adds	r0, #1
 800a6ec:	d1c3      	bne.n	800a676 <_printf_float+0x32e>
 800a6ee:	e686      	b.n	800a3fe <_printf_float+0xb6>
 800a6f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a6f4:	f1ba 0f01 	cmp.w	sl, #1
 800a6f8:	dc01      	bgt.n	800a6fe <_printf_float+0x3b6>
 800a6fa:	07db      	lsls	r3, r3, #31
 800a6fc:	d536      	bpl.n	800a76c <_printf_float+0x424>
 800a6fe:	2301      	movs	r3, #1
 800a700:	4642      	mov	r2, r8
 800a702:	4631      	mov	r1, r6
 800a704:	4628      	mov	r0, r5
 800a706:	47b8      	blx	r7
 800a708:	3001      	adds	r0, #1
 800a70a:	f43f ae78 	beq.w	800a3fe <_printf_float+0xb6>
 800a70e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a712:	4631      	mov	r1, r6
 800a714:	4628      	mov	r0, r5
 800a716:	47b8      	blx	r7
 800a718:	3001      	adds	r0, #1
 800a71a:	f43f ae70 	beq.w	800a3fe <_printf_float+0xb6>
 800a71e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a722:	2200      	movs	r2, #0
 800a724:	2300      	movs	r3, #0
 800a726:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a72a:	f7f6 f9f5 	bl	8000b18 <__aeabi_dcmpeq>
 800a72e:	b9c0      	cbnz	r0, 800a762 <_printf_float+0x41a>
 800a730:	4653      	mov	r3, sl
 800a732:	f108 0201 	add.w	r2, r8, #1
 800a736:	4631      	mov	r1, r6
 800a738:	4628      	mov	r0, r5
 800a73a:	47b8      	blx	r7
 800a73c:	3001      	adds	r0, #1
 800a73e:	d10c      	bne.n	800a75a <_printf_float+0x412>
 800a740:	e65d      	b.n	800a3fe <_printf_float+0xb6>
 800a742:	2301      	movs	r3, #1
 800a744:	465a      	mov	r2, fp
 800a746:	4631      	mov	r1, r6
 800a748:	4628      	mov	r0, r5
 800a74a:	47b8      	blx	r7
 800a74c:	3001      	adds	r0, #1
 800a74e:	f43f ae56 	beq.w	800a3fe <_printf_float+0xb6>
 800a752:	f108 0801 	add.w	r8, r8, #1
 800a756:	45d0      	cmp	r8, sl
 800a758:	dbf3      	blt.n	800a742 <_printf_float+0x3fa>
 800a75a:	464b      	mov	r3, r9
 800a75c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a760:	e6df      	b.n	800a522 <_printf_float+0x1da>
 800a762:	f04f 0800 	mov.w	r8, #0
 800a766:	f104 0b1a 	add.w	fp, r4, #26
 800a76a:	e7f4      	b.n	800a756 <_printf_float+0x40e>
 800a76c:	2301      	movs	r3, #1
 800a76e:	4642      	mov	r2, r8
 800a770:	e7e1      	b.n	800a736 <_printf_float+0x3ee>
 800a772:	2301      	movs	r3, #1
 800a774:	464a      	mov	r2, r9
 800a776:	4631      	mov	r1, r6
 800a778:	4628      	mov	r0, r5
 800a77a:	47b8      	blx	r7
 800a77c:	3001      	adds	r0, #1
 800a77e:	f43f ae3e 	beq.w	800a3fe <_printf_float+0xb6>
 800a782:	f108 0801 	add.w	r8, r8, #1
 800a786:	68e3      	ldr	r3, [r4, #12]
 800a788:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a78a:	1a5b      	subs	r3, r3, r1
 800a78c:	4543      	cmp	r3, r8
 800a78e:	dcf0      	bgt.n	800a772 <_printf_float+0x42a>
 800a790:	e6fc      	b.n	800a58c <_printf_float+0x244>
 800a792:	f04f 0800 	mov.w	r8, #0
 800a796:	f104 0919 	add.w	r9, r4, #25
 800a79a:	e7f4      	b.n	800a786 <_printf_float+0x43e>

0800a79c <_printf_common>:
 800a79c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7a0:	4616      	mov	r6, r2
 800a7a2:	4698      	mov	r8, r3
 800a7a4:	688a      	ldr	r2, [r1, #8]
 800a7a6:	690b      	ldr	r3, [r1, #16]
 800a7a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	bfb8      	it	lt
 800a7b0:	4613      	movlt	r3, r2
 800a7b2:	6033      	str	r3, [r6, #0]
 800a7b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a7b8:	4607      	mov	r7, r0
 800a7ba:	460c      	mov	r4, r1
 800a7bc:	b10a      	cbz	r2, 800a7c2 <_printf_common+0x26>
 800a7be:	3301      	adds	r3, #1
 800a7c0:	6033      	str	r3, [r6, #0]
 800a7c2:	6823      	ldr	r3, [r4, #0]
 800a7c4:	0699      	lsls	r1, r3, #26
 800a7c6:	bf42      	ittt	mi
 800a7c8:	6833      	ldrmi	r3, [r6, #0]
 800a7ca:	3302      	addmi	r3, #2
 800a7cc:	6033      	strmi	r3, [r6, #0]
 800a7ce:	6825      	ldr	r5, [r4, #0]
 800a7d0:	f015 0506 	ands.w	r5, r5, #6
 800a7d4:	d106      	bne.n	800a7e4 <_printf_common+0x48>
 800a7d6:	f104 0a19 	add.w	sl, r4, #25
 800a7da:	68e3      	ldr	r3, [r4, #12]
 800a7dc:	6832      	ldr	r2, [r6, #0]
 800a7de:	1a9b      	subs	r3, r3, r2
 800a7e0:	42ab      	cmp	r3, r5
 800a7e2:	dc26      	bgt.n	800a832 <_printf_common+0x96>
 800a7e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a7e8:	6822      	ldr	r2, [r4, #0]
 800a7ea:	3b00      	subs	r3, #0
 800a7ec:	bf18      	it	ne
 800a7ee:	2301      	movne	r3, #1
 800a7f0:	0692      	lsls	r2, r2, #26
 800a7f2:	d42b      	bmi.n	800a84c <_printf_common+0xb0>
 800a7f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a7f8:	4641      	mov	r1, r8
 800a7fa:	4638      	mov	r0, r7
 800a7fc:	47c8      	blx	r9
 800a7fe:	3001      	adds	r0, #1
 800a800:	d01e      	beq.n	800a840 <_printf_common+0xa4>
 800a802:	6823      	ldr	r3, [r4, #0]
 800a804:	6922      	ldr	r2, [r4, #16]
 800a806:	f003 0306 	and.w	r3, r3, #6
 800a80a:	2b04      	cmp	r3, #4
 800a80c:	bf02      	ittt	eq
 800a80e:	68e5      	ldreq	r5, [r4, #12]
 800a810:	6833      	ldreq	r3, [r6, #0]
 800a812:	1aed      	subeq	r5, r5, r3
 800a814:	68a3      	ldr	r3, [r4, #8]
 800a816:	bf0c      	ite	eq
 800a818:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a81c:	2500      	movne	r5, #0
 800a81e:	4293      	cmp	r3, r2
 800a820:	bfc4      	itt	gt
 800a822:	1a9b      	subgt	r3, r3, r2
 800a824:	18ed      	addgt	r5, r5, r3
 800a826:	2600      	movs	r6, #0
 800a828:	341a      	adds	r4, #26
 800a82a:	42b5      	cmp	r5, r6
 800a82c:	d11a      	bne.n	800a864 <_printf_common+0xc8>
 800a82e:	2000      	movs	r0, #0
 800a830:	e008      	b.n	800a844 <_printf_common+0xa8>
 800a832:	2301      	movs	r3, #1
 800a834:	4652      	mov	r2, sl
 800a836:	4641      	mov	r1, r8
 800a838:	4638      	mov	r0, r7
 800a83a:	47c8      	blx	r9
 800a83c:	3001      	adds	r0, #1
 800a83e:	d103      	bne.n	800a848 <_printf_common+0xac>
 800a840:	f04f 30ff 	mov.w	r0, #4294967295
 800a844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a848:	3501      	adds	r5, #1
 800a84a:	e7c6      	b.n	800a7da <_printf_common+0x3e>
 800a84c:	18e1      	adds	r1, r4, r3
 800a84e:	1c5a      	adds	r2, r3, #1
 800a850:	2030      	movs	r0, #48	@ 0x30
 800a852:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a856:	4422      	add	r2, r4
 800a858:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a85c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a860:	3302      	adds	r3, #2
 800a862:	e7c7      	b.n	800a7f4 <_printf_common+0x58>
 800a864:	2301      	movs	r3, #1
 800a866:	4622      	mov	r2, r4
 800a868:	4641      	mov	r1, r8
 800a86a:	4638      	mov	r0, r7
 800a86c:	47c8      	blx	r9
 800a86e:	3001      	adds	r0, #1
 800a870:	d0e6      	beq.n	800a840 <_printf_common+0xa4>
 800a872:	3601      	adds	r6, #1
 800a874:	e7d9      	b.n	800a82a <_printf_common+0x8e>
	...

0800a878 <_printf_i>:
 800a878:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a87c:	7e0f      	ldrb	r7, [r1, #24]
 800a87e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a880:	2f78      	cmp	r7, #120	@ 0x78
 800a882:	4691      	mov	r9, r2
 800a884:	4680      	mov	r8, r0
 800a886:	460c      	mov	r4, r1
 800a888:	469a      	mov	sl, r3
 800a88a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a88e:	d807      	bhi.n	800a8a0 <_printf_i+0x28>
 800a890:	2f62      	cmp	r7, #98	@ 0x62
 800a892:	d80a      	bhi.n	800a8aa <_printf_i+0x32>
 800a894:	2f00      	cmp	r7, #0
 800a896:	f000 80d1 	beq.w	800aa3c <_printf_i+0x1c4>
 800a89a:	2f58      	cmp	r7, #88	@ 0x58
 800a89c:	f000 80b8 	beq.w	800aa10 <_printf_i+0x198>
 800a8a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a8a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a8a8:	e03a      	b.n	800a920 <_printf_i+0xa8>
 800a8aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a8ae:	2b15      	cmp	r3, #21
 800a8b0:	d8f6      	bhi.n	800a8a0 <_printf_i+0x28>
 800a8b2:	a101      	add	r1, pc, #4	@ (adr r1, 800a8b8 <_printf_i+0x40>)
 800a8b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a8b8:	0800a911 	.word	0x0800a911
 800a8bc:	0800a925 	.word	0x0800a925
 800a8c0:	0800a8a1 	.word	0x0800a8a1
 800a8c4:	0800a8a1 	.word	0x0800a8a1
 800a8c8:	0800a8a1 	.word	0x0800a8a1
 800a8cc:	0800a8a1 	.word	0x0800a8a1
 800a8d0:	0800a925 	.word	0x0800a925
 800a8d4:	0800a8a1 	.word	0x0800a8a1
 800a8d8:	0800a8a1 	.word	0x0800a8a1
 800a8dc:	0800a8a1 	.word	0x0800a8a1
 800a8e0:	0800a8a1 	.word	0x0800a8a1
 800a8e4:	0800aa23 	.word	0x0800aa23
 800a8e8:	0800a94f 	.word	0x0800a94f
 800a8ec:	0800a9dd 	.word	0x0800a9dd
 800a8f0:	0800a8a1 	.word	0x0800a8a1
 800a8f4:	0800a8a1 	.word	0x0800a8a1
 800a8f8:	0800aa45 	.word	0x0800aa45
 800a8fc:	0800a8a1 	.word	0x0800a8a1
 800a900:	0800a94f 	.word	0x0800a94f
 800a904:	0800a8a1 	.word	0x0800a8a1
 800a908:	0800a8a1 	.word	0x0800a8a1
 800a90c:	0800a9e5 	.word	0x0800a9e5
 800a910:	6833      	ldr	r3, [r6, #0]
 800a912:	1d1a      	adds	r2, r3, #4
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	6032      	str	r2, [r6, #0]
 800a918:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a91c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a920:	2301      	movs	r3, #1
 800a922:	e09c      	b.n	800aa5e <_printf_i+0x1e6>
 800a924:	6833      	ldr	r3, [r6, #0]
 800a926:	6820      	ldr	r0, [r4, #0]
 800a928:	1d19      	adds	r1, r3, #4
 800a92a:	6031      	str	r1, [r6, #0]
 800a92c:	0606      	lsls	r6, r0, #24
 800a92e:	d501      	bpl.n	800a934 <_printf_i+0xbc>
 800a930:	681d      	ldr	r5, [r3, #0]
 800a932:	e003      	b.n	800a93c <_printf_i+0xc4>
 800a934:	0645      	lsls	r5, r0, #25
 800a936:	d5fb      	bpl.n	800a930 <_printf_i+0xb8>
 800a938:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a93c:	2d00      	cmp	r5, #0
 800a93e:	da03      	bge.n	800a948 <_printf_i+0xd0>
 800a940:	232d      	movs	r3, #45	@ 0x2d
 800a942:	426d      	negs	r5, r5
 800a944:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a948:	4858      	ldr	r0, [pc, #352]	@ (800aaac <_printf_i+0x234>)
 800a94a:	230a      	movs	r3, #10
 800a94c:	e011      	b.n	800a972 <_printf_i+0xfa>
 800a94e:	6821      	ldr	r1, [r4, #0]
 800a950:	6833      	ldr	r3, [r6, #0]
 800a952:	0608      	lsls	r0, r1, #24
 800a954:	f853 5b04 	ldr.w	r5, [r3], #4
 800a958:	d402      	bmi.n	800a960 <_printf_i+0xe8>
 800a95a:	0649      	lsls	r1, r1, #25
 800a95c:	bf48      	it	mi
 800a95e:	b2ad      	uxthmi	r5, r5
 800a960:	2f6f      	cmp	r7, #111	@ 0x6f
 800a962:	4852      	ldr	r0, [pc, #328]	@ (800aaac <_printf_i+0x234>)
 800a964:	6033      	str	r3, [r6, #0]
 800a966:	bf14      	ite	ne
 800a968:	230a      	movne	r3, #10
 800a96a:	2308      	moveq	r3, #8
 800a96c:	2100      	movs	r1, #0
 800a96e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a972:	6866      	ldr	r6, [r4, #4]
 800a974:	60a6      	str	r6, [r4, #8]
 800a976:	2e00      	cmp	r6, #0
 800a978:	db05      	blt.n	800a986 <_printf_i+0x10e>
 800a97a:	6821      	ldr	r1, [r4, #0]
 800a97c:	432e      	orrs	r6, r5
 800a97e:	f021 0104 	bic.w	r1, r1, #4
 800a982:	6021      	str	r1, [r4, #0]
 800a984:	d04b      	beq.n	800aa1e <_printf_i+0x1a6>
 800a986:	4616      	mov	r6, r2
 800a988:	fbb5 f1f3 	udiv	r1, r5, r3
 800a98c:	fb03 5711 	mls	r7, r3, r1, r5
 800a990:	5dc7      	ldrb	r7, [r0, r7]
 800a992:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a996:	462f      	mov	r7, r5
 800a998:	42bb      	cmp	r3, r7
 800a99a:	460d      	mov	r5, r1
 800a99c:	d9f4      	bls.n	800a988 <_printf_i+0x110>
 800a99e:	2b08      	cmp	r3, #8
 800a9a0:	d10b      	bne.n	800a9ba <_printf_i+0x142>
 800a9a2:	6823      	ldr	r3, [r4, #0]
 800a9a4:	07df      	lsls	r7, r3, #31
 800a9a6:	d508      	bpl.n	800a9ba <_printf_i+0x142>
 800a9a8:	6923      	ldr	r3, [r4, #16]
 800a9aa:	6861      	ldr	r1, [r4, #4]
 800a9ac:	4299      	cmp	r1, r3
 800a9ae:	bfde      	ittt	le
 800a9b0:	2330      	movle	r3, #48	@ 0x30
 800a9b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a9b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a9ba:	1b92      	subs	r2, r2, r6
 800a9bc:	6122      	str	r2, [r4, #16]
 800a9be:	f8cd a000 	str.w	sl, [sp]
 800a9c2:	464b      	mov	r3, r9
 800a9c4:	aa03      	add	r2, sp, #12
 800a9c6:	4621      	mov	r1, r4
 800a9c8:	4640      	mov	r0, r8
 800a9ca:	f7ff fee7 	bl	800a79c <_printf_common>
 800a9ce:	3001      	adds	r0, #1
 800a9d0:	d14a      	bne.n	800aa68 <_printf_i+0x1f0>
 800a9d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a9d6:	b004      	add	sp, #16
 800a9d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9dc:	6823      	ldr	r3, [r4, #0]
 800a9de:	f043 0320 	orr.w	r3, r3, #32
 800a9e2:	6023      	str	r3, [r4, #0]
 800a9e4:	4832      	ldr	r0, [pc, #200]	@ (800aab0 <_printf_i+0x238>)
 800a9e6:	2778      	movs	r7, #120	@ 0x78
 800a9e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a9ec:	6823      	ldr	r3, [r4, #0]
 800a9ee:	6831      	ldr	r1, [r6, #0]
 800a9f0:	061f      	lsls	r7, r3, #24
 800a9f2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a9f6:	d402      	bmi.n	800a9fe <_printf_i+0x186>
 800a9f8:	065f      	lsls	r7, r3, #25
 800a9fa:	bf48      	it	mi
 800a9fc:	b2ad      	uxthmi	r5, r5
 800a9fe:	6031      	str	r1, [r6, #0]
 800aa00:	07d9      	lsls	r1, r3, #31
 800aa02:	bf44      	itt	mi
 800aa04:	f043 0320 	orrmi.w	r3, r3, #32
 800aa08:	6023      	strmi	r3, [r4, #0]
 800aa0a:	b11d      	cbz	r5, 800aa14 <_printf_i+0x19c>
 800aa0c:	2310      	movs	r3, #16
 800aa0e:	e7ad      	b.n	800a96c <_printf_i+0xf4>
 800aa10:	4826      	ldr	r0, [pc, #152]	@ (800aaac <_printf_i+0x234>)
 800aa12:	e7e9      	b.n	800a9e8 <_printf_i+0x170>
 800aa14:	6823      	ldr	r3, [r4, #0]
 800aa16:	f023 0320 	bic.w	r3, r3, #32
 800aa1a:	6023      	str	r3, [r4, #0]
 800aa1c:	e7f6      	b.n	800aa0c <_printf_i+0x194>
 800aa1e:	4616      	mov	r6, r2
 800aa20:	e7bd      	b.n	800a99e <_printf_i+0x126>
 800aa22:	6833      	ldr	r3, [r6, #0]
 800aa24:	6825      	ldr	r5, [r4, #0]
 800aa26:	6961      	ldr	r1, [r4, #20]
 800aa28:	1d18      	adds	r0, r3, #4
 800aa2a:	6030      	str	r0, [r6, #0]
 800aa2c:	062e      	lsls	r6, r5, #24
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	d501      	bpl.n	800aa36 <_printf_i+0x1be>
 800aa32:	6019      	str	r1, [r3, #0]
 800aa34:	e002      	b.n	800aa3c <_printf_i+0x1c4>
 800aa36:	0668      	lsls	r0, r5, #25
 800aa38:	d5fb      	bpl.n	800aa32 <_printf_i+0x1ba>
 800aa3a:	8019      	strh	r1, [r3, #0]
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	6123      	str	r3, [r4, #16]
 800aa40:	4616      	mov	r6, r2
 800aa42:	e7bc      	b.n	800a9be <_printf_i+0x146>
 800aa44:	6833      	ldr	r3, [r6, #0]
 800aa46:	1d1a      	adds	r2, r3, #4
 800aa48:	6032      	str	r2, [r6, #0]
 800aa4a:	681e      	ldr	r6, [r3, #0]
 800aa4c:	6862      	ldr	r2, [r4, #4]
 800aa4e:	2100      	movs	r1, #0
 800aa50:	4630      	mov	r0, r6
 800aa52:	f7f5 fbe5 	bl	8000220 <memchr>
 800aa56:	b108      	cbz	r0, 800aa5c <_printf_i+0x1e4>
 800aa58:	1b80      	subs	r0, r0, r6
 800aa5a:	6060      	str	r0, [r4, #4]
 800aa5c:	6863      	ldr	r3, [r4, #4]
 800aa5e:	6123      	str	r3, [r4, #16]
 800aa60:	2300      	movs	r3, #0
 800aa62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa66:	e7aa      	b.n	800a9be <_printf_i+0x146>
 800aa68:	6923      	ldr	r3, [r4, #16]
 800aa6a:	4632      	mov	r2, r6
 800aa6c:	4649      	mov	r1, r9
 800aa6e:	4640      	mov	r0, r8
 800aa70:	47d0      	blx	sl
 800aa72:	3001      	adds	r0, #1
 800aa74:	d0ad      	beq.n	800a9d2 <_printf_i+0x15a>
 800aa76:	6823      	ldr	r3, [r4, #0]
 800aa78:	079b      	lsls	r3, r3, #30
 800aa7a:	d413      	bmi.n	800aaa4 <_printf_i+0x22c>
 800aa7c:	68e0      	ldr	r0, [r4, #12]
 800aa7e:	9b03      	ldr	r3, [sp, #12]
 800aa80:	4298      	cmp	r0, r3
 800aa82:	bfb8      	it	lt
 800aa84:	4618      	movlt	r0, r3
 800aa86:	e7a6      	b.n	800a9d6 <_printf_i+0x15e>
 800aa88:	2301      	movs	r3, #1
 800aa8a:	4632      	mov	r2, r6
 800aa8c:	4649      	mov	r1, r9
 800aa8e:	4640      	mov	r0, r8
 800aa90:	47d0      	blx	sl
 800aa92:	3001      	adds	r0, #1
 800aa94:	d09d      	beq.n	800a9d2 <_printf_i+0x15a>
 800aa96:	3501      	adds	r5, #1
 800aa98:	68e3      	ldr	r3, [r4, #12]
 800aa9a:	9903      	ldr	r1, [sp, #12]
 800aa9c:	1a5b      	subs	r3, r3, r1
 800aa9e:	42ab      	cmp	r3, r5
 800aaa0:	dcf2      	bgt.n	800aa88 <_printf_i+0x210>
 800aaa2:	e7eb      	b.n	800aa7c <_printf_i+0x204>
 800aaa4:	2500      	movs	r5, #0
 800aaa6:	f104 0619 	add.w	r6, r4, #25
 800aaaa:	e7f5      	b.n	800aa98 <_printf_i+0x220>
 800aaac:	0800f572 	.word	0x0800f572
 800aab0:	0800f583 	.word	0x0800f583

0800aab4 <_scanf_float>:
 800aab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aab8:	b087      	sub	sp, #28
 800aaba:	4691      	mov	r9, r2
 800aabc:	9303      	str	r3, [sp, #12]
 800aabe:	688b      	ldr	r3, [r1, #8]
 800aac0:	1e5a      	subs	r2, r3, #1
 800aac2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800aac6:	bf81      	itttt	hi
 800aac8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800aacc:	eb03 0b05 	addhi.w	fp, r3, r5
 800aad0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800aad4:	608b      	strhi	r3, [r1, #8]
 800aad6:	680b      	ldr	r3, [r1, #0]
 800aad8:	460a      	mov	r2, r1
 800aada:	f04f 0500 	mov.w	r5, #0
 800aade:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800aae2:	f842 3b1c 	str.w	r3, [r2], #28
 800aae6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800aaea:	4680      	mov	r8, r0
 800aaec:	460c      	mov	r4, r1
 800aaee:	bf98      	it	ls
 800aaf0:	f04f 0b00 	movls.w	fp, #0
 800aaf4:	9201      	str	r2, [sp, #4]
 800aaf6:	4616      	mov	r6, r2
 800aaf8:	46aa      	mov	sl, r5
 800aafa:	462f      	mov	r7, r5
 800aafc:	9502      	str	r5, [sp, #8]
 800aafe:	68a2      	ldr	r2, [r4, #8]
 800ab00:	b15a      	cbz	r2, 800ab1a <_scanf_float+0x66>
 800ab02:	f8d9 3000 	ldr.w	r3, [r9]
 800ab06:	781b      	ldrb	r3, [r3, #0]
 800ab08:	2b4e      	cmp	r3, #78	@ 0x4e
 800ab0a:	d863      	bhi.n	800abd4 <_scanf_float+0x120>
 800ab0c:	2b40      	cmp	r3, #64	@ 0x40
 800ab0e:	d83b      	bhi.n	800ab88 <_scanf_float+0xd4>
 800ab10:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ab14:	b2c8      	uxtb	r0, r1
 800ab16:	280e      	cmp	r0, #14
 800ab18:	d939      	bls.n	800ab8e <_scanf_float+0xda>
 800ab1a:	b11f      	cbz	r7, 800ab24 <_scanf_float+0x70>
 800ab1c:	6823      	ldr	r3, [r4, #0]
 800ab1e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab22:	6023      	str	r3, [r4, #0]
 800ab24:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab28:	f1ba 0f01 	cmp.w	sl, #1
 800ab2c:	f200 8114 	bhi.w	800ad58 <_scanf_float+0x2a4>
 800ab30:	9b01      	ldr	r3, [sp, #4]
 800ab32:	429e      	cmp	r6, r3
 800ab34:	f200 8105 	bhi.w	800ad42 <_scanf_float+0x28e>
 800ab38:	2001      	movs	r0, #1
 800ab3a:	b007      	add	sp, #28
 800ab3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab40:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ab44:	2a0d      	cmp	r2, #13
 800ab46:	d8e8      	bhi.n	800ab1a <_scanf_float+0x66>
 800ab48:	a101      	add	r1, pc, #4	@ (adr r1, 800ab50 <_scanf_float+0x9c>)
 800ab4a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ab4e:	bf00      	nop
 800ab50:	0800ac99 	.word	0x0800ac99
 800ab54:	0800ab1b 	.word	0x0800ab1b
 800ab58:	0800ab1b 	.word	0x0800ab1b
 800ab5c:	0800ab1b 	.word	0x0800ab1b
 800ab60:	0800acf5 	.word	0x0800acf5
 800ab64:	0800accf 	.word	0x0800accf
 800ab68:	0800ab1b 	.word	0x0800ab1b
 800ab6c:	0800ab1b 	.word	0x0800ab1b
 800ab70:	0800aca7 	.word	0x0800aca7
 800ab74:	0800ab1b 	.word	0x0800ab1b
 800ab78:	0800ab1b 	.word	0x0800ab1b
 800ab7c:	0800ab1b 	.word	0x0800ab1b
 800ab80:	0800ab1b 	.word	0x0800ab1b
 800ab84:	0800ac63 	.word	0x0800ac63
 800ab88:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ab8c:	e7da      	b.n	800ab44 <_scanf_float+0x90>
 800ab8e:	290e      	cmp	r1, #14
 800ab90:	d8c3      	bhi.n	800ab1a <_scanf_float+0x66>
 800ab92:	a001      	add	r0, pc, #4	@ (adr r0, 800ab98 <_scanf_float+0xe4>)
 800ab94:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ab98:	0800ac53 	.word	0x0800ac53
 800ab9c:	0800ab1b 	.word	0x0800ab1b
 800aba0:	0800ac53 	.word	0x0800ac53
 800aba4:	0800ace3 	.word	0x0800ace3
 800aba8:	0800ab1b 	.word	0x0800ab1b
 800abac:	0800abf5 	.word	0x0800abf5
 800abb0:	0800ac39 	.word	0x0800ac39
 800abb4:	0800ac39 	.word	0x0800ac39
 800abb8:	0800ac39 	.word	0x0800ac39
 800abbc:	0800ac39 	.word	0x0800ac39
 800abc0:	0800ac39 	.word	0x0800ac39
 800abc4:	0800ac39 	.word	0x0800ac39
 800abc8:	0800ac39 	.word	0x0800ac39
 800abcc:	0800ac39 	.word	0x0800ac39
 800abd0:	0800ac39 	.word	0x0800ac39
 800abd4:	2b6e      	cmp	r3, #110	@ 0x6e
 800abd6:	d809      	bhi.n	800abec <_scanf_float+0x138>
 800abd8:	2b60      	cmp	r3, #96	@ 0x60
 800abda:	d8b1      	bhi.n	800ab40 <_scanf_float+0x8c>
 800abdc:	2b54      	cmp	r3, #84	@ 0x54
 800abde:	d07b      	beq.n	800acd8 <_scanf_float+0x224>
 800abe0:	2b59      	cmp	r3, #89	@ 0x59
 800abe2:	d19a      	bne.n	800ab1a <_scanf_float+0x66>
 800abe4:	2d07      	cmp	r5, #7
 800abe6:	d198      	bne.n	800ab1a <_scanf_float+0x66>
 800abe8:	2508      	movs	r5, #8
 800abea:	e02f      	b.n	800ac4c <_scanf_float+0x198>
 800abec:	2b74      	cmp	r3, #116	@ 0x74
 800abee:	d073      	beq.n	800acd8 <_scanf_float+0x224>
 800abf0:	2b79      	cmp	r3, #121	@ 0x79
 800abf2:	e7f6      	b.n	800abe2 <_scanf_float+0x12e>
 800abf4:	6821      	ldr	r1, [r4, #0]
 800abf6:	05c8      	lsls	r0, r1, #23
 800abf8:	d51e      	bpl.n	800ac38 <_scanf_float+0x184>
 800abfa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800abfe:	6021      	str	r1, [r4, #0]
 800ac00:	3701      	adds	r7, #1
 800ac02:	f1bb 0f00 	cmp.w	fp, #0
 800ac06:	d003      	beq.n	800ac10 <_scanf_float+0x15c>
 800ac08:	3201      	adds	r2, #1
 800ac0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ac0e:	60a2      	str	r2, [r4, #8]
 800ac10:	68a3      	ldr	r3, [r4, #8]
 800ac12:	3b01      	subs	r3, #1
 800ac14:	60a3      	str	r3, [r4, #8]
 800ac16:	6923      	ldr	r3, [r4, #16]
 800ac18:	3301      	adds	r3, #1
 800ac1a:	6123      	str	r3, [r4, #16]
 800ac1c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ac20:	3b01      	subs	r3, #1
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	f8c9 3004 	str.w	r3, [r9, #4]
 800ac28:	f340 8082 	ble.w	800ad30 <_scanf_float+0x27c>
 800ac2c:	f8d9 3000 	ldr.w	r3, [r9]
 800ac30:	3301      	adds	r3, #1
 800ac32:	f8c9 3000 	str.w	r3, [r9]
 800ac36:	e762      	b.n	800aafe <_scanf_float+0x4a>
 800ac38:	eb1a 0105 	adds.w	r1, sl, r5
 800ac3c:	f47f af6d 	bne.w	800ab1a <_scanf_float+0x66>
 800ac40:	6822      	ldr	r2, [r4, #0]
 800ac42:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ac46:	6022      	str	r2, [r4, #0]
 800ac48:	460d      	mov	r5, r1
 800ac4a:	468a      	mov	sl, r1
 800ac4c:	f806 3b01 	strb.w	r3, [r6], #1
 800ac50:	e7de      	b.n	800ac10 <_scanf_float+0x15c>
 800ac52:	6822      	ldr	r2, [r4, #0]
 800ac54:	0610      	lsls	r0, r2, #24
 800ac56:	f57f af60 	bpl.w	800ab1a <_scanf_float+0x66>
 800ac5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ac5e:	6022      	str	r2, [r4, #0]
 800ac60:	e7f4      	b.n	800ac4c <_scanf_float+0x198>
 800ac62:	f1ba 0f00 	cmp.w	sl, #0
 800ac66:	d10c      	bne.n	800ac82 <_scanf_float+0x1ce>
 800ac68:	b977      	cbnz	r7, 800ac88 <_scanf_float+0x1d4>
 800ac6a:	6822      	ldr	r2, [r4, #0]
 800ac6c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ac70:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ac74:	d108      	bne.n	800ac88 <_scanf_float+0x1d4>
 800ac76:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ac7a:	6022      	str	r2, [r4, #0]
 800ac7c:	f04f 0a01 	mov.w	sl, #1
 800ac80:	e7e4      	b.n	800ac4c <_scanf_float+0x198>
 800ac82:	f1ba 0f02 	cmp.w	sl, #2
 800ac86:	d050      	beq.n	800ad2a <_scanf_float+0x276>
 800ac88:	2d01      	cmp	r5, #1
 800ac8a:	d002      	beq.n	800ac92 <_scanf_float+0x1de>
 800ac8c:	2d04      	cmp	r5, #4
 800ac8e:	f47f af44 	bne.w	800ab1a <_scanf_float+0x66>
 800ac92:	3501      	adds	r5, #1
 800ac94:	b2ed      	uxtb	r5, r5
 800ac96:	e7d9      	b.n	800ac4c <_scanf_float+0x198>
 800ac98:	f1ba 0f01 	cmp.w	sl, #1
 800ac9c:	f47f af3d 	bne.w	800ab1a <_scanf_float+0x66>
 800aca0:	f04f 0a02 	mov.w	sl, #2
 800aca4:	e7d2      	b.n	800ac4c <_scanf_float+0x198>
 800aca6:	b975      	cbnz	r5, 800acc6 <_scanf_float+0x212>
 800aca8:	2f00      	cmp	r7, #0
 800acaa:	f47f af37 	bne.w	800ab1c <_scanf_float+0x68>
 800acae:	6822      	ldr	r2, [r4, #0]
 800acb0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800acb4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800acb8:	f040 8103 	bne.w	800aec2 <_scanf_float+0x40e>
 800acbc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800acc0:	6022      	str	r2, [r4, #0]
 800acc2:	2501      	movs	r5, #1
 800acc4:	e7c2      	b.n	800ac4c <_scanf_float+0x198>
 800acc6:	2d03      	cmp	r5, #3
 800acc8:	d0e3      	beq.n	800ac92 <_scanf_float+0x1de>
 800acca:	2d05      	cmp	r5, #5
 800accc:	e7df      	b.n	800ac8e <_scanf_float+0x1da>
 800acce:	2d02      	cmp	r5, #2
 800acd0:	f47f af23 	bne.w	800ab1a <_scanf_float+0x66>
 800acd4:	2503      	movs	r5, #3
 800acd6:	e7b9      	b.n	800ac4c <_scanf_float+0x198>
 800acd8:	2d06      	cmp	r5, #6
 800acda:	f47f af1e 	bne.w	800ab1a <_scanf_float+0x66>
 800acde:	2507      	movs	r5, #7
 800ace0:	e7b4      	b.n	800ac4c <_scanf_float+0x198>
 800ace2:	6822      	ldr	r2, [r4, #0]
 800ace4:	0591      	lsls	r1, r2, #22
 800ace6:	f57f af18 	bpl.w	800ab1a <_scanf_float+0x66>
 800acea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800acee:	6022      	str	r2, [r4, #0]
 800acf0:	9702      	str	r7, [sp, #8]
 800acf2:	e7ab      	b.n	800ac4c <_scanf_float+0x198>
 800acf4:	6822      	ldr	r2, [r4, #0]
 800acf6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800acfa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800acfe:	d005      	beq.n	800ad0c <_scanf_float+0x258>
 800ad00:	0550      	lsls	r0, r2, #21
 800ad02:	f57f af0a 	bpl.w	800ab1a <_scanf_float+0x66>
 800ad06:	2f00      	cmp	r7, #0
 800ad08:	f000 80db 	beq.w	800aec2 <_scanf_float+0x40e>
 800ad0c:	0591      	lsls	r1, r2, #22
 800ad0e:	bf58      	it	pl
 800ad10:	9902      	ldrpl	r1, [sp, #8]
 800ad12:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ad16:	bf58      	it	pl
 800ad18:	1a79      	subpl	r1, r7, r1
 800ad1a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ad1e:	bf58      	it	pl
 800ad20:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ad24:	6022      	str	r2, [r4, #0]
 800ad26:	2700      	movs	r7, #0
 800ad28:	e790      	b.n	800ac4c <_scanf_float+0x198>
 800ad2a:	f04f 0a03 	mov.w	sl, #3
 800ad2e:	e78d      	b.n	800ac4c <_scanf_float+0x198>
 800ad30:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ad34:	4649      	mov	r1, r9
 800ad36:	4640      	mov	r0, r8
 800ad38:	4798      	blx	r3
 800ad3a:	2800      	cmp	r0, #0
 800ad3c:	f43f aedf 	beq.w	800aafe <_scanf_float+0x4a>
 800ad40:	e6eb      	b.n	800ab1a <_scanf_float+0x66>
 800ad42:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ad4a:	464a      	mov	r2, r9
 800ad4c:	4640      	mov	r0, r8
 800ad4e:	4798      	blx	r3
 800ad50:	6923      	ldr	r3, [r4, #16]
 800ad52:	3b01      	subs	r3, #1
 800ad54:	6123      	str	r3, [r4, #16]
 800ad56:	e6eb      	b.n	800ab30 <_scanf_float+0x7c>
 800ad58:	1e6b      	subs	r3, r5, #1
 800ad5a:	2b06      	cmp	r3, #6
 800ad5c:	d824      	bhi.n	800ada8 <_scanf_float+0x2f4>
 800ad5e:	2d02      	cmp	r5, #2
 800ad60:	d836      	bhi.n	800add0 <_scanf_float+0x31c>
 800ad62:	9b01      	ldr	r3, [sp, #4]
 800ad64:	429e      	cmp	r6, r3
 800ad66:	f67f aee7 	bls.w	800ab38 <_scanf_float+0x84>
 800ad6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ad72:	464a      	mov	r2, r9
 800ad74:	4640      	mov	r0, r8
 800ad76:	4798      	blx	r3
 800ad78:	6923      	ldr	r3, [r4, #16]
 800ad7a:	3b01      	subs	r3, #1
 800ad7c:	6123      	str	r3, [r4, #16]
 800ad7e:	e7f0      	b.n	800ad62 <_scanf_float+0x2ae>
 800ad80:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad84:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ad88:	464a      	mov	r2, r9
 800ad8a:	4640      	mov	r0, r8
 800ad8c:	4798      	blx	r3
 800ad8e:	6923      	ldr	r3, [r4, #16]
 800ad90:	3b01      	subs	r3, #1
 800ad92:	6123      	str	r3, [r4, #16]
 800ad94:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad98:	fa5f fa8a 	uxtb.w	sl, sl
 800ad9c:	f1ba 0f02 	cmp.w	sl, #2
 800ada0:	d1ee      	bne.n	800ad80 <_scanf_float+0x2cc>
 800ada2:	3d03      	subs	r5, #3
 800ada4:	b2ed      	uxtb	r5, r5
 800ada6:	1b76      	subs	r6, r6, r5
 800ada8:	6823      	ldr	r3, [r4, #0]
 800adaa:	05da      	lsls	r2, r3, #23
 800adac:	d530      	bpl.n	800ae10 <_scanf_float+0x35c>
 800adae:	055b      	lsls	r3, r3, #21
 800adb0:	d511      	bpl.n	800add6 <_scanf_float+0x322>
 800adb2:	9b01      	ldr	r3, [sp, #4]
 800adb4:	429e      	cmp	r6, r3
 800adb6:	f67f aebf 	bls.w	800ab38 <_scanf_float+0x84>
 800adba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800adbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800adc2:	464a      	mov	r2, r9
 800adc4:	4640      	mov	r0, r8
 800adc6:	4798      	blx	r3
 800adc8:	6923      	ldr	r3, [r4, #16]
 800adca:	3b01      	subs	r3, #1
 800adcc:	6123      	str	r3, [r4, #16]
 800adce:	e7f0      	b.n	800adb2 <_scanf_float+0x2fe>
 800add0:	46aa      	mov	sl, r5
 800add2:	46b3      	mov	fp, r6
 800add4:	e7de      	b.n	800ad94 <_scanf_float+0x2e0>
 800add6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800adda:	6923      	ldr	r3, [r4, #16]
 800addc:	2965      	cmp	r1, #101	@ 0x65
 800adde:	f103 33ff 	add.w	r3, r3, #4294967295
 800ade2:	f106 35ff 	add.w	r5, r6, #4294967295
 800ade6:	6123      	str	r3, [r4, #16]
 800ade8:	d00c      	beq.n	800ae04 <_scanf_float+0x350>
 800adea:	2945      	cmp	r1, #69	@ 0x45
 800adec:	d00a      	beq.n	800ae04 <_scanf_float+0x350>
 800adee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800adf2:	464a      	mov	r2, r9
 800adf4:	4640      	mov	r0, r8
 800adf6:	4798      	blx	r3
 800adf8:	6923      	ldr	r3, [r4, #16]
 800adfa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800adfe:	3b01      	subs	r3, #1
 800ae00:	1eb5      	subs	r5, r6, #2
 800ae02:	6123      	str	r3, [r4, #16]
 800ae04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae08:	464a      	mov	r2, r9
 800ae0a:	4640      	mov	r0, r8
 800ae0c:	4798      	blx	r3
 800ae0e:	462e      	mov	r6, r5
 800ae10:	6822      	ldr	r2, [r4, #0]
 800ae12:	f012 0210 	ands.w	r2, r2, #16
 800ae16:	d001      	beq.n	800ae1c <_scanf_float+0x368>
 800ae18:	2000      	movs	r0, #0
 800ae1a:	e68e      	b.n	800ab3a <_scanf_float+0x86>
 800ae1c:	7032      	strb	r2, [r6, #0]
 800ae1e:	6823      	ldr	r3, [r4, #0]
 800ae20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ae24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae28:	d125      	bne.n	800ae76 <_scanf_float+0x3c2>
 800ae2a:	9b02      	ldr	r3, [sp, #8]
 800ae2c:	429f      	cmp	r7, r3
 800ae2e:	d00a      	beq.n	800ae46 <_scanf_float+0x392>
 800ae30:	1bda      	subs	r2, r3, r7
 800ae32:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ae36:	429e      	cmp	r6, r3
 800ae38:	bf28      	it	cs
 800ae3a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ae3e:	4922      	ldr	r1, [pc, #136]	@ (800aec8 <_scanf_float+0x414>)
 800ae40:	4630      	mov	r0, r6
 800ae42:	f000 f907 	bl	800b054 <siprintf>
 800ae46:	9901      	ldr	r1, [sp, #4]
 800ae48:	2200      	movs	r2, #0
 800ae4a:	4640      	mov	r0, r8
 800ae4c:	f002 fc00 	bl	800d650 <_strtod_r>
 800ae50:	9b03      	ldr	r3, [sp, #12]
 800ae52:	6821      	ldr	r1, [r4, #0]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f011 0f02 	tst.w	r1, #2
 800ae5a:	ec57 6b10 	vmov	r6, r7, d0
 800ae5e:	f103 0204 	add.w	r2, r3, #4
 800ae62:	d015      	beq.n	800ae90 <_scanf_float+0x3dc>
 800ae64:	9903      	ldr	r1, [sp, #12]
 800ae66:	600a      	str	r2, [r1, #0]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	e9c3 6700 	strd	r6, r7, [r3]
 800ae6e:	68e3      	ldr	r3, [r4, #12]
 800ae70:	3301      	adds	r3, #1
 800ae72:	60e3      	str	r3, [r4, #12]
 800ae74:	e7d0      	b.n	800ae18 <_scanf_float+0x364>
 800ae76:	9b04      	ldr	r3, [sp, #16]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d0e4      	beq.n	800ae46 <_scanf_float+0x392>
 800ae7c:	9905      	ldr	r1, [sp, #20]
 800ae7e:	230a      	movs	r3, #10
 800ae80:	3101      	adds	r1, #1
 800ae82:	4640      	mov	r0, r8
 800ae84:	f002 fc64 	bl	800d750 <_strtol_r>
 800ae88:	9b04      	ldr	r3, [sp, #16]
 800ae8a:	9e05      	ldr	r6, [sp, #20]
 800ae8c:	1ac2      	subs	r2, r0, r3
 800ae8e:	e7d0      	b.n	800ae32 <_scanf_float+0x37e>
 800ae90:	f011 0f04 	tst.w	r1, #4
 800ae94:	9903      	ldr	r1, [sp, #12]
 800ae96:	600a      	str	r2, [r1, #0]
 800ae98:	d1e6      	bne.n	800ae68 <_scanf_float+0x3b4>
 800ae9a:	681d      	ldr	r5, [r3, #0]
 800ae9c:	4632      	mov	r2, r6
 800ae9e:	463b      	mov	r3, r7
 800aea0:	4630      	mov	r0, r6
 800aea2:	4639      	mov	r1, r7
 800aea4:	f7f5 fe6a 	bl	8000b7c <__aeabi_dcmpun>
 800aea8:	b128      	cbz	r0, 800aeb6 <_scanf_float+0x402>
 800aeaa:	4808      	ldr	r0, [pc, #32]	@ (800aecc <_scanf_float+0x418>)
 800aeac:	f000 f9c6 	bl	800b23c <nanf>
 800aeb0:	ed85 0a00 	vstr	s0, [r5]
 800aeb4:	e7db      	b.n	800ae6e <_scanf_float+0x3ba>
 800aeb6:	4630      	mov	r0, r6
 800aeb8:	4639      	mov	r1, r7
 800aeba:	f7f5 febd 	bl	8000c38 <__aeabi_d2f>
 800aebe:	6028      	str	r0, [r5, #0]
 800aec0:	e7d5      	b.n	800ae6e <_scanf_float+0x3ba>
 800aec2:	2700      	movs	r7, #0
 800aec4:	e62e      	b.n	800ab24 <_scanf_float+0x70>
 800aec6:	bf00      	nop
 800aec8:	0800f594 	.word	0x0800f594
 800aecc:	0800f6d5 	.word	0x0800f6d5

0800aed0 <std>:
 800aed0:	2300      	movs	r3, #0
 800aed2:	b510      	push	{r4, lr}
 800aed4:	4604      	mov	r4, r0
 800aed6:	e9c0 3300 	strd	r3, r3, [r0]
 800aeda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aede:	6083      	str	r3, [r0, #8]
 800aee0:	8181      	strh	r1, [r0, #12]
 800aee2:	6643      	str	r3, [r0, #100]	@ 0x64
 800aee4:	81c2      	strh	r2, [r0, #14]
 800aee6:	6183      	str	r3, [r0, #24]
 800aee8:	4619      	mov	r1, r3
 800aeea:	2208      	movs	r2, #8
 800aeec:	305c      	adds	r0, #92	@ 0x5c
 800aeee:	f000 f916 	bl	800b11e <memset>
 800aef2:	4b0d      	ldr	r3, [pc, #52]	@ (800af28 <std+0x58>)
 800aef4:	6263      	str	r3, [r4, #36]	@ 0x24
 800aef6:	4b0d      	ldr	r3, [pc, #52]	@ (800af2c <std+0x5c>)
 800aef8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800aefa:	4b0d      	ldr	r3, [pc, #52]	@ (800af30 <std+0x60>)
 800aefc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800aefe:	4b0d      	ldr	r3, [pc, #52]	@ (800af34 <std+0x64>)
 800af00:	6323      	str	r3, [r4, #48]	@ 0x30
 800af02:	4b0d      	ldr	r3, [pc, #52]	@ (800af38 <std+0x68>)
 800af04:	6224      	str	r4, [r4, #32]
 800af06:	429c      	cmp	r4, r3
 800af08:	d006      	beq.n	800af18 <std+0x48>
 800af0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800af0e:	4294      	cmp	r4, r2
 800af10:	d002      	beq.n	800af18 <std+0x48>
 800af12:	33d0      	adds	r3, #208	@ 0xd0
 800af14:	429c      	cmp	r4, r3
 800af16:	d105      	bne.n	800af24 <std+0x54>
 800af18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800af1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af20:	f000 b97a 	b.w	800b218 <__retarget_lock_init_recursive>
 800af24:	bd10      	pop	{r4, pc}
 800af26:	bf00      	nop
 800af28:	0800b099 	.word	0x0800b099
 800af2c:	0800b0bb 	.word	0x0800b0bb
 800af30:	0800b0f3 	.word	0x0800b0f3
 800af34:	0800b117 	.word	0x0800b117
 800af38:	200013d4 	.word	0x200013d4

0800af3c <stdio_exit_handler>:
 800af3c:	4a02      	ldr	r2, [pc, #8]	@ (800af48 <stdio_exit_handler+0xc>)
 800af3e:	4903      	ldr	r1, [pc, #12]	@ (800af4c <stdio_exit_handler+0x10>)
 800af40:	4803      	ldr	r0, [pc, #12]	@ (800af50 <stdio_exit_handler+0x14>)
 800af42:	f000 b869 	b.w	800b018 <_fwalk_sglue>
 800af46:	bf00      	nop
 800af48:	2000098c 	.word	0x2000098c
 800af4c:	0800db0d 	.word	0x0800db0d
 800af50:	2000099c 	.word	0x2000099c

0800af54 <cleanup_stdio>:
 800af54:	6841      	ldr	r1, [r0, #4]
 800af56:	4b0c      	ldr	r3, [pc, #48]	@ (800af88 <cleanup_stdio+0x34>)
 800af58:	4299      	cmp	r1, r3
 800af5a:	b510      	push	{r4, lr}
 800af5c:	4604      	mov	r4, r0
 800af5e:	d001      	beq.n	800af64 <cleanup_stdio+0x10>
 800af60:	f002 fdd4 	bl	800db0c <_fflush_r>
 800af64:	68a1      	ldr	r1, [r4, #8]
 800af66:	4b09      	ldr	r3, [pc, #36]	@ (800af8c <cleanup_stdio+0x38>)
 800af68:	4299      	cmp	r1, r3
 800af6a:	d002      	beq.n	800af72 <cleanup_stdio+0x1e>
 800af6c:	4620      	mov	r0, r4
 800af6e:	f002 fdcd 	bl	800db0c <_fflush_r>
 800af72:	68e1      	ldr	r1, [r4, #12]
 800af74:	4b06      	ldr	r3, [pc, #24]	@ (800af90 <cleanup_stdio+0x3c>)
 800af76:	4299      	cmp	r1, r3
 800af78:	d004      	beq.n	800af84 <cleanup_stdio+0x30>
 800af7a:	4620      	mov	r0, r4
 800af7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af80:	f002 bdc4 	b.w	800db0c <_fflush_r>
 800af84:	bd10      	pop	{r4, pc}
 800af86:	bf00      	nop
 800af88:	200013d4 	.word	0x200013d4
 800af8c:	2000143c 	.word	0x2000143c
 800af90:	200014a4 	.word	0x200014a4

0800af94 <global_stdio_init.part.0>:
 800af94:	b510      	push	{r4, lr}
 800af96:	4b0b      	ldr	r3, [pc, #44]	@ (800afc4 <global_stdio_init.part.0+0x30>)
 800af98:	4c0b      	ldr	r4, [pc, #44]	@ (800afc8 <global_stdio_init.part.0+0x34>)
 800af9a:	4a0c      	ldr	r2, [pc, #48]	@ (800afcc <global_stdio_init.part.0+0x38>)
 800af9c:	601a      	str	r2, [r3, #0]
 800af9e:	4620      	mov	r0, r4
 800afa0:	2200      	movs	r2, #0
 800afa2:	2104      	movs	r1, #4
 800afa4:	f7ff ff94 	bl	800aed0 <std>
 800afa8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800afac:	2201      	movs	r2, #1
 800afae:	2109      	movs	r1, #9
 800afb0:	f7ff ff8e 	bl	800aed0 <std>
 800afb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800afb8:	2202      	movs	r2, #2
 800afba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afbe:	2112      	movs	r1, #18
 800afc0:	f7ff bf86 	b.w	800aed0 <std>
 800afc4:	2000150c 	.word	0x2000150c
 800afc8:	200013d4 	.word	0x200013d4
 800afcc:	0800af3d 	.word	0x0800af3d

0800afd0 <__sfp_lock_acquire>:
 800afd0:	4801      	ldr	r0, [pc, #4]	@ (800afd8 <__sfp_lock_acquire+0x8>)
 800afd2:	f000 b922 	b.w	800b21a <__retarget_lock_acquire_recursive>
 800afd6:	bf00      	nop
 800afd8:	20001515 	.word	0x20001515

0800afdc <__sfp_lock_release>:
 800afdc:	4801      	ldr	r0, [pc, #4]	@ (800afe4 <__sfp_lock_release+0x8>)
 800afde:	f000 b91d 	b.w	800b21c <__retarget_lock_release_recursive>
 800afe2:	bf00      	nop
 800afe4:	20001515 	.word	0x20001515

0800afe8 <__sinit>:
 800afe8:	b510      	push	{r4, lr}
 800afea:	4604      	mov	r4, r0
 800afec:	f7ff fff0 	bl	800afd0 <__sfp_lock_acquire>
 800aff0:	6a23      	ldr	r3, [r4, #32]
 800aff2:	b11b      	cbz	r3, 800affc <__sinit+0x14>
 800aff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aff8:	f7ff bff0 	b.w	800afdc <__sfp_lock_release>
 800affc:	4b04      	ldr	r3, [pc, #16]	@ (800b010 <__sinit+0x28>)
 800affe:	6223      	str	r3, [r4, #32]
 800b000:	4b04      	ldr	r3, [pc, #16]	@ (800b014 <__sinit+0x2c>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d1f5      	bne.n	800aff4 <__sinit+0xc>
 800b008:	f7ff ffc4 	bl	800af94 <global_stdio_init.part.0>
 800b00c:	e7f2      	b.n	800aff4 <__sinit+0xc>
 800b00e:	bf00      	nop
 800b010:	0800af55 	.word	0x0800af55
 800b014:	2000150c 	.word	0x2000150c

0800b018 <_fwalk_sglue>:
 800b018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b01c:	4607      	mov	r7, r0
 800b01e:	4688      	mov	r8, r1
 800b020:	4614      	mov	r4, r2
 800b022:	2600      	movs	r6, #0
 800b024:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b028:	f1b9 0901 	subs.w	r9, r9, #1
 800b02c:	d505      	bpl.n	800b03a <_fwalk_sglue+0x22>
 800b02e:	6824      	ldr	r4, [r4, #0]
 800b030:	2c00      	cmp	r4, #0
 800b032:	d1f7      	bne.n	800b024 <_fwalk_sglue+0xc>
 800b034:	4630      	mov	r0, r6
 800b036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b03a:	89ab      	ldrh	r3, [r5, #12]
 800b03c:	2b01      	cmp	r3, #1
 800b03e:	d907      	bls.n	800b050 <_fwalk_sglue+0x38>
 800b040:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b044:	3301      	adds	r3, #1
 800b046:	d003      	beq.n	800b050 <_fwalk_sglue+0x38>
 800b048:	4629      	mov	r1, r5
 800b04a:	4638      	mov	r0, r7
 800b04c:	47c0      	blx	r8
 800b04e:	4306      	orrs	r6, r0
 800b050:	3568      	adds	r5, #104	@ 0x68
 800b052:	e7e9      	b.n	800b028 <_fwalk_sglue+0x10>

0800b054 <siprintf>:
 800b054:	b40e      	push	{r1, r2, r3}
 800b056:	b510      	push	{r4, lr}
 800b058:	b09d      	sub	sp, #116	@ 0x74
 800b05a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b05c:	9002      	str	r0, [sp, #8]
 800b05e:	9006      	str	r0, [sp, #24]
 800b060:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b064:	480a      	ldr	r0, [pc, #40]	@ (800b090 <siprintf+0x3c>)
 800b066:	9107      	str	r1, [sp, #28]
 800b068:	9104      	str	r1, [sp, #16]
 800b06a:	490a      	ldr	r1, [pc, #40]	@ (800b094 <siprintf+0x40>)
 800b06c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b070:	9105      	str	r1, [sp, #20]
 800b072:	2400      	movs	r4, #0
 800b074:	a902      	add	r1, sp, #8
 800b076:	6800      	ldr	r0, [r0, #0]
 800b078:	9301      	str	r3, [sp, #4]
 800b07a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b07c:	f002 fbc6 	bl	800d80c <_svfiprintf_r>
 800b080:	9b02      	ldr	r3, [sp, #8]
 800b082:	701c      	strb	r4, [r3, #0]
 800b084:	b01d      	add	sp, #116	@ 0x74
 800b086:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b08a:	b003      	add	sp, #12
 800b08c:	4770      	bx	lr
 800b08e:	bf00      	nop
 800b090:	20000998 	.word	0x20000998
 800b094:	ffff0208 	.word	0xffff0208

0800b098 <__sread>:
 800b098:	b510      	push	{r4, lr}
 800b09a:	460c      	mov	r4, r1
 800b09c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0a0:	f000 f86c 	bl	800b17c <_read_r>
 800b0a4:	2800      	cmp	r0, #0
 800b0a6:	bfab      	itete	ge
 800b0a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b0aa:	89a3      	ldrhlt	r3, [r4, #12]
 800b0ac:	181b      	addge	r3, r3, r0
 800b0ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b0b2:	bfac      	ite	ge
 800b0b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b0b6:	81a3      	strhlt	r3, [r4, #12]
 800b0b8:	bd10      	pop	{r4, pc}

0800b0ba <__swrite>:
 800b0ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0be:	461f      	mov	r7, r3
 800b0c0:	898b      	ldrh	r3, [r1, #12]
 800b0c2:	05db      	lsls	r3, r3, #23
 800b0c4:	4605      	mov	r5, r0
 800b0c6:	460c      	mov	r4, r1
 800b0c8:	4616      	mov	r6, r2
 800b0ca:	d505      	bpl.n	800b0d8 <__swrite+0x1e>
 800b0cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0d0:	2302      	movs	r3, #2
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	f000 f840 	bl	800b158 <_lseek_r>
 800b0d8:	89a3      	ldrh	r3, [r4, #12]
 800b0da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b0e2:	81a3      	strh	r3, [r4, #12]
 800b0e4:	4632      	mov	r2, r6
 800b0e6:	463b      	mov	r3, r7
 800b0e8:	4628      	mov	r0, r5
 800b0ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ee:	f000 b857 	b.w	800b1a0 <_write_r>

0800b0f2 <__sseek>:
 800b0f2:	b510      	push	{r4, lr}
 800b0f4:	460c      	mov	r4, r1
 800b0f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0fa:	f000 f82d 	bl	800b158 <_lseek_r>
 800b0fe:	1c43      	adds	r3, r0, #1
 800b100:	89a3      	ldrh	r3, [r4, #12]
 800b102:	bf15      	itete	ne
 800b104:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b106:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b10a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b10e:	81a3      	strheq	r3, [r4, #12]
 800b110:	bf18      	it	ne
 800b112:	81a3      	strhne	r3, [r4, #12]
 800b114:	bd10      	pop	{r4, pc}

0800b116 <__sclose>:
 800b116:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b11a:	f000 b80d 	b.w	800b138 <_close_r>

0800b11e <memset>:
 800b11e:	4402      	add	r2, r0
 800b120:	4603      	mov	r3, r0
 800b122:	4293      	cmp	r3, r2
 800b124:	d100      	bne.n	800b128 <memset+0xa>
 800b126:	4770      	bx	lr
 800b128:	f803 1b01 	strb.w	r1, [r3], #1
 800b12c:	e7f9      	b.n	800b122 <memset+0x4>
	...

0800b130 <_localeconv_r>:
 800b130:	4800      	ldr	r0, [pc, #0]	@ (800b134 <_localeconv_r+0x4>)
 800b132:	4770      	bx	lr
 800b134:	20000ad8 	.word	0x20000ad8

0800b138 <_close_r>:
 800b138:	b538      	push	{r3, r4, r5, lr}
 800b13a:	4d06      	ldr	r5, [pc, #24]	@ (800b154 <_close_r+0x1c>)
 800b13c:	2300      	movs	r3, #0
 800b13e:	4604      	mov	r4, r0
 800b140:	4608      	mov	r0, r1
 800b142:	602b      	str	r3, [r5, #0]
 800b144:	f7f8 fec6 	bl	8003ed4 <_close>
 800b148:	1c43      	adds	r3, r0, #1
 800b14a:	d102      	bne.n	800b152 <_close_r+0x1a>
 800b14c:	682b      	ldr	r3, [r5, #0]
 800b14e:	b103      	cbz	r3, 800b152 <_close_r+0x1a>
 800b150:	6023      	str	r3, [r4, #0]
 800b152:	bd38      	pop	{r3, r4, r5, pc}
 800b154:	20001510 	.word	0x20001510

0800b158 <_lseek_r>:
 800b158:	b538      	push	{r3, r4, r5, lr}
 800b15a:	4d07      	ldr	r5, [pc, #28]	@ (800b178 <_lseek_r+0x20>)
 800b15c:	4604      	mov	r4, r0
 800b15e:	4608      	mov	r0, r1
 800b160:	4611      	mov	r1, r2
 800b162:	2200      	movs	r2, #0
 800b164:	602a      	str	r2, [r5, #0]
 800b166:	461a      	mov	r2, r3
 800b168:	f7f8 fedb 	bl	8003f22 <_lseek>
 800b16c:	1c43      	adds	r3, r0, #1
 800b16e:	d102      	bne.n	800b176 <_lseek_r+0x1e>
 800b170:	682b      	ldr	r3, [r5, #0]
 800b172:	b103      	cbz	r3, 800b176 <_lseek_r+0x1e>
 800b174:	6023      	str	r3, [r4, #0]
 800b176:	bd38      	pop	{r3, r4, r5, pc}
 800b178:	20001510 	.word	0x20001510

0800b17c <_read_r>:
 800b17c:	b538      	push	{r3, r4, r5, lr}
 800b17e:	4d07      	ldr	r5, [pc, #28]	@ (800b19c <_read_r+0x20>)
 800b180:	4604      	mov	r4, r0
 800b182:	4608      	mov	r0, r1
 800b184:	4611      	mov	r1, r2
 800b186:	2200      	movs	r2, #0
 800b188:	602a      	str	r2, [r5, #0]
 800b18a:	461a      	mov	r2, r3
 800b18c:	f7f8 fe69 	bl	8003e62 <_read>
 800b190:	1c43      	adds	r3, r0, #1
 800b192:	d102      	bne.n	800b19a <_read_r+0x1e>
 800b194:	682b      	ldr	r3, [r5, #0]
 800b196:	b103      	cbz	r3, 800b19a <_read_r+0x1e>
 800b198:	6023      	str	r3, [r4, #0]
 800b19a:	bd38      	pop	{r3, r4, r5, pc}
 800b19c:	20001510 	.word	0x20001510

0800b1a0 <_write_r>:
 800b1a0:	b538      	push	{r3, r4, r5, lr}
 800b1a2:	4d07      	ldr	r5, [pc, #28]	@ (800b1c0 <_write_r+0x20>)
 800b1a4:	4604      	mov	r4, r0
 800b1a6:	4608      	mov	r0, r1
 800b1a8:	4611      	mov	r1, r2
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	602a      	str	r2, [r5, #0]
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	f7f8 fe74 	bl	8003e9c <_write>
 800b1b4:	1c43      	adds	r3, r0, #1
 800b1b6:	d102      	bne.n	800b1be <_write_r+0x1e>
 800b1b8:	682b      	ldr	r3, [r5, #0]
 800b1ba:	b103      	cbz	r3, 800b1be <_write_r+0x1e>
 800b1bc:	6023      	str	r3, [r4, #0]
 800b1be:	bd38      	pop	{r3, r4, r5, pc}
 800b1c0:	20001510 	.word	0x20001510

0800b1c4 <__errno>:
 800b1c4:	4b01      	ldr	r3, [pc, #4]	@ (800b1cc <__errno+0x8>)
 800b1c6:	6818      	ldr	r0, [r3, #0]
 800b1c8:	4770      	bx	lr
 800b1ca:	bf00      	nop
 800b1cc:	20000998 	.word	0x20000998

0800b1d0 <__libc_init_array>:
 800b1d0:	b570      	push	{r4, r5, r6, lr}
 800b1d2:	4d0d      	ldr	r5, [pc, #52]	@ (800b208 <__libc_init_array+0x38>)
 800b1d4:	4c0d      	ldr	r4, [pc, #52]	@ (800b20c <__libc_init_array+0x3c>)
 800b1d6:	1b64      	subs	r4, r4, r5
 800b1d8:	10a4      	asrs	r4, r4, #2
 800b1da:	2600      	movs	r6, #0
 800b1dc:	42a6      	cmp	r6, r4
 800b1de:	d109      	bne.n	800b1f4 <__libc_init_array+0x24>
 800b1e0:	4d0b      	ldr	r5, [pc, #44]	@ (800b210 <__libc_init_array+0x40>)
 800b1e2:	4c0c      	ldr	r4, [pc, #48]	@ (800b214 <__libc_init_array+0x44>)
 800b1e4:	f004 f9a8 	bl	800f538 <_init>
 800b1e8:	1b64      	subs	r4, r4, r5
 800b1ea:	10a4      	asrs	r4, r4, #2
 800b1ec:	2600      	movs	r6, #0
 800b1ee:	42a6      	cmp	r6, r4
 800b1f0:	d105      	bne.n	800b1fe <__libc_init_array+0x2e>
 800b1f2:	bd70      	pop	{r4, r5, r6, pc}
 800b1f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1f8:	4798      	blx	r3
 800b1fa:	3601      	adds	r6, #1
 800b1fc:	e7ee      	b.n	800b1dc <__libc_init_array+0xc>
 800b1fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800b202:	4798      	blx	r3
 800b204:	3601      	adds	r6, #1
 800b206:	e7f2      	b.n	800b1ee <__libc_init_array+0x1e>
 800b208:	0800fd78 	.word	0x0800fd78
 800b20c:	0800fd78 	.word	0x0800fd78
 800b210:	0800fd78 	.word	0x0800fd78
 800b214:	0800fd7c 	.word	0x0800fd7c

0800b218 <__retarget_lock_init_recursive>:
 800b218:	4770      	bx	lr

0800b21a <__retarget_lock_acquire_recursive>:
 800b21a:	4770      	bx	lr

0800b21c <__retarget_lock_release_recursive>:
 800b21c:	4770      	bx	lr

0800b21e <memcpy>:
 800b21e:	440a      	add	r2, r1
 800b220:	4291      	cmp	r1, r2
 800b222:	f100 33ff 	add.w	r3, r0, #4294967295
 800b226:	d100      	bne.n	800b22a <memcpy+0xc>
 800b228:	4770      	bx	lr
 800b22a:	b510      	push	{r4, lr}
 800b22c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b230:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b234:	4291      	cmp	r1, r2
 800b236:	d1f9      	bne.n	800b22c <memcpy+0xe>
 800b238:	bd10      	pop	{r4, pc}
	...

0800b23c <nanf>:
 800b23c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b244 <nanf+0x8>
 800b240:	4770      	bx	lr
 800b242:	bf00      	nop
 800b244:	7fc00000 	.word	0x7fc00000

0800b248 <quorem>:
 800b248:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b24c:	6903      	ldr	r3, [r0, #16]
 800b24e:	690c      	ldr	r4, [r1, #16]
 800b250:	42a3      	cmp	r3, r4
 800b252:	4607      	mov	r7, r0
 800b254:	db7e      	blt.n	800b354 <quorem+0x10c>
 800b256:	3c01      	subs	r4, #1
 800b258:	f101 0814 	add.w	r8, r1, #20
 800b25c:	00a3      	lsls	r3, r4, #2
 800b25e:	f100 0514 	add.w	r5, r0, #20
 800b262:	9300      	str	r3, [sp, #0]
 800b264:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b268:	9301      	str	r3, [sp, #4]
 800b26a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b26e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b272:	3301      	adds	r3, #1
 800b274:	429a      	cmp	r2, r3
 800b276:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b27a:	fbb2 f6f3 	udiv	r6, r2, r3
 800b27e:	d32e      	bcc.n	800b2de <quorem+0x96>
 800b280:	f04f 0a00 	mov.w	sl, #0
 800b284:	46c4      	mov	ip, r8
 800b286:	46ae      	mov	lr, r5
 800b288:	46d3      	mov	fp, sl
 800b28a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b28e:	b298      	uxth	r0, r3
 800b290:	fb06 a000 	mla	r0, r6, r0, sl
 800b294:	0c02      	lsrs	r2, r0, #16
 800b296:	0c1b      	lsrs	r3, r3, #16
 800b298:	fb06 2303 	mla	r3, r6, r3, r2
 800b29c:	f8de 2000 	ldr.w	r2, [lr]
 800b2a0:	b280      	uxth	r0, r0
 800b2a2:	b292      	uxth	r2, r2
 800b2a4:	1a12      	subs	r2, r2, r0
 800b2a6:	445a      	add	r2, fp
 800b2a8:	f8de 0000 	ldr.w	r0, [lr]
 800b2ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b2b0:	b29b      	uxth	r3, r3
 800b2b2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b2b6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b2ba:	b292      	uxth	r2, r2
 800b2bc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b2c0:	45e1      	cmp	r9, ip
 800b2c2:	f84e 2b04 	str.w	r2, [lr], #4
 800b2c6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b2ca:	d2de      	bcs.n	800b28a <quorem+0x42>
 800b2cc:	9b00      	ldr	r3, [sp, #0]
 800b2ce:	58eb      	ldr	r3, [r5, r3]
 800b2d0:	b92b      	cbnz	r3, 800b2de <quorem+0x96>
 800b2d2:	9b01      	ldr	r3, [sp, #4]
 800b2d4:	3b04      	subs	r3, #4
 800b2d6:	429d      	cmp	r5, r3
 800b2d8:	461a      	mov	r2, r3
 800b2da:	d32f      	bcc.n	800b33c <quorem+0xf4>
 800b2dc:	613c      	str	r4, [r7, #16]
 800b2de:	4638      	mov	r0, r7
 800b2e0:	f001 f9c6 	bl	800c670 <__mcmp>
 800b2e4:	2800      	cmp	r0, #0
 800b2e6:	db25      	blt.n	800b334 <quorem+0xec>
 800b2e8:	4629      	mov	r1, r5
 800b2ea:	2000      	movs	r0, #0
 800b2ec:	f858 2b04 	ldr.w	r2, [r8], #4
 800b2f0:	f8d1 c000 	ldr.w	ip, [r1]
 800b2f4:	fa1f fe82 	uxth.w	lr, r2
 800b2f8:	fa1f f38c 	uxth.w	r3, ip
 800b2fc:	eba3 030e 	sub.w	r3, r3, lr
 800b300:	4403      	add	r3, r0
 800b302:	0c12      	lsrs	r2, r2, #16
 800b304:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b308:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b30c:	b29b      	uxth	r3, r3
 800b30e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b312:	45c1      	cmp	r9, r8
 800b314:	f841 3b04 	str.w	r3, [r1], #4
 800b318:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b31c:	d2e6      	bcs.n	800b2ec <quorem+0xa4>
 800b31e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b322:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b326:	b922      	cbnz	r2, 800b332 <quorem+0xea>
 800b328:	3b04      	subs	r3, #4
 800b32a:	429d      	cmp	r5, r3
 800b32c:	461a      	mov	r2, r3
 800b32e:	d30b      	bcc.n	800b348 <quorem+0x100>
 800b330:	613c      	str	r4, [r7, #16]
 800b332:	3601      	adds	r6, #1
 800b334:	4630      	mov	r0, r6
 800b336:	b003      	add	sp, #12
 800b338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b33c:	6812      	ldr	r2, [r2, #0]
 800b33e:	3b04      	subs	r3, #4
 800b340:	2a00      	cmp	r2, #0
 800b342:	d1cb      	bne.n	800b2dc <quorem+0x94>
 800b344:	3c01      	subs	r4, #1
 800b346:	e7c6      	b.n	800b2d6 <quorem+0x8e>
 800b348:	6812      	ldr	r2, [r2, #0]
 800b34a:	3b04      	subs	r3, #4
 800b34c:	2a00      	cmp	r2, #0
 800b34e:	d1ef      	bne.n	800b330 <quorem+0xe8>
 800b350:	3c01      	subs	r4, #1
 800b352:	e7ea      	b.n	800b32a <quorem+0xe2>
 800b354:	2000      	movs	r0, #0
 800b356:	e7ee      	b.n	800b336 <quorem+0xee>

0800b358 <_dtoa_r>:
 800b358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b35c:	69c7      	ldr	r7, [r0, #28]
 800b35e:	b097      	sub	sp, #92	@ 0x5c
 800b360:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b364:	ec55 4b10 	vmov	r4, r5, d0
 800b368:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b36a:	9107      	str	r1, [sp, #28]
 800b36c:	4681      	mov	r9, r0
 800b36e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b370:	9311      	str	r3, [sp, #68]	@ 0x44
 800b372:	b97f      	cbnz	r7, 800b394 <_dtoa_r+0x3c>
 800b374:	2010      	movs	r0, #16
 800b376:	f000 fe09 	bl	800bf8c <malloc>
 800b37a:	4602      	mov	r2, r0
 800b37c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b380:	b920      	cbnz	r0, 800b38c <_dtoa_r+0x34>
 800b382:	4ba9      	ldr	r3, [pc, #676]	@ (800b628 <_dtoa_r+0x2d0>)
 800b384:	21ef      	movs	r1, #239	@ 0xef
 800b386:	48a9      	ldr	r0, [pc, #676]	@ (800b62c <_dtoa_r+0x2d4>)
 800b388:	f002 fc2e 	bl	800dbe8 <__assert_func>
 800b38c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b390:	6007      	str	r7, [r0, #0]
 800b392:	60c7      	str	r7, [r0, #12]
 800b394:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b398:	6819      	ldr	r1, [r3, #0]
 800b39a:	b159      	cbz	r1, 800b3b4 <_dtoa_r+0x5c>
 800b39c:	685a      	ldr	r2, [r3, #4]
 800b39e:	604a      	str	r2, [r1, #4]
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	4093      	lsls	r3, r2
 800b3a4:	608b      	str	r3, [r1, #8]
 800b3a6:	4648      	mov	r0, r9
 800b3a8:	f000 fee6 	bl	800c178 <_Bfree>
 800b3ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	601a      	str	r2, [r3, #0]
 800b3b4:	1e2b      	subs	r3, r5, #0
 800b3b6:	bfb9      	ittee	lt
 800b3b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b3bc:	9305      	strlt	r3, [sp, #20]
 800b3be:	2300      	movge	r3, #0
 800b3c0:	6033      	strge	r3, [r6, #0]
 800b3c2:	9f05      	ldr	r7, [sp, #20]
 800b3c4:	4b9a      	ldr	r3, [pc, #616]	@ (800b630 <_dtoa_r+0x2d8>)
 800b3c6:	bfbc      	itt	lt
 800b3c8:	2201      	movlt	r2, #1
 800b3ca:	6032      	strlt	r2, [r6, #0]
 800b3cc:	43bb      	bics	r3, r7
 800b3ce:	d112      	bne.n	800b3f6 <_dtoa_r+0x9e>
 800b3d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b3d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b3d6:	6013      	str	r3, [r2, #0]
 800b3d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b3dc:	4323      	orrs	r3, r4
 800b3de:	f000 855a 	beq.w	800be96 <_dtoa_r+0xb3e>
 800b3e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b3e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b644 <_dtoa_r+0x2ec>
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	f000 855c 	beq.w	800bea6 <_dtoa_r+0xb4e>
 800b3ee:	f10a 0303 	add.w	r3, sl, #3
 800b3f2:	f000 bd56 	b.w	800bea2 <_dtoa_r+0xb4a>
 800b3f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	ec51 0b17 	vmov	r0, r1, d7
 800b400:	2300      	movs	r3, #0
 800b402:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b406:	f7f5 fb87 	bl	8000b18 <__aeabi_dcmpeq>
 800b40a:	4680      	mov	r8, r0
 800b40c:	b158      	cbz	r0, 800b426 <_dtoa_r+0xce>
 800b40e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b410:	2301      	movs	r3, #1
 800b412:	6013      	str	r3, [r2, #0]
 800b414:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b416:	b113      	cbz	r3, 800b41e <_dtoa_r+0xc6>
 800b418:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b41a:	4b86      	ldr	r3, [pc, #536]	@ (800b634 <_dtoa_r+0x2dc>)
 800b41c:	6013      	str	r3, [r2, #0]
 800b41e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b648 <_dtoa_r+0x2f0>
 800b422:	f000 bd40 	b.w	800bea6 <_dtoa_r+0xb4e>
 800b426:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b42a:	aa14      	add	r2, sp, #80	@ 0x50
 800b42c:	a915      	add	r1, sp, #84	@ 0x54
 800b42e:	4648      	mov	r0, r9
 800b430:	f001 fa3e 	bl	800c8b0 <__d2b>
 800b434:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b438:	9002      	str	r0, [sp, #8]
 800b43a:	2e00      	cmp	r6, #0
 800b43c:	d078      	beq.n	800b530 <_dtoa_r+0x1d8>
 800b43e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b440:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b444:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b448:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b44c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b450:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b454:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b458:	4619      	mov	r1, r3
 800b45a:	2200      	movs	r2, #0
 800b45c:	4b76      	ldr	r3, [pc, #472]	@ (800b638 <_dtoa_r+0x2e0>)
 800b45e:	f7f4 ff3b 	bl	80002d8 <__aeabi_dsub>
 800b462:	a36b      	add	r3, pc, #428	@ (adr r3, 800b610 <_dtoa_r+0x2b8>)
 800b464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b468:	f7f5 f8ee 	bl	8000648 <__aeabi_dmul>
 800b46c:	a36a      	add	r3, pc, #424	@ (adr r3, 800b618 <_dtoa_r+0x2c0>)
 800b46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b472:	f7f4 ff33 	bl	80002dc <__adddf3>
 800b476:	4604      	mov	r4, r0
 800b478:	4630      	mov	r0, r6
 800b47a:	460d      	mov	r5, r1
 800b47c:	f7f5 f87a 	bl	8000574 <__aeabi_i2d>
 800b480:	a367      	add	r3, pc, #412	@ (adr r3, 800b620 <_dtoa_r+0x2c8>)
 800b482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b486:	f7f5 f8df 	bl	8000648 <__aeabi_dmul>
 800b48a:	4602      	mov	r2, r0
 800b48c:	460b      	mov	r3, r1
 800b48e:	4620      	mov	r0, r4
 800b490:	4629      	mov	r1, r5
 800b492:	f7f4 ff23 	bl	80002dc <__adddf3>
 800b496:	4604      	mov	r4, r0
 800b498:	460d      	mov	r5, r1
 800b49a:	f7f5 fb85 	bl	8000ba8 <__aeabi_d2iz>
 800b49e:	2200      	movs	r2, #0
 800b4a0:	4607      	mov	r7, r0
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	4620      	mov	r0, r4
 800b4a6:	4629      	mov	r1, r5
 800b4a8:	f7f5 fb40 	bl	8000b2c <__aeabi_dcmplt>
 800b4ac:	b140      	cbz	r0, 800b4c0 <_dtoa_r+0x168>
 800b4ae:	4638      	mov	r0, r7
 800b4b0:	f7f5 f860 	bl	8000574 <__aeabi_i2d>
 800b4b4:	4622      	mov	r2, r4
 800b4b6:	462b      	mov	r3, r5
 800b4b8:	f7f5 fb2e 	bl	8000b18 <__aeabi_dcmpeq>
 800b4bc:	b900      	cbnz	r0, 800b4c0 <_dtoa_r+0x168>
 800b4be:	3f01      	subs	r7, #1
 800b4c0:	2f16      	cmp	r7, #22
 800b4c2:	d852      	bhi.n	800b56a <_dtoa_r+0x212>
 800b4c4:	4b5d      	ldr	r3, [pc, #372]	@ (800b63c <_dtoa_r+0x2e4>)
 800b4c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b4d2:	f7f5 fb2b 	bl	8000b2c <__aeabi_dcmplt>
 800b4d6:	2800      	cmp	r0, #0
 800b4d8:	d049      	beq.n	800b56e <_dtoa_r+0x216>
 800b4da:	3f01      	subs	r7, #1
 800b4dc:	2300      	movs	r3, #0
 800b4de:	9310      	str	r3, [sp, #64]	@ 0x40
 800b4e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b4e2:	1b9b      	subs	r3, r3, r6
 800b4e4:	1e5a      	subs	r2, r3, #1
 800b4e6:	bf45      	ittet	mi
 800b4e8:	f1c3 0301 	rsbmi	r3, r3, #1
 800b4ec:	9300      	strmi	r3, [sp, #0]
 800b4ee:	2300      	movpl	r3, #0
 800b4f0:	2300      	movmi	r3, #0
 800b4f2:	9206      	str	r2, [sp, #24]
 800b4f4:	bf54      	ite	pl
 800b4f6:	9300      	strpl	r3, [sp, #0]
 800b4f8:	9306      	strmi	r3, [sp, #24]
 800b4fa:	2f00      	cmp	r7, #0
 800b4fc:	db39      	blt.n	800b572 <_dtoa_r+0x21a>
 800b4fe:	9b06      	ldr	r3, [sp, #24]
 800b500:	970d      	str	r7, [sp, #52]	@ 0x34
 800b502:	443b      	add	r3, r7
 800b504:	9306      	str	r3, [sp, #24]
 800b506:	2300      	movs	r3, #0
 800b508:	9308      	str	r3, [sp, #32]
 800b50a:	9b07      	ldr	r3, [sp, #28]
 800b50c:	2b09      	cmp	r3, #9
 800b50e:	d863      	bhi.n	800b5d8 <_dtoa_r+0x280>
 800b510:	2b05      	cmp	r3, #5
 800b512:	bfc4      	itt	gt
 800b514:	3b04      	subgt	r3, #4
 800b516:	9307      	strgt	r3, [sp, #28]
 800b518:	9b07      	ldr	r3, [sp, #28]
 800b51a:	f1a3 0302 	sub.w	r3, r3, #2
 800b51e:	bfcc      	ite	gt
 800b520:	2400      	movgt	r4, #0
 800b522:	2401      	movle	r4, #1
 800b524:	2b03      	cmp	r3, #3
 800b526:	d863      	bhi.n	800b5f0 <_dtoa_r+0x298>
 800b528:	e8df f003 	tbb	[pc, r3]
 800b52c:	2b375452 	.word	0x2b375452
 800b530:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b534:	441e      	add	r6, r3
 800b536:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b53a:	2b20      	cmp	r3, #32
 800b53c:	bfc1      	itttt	gt
 800b53e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b542:	409f      	lslgt	r7, r3
 800b544:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b548:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b54c:	bfd6      	itet	le
 800b54e:	f1c3 0320 	rsble	r3, r3, #32
 800b552:	ea47 0003 	orrgt.w	r0, r7, r3
 800b556:	fa04 f003 	lslle.w	r0, r4, r3
 800b55a:	f7f4 fffb 	bl	8000554 <__aeabi_ui2d>
 800b55e:	2201      	movs	r2, #1
 800b560:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b564:	3e01      	subs	r6, #1
 800b566:	9212      	str	r2, [sp, #72]	@ 0x48
 800b568:	e776      	b.n	800b458 <_dtoa_r+0x100>
 800b56a:	2301      	movs	r3, #1
 800b56c:	e7b7      	b.n	800b4de <_dtoa_r+0x186>
 800b56e:	9010      	str	r0, [sp, #64]	@ 0x40
 800b570:	e7b6      	b.n	800b4e0 <_dtoa_r+0x188>
 800b572:	9b00      	ldr	r3, [sp, #0]
 800b574:	1bdb      	subs	r3, r3, r7
 800b576:	9300      	str	r3, [sp, #0]
 800b578:	427b      	negs	r3, r7
 800b57a:	9308      	str	r3, [sp, #32]
 800b57c:	2300      	movs	r3, #0
 800b57e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b580:	e7c3      	b.n	800b50a <_dtoa_r+0x1b2>
 800b582:	2301      	movs	r3, #1
 800b584:	9309      	str	r3, [sp, #36]	@ 0x24
 800b586:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b588:	eb07 0b03 	add.w	fp, r7, r3
 800b58c:	f10b 0301 	add.w	r3, fp, #1
 800b590:	2b01      	cmp	r3, #1
 800b592:	9303      	str	r3, [sp, #12]
 800b594:	bfb8      	it	lt
 800b596:	2301      	movlt	r3, #1
 800b598:	e006      	b.n	800b5a8 <_dtoa_r+0x250>
 800b59a:	2301      	movs	r3, #1
 800b59c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b59e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	dd28      	ble.n	800b5f6 <_dtoa_r+0x29e>
 800b5a4:	469b      	mov	fp, r3
 800b5a6:	9303      	str	r3, [sp, #12]
 800b5a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b5ac:	2100      	movs	r1, #0
 800b5ae:	2204      	movs	r2, #4
 800b5b0:	f102 0514 	add.w	r5, r2, #20
 800b5b4:	429d      	cmp	r5, r3
 800b5b6:	d926      	bls.n	800b606 <_dtoa_r+0x2ae>
 800b5b8:	6041      	str	r1, [r0, #4]
 800b5ba:	4648      	mov	r0, r9
 800b5bc:	f000 fd9c 	bl	800c0f8 <_Balloc>
 800b5c0:	4682      	mov	sl, r0
 800b5c2:	2800      	cmp	r0, #0
 800b5c4:	d142      	bne.n	800b64c <_dtoa_r+0x2f4>
 800b5c6:	4b1e      	ldr	r3, [pc, #120]	@ (800b640 <_dtoa_r+0x2e8>)
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	f240 11af 	movw	r1, #431	@ 0x1af
 800b5ce:	e6da      	b.n	800b386 <_dtoa_r+0x2e>
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	e7e3      	b.n	800b59c <_dtoa_r+0x244>
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	e7d5      	b.n	800b584 <_dtoa_r+0x22c>
 800b5d8:	2401      	movs	r4, #1
 800b5da:	2300      	movs	r3, #0
 800b5dc:	9307      	str	r3, [sp, #28]
 800b5de:	9409      	str	r4, [sp, #36]	@ 0x24
 800b5e0:	f04f 3bff 	mov.w	fp, #4294967295
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	f8cd b00c 	str.w	fp, [sp, #12]
 800b5ea:	2312      	movs	r3, #18
 800b5ec:	920c      	str	r2, [sp, #48]	@ 0x30
 800b5ee:	e7db      	b.n	800b5a8 <_dtoa_r+0x250>
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5f4:	e7f4      	b.n	800b5e0 <_dtoa_r+0x288>
 800b5f6:	f04f 0b01 	mov.w	fp, #1
 800b5fa:	f8cd b00c 	str.w	fp, [sp, #12]
 800b5fe:	465b      	mov	r3, fp
 800b600:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b604:	e7d0      	b.n	800b5a8 <_dtoa_r+0x250>
 800b606:	3101      	adds	r1, #1
 800b608:	0052      	lsls	r2, r2, #1
 800b60a:	e7d1      	b.n	800b5b0 <_dtoa_r+0x258>
 800b60c:	f3af 8000 	nop.w
 800b610:	636f4361 	.word	0x636f4361
 800b614:	3fd287a7 	.word	0x3fd287a7
 800b618:	8b60c8b3 	.word	0x8b60c8b3
 800b61c:	3fc68a28 	.word	0x3fc68a28
 800b620:	509f79fb 	.word	0x509f79fb
 800b624:	3fd34413 	.word	0x3fd34413
 800b628:	0800f5a6 	.word	0x0800f5a6
 800b62c:	0800f5bd 	.word	0x0800f5bd
 800b630:	7ff00000 	.word	0x7ff00000
 800b634:	0800f571 	.word	0x0800f571
 800b638:	3ff80000 	.word	0x3ff80000
 800b63c:	0800f770 	.word	0x0800f770
 800b640:	0800f615 	.word	0x0800f615
 800b644:	0800f5a2 	.word	0x0800f5a2
 800b648:	0800f570 	.word	0x0800f570
 800b64c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b650:	6018      	str	r0, [r3, #0]
 800b652:	9b03      	ldr	r3, [sp, #12]
 800b654:	2b0e      	cmp	r3, #14
 800b656:	f200 80a1 	bhi.w	800b79c <_dtoa_r+0x444>
 800b65a:	2c00      	cmp	r4, #0
 800b65c:	f000 809e 	beq.w	800b79c <_dtoa_r+0x444>
 800b660:	2f00      	cmp	r7, #0
 800b662:	dd33      	ble.n	800b6cc <_dtoa_r+0x374>
 800b664:	4b9c      	ldr	r3, [pc, #624]	@ (800b8d8 <_dtoa_r+0x580>)
 800b666:	f007 020f 	and.w	r2, r7, #15
 800b66a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b66e:	ed93 7b00 	vldr	d7, [r3]
 800b672:	05f8      	lsls	r0, r7, #23
 800b674:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b678:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b67c:	d516      	bpl.n	800b6ac <_dtoa_r+0x354>
 800b67e:	4b97      	ldr	r3, [pc, #604]	@ (800b8dc <_dtoa_r+0x584>)
 800b680:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b684:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b688:	f7f5 f908 	bl	800089c <__aeabi_ddiv>
 800b68c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b690:	f004 040f 	and.w	r4, r4, #15
 800b694:	2603      	movs	r6, #3
 800b696:	4d91      	ldr	r5, [pc, #580]	@ (800b8dc <_dtoa_r+0x584>)
 800b698:	b954      	cbnz	r4, 800b6b0 <_dtoa_r+0x358>
 800b69a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b69e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6a2:	f7f5 f8fb 	bl	800089c <__aeabi_ddiv>
 800b6a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6aa:	e028      	b.n	800b6fe <_dtoa_r+0x3a6>
 800b6ac:	2602      	movs	r6, #2
 800b6ae:	e7f2      	b.n	800b696 <_dtoa_r+0x33e>
 800b6b0:	07e1      	lsls	r1, r4, #31
 800b6b2:	d508      	bpl.n	800b6c6 <_dtoa_r+0x36e>
 800b6b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b6b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b6bc:	f7f4 ffc4 	bl	8000648 <__aeabi_dmul>
 800b6c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6c4:	3601      	adds	r6, #1
 800b6c6:	1064      	asrs	r4, r4, #1
 800b6c8:	3508      	adds	r5, #8
 800b6ca:	e7e5      	b.n	800b698 <_dtoa_r+0x340>
 800b6cc:	f000 80af 	beq.w	800b82e <_dtoa_r+0x4d6>
 800b6d0:	427c      	negs	r4, r7
 800b6d2:	4b81      	ldr	r3, [pc, #516]	@ (800b8d8 <_dtoa_r+0x580>)
 800b6d4:	4d81      	ldr	r5, [pc, #516]	@ (800b8dc <_dtoa_r+0x584>)
 800b6d6:	f004 020f 	and.w	r2, r4, #15
 800b6da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b6e6:	f7f4 ffaf 	bl	8000648 <__aeabi_dmul>
 800b6ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6ee:	1124      	asrs	r4, r4, #4
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	2602      	movs	r6, #2
 800b6f4:	2c00      	cmp	r4, #0
 800b6f6:	f040 808f 	bne.w	800b818 <_dtoa_r+0x4c0>
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d1d3      	bne.n	800b6a6 <_dtoa_r+0x34e>
 800b6fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b700:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b704:	2b00      	cmp	r3, #0
 800b706:	f000 8094 	beq.w	800b832 <_dtoa_r+0x4da>
 800b70a:	4b75      	ldr	r3, [pc, #468]	@ (800b8e0 <_dtoa_r+0x588>)
 800b70c:	2200      	movs	r2, #0
 800b70e:	4620      	mov	r0, r4
 800b710:	4629      	mov	r1, r5
 800b712:	f7f5 fa0b 	bl	8000b2c <__aeabi_dcmplt>
 800b716:	2800      	cmp	r0, #0
 800b718:	f000 808b 	beq.w	800b832 <_dtoa_r+0x4da>
 800b71c:	9b03      	ldr	r3, [sp, #12]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	f000 8087 	beq.w	800b832 <_dtoa_r+0x4da>
 800b724:	f1bb 0f00 	cmp.w	fp, #0
 800b728:	dd34      	ble.n	800b794 <_dtoa_r+0x43c>
 800b72a:	4620      	mov	r0, r4
 800b72c:	4b6d      	ldr	r3, [pc, #436]	@ (800b8e4 <_dtoa_r+0x58c>)
 800b72e:	2200      	movs	r2, #0
 800b730:	4629      	mov	r1, r5
 800b732:	f7f4 ff89 	bl	8000648 <__aeabi_dmul>
 800b736:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b73a:	f107 38ff 	add.w	r8, r7, #4294967295
 800b73e:	3601      	adds	r6, #1
 800b740:	465c      	mov	r4, fp
 800b742:	4630      	mov	r0, r6
 800b744:	f7f4 ff16 	bl	8000574 <__aeabi_i2d>
 800b748:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b74c:	f7f4 ff7c 	bl	8000648 <__aeabi_dmul>
 800b750:	4b65      	ldr	r3, [pc, #404]	@ (800b8e8 <_dtoa_r+0x590>)
 800b752:	2200      	movs	r2, #0
 800b754:	f7f4 fdc2 	bl	80002dc <__adddf3>
 800b758:	4605      	mov	r5, r0
 800b75a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b75e:	2c00      	cmp	r4, #0
 800b760:	d16a      	bne.n	800b838 <_dtoa_r+0x4e0>
 800b762:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b766:	4b61      	ldr	r3, [pc, #388]	@ (800b8ec <_dtoa_r+0x594>)
 800b768:	2200      	movs	r2, #0
 800b76a:	f7f4 fdb5 	bl	80002d8 <__aeabi_dsub>
 800b76e:	4602      	mov	r2, r0
 800b770:	460b      	mov	r3, r1
 800b772:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b776:	462a      	mov	r2, r5
 800b778:	4633      	mov	r3, r6
 800b77a:	f7f5 f9f5 	bl	8000b68 <__aeabi_dcmpgt>
 800b77e:	2800      	cmp	r0, #0
 800b780:	f040 8298 	bne.w	800bcb4 <_dtoa_r+0x95c>
 800b784:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b788:	462a      	mov	r2, r5
 800b78a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b78e:	f7f5 f9cd 	bl	8000b2c <__aeabi_dcmplt>
 800b792:	bb38      	cbnz	r0, 800b7e4 <_dtoa_r+0x48c>
 800b794:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b798:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b79c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	f2c0 8157 	blt.w	800ba52 <_dtoa_r+0x6fa>
 800b7a4:	2f0e      	cmp	r7, #14
 800b7a6:	f300 8154 	bgt.w	800ba52 <_dtoa_r+0x6fa>
 800b7aa:	4b4b      	ldr	r3, [pc, #300]	@ (800b8d8 <_dtoa_r+0x580>)
 800b7ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b7b0:	ed93 7b00 	vldr	d7, [r3]
 800b7b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	ed8d 7b00 	vstr	d7, [sp]
 800b7bc:	f280 80e5 	bge.w	800b98a <_dtoa_r+0x632>
 800b7c0:	9b03      	ldr	r3, [sp, #12]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	f300 80e1 	bgt.w	800b98a <_dtoa_r+0x632>
 800b7c8:	d10c      	bne.n	800b7e4 <_dtoa_r+0x48c>
 800b7ca:	4b48      	ldr	r3, [pc, #288]	@ (800b8ec <_dtoa_r+0x594>)
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	ec51 0b17 	vmov	r0, r1, d7
 800b7d2:	f7f4 ff39 	bl	8000648 <__aeabi_dmul>
 800b7d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7da:	f7f5 f9bb 	bl	8000b54 <__aeabi_dcmpge>
 800b7de:	2800      	cmp	r0, #0
 800b7e0:	f000 8266 	beq.w	800bcb0 <_dtoa_r+0x958>
 800b7e4:	2400      	movs	r4, #0
 800b7e6:	4625      	mov	r5, r4
 800b7e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7ea:	4656      	mov	r6, sl
 800b7ec:	ea6f 0803 	mvn.w	r8, r3
 800b7f0:	2700      	movs	r7, #0
 800b7f2:	4621      	mov	r1, r4
 800b7f4:	4648      	mov	r0, r9
 800b7f6:	f000 fcbf 	bl	800c178 <_Bfree>
 800b7fa:	2d00      	cmp	r5, #0
 800b7fc:	f000 80bd 	beq.w	800b97a <_dtoa_r+0x622>
 800b800:	b12f      	cbz	r7, 800b80e <_dtoa_r+0x4b6>
 800b802:	42af      	cmp	r7, r5
 800b804:	d003      	beq.n	800b80e <_dtoa_r+0x4b6>
 800b806:	4639      	mov	r1, r7
 800b808:	4648      	mov	r0, r9
 800b80a:	f000 fcb5 	bl	800c178 <_Bfree>
 800b80e:	4629      	mov	r1, r5
 800b810:	4648      	mov	r0, r9
 800b812:	f000 fcb1 	bl	800c178 <_Bfree>
 800b816:	e0b0      	b.n	800b97a <_dtoa_r+0x622>
 800b818:	07e2      	lsls	r2, r4, #31
 800b81a:	d505      	bpl.n	800b828 <_dtoa_r+0x4d0>
 800b81c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b820:	f7f4 ff12 	bl	8000648 <__aeabi_dmul>
 800b824:	3601      	adds	r6, #1
 800b826:	2301      	movs	r3, #1
 800b828:	1064      	asrs	r4, r4, #1
 800b82a:	3508      	adds	r5, #8
 800b82c:	e762      	b.n	800b6f4 <_dtoa_r+0x39c>
 800b82e:	2602      	movs	r6, #2
 800b830:	e765      	b.n	800b6fe <_dtoa_r+0x3a6>
 800b832:	9c03      	ldr	r4, [sp, #12]
 800b834:	46b8      	mov	r8, r7
 800b836:	e784      	b.n	800b742 <_dtoa_r+0x3ea>
 800b838:	4b27      	ldr	r3, [pc, #156]	@ (800b8d8 <_dtoa_r+0x580>)
 800b83a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b83c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b840:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b844:	4454      	add	r4, sl
 800b846:	2900      	cmp	r1, #0
 800b848:	d054      	beq.n	800b8f4 <_dtoa_r+0x59c>
 800b84a:	4929      	ldr	r1, [pc, #164]	@ (800b8f0 <_dtoa_r+0x598>)
 800b84c:	2000      	movs	r0, #0
 800b84e:	f7f5 f825 	bl	800089c <__aeabi_ddiv>
 800b852:	4633      	mov	r3, r6
 800b854:	462a      	mov	r2, r5
 800b856:	f7f4 fd3f 	bl	80002d8 <__aeabi_dsub>
 800b85a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b85e:	4656      	mov	r6, sl
 800b860:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b864:	f7f5 f9a0 	bl	8000ba8 <__aeabi_d2iz>
 800b868:	4605      	mov	r5, r0
 800b86a:	f7f4 fe83 	bl	8000574 <__aeabi_i2d>
 800b86e:	4602      	mov	r2, r0
 800b870:	460b      	mov	r3, r1
 800b872:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b876:	f7f4 fd2f 	bl	80002d8 <__aeabi_dsub>
 800b87a:	3530      	adds	r5, #48	@ 0x30
 800b87c:	4602      	mov	r2, r0
 800b87e:	460b      	mov	r3, r1
 800b880:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b884:	f806 5b01 	strb.w	r5, [r6], #1
 800b888:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b88c:	f7f5 f94e 	bl	8000b2c <__aeabi_dcmplt>
 800b890:	2800      	cmp	r0, #0
 800b892:	d172      	bne.n	800b97a <_dtoa_r+0x622>
 800b894:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b898:	4911      	ldr	r1, [pc, #68]	@ (800b8e0 <_dtoa_r+0x588>)
 800b89a:	2000      	movs	r0, #0
 800b89c:	f7f4 fd1c 	bl	80002d8 <__aeabi_dsub>
 800b8a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b8a4:	f7f5 f942 	bl	8000b2c <__aeabi_dcmplt>
 800b8a8:	2800      	cmp	r0, #0
 800b8aa:	f040 80b4 	bne.w	800ba16 <_dtoa_r+0x6be>
 800b8ae:	42a6      	cmp	r6, r4
 800b8b0:	f43f af70 	beq.w	800b794 <_dtoa_r+0x43c>
 800b8b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b8b8:	4b0a      	ldr	r3, [pc, #40]	@ (800b8e4 <_dtoa_r+0x58c>)
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	f7f4 fec4 	bl	8000648 <__aeabi_dmul>
 800b8c0:	4b08      	ldr	r3, [pc, #32]	@ (800b8e4 <_dtoa_r+0x58c>)
 800b8c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8cc:	f7f4 febc 	bl	8000648 <__aeabi_dmul>
 800b8d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8d4:	e7c4      	b.n	800b860 <_dtoa_r+0x508>
 800b8d6:	bf00      	nop
 800b8d8:	0800f770 	.word	0x0800f770
 800b8dc:	0800f748 	.word	0x0800f748
 800b8e0:	3ff00000 	.word	0x3ff00000
 800b8e4:	40240000 	.word	0x40240000
 800b8e8:	401c0000 	.word	0x401c0000
 800b8ec:	40140000 	.word	0x40140000
 800b8f0:	3fe00000 	.word	0x3fe00000
 800b8f4:	4631      	mov	r1, r6
 800b8f6:	4628      	mov	r0, r5
 800b8f8:	f7f4 fea6 	bl	8000648 <__aeabi_dmul>
 800b8fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b900:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b902:	4656      	mov	r6, sl
 800b904:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b908:	f7f5 f94e 	bl	8000ba8 <__aeabi_d2iz>
 800b90c:	4605      	mov	r5, r0
 800b90e:	f7f4 fe31 	bl	8000574 <__aeabi_i2d>
 800b912:	4602      	mov	r2, r0
 800b914:	460b      	mov	r3, r1
 800b916:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b91a:	f7f4 fcdd 	bl	80002d8 <__aeabi_dsub>
 800b91e:	3530      	adds	r5, #48	@ 0x30
 800b920:	f806 5b01 	strb.w	r5, [r6], #1
 800b924:	4602      	mov	r2, r0
 800b926:	460b      	mov	r3, r1
 800b928:	42a6      	cmp	r6, r4
 800b92a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b92e:	f04f 0200 	mov.w	r2, #0
 800b932:	d124      	bne.n	800b97e <_dtoa_r+0x626>
 800b934:	4baf      	ldr	r3, [pc, #700]	@ (800bbf4 <_dtoa_r+0x89c>)
 800b936:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b93a:	f7f4 fccf 	bl	80002dc <__adddf3>
 800b93e:	4602      	mov	r2, r0
 800b940:	460b      	mov	r3, r1
 800b942:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b946:	f7f5 f90f 	bl	8000b68 <__aeabi_dcmpgt>
 800b94a:	2800      	cmp	r0, #0
 800b94c:	d163      	bne.n	800ba16 <_dtoa_r+0x6be>
 800b94e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b952:	49a8      	ldr	r1, [pc, #672]	@ (800bbf4 <_dtoa_r+0x89c>)
 800b954:	2000      	movs	r0, #0
 800b956:	f7f4 fcbf 	bl	80002d8 <__aeabi_dsub>
 800b95a:	4602      	mov	r2, r0
 800b95c:	460b      	mov	r3, r1
 800b95e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b962:	f7f5 f8e3 	bl	8000b2c <__aeabi_dcmplt>
 800b966:	2800      	cmp	r0, #0
 800b968:	f43f af14 	beq.w	800b794 <_dtoa_r+0x43c>
 800b96c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b96e:	1e73      	subs	r3, r6, #1
 800b970:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b972:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b976:	2b30      	cmp	r3, #48	@ 0x30
 800b978:	d0f8      	beq.n	800b96c <_dtoa_r+0x614>
 800b97a:	4647      	mov	r7, r8
 800b97c:	e03b      	b.n	800b9f6 <_dtoa_r+0x69e>
 800b97e:	4b9e      	ldr	r3, [pc, #632]	@ (800bbf8 <_dtoa_r+0x8a0>)
 800b980:	f7f4 fe62 	bl	8000648 <__aeabi_dmul>
 800b984:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b988:	e7bc      	b.n	800b904 <_dtoa_r+0x5ac>
 800b98a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b98e:	4656      	mov	r6, sl
 800b990:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b994:	4620      	mov	r0, r4
 800b996:	4629      	mov	r1, r5
 800b998:	f7f4 ff80 	bl	800089c <__aeabi_ddiv>
 800b99c:	f7f5 f904 	bl	8000ba8 <__aeabi_d2iz>
 800b9a0:	4680      	mov	r8, r0
 800b9a2:	f7f4 fde7 	bl	8000574 <__aeabi_i2d>
 800b9a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9aa:	f7f4 fe4d 	bl	8000648 <__aeabi_dmul>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	460b      	mov	r3, r1
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	4629      	mov	r1, r5
 800b9b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b9ba:	f7f4 fc8d 	bl	80002d8 <__aeabi_dsub>
 800b9be:	f806 4b01 	strb.w	r4, [r6], #1
 800b9c2:	9d03      	ldr	r5, [sp, #12]
 800b9c4:	eba6 040a 	sub.w	r4, r6, sl
 800b9c8:	42a5      	cmp	r5, r4
 800b9ca:	4602      	mov	r2, r0
 800b9cc:	460b      	mov	r3, r1
 800b9ce:	d133      	bne.n	800ba38 <_dtoa_r+0x6e0>
 800b9d0:	f7f4 fc84 	bl	80002dc <__adddf3>
 800b9d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9d8:	4604      	mov	r4, r0
 800b9da:	460d      	mov	r5, r1
 800b9dc:	f7f5 f8c4 	bl	8000b68 <__aeabi_dcmpgt>
 800b9e0:	b9c0      	cbnz	r0, 800ba14 <_dtoa_r+0x6bc>
 800b9e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9e6:	4620      	mov	r0, r4
 800b9e8:	4629      	mov	r1, r5
 800b9ea:	f7f5 f895 	bl	8000b18 <__aeabi_dcmpeq>
 800b9ee:	b110      	cbz	r0, 800b9f6 <_dtoa_r+0x69e>
 800b9f0:	f018 0f01 	tst.w	r8, #1
 800b9f4:	d10e      	bne.n	800ba14 <_dtoa_r+0x6bc>
 800b9f6:	9902      	ldr	r1, [sp, #8]
 800b9f8:	4648      	mov	r0, r9
 800b9fa:	f000 fbbd 	bl	800c178 <_Bfree>
 800b9fe:	2300      	movs	r3, #0
 800ba00:	7033      	strb	r3, [r6, #0]
 800ba02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ba04:	3701      	adds	r7, #1
 800ba06:	601f      	str	r7, [r3, #0]
 800ba08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	f000 824b 	beq.w	800bea6 <_dtoa_r+0xb4e>
 800ba10:	601e      	str	r6, [r3, #0]
 800ba12:	e248      	b.n	800bea6 <_dtoa_r+0xb4e>
 800ba14:	46b8      	mov	r8, r7
 800ba16:	4633      	mov	r3, r6
 800ba18:	461e      	mov	r6, r3
 800ba1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba1e:	2a39      	cmp	r2, #57	@ 0x39
 800ba20:	d106      	bne.n	800ba30 <_dtoa_r+0x6d8>
 800ba22:	459a      	cmp	sl, r3
 800ba24:	d1f8      	bne.n	800ba18 <_dtoa_r+0x6c0>
 800ba26:	2230      	movs	r2, #48	@ 0x30
 800ba28:	f108 0801 	add.w	r8, r8, #1
 800ba2c:	f88a 2000 	strb.w	r2, [sl]
 800ba30:	781a      	ldrb	r2, [r3, #0]
 800ba32:	3201      	adds	r2, #1
 800ba34:	701a      	strb	r2, [r3, #0]
 800ba36:	e7a0      	b.n	800b97a <_dtoa_r+0x622>
 800ba38:	4b6f      	ldr	r3, [pc, #444]	@ (800bbf8 <_dtoa_r+0x8a0>)
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	f7f4 fe04 	bl	8000648 <__aeabi_dmul>
 800ba40:	2200      	movs	r2, #0
 800ba42:	2300      	movs	r3, #0
 800ba44:	4604      	mov	r4, r0
 800ba46:	460d      	mov	r5, r1
 800ba48:	f7f5 f866 	bl	8000b18 <__aeabi_dcmpeq>
 800ba4c:	2800      	cmp	r0, #0
 800ba4e:	d09f      	beq.n	800b990 <_dtoa_r+0x638>
 800ba50:	e7d1      	b.n	800b9f6 <_dtoa_r+0x69e>
 800ba52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba54:	2a00      	cmp	r2, #0
 800ba56:	f000 80ea 	beq.w	800bc2e <_dtoa_r+0x8d6>
 800ba5a:	9a07      	ldr	r2, [sp, #28]
 800ba5c:	2a01      	cmp	r2, #1
 800ba5e:	f300 80cd 	bgt.w	800bbfc <_dtoa_r+0x8a4>
 800ba62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ba64:	2a00      	cmp	r2, #0
 800ba66:	f000 80c1 	beq.w	800bbec <_dtoa_r+0x894>
 800ba6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ba6e:	9c08      	ldr	r4, [sp, #32]
 800ba70:	9e00      	ldr	r6, [sp, #0]
 800ba72:	9a00      	ldr	r2, [sp, #0]
 800ba74:	441a      	add	r2, r3
 800ba76:	9200      	str	r2, [sp, #0]
 800ba78:	9a06      	ldr	r2, [sp, #24]
 800ba7a:	2101      	movs	r1, #1
 800ba7c:	441a      	add	r2, r3
 800ba7e:	4648      	mov	r0, r9
 800ba80:	9206      	str	r2, [sp, #24]
 800ba82:	f000 fc77 	bl	800c374 <__i2b>
 800ba86:	4605      	mov	r5, r0
 800ba88:	b166      	cbz	r6, 800baa4 <_dtoa_r+0x74c>
 800ba8a:	9b06      	ldr	r3, [sp, #24]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	dd09      	ble.n	800baa4 <_dtoa_r+0x74c>
 800ba90:	42b3      	cmp	r3, r6
 800ba92:	9a00      	ldr	r2, [sp, #0]
 800ba94:	bfa8      	it	ge
 800ba96:	4633      	movge	r3, r6
 800ba98:	1ad2      	subs	r2, r2, r3
 800ba9a:	9200      	str	r2, [sp, #0]
 800ba9c:	9a06      	ldr	r2, [sp, #24]
 800ba9e:	1af6      	subs	r6, r6, r3
 800baa0:	1ad3      	subs	r3, r2, r3
 800baa2:	9306      	str	r3, [sp, #24]
 800baa4:	9b08      	ldr	r3, [sp, #32]
 800baa6:	b30b      	cbz	r3, 800baec <_dtoa_r+0x794>
 800baa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baaa:	2b00      	cmp	r3, #0
 800baac:	f000 80c6 	beq.w	800bc3c <_dtoa_r+0x8e4>
 800bab0:	2c00      	cmp	r4, #0
 800bab2:	f000 80c0 	beq.w	800bc36 <_dtoa_r+0x8de>
 800bab6:	4629      	mov	r1, r5
 800bab8:	4622      	mov	r2, r4
 800baba:	4648      	mov	r0, r9
 800babc:	f000 fd12 	bl	800c4e4 <__pow5mult>
 800bac0:	9a02      	ldr	r2, [sp, #8]
 800bac2:	4601      	mov	r1, r0
 800bac4:	4605      	mov	r5, r0
 800bac6:	4648      	mov	r0, r9
 800bac8:	f000 fc6a 	bl	800c3a0 <__multiply>
 800bacc:	9902      	ldr	r1, [sp, #8]
 800bace:	4680      	mov	r8, r0
 800bad0:	4648      	mov	r0, r9
 800bad2:	f000 fb51 	bl	800c178 <_Bfree>
 800bad6:	9b08      	ldr	r3, [sp, #32]
 800bad8:	1b1b      	subs	r3, r3, r4
 800bada:	9308      	str	r3, [sp, #32]
 800badc:	f000 80b1 	beq.w	800bc42 <_dtoa_r+0x8ea>
 800bae0:	9a08      	ldr	r2, [sp, #32]
 800bae2:	4641      	mov	r1, r8
 800bae4:	4648      	mov	r0, r9
 800bae6:	f000 fcfd 	bl	800c4e4 <__pow5mult>
 800baea:	9002      	str	r0, [sp, #8]
 800baec:	2101      	movs	r1, #1
 800baee:	4648      	mov	r0, r9
 800baf0:	f000 fc40 	bl	800c374 <__i2b>
 800baf4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800baf6:	4604      	mov	r4, r0
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	f000 81d8 	beq.w	800beae <_dtoa_r+0xb56>
 800bafe:	461a      	mov	r2, r3
 800bb00:	4601      	mov	r1, r0
 800bb02:	4648      	mov	r0, r9
 800bb04:	f000 fcee 	bl	800c4e4 <__pow5mult>
 800bb08:	9b07      	ldr	r3, [sp, #28]
 800bb0a:	2b01      	cmp	r3, #1
 800bb0c:	4604      	mov	r4, r0
 800bb0e:	f300 809f 	bgt.w	800bc50 <_dtoa_r+0x8f8>
 800bb12:	9b04      	ldr	r3, [sp, #16]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	f040 8097 	bne.w	800bc48 <_dtoa_r+0x8f0>
 800bb1a:	9b05      	ldr	r3, [sp, #20]
 800bb1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	f040 8093 	bne.w	800bc4c <_dtoa_r+0x8f4>
 800bb26:	9b05      	ldr	r3, [sp, #20]
 800bb28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bb2c:	0d1b      	lsrs	r3, r3, #20
 800bb2e:	051b      	lsls	r3, r3, #20
 800bb30:	b133      	cbz	r3, 800bb40 <_dtoa_r+0x7e8>
 800bb32:	9b00      	ldr	r3, [sp, #0]
 800bb34:	3301      	adds	r3, #1
 800bb36:	9300      	str	r3, [sp, #0]
 800bb38:	9b06      	ldr	r3, [sp, #24]
 800bb3a:	3301      	adds	r3, #1
 800bb3c:	9306      	str	r3, [sp, #24]
 800bb3e:	2301      	movs	r3, #1
 800bb40:	9308      	str	r3, [sp, #32]
 800bb42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	f000 81b8 	beq.w	800beba <_dtoa_r+0xb62>
 800bb4a:	6923      	ldr	r3, [r4, #16]
 800bb4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bb50:	6918      	ldr	r0, [r3, #16]
 800bb52:	f000 fbc3 	bl	800c2dc <__hi0bits>
 800bb56:	f1c0 0020 	rsb	r0, r0, #32
 800bb5a:	9b06      	ldr	r3, [sp, #24]
 800bb5c:	4418      	add	r0, r3
 800bb5e:	f010 001f 	ands.w	r0, r0, #31
 800bb62:	f000 8082 	beq.w	800bc6a <_dtoa_r+0x912>
 800bb66:	f1c0 0320 	rsb	r3, r0, #32
 800bb6a:	2b04      	cmp	r3, #4
 800bb6c:	dd73      	ble.n	800bc56 <_dtoa_r+0x8fe>
 800bb6e:	9b00      	ldr	r3, [sp, #0]
 800bb70:	f1c0 001c 	rsb	r0, r0, #28
 800bb74:	4403      	add	r3, r0
 800bb76:	9300      	str	r3, [sp, #0]
 800bb78:	9b06      	ldr	r3, [sp, #24]
 800bb7a:	4403      	add	r3, r0
 800bb7c:	4406      	add	r6, r0
 800bb7e:	9306      	str	r3, [sp, #24]
 800bb80:	9b00      	ldr	r3, [sp, #0]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	dd05      	ble.n	800bb92 <_dtoa_r+0x83a>
 800bb86:	9902      	ldr	r1, [sp, #8]
 800bb88:	461a      	mov	r2, r3
 800bb8a:	4648      	mov	r0, r9
 800bb8c:	f000 fd04 	bl	800c598 <__lshift>
 800bb90:	9002      	str	r0, [sp, #8]
 800bb92:	9b06      	ldr	r3, [sp, #24]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	dd05      	ble.n	800bba4 <_dtoa_r+0x84c>
 800bb98:	4621      	mov	r1, r4
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	4648      	mov	r0, r9
 800bb9e:	f000 fcfb 	bl	800c598 <__lshift>
 800bba2:	4604      	mov	r4, r0
 800bba4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d061      	beq.n	800bc6e <_dtoa_r+0x916>
 800bbaa:	9802      	ldr	r0, [sp, #8]
 800bbac:	4621      	mov	r1, r4
 800bbae:	f000 fd5f 	bl	800c670 <__mcmp>
 800bbb2:	2800      	cmp	r0, #0
 800bbb4:	da5b      	bge.n	800bc6e <_dtoa_r+0x916>
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	9902      	ldr	r1, [sp, #8]
 800bbba:	220a      	movs	r2, #10
 800bbbc:	4648      	mov	r0, r9
 800bbbe:	f000 fafd 	bl	800c1bc <__multadd>
 800bbc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc4:	9002      	str	r0, [sp, #8]
 800bbc6:	f107 38ff 	add.w	r8, r7, #4294967295
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	f000 8177 	beq.w	800bebe <_dtoa_r+0xb66>
 800bbd0:	4629      	mov	r1, r5
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	220a      	movs	r2, #10
 800bbd6:	4648      	mov	r0, r9
 800bbd8:	f000 faf0 	bl	800c1bc <__multadd>
 800bbdc:	f1bb 0f00 	cmp.w	fp, #0
 800bbe0:	4605      	mov	r5, r0
 800bbe2:	dc6f      	bgt.n	800bcc4 <_dtoa_r+0x96c>
 800bbe4:	9b07      	ldr	r3, [sp, #28]
 800bbe6:	2b02      	cmp	r3, #2
 800bbe8:	dc49      	bgt.n	800bc7e <_dtoa_r+0x926>
 800bbea:	e06b      	b.n	800bcc4 <_dtoa_r+0x96c>
 800bbec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bbee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bbf2:	e73c      	b.n	800ba6e <_dtoa_r+0x716>
 800bbf4:	3fe00000 	.word	0x3fe00000
 800bbf8:	40240000 	.word	0x40240000
 800bbfc:	9b03      	ldr	r3, [sp, #12]
 800bbfe:	1e5c      	subs	r4, r3, #1
 800bc00:	9b08      	ldr	r3, [sp, #32]
 800bc02:	42a3      	cmp	r3, r4
 800bc04:	db09      	blt.n	800bc1a <_dtoa_r+0x8c2>
 800bc06:	1b1c      	subs	r4, r3, r4
 800bc08:	9b03      	ldr	r3, [sp, #12]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	f6bf af30 	bge.w	800ba70 <_dtoa_r+0x718>
 800bc10:	9b00      	ldr	r3, [sp, #0]
 800bc12:	9a03      	ldr	r2, [sp, #12]
 800bc14:	1a9e      	subs	r6, r3, r2
 800bc16:	2300      	movs	r3, #0
 800bc18:	e72b      	b.n	800ba72 <_dtoa_r+0x71a>
 800bc1a:	9b08      	ldr	r3, [sp, #32]
 800bc1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bc1e:	9408      	str	r4, [sp, #32]
 800bc20:	1ae3      	subs	r3, r4, r3
 800bc22:	441a      	add	r2, r3
 800bc24:	9e00      	ldr	r6, [sp, #0]
 800bc26:	9b03      	ldr	r3, [sp, #12]
 800bc28:	920d      	str	r2, [sp, #52]	@ 0x34
 800bc2a:	2400      	movs	r4, #0
 800bc2c:	e721      	b.n	800ba72 <_dtoa_r+0x71a>
 800bc2e:	9c08      	ldr	r4, [sp, #32]
 800bc30:	9e00      	ldr	r6, [sp, #0]
 800bc32:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bc34:	e728      	b.n	800ba88 <_dtoa_r+0x730>
 800bc36:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bc3a:	e751      	b.n	800bae0 <_dtoa_r+0x788>
 800bc3c:	9a08      	ldr	r2, [sp, #32]
 800bc3e:	9902      	ldr	r1, [sp, #8]
 800bc40:	e750      	b.n	800bae4 <_dtoa_r+0x78c>
 800bc42:	f8cd 8008 	str.w	r8, [sp, #8]
 800bc46:	e751      	b.n	800baec <_dtoa_r+0x794>
 800bc48:	2300      	movs	r3, #0
 800bc4a:	e779      	b.n	800bb40 <_dtoa_r+0x7e8>
 800bc4c:	9b04      	ldr	r3, [sp, #16]
 800bc4e:	e777      	b.n	800bb40 <_dtoa_r+0x7e8>
 800bc50:	2300      	movs	r3, #0
 800bc52:	9308      	str	r3, [sp, #32]
 800bc54:	e779      	b.n	800bb4a <_dtoa_r+0x7f2>
 800bc56:	d093      	beq.n	800bb80 <_dtoa_r+0x828>
 800bc58:	9a00      	ldr	r2, [sp, #0]
 800bc5a:	331c      	adds	r3, #28
 800bc5c:	441a      	add	r2, r3
 800bc5e:	9200      	str	r2, [sp, #0]
 800bc60:	9a06      	ldr	r2, [sp, #24]
 800bc62:	441a      	add	r2, r3
 800bc64:	441e      	add	r6, r3
 800bc66:	9206      	str	r2, [sp, #24]
 800bc68:	e78a      	b.n	800bb80 <_dtoa_r+0x828>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	e7f4      	b.n	800bc58 <_dtoa_r+0x900>
 800bc6e:	9b03      	ldr	r3, [sp, #12]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	46b8      	mov	r8, r7
 800bc74:	dc20      	bgt.n	800bcb8 <_dtoa_r+0x960>
 800bc76:	469b      	mov	fp, r3
 800bc78:	9b07      	ldr	r3, [sp, #28]
 800bc7a:	2b02      	cmp	r3, #2
 800bc7c:	dd1e      	ble.n	800bcbc <_dtoa_r+0x964>
 800bc7e:	f1bb 0f00 	cmp.w	fp, #0
 800bc82:	f47f adb1 	bne.w	800b7e8 <_dtoa_r+0x490>
 800bc86:	4621      	mov	r1, r4
 800bc88:	465b      	mov	r3, fp
 800bc8a:	2205      	movs	r2, #5
 800bc8c:	4648      	mov	r0, r9
 800bc8e:	f000 fa95 	bl	800c1bc <__multadd>
 800bc92:	4601      	mov	r1, r0
 800bc94:	4604      	mov	r4, r0
 800bc96:	9802      	ldr	r0, [sp, #8]
 800bc98:	f000 fcea 	bl	800c670 <__mcmp>
 800bc9c:	2800      	cmp	r0, #0
 800bc9e:	f77f ada3 	ble.w	800b7e8 <_dtoa_r+0x490>
 800bca2:	4656      	mov	r6, sl
 800bca4:	2331      	movs	r3, #49	@ 0x31
 800bca6:	f806 3b01 	strb.w	r3, [r6], #1
 800bcaa:	f108 0801 	add.w	r8, r8, #1
 800bcae:	e59f      	b.n	800b7f0 <_dtoa_r+0x498>
 800bcb0:	9c03      	ldr	r4, [sp, #12]
 800bcb2:	46b8      	mov	r8, r7
 800bcb4:	4625      	mov	r5, r4
 800bcb6:	e7f4      	b.n	800bca2 <_dtoa_r+0x94a>
 800bcb8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bcbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	f000 8101 	beq.w	800bec6 <_dtoa_r+0xb6e>
 800bcc4:	2e00      	cmp	r6, #0
 800bcc6:	dd05      	ble.n	800bcd4 <_dtoa_r+0x97c>
 800bcc8:	4629      	mov	r1, r5
 800bcca:	4632      	mov	r2, r6
 800bccc:	4648      	mov	r0, r9
 800bcce:	f000 fc63 	bl	800c598 <__lshift>
 800bcd2:	4605      	mov	r5, r0
 800bcd4:	9b08      	ldr	r3, [sp, #32]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d05c      	beq.n	800bd94 <_dtoa_r+0xa3c>
 800bcda:	6869      	ldr	r1, [r5, #4]
 800bcdc:	4648      	mov	r0, r9
 800bcde:	f000 fa0b 	bl	800c0f8 <_Balloc>
 800bce2:	4606      	mov	r6, r0
 800bce4:	b928      	cbnz	r0, 800bcf2 <_dtoa_r+0x99a>
 800bce6:	4b82      	ldr	r3, [pc, #520]	@ (800bef0 <_dtoa_r+0xb98>)
 800bce8:	4602      	mov	r2, r0
 800bcea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bcee:	f7ff bb4a 	b.w	800b386 <_dtoa_r+0x2e>
 800bcf2:	692a      	ldr	r2, [r5, #16]
 800bcf4:	3202      	adds	r2, #2
 800bcf6:	0092      	lsls	r2, r2, #2
 800bcf8:	f105 010c 	add.w	r1, r5, #12
 800bcfc:	300c      	adds	r0, #12
 800bcfe:	f7ff fa8e 	bl	800b21e <memcpy>
 800bd02:	2201      	movs	r2, #1
 800bd04:	4631      	mov	r1, r6
 800bd06:	4648      	mov	r0, r9
 800bd08:	f000 fc46 	bl	800c598 <__lshift>
 800bd0c:	f10a 0301 	add.w	r3, sl, #1
 800bd10:	9300      	str	r3, [sp, #0]
 800bd12:	eb0a 030b 	add.w	r3, sl, fp
 800bd16:	9308      	str	r3, [sp, #32]
 800bd18:	9b04      	ldr	r3, [sp, #16]
 800bd1a:	f003 0301 	and.w	r3, r3, #1
 800bd1e:	462f      	mov	r7, r5
 800bd20:	9306      	str	r3, [sp, #24]
 800bd22:	4605      	mov	r5, r0
 800bd24:	9b00      	ldr	r3, [sp, #0]
 800bd26:	9802      	ldr	r0, [sp, #8]
 800bd28:	4621      	mov	r1, r4
 800bd2a:	f103 3bff 	add.w	fp, r3, #4294967295
 800bd2e:	f7ff fa8b 	bl	800b248 <quorem>
 800bd32:	4603      	mov	r3, r0
 800bd34:	3330      	adds	r3, #48	@ 0x30
 800bd36:	9003      	str	r0, [sp, #12]
 800bd38:	4639      	mov	r1, r7
 800bd3a:	9802      	ldr	r0, [sp, #8]
 800bd3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd3e:	f000 fc97 	bl	800c670 <__mcmp>
 800bd42:	462a      	mov	r2, r5
 800bd44:	9004      	str	r0, [sp, #16]
 800bd46:	4621      	mov	r1, r4
 800bd48:	4648      	mov	r0, r9
 800bd4a:	f000 fcad 	bl	800c6a8 <__mdiff>
 800bd4e:	68c2      	ldr	r2, [r0, #12]
 800bd50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd52:	4606      	mov	r6, r0
 800bd54:	bb02      	cbnz	r2, 800bd98 <_dtoa_r+0xa40>
 800bd56:	4601      	mov	r1, r0
 800bd58:	9802      	ldr	r0, [sp, #8]
 800bd5a:	f000 fc89 	bl	800c670 <__mcmp>
 800bd5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd60:	4602      	mov	r2, r0
 800bd62:	4631      	mov	r1, r6
 800bd64:	4648      	mov	r0, r9
 800bd66:	920c      	str	r2, [sp, #48]	@ 0x30
 800bd68:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd6a:	f000 fa05 	bl	800c178 <_Bfree>
 800bd6e:	9b07      	ldr	r3, [sp, #28]
 800bd70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bd72:	9e00      	ldr	r6, [sp, #0]
 800bd74:	ea42 0103 	orr.w	r1, r2, r3
 800bd78:	9b06      	ldr	r3, [sp, #24]
 800bd7a:	4319      	orrs	r1, r3
 800bd7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd7e:	d10d      	bne.n	800bd9c <_dtoa_r+0xa44>
 800bd80:	2b39      	cmp	r3, #57	@ 0x39
 800bd82:	d027      	beq.n	800bdd4 <_dtoa_r+0xa7c>
 800bd84:	9a04      	ldr	r2, [sp, #16]
 800bd86:	2a00      	cmp	r2, #0
 800bd88:	dd01      	ble.n	800bd8e <_dtoa_r+0xa36>
 800bd8a:	9b03      	ldr	r3, [sp, #12]
 800bd8c:	3331      	adds	r3, #49	@ 0x31
 800bd8e:	f88b 3000 	strb.w	r3, [fp]
 800bd92:	e52e      	b.n	800b7f2 <_dtoa_r+0x49a>
 800bd94:	4628      	mov	r0, r5
 800bd96:	e7b9      	b.n	800bd0c <_dtoa_r+0x9b4>
 800bd98:	2201      	movs	r2, #1
 800bd9a:	e7e2      	b.n	800bd62 <_dtoa_r+0xa0a>
 800bd9c:	9904      	ldr	r1, [sp, #16]
 800bd9e:	2900      	cmp	r1, #0
 800bda0:	db04      	blt.n	800bdac <_dtoa_r+0xa54>
 800bda2:	9807      	ldr	r0, [sp, #28]
 800bda4:	4301      	orrs	r1, r0
 800bda6:	9806      	ldr	r0, [sp, #24]
 800bda8:	4301      	orrs	r1, r0
 800bdaa:	d120      	bne.n	800bdee <_dtoa_r+0xa96>
 800bdac:	2a00      	cmp	r2, #0
 800bdae:	ddee      	ble.n	800bd8e <_dtoa_r+0xa36>
 800bdb0:	9902      	ldr	r1, [sp, #8]
 800bdb2:	9300      	str	r3, [sp, #0]
 800bdb4:	2201      	movs	r2, #1
 800bdb6:	4648      	mov	r0, r9
 800bdb8:	f000 fbee 	bl	800c598 <__lshift>
 800bdbc:	4621      	mov	r1, r4
 800bdbe:	9002      	str	r0, [sp, #8]
 800bdc0:	f000 fc56 	bl	800c670 <__mcmp>
 800bdc4:	2800      	cmp	r0, #0
 800bdc6:	9b00      	ldr	r3, [sp, #0]
 800bdc8:	dc02      	bgt.n	800bdd0 <_dtoa_r+0xa78>
 800bdca:	d1e0      	bne.n	800bd8e <_dtoa_r+0xa36>
 800bdcc:	07da      	lsls	r2, r3, #31
 800bdce:	d5de      	bpl.n	800bd8e <_dtoa_r+0xa36>
 800bdd0:	2b39      	cmp	r3, #57	@ 0x39
 800bdd2:	d1da      	bne.n	800bd8a <_dtoa_r+0xa32>
 800bdd4:	2339      	movs	r3, #57	@ 0x39
 800bdd6:	f88b 3000 	strb.w	r3, [fp]
 800bdda:	4633      	mov	r3, r6
 800bddc:	461e      	mov	r6, r3
 800bdde:	3b01      	subs	r3, #1
 800bde0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bde4:	2a39      	cmp	r2, #57	@ 0x39
 800bde6:	d04e      	beq.n	800be86 <_dtoa_r+0xb2e>
 800bde8:	3201      	adds	r2, #1
 800bdea:	701a      	strb	r2, [r3, #0]
 800bdec:	e501      	b.n	800b7f2 <_dtoa_r+0x49a>
 800bdee:	2a00      	cmp	r2, #0
 800bdf0:	dd03      	ble.n	800bdfa <_dtoa_r+0xaa2>
 800bdf2:	2b39      	cmp	r3, #57	@ 0x39
 800bdf4:	d0ee      	beq.n	800bdd4 <_dtoa_r+0xa7c>
 800bdf6:	3301      	adds	r3, #1
 800bdf8:	e7c9      	b.n	800bd8e <_dtoa_r+0xa36>
 800bdfa:	9a00      	ldr	r2, [sp, #0]
 800bdfc:	9908      	ldr	r1, [sp, #32]
 800bdfe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800be02:	428a      	cmp	r2, r1
 800be04:	d028      	beq.n	800be58 <_dtoa_r+0xb00>
 800be06:	9902      	ldr	r1, [sp, #8]
 800be08:	2300      	movs	r3, #0
 800be0a:	220a      	movs	r2, #10
 800be0c:	4648      	mov	r0, r9
 800be0e:	f000 f9d5 	bl	800c1bc <__multadd>
 800be12:	42af      	cmp	r7, r5
 800be14:	9002      	str	r0, [sp, #8]
 800be16:	f04f 0300 	mov.w	r3, #0
 800be1a:	f04f 020a 	mov.w	r2, #10
 800be1e:	4639      	mov	r1, r7
 800be20:	4648      	mov	r0, r9
 800be22:	d107      	bne.n	800be34 <_dtoa_r+0xadc>
 800be24:	f000 f9ca 	bl	800c1bc <__multadd>
 800be28:	4607      	mov	r7, r0
 800be2a:	4605      	mov	r5, r0
 800be2c:	9b00      	ldr	r3, [sp, #0]
 800be2e:	3301      	adds	r3, #1
 800be30:	9300      	str	r3, [sp, #0]
 800be32:	e777      	b.n	800bd24 <_dtoa_r+0x9cc>
 800be34:	f000 f9c2 	bl	800c1bc <__multadd>
 800be38:	4629      	mov	r1, r5
 800be3a:	4607      	mov	r7, r0
 800be3c:	2300      	movs	r3, #0
 800be3e:	220a      	movs	r2, #10
 800be40:	4648      	mov	r0, r9
 800be42:	f000 f9bb 	bl	800c1bc <__multadd>
 800be46:	4605      	mov	r5, r0
 800be48:	e7f0      	b.n	800be2c <_dtoa_r+0xad4>
 800be4a:	f1bb 0f00 	cmp.w	fp, #0
 800be4e:	bfcc      	ite	gt
 800be50:	465e      	movgt	r6, fp
 800be52:	2601      	movle	r6, #1
 800be54:	4456      	add	r6, sl
 800be56:	2700      	movs	r7, #0
 800be58:	9902      	ldr	r1, [sp, #8]
 800be5a:	9300      	str	r3, [sp, #0]
 800be5c:	2201      	movs	r2, #1
 800be5e:	4648      	mov	r0, r9
 800be60:	f000 fb9a 	bl	800c598 <__lshift>
 800be64:	4621      	mov	r1, r4
 800be66:	9002      	str	r0, [sp, #8]
 800be68:	f000 fc02 	bl	800c670 <__mcmp>
 800be6c:	2800      	cmp	r0, #0
 800be6e:	dcb4      	bgt.n	800bdda <_dtoa_r+0xa82>
 800be70:	d102      	bne.n	800be78 <_dtoa_r+0xb20>
 800be72:	9b00      	ldr	r3, [sp, #0]
 800be74:	07db      	lsls	r3, r3, #31
 800be76:	d4b0      	bmi.n	800bdda <_dtoa_r+0xa82>
 800be78:	4633      	mov	r3, r6
 800be7a:	461e      	mov	r6, r3
 800be7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800be80:	2a30      	cmp	r2, #48	@ 0x30
 800be82:	d0fa      	beq.n	800be7a <_dtoa_r+0xb22>
 800be84:	e4b5      	b.n	800b7f2 <_dtoa_r+0x49a>
 800be86:	459a      	cmp	sl, r3
 800be88:	d1a8      	bne.n	800bddc <_dtoa_r+0xa84>
 800be8a:	2331      	movs	r3, #49	@ 0x31
 800be8c:	f108 0801 	add.w	r8, r8, #1
 800be90:	f88a 3000 	strb.w	r3, [sl]
 800be94:	e4ad      	b.n	800b7f2 <_dtoa_r+0x49a>
 800be96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800be98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bef4 <_dtoa_r+0xb9c>
 800be9c:	b11b      	cbz	r3, 800bea6 <_dtoa_r+0xb4e>
 800be9e:	f10a 0308 	add.w	r3, sl, #8
 800bea2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bea4:	6013      	str	r3, [r2, #0]
 800bea6:	4650      	mov	r0, sl
 800bea8:	b017      	add	sp, #92	@ 0x5c
 800beaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beae:	9b07      	ldr	r3, [sp, #28]
 800beb0:	2b01      	cmp	r3, #1
 800beb2:	f77f ae2e 	ble.w	800bb12 <_dtoa_r+0x7ba>
 800beb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800beb8:	9308      	str	r3, [sp, #32]
 800beba:	2001      	movs	r0, #1
 800bebc:	e64d      	b.n	800bb5a <_dtoa_r+0x802>
 800bebe:	f1bb 0f00 	cmp.w	fp, #0
 800bec2:	f77f aed9 	ble.w	800bc78 <_dtoa_r+0x920>
 800bec6:	4656      	mov	r6, sl
 800bec8:	9802      	ldr	r0, [sp, #8]
 800beca:	4621      	mov	r1, r4
 800becc:	f7ff f9bc 	bl	800b248 <quorem>
 800bed0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bed4:	f806 3b01 	strb.w	r3, [r6], #1
 800bed8:	eba6 020a 	sub.w	r2, r6, sl
 800bedc:	4593      	cmp	fp, r2
 800bede:	ddb4      	ble.n	800be4a <_dtoa_r+0xaf2>
 800bee0:	9902      	ldr	r1, [sp, #8]
 800bee2:	2300      	movs	r3, #0
 800bee4:	220a      	movs	r2, #10
 800bee6:	4648      	mov	r0, r9
 800bee8:	f000 f968 	bl	800c1bc <__multadd>
 800beec:	9002      	str	r0, [sp, #8]
 800beee:	e7eb      	b.n	800bec8 <_dtoa_r+0xb70>
 800bef0:	0800f615 	.word	0x0800f615
 800bef4:	0800f599 	.word	0x0800f599

0800bef8 <_free_r>:
 800bef8:	b538      	push	{r3, r4, r5, lr}
 800befa:	4605      	mov	r5, r0
 800befc:	2900      	cmp	r1, #0
 800befe:	d041      	beq.n	800bf84 <_free_r+0x8c>
 800bf00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf04:	1f0c      	subs	r4, r1, #4
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	bfb8      	it	lt
 800bf0a:	18e4      	addlt	r4, r4, r3
 800bf0c:	f000 f8e8 	bl	800c0e0 <__malloc_lock>
 800bf10:	4a1d      	ldr	r2, [pc, #116]	@ (800bf88 <_free_r+0x90>)
 800bf12:	6813      	ldr	r3, [r2, #0]
 800bf14:	b933      	cbnz	r3, 800bf24 <_free_r+0x2c>
 800bf16:	6063      	str	r3, [r4, #4]
 800bf18:	6014      	str	r4, [r2, #0]
 800bf1a:	4628      	mov	r0, r5
 800bf1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf20:	f000 b8e4 	b.w	800c0ec <__malloc_unlock>
 800bf24:	42a3      	cmp	r3, r4
 800bf26:	d908      	bls.n	800bf3a <_free_r+0x42>
 800bf28:	6820      	ldr	r0, [r4, #0]
 800bf2a:	1821      	adds	r1, r4, r0
 800bf2c:	428b      	cmp	r3, r1
 800bf2e:	bf01      	itttt	eq
 800bf30:	6819      	ldreq	r1, [r3, #0]
 800bf32:	685b      	ldreq	r3, [r3, #4]
 800bf34:	1809      	addeq	r1, r1, r0
 800bf36:	6021      	streq	r1, [r4, #0]
 800bf38:	e7ed      	b.n	800bf16 <_free_r+0x1e>
 800bf3a:	461a      	mov	r2, r3
 800bf3c:	685b      	ldr	r3, [r3, #4]
 800bf3e:	b10b      	cbz	r3, 800bf44 <_free_r+0x4c>
 800bf40:	42a3      	cmp	r3, r4
 800bf42:	d9fa      	bls.n	800bf3a <_free_r+0x42>
 800bf44:	6811      	ldr	r1, [r2, #0]
 800bf46:	1850      	adds	r0, r2, r1
 800bf48:	42a0      	cmp	r0, r4
 800bf4a:	d10b      	bne.n	800bf64 <_free_r+0x6c>
 800bf4c:	6820      	ldr	r0, [r4, #0]
 800bf4e:	4401      	add	r1, r0
 800bf50:	1850      	adds	r0, r2, r1
 800bf52:	4283      	cmp	r3, r0
 800bf54:	6011      	str	r1, [r2, #0]
 800bf56:	d1e0      	bne.n	800bf1a <_free_r+0x22>
 800bf58:	6818      	ldr	r0, [r3, #0]
 800bf5a:	685b      	ldr	r3, [r3, #4]
 800bf5c:	6053      	str	r3, [r2, #4]
 800bf5e:	4408      	add	r0, r1
 800bf60:	6010      	str	r0, [r2, #0]
 800bf62:	e7da      	b.n	800bf1a <_free_r+0x22>
 800bf64:	d902      	bls.n	800bf6c <_free_r+0x74>
 800bf66:	230c      	movs	r3, #12
 800bf68:	602b      	str	r3, [r5, #0]
 800bf6a:	e7d6      	b.n	800bf1a <_free_r+0x22>
 800bf6c:	6820      	ldr	r0, [r4, #0]
 800bf6e:	1821      	adds	r1, r4, r0
 800bf70:	428b      	cmp	r3, r1
 800bf72:	bf04      	itt	eq
 800bf74:	6819      	ldreq	r1, [r3, #0]
 800bf76:	685b      	ldreq	r3, [r3, #4]
 800bf78:	6063      	str	r3, [r4, #4]
 800bf7a:	bf04      	itt	eq
 800bf7c:	1809      	addeq	r1, r1, r0
 800bf7e:	6021      	streq	r1, [r4, #0]
 800bf80:	6054      	str	r4, [r2, #4]
 800bf82:	e7ca      	b.n	800bf1a <_free_r+0x22>
 800bf84:	bd38      	pop	{r3, r4, r5, pc}
 800bf86:	bf00      	nop
 800bf88:	2000151c 	.word	0x2000151c

0800bf8c <malloc>:
 800bf8c:	4b02      	ldr	r3, [pc, #8]	@ (800bf98 <malloc+0xc>)
 800bf8e:	4601      	mov	r1, r0
 800bf90:	6818      	ldr	r0, [r3, #0]
 800bf92:	f000 b825 	b.w	800bfe0 <_malloc_r>
 800bf96:	bf00      	nop
 800bf98:	20000998 	.word	0x20000998

0800bf9c <sbrk_aligned>:
 800bf9c:	b570      	push	{r4, r5, r6, lr}
 800bf9e:	4e0f      	ldr	r6, [pc, #60]	@ (800bfdc <sbrk_aligned+0x40>)
 800bfa0:	460c      	mov	r4, r1
 800bfa2:	6831      	ldr	r1, [r6, #0]
 800bfa4:	4605      	mov	r5, r0
 800bfa6:	b911      	cbnz	r1, 800bfae <sbrk_aligned+0x12>
 800bfa8:	f001 fe04 	bl	800dbb4 <_sbrk_r>
 800bfac:	6030      	str	r0, [r6, #0]
 800bfae:	4621      	mov	r1, r4
 800bfb0:	4628      	mov	r0, r5
 800bfb2:	f001 fdff 	bl	800dbb4 <_sbrk_r>
 800bfb6:	1c43      	adds	r3, r0, #1
 800bfb8:	d103      	bne.n	800bfc2 <sbrk_aligned+0x26>
 800bfba:	f04f 34ff 	mov.w	r4, #4294967295
 800bfbe:	4620      	mov	r0, r4
 800bfc0:	bd70      	pop	{r4, r5, r6, pc}
 800bfc2:	1cc4      	adds	r4, r0, #3
 800bfc4:	f024 0403 	bic.w	r4, r4, #3
 800bfc8:	42a0      	cmp	r0, r4
 800bfca:	d0f8      	beq.n	800bfbe <sbrk_aligned+0x22>
 800bfcc:	1a21      	subs	r1, r4, r0
 800bfce:	4628      	mov	r0, r5
 800bfd0:	f001 fdf0 	bl	800dbb4 <_sbrk_r>
 800bfd4:	3001      	adds	r0, #1
 800bfd6:	d1f2      	bne.n	800bfbe <sbrk_aligned+0x22>
 800bfd8:	e7ef      	b.n	800bfba <sbrk_aligned+0x1e>
 800bfda:	bf00      	nop
 800bfdc:	20001518 	.word	0x20001518

0800bfe0 <_malloc_r>:
 800bfe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfe4:	1ccd      	adds	r5, r1, #3
 800bfe6:	f025 0503 	bic.w	r5, r5, #3
 800bfea:	3508      	adds	r5, #8
 800bfec:	2d0c      	cmp	r5, #12
 800bfee:	bf38      	it	cc
 800bff0:	250c      	movcc	r5, #12
 800bff2:	2d00      	cmp	r5, #0
 800bff4:	4606      	mov	r6, r0
 800bff6:	db01      	blt.n	800bffc <_malloc_r+0x1c>
 800bff8:	42a9      	cmp	r1, r5
 800bffa:	d904      	bls.n	800c006 <_malloc_r+0x26>
 800bffc:	230c      	movs	r3, #12
 800bffe:	6033      	str	r3, [r6, #0]
 800c000:	2000      	movs	r0, #0
 800c002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c006:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c0dc <_malloc_r+0xfc>
 800c00a:	f000 f869 	bl	800c0e0 <__malloc_lock>
 800c00e:	f8d8 3000 	ldr.w	r3, [r8]
 800c012:	461c      	mov	r4, r3
 800c014:	bb44      	cbnz	r4, 800c068 <_malloc_r+0x88>
 800c016:	4629      	mov	r1, r5
 800c018:	4630      	mov	r0, r6
 800c01a:	f7ff ffbf 	bl	800bf9c <sbrk_aligned>
 800c01e:	1c43      	adds	r3, r0, #1
 800c020:	4604      	mov	r4, r0
 800c022:	d158      	bne.n	800c0d6 <_malloc_r+0xf6>
 800c024:	f8d8 4000 	ldr.w	r4, [r8]
 800c028:	4627      	mov	r7, r4
 800c02a:	2f00      	cmp	r7, #0
 800c02c:	d143      	bne.n	800c0b6 <_malloc_r+0xd6>
 800c02e:	2c00      	cmp	r4, #0
 800c030:	d04b      	beq.n	800c0ca <_malloc_r+0xea>
 800c032:	6823      	ldr	r3, [r4, #0]
 800c034:	4639      	mov	r1, r7
 800c036:	4630      	mov	r0, r6
 800c038:	eb04 0903 	add.w	r9, r4, r3
 800c03c:	f001 fdba 	bl	800dbb4 <_sbrk_r>
 800c040:	4581      	cmp	r9, r0
 800c042:	d142      	bne.n	800c0ca <_malloc_r+0xea>
 800c044:	6821      	ldr	r1, [r4, #0]
 800c046:	1a6d      	subs	r5, r5, r1
 800c048:	4629      	mov	r1, r5
 800c04a:	4630      	mov	r0, r6
 800c04c:	f7ff ffa6 	bl	800bf9c <sbrk_aligned>
 800c050:	3001      	adds	r0, #1
 800c052:	d03a      	beq.n	800c0ca <_malloc_r+0xea>
 800c054:	6823      	ldr	r3, [r4, #0]
 800c056:	442b      	add	r3, r5
 800c058:	6023      	str	r3, [r4, #0]
 800c05a:	f8d8 3000 	ldr.w	r3, [r8]
 800c05e:	685a      	ldr	r2, [r3, #4]
 800c060:	bb62      	cbnz	r2, 800c0bc <_malloc_r+0xdc>
 800c062:	f8c8 7000 	str.w	r7, [r8]
 800c066:	e00f      	b.n	800c088 <_malloc_r+0xa8>
 800c068:	6822      	ldr	r2, [r4, #0]
 800c06a:	1b52      	subs	r2, r2, r5
 800c06c:	d420      	bmi.n	800c0b0 <_malloc_r+0xd0>
 800c06e:	2a0b      	cmp	r2, #11
 800c070:	d917      	bls.n	800c0a2 <_malloc_r+0xc2>
 800c072:	1961      	adds	r1, r4, r5
 800c074:	42a3      	cmp	r3, r4
 800c076:	6025      	str	r5, [r4, #0]
 800c078:	bf18      	it	ne
 800c07a:	6059      	strne	r1, [r3, #4]
 800c07c:	6863      	ldr	r3, [r4, #4]
 800c07e:	bf08      	it	eq
 800c080:	f8c8 1000 	streq.w	r1, [r8]
 800c084:	5162      	str	r2, [r4, r5]
 800c086:	604b      	str	r3, [r1, #4]
 800c088:	4630      	mov	r0, r6
 800c08a:	f000 f82f 	bl	800c0ec <__malloc_unlock>
 800c08e:	f104 000b 	add.w	r0, r4, #11
 800c092:	1d23      	adds	r3, r4, #4
 800c094:	f020 0007 	bic.w	r0, r0, #7
 800c098:	1ac2      	subs	r2, r0, r3
 800c09a:	bf1c      	itt	ne
 800c09c:	1a1b      	subne	r3, r3, r0
 800c09e:	50a3      	strne	r3, [r4, r2]
 800c0a0:	e7af      	b.n	800c002 <_malloc_r+0x22>
 800c0a2:	6862      	ldr	r2, [r4, #4]
 800c0a4:	42a3      	cmp	r3, r4
 800c0a6:	bf0c      	ite	eq
 800c0a8:	f8c8 2000 	streq.w	r2, [r8]
 800c0ac:	605a      	strne	r2, [r3, #4]
 800c0ae:	e7eb      	b.n	800c088 <_malloc_r+0xa8>
 800c0b0:	4623      	mov	r3, r4
 800c0b2:	6864      	ldr	r4, [r4, #4]
 800c0b4:	e7ae      	b.n	800c014 <_malloc_r+0x34>
 800c0b6:	463c      	mov	r4, r7
 800c0b8:	687f      	ldr	r7, [r7, #4]
 800c0ba:	e7b6      	b.n	800c02a <_malloc_r+0x4a>
 800c0bc:	461a      	mov	r2, r3
 800c0be:	685b      	ldr	r3, [r3, #4]
 800c0c0:	42a3      	cmp	r3, r4
 800c0c2:	d1fb      	bne.n	800c0bc <_malloc_r+0xdc>
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	6053      	str	r3, [r2, #4]
 800c0c8:	e7de      	b.n	800c088 <_malloc_r+0xa8>
 800c0ca:	230c      	movs	r3, #12
 800c0cc:	6033      	str	r3, [r6, #0]
 800c0ce:	4630      	mov	r0, r6
 800c0d0:	f000 f80c 	bl	800c0ec <__malloc_unlock>
 800c0d4:	e794      	b.n	800c000 <_malloc_r+0x20>
 800c0d6:	6005      	str	r5, [r0, #0]
 800c0d8:	e7d6      	b.n	800c088 <_malloc_r+0xa8>
 800c0da:	bf00      	nop
 800c0dc:	2000151c 	.word	0x2000151c

0800c0e0 <__malloc_lock>:
 800c0e0:	4801      	ldr	r0, [pc, #4]	@ (800c0e8 <__malloc_lock+0x8>)
 800c0e2:	f7ff b89a 	b.w	800b21a <__retarget_lock_acquire_recursive>
 800c0e6:	bf00      	nop
 800c0e8:	20001514 	.word	0x20001514

0800c0ec <__malloc_unlock>:
 800c0ec:	4801      	ldr	r0, [pc, #4]	@ (800c0f4 <__malloc_unlock+0x8>)
 800c0ee:	f7ff b895 	b.w	800b21c <__retarget_lock_release_recursive>
 800c0f2:	bf00      	nop
 800c0f4:	20001514 	.word	0x20001514

0800c0f8 <_Balloc>:
 800c0f8:	b570      	push	{r4, r5, r6, lr}
 800c0fa:	69c6      	ldr	r6, [r0, #28]
 800c0fc:	4604      	mov	r4, r0
 800c0fe:	460d      	mov	r5, r1
 800c100:	b976      	cbnz	r6, 800c120 <_Balloc+0x28>
 800c102:	2010      	movs	r0, #16
 800c104:	f7ff ff42 	bl	800bf8c <malloc>
 800c108:	4602      	mov	r2, r0
 800c10a:	61e0      	str	r0, [r4, #28]
 800c10c:	b920      	cbnz	r0, 800c118 <_Balloc+0x20>
 800c10e:	4b18      	ldr	r3, [pc, #96]	@ (800c170 <_Balloc+0x78>)
 800c110:	4818      	ldr	r0, [pc, #96]	@ (800c174 <_Balloc+0x7c>)
 800c112:	216b      	movs	r1, #107	@ 0x6b
 800c114:	f001 fd68 	bl	800dbe8 <__assert_func>
 800c118:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c11c:	6006      	str	r6, [r0, #0]
 800c11e:	60c6      	str	r6, [r0, #12]
 800c120:	69e6      	ldr	r6, [r4, #28]
 800c122:	68f3      	ldr	r3, [r6, #12]
 800c124:	b183      	cbz	r3, 800c148 <_Balloc+0x50>
 800c126:	69e3      	ldr	r3, [r4, #28]
 800c128:	68db      	ldr	r3, [r3, #12]
 800c12a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c12e:	b9b8      	cbnz	r0, 800c160 <_Balloc+0x68>
 800c130:	2101      	movs	r1, #1
 800c132:	fa01 f605 	lsl.w	r6, r1, r5
 800c136:	1d72      	adds	r2, r6, #5
 800c138:	0092      	lsls	r2, r2, #2
 800c13a:	4620      	mov	r0, r4
 800c13c:	f001 fd72 	bl	800dc24 <_calloc_r>
 800c140:	b160      	cbz	r0, 800c15c <_Balloc+0x64>
 800c142:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c146:	e00e      	b.n	800c166 <_Balloc+0x6e>
 800c148:	2221      	movs	r2, #33	@ 0x21
 800c14a:	2104      	movs	r1, #4
 800c14c:	4620      	mov	r0, r4
 800c14e:	f001 fd69 	bl	800dc24 <_calloc_r>
 800c152:	69e3      	ldr	r3, [r4, #28]
 800c154:	60f0      	str	r0, [r6, #12]
 800c156:	68db      	ldr	r3, [r3, #12]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d1e4      	bne.n	800c126 <_Balloc+0x2e>
 800c15c:	2000      	movs	r0, #0
 800c15e:	bd70      	pop	{r4, r5, r6, pc}
 800c160:	6802      	ldr	r2, [r0, #0]
 800c162:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c166:	2300      	movs	r3, #0
 800c168:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c16c:	e7f7      	b.n	800c15e <_Balloc+0x66>
 800c16e:	bf00      	nop
 800c170:	0800f5a6 	.word	0x0800f5a6
 800c174:	0800f626 	.word	0x0800f626

0800c178 <_Bfree>:
 800c178:	b570      	push	{r4, r5, r6, lr}
 800c17a:	69c6      	ldr	r6, [r0, #28]
 800c17c:	4605      	mov	r5, r0
 800c17e:	460c      	mov	r4, r1
 800c180:	b976      	cbnz	r6, 800c1a0 <_Bfree+0x28>
 800c182:	2010      	movs	r0, #16
 800c184:	f7ff ff02 	bl	800bf8c <malloc>
 800c188:	4602      	mov	r2, r0
 800c18a:	61e8      	str	r0, [r5, #28]
 800c18c:	b920      	cbnz	r0, 800c198 <_Bfree+0x20>
 800c18e:	4b09      	ldr	r3, [pc, #36]	@ (800c1b4 <_Bfree+0x3c>)
 800c190:	4809      	ldr	r0, [pc, #36]	@ (800c1b8 <_Bfree+0x40>)
 800c192:	218f      	movs	r1, #143	@ 0x8f
 800c194:	f001 fd28 	bl	800dbe8 <__assert_func>
 800c198:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c19c:	6006      	str	r6, [r0, #0]
 800c19e:	60c6      	str	r6, [r0, #12]
 800c1a0:	b13c      	cbz	r4, 800c1b2 <_Bfree+0x3a>
 800c1a2:	69eb      	ldr	r3, [r5, #28]
 800c1a4:	6862      	ldr	r2, [r4, #4]
 800c1a6:	68db      	ldr	r3, [r3, #12]
 800c1a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c1ac:	6021      	str	r1, [r4, #0]
 800c1ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c1b2:	bd70      	pop	{r4, r5, r6, pc}
 800c1b4:	0800f5a6 	.word	0x0800f5a6
 800c1b8:	0800f626 	.word	0x0800f626

0800c1bc <__multadd>:
 800c1bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1c0:	690d      	ldr	r5, [r1, #16]
 800c1c2:	4607      	mov	r7, r0
 800c1c4:	460c      	mov	r4, r1
 800c1c6:	461e      	mov	r6, r3
 800c1c8:	f101 0c14 	add.w	ip, r1, #20
 800c1cc:	2000      	movs	r0, #0
 800c1ce:	f8dc 3000 	ldr.w	r3, [ip]
 800c1d2:	b299      	uxth	r1, r3
 800c1d4:	fb02 6101 	mla	r1, r2, r1, r6
 800c1d8:	0c1e      	lsrs	r6, r3, #16
 800c1da:	0c0b      	lsrs	r3, r1, #16
 800c1dc:	fb02 3306 	mla	r3, r2, r6, r3
 800c1e0:	b289      	uxth	r1, r1
 800c1e2:	3001      	adds	r0, #1
 800c1e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c1e8:	4285      	cmp	r5, r0
 800c1ea:	f84c 1b04 	str.w	r1, [ip], #4
 800c1ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c1f2:	dcec      	bgt.n	800c1ce <__multadd+0x12>
 800c1f4:	b30e      	cbz	r6, 800c23a <__multadd+0x7e>
 800c1f6:	68a3      	ldr	r3, [r4, #8]
 800c1f8:	42ab      	cmp	r3, r5
 800c1fa:	dc19      	bgt.n	800c230 <__multadd+0x74>
 800c1fc:	6861      	ldr	r1, [r4, #4]
 800c1fe:	4638      	mov	r0, r7
 800c200:	3101      	adds	r1, #1
 800c202:	f7ff ff79 	bl	800c0f8 <_Balloc>
 800c206:	4680      	mov	r8, r0
 800c208:	b928      	cbnz	r0, 800c216 <__multadd+0x5a>
 800c20a:	4602      	mov	r2, r0
 800c20c:	4b0c      	ldr	r3, [pc, #48]	@ (800c240 <__multadd+0x84>)
 800c20e:	480d      	ldr	r0, [pc, #52]	@ (800c244 <__multadd+0x88>)
 800c210:	21ba      	movs	r1, #186	@ 0xba
 800c212:	f001 fce9 	bl	800dbe8 <__assert_func>
 800c216:	6922      	ldr	r2, [r4, #16]
 800c218:	3202      	adds	r2, #2
 800c21a:	f104 010c 	add.w	r1, r4, #12
 800c21e:	0092      	lsls	r2, r2, #2
 800c220:	300c      	adds	r0, #12
 800c222:	f7fe fffc 	bl	800b21e <memcpy>
 800c226:	4621      	mov	r1, r4
 800c228:	4638      	mov	r0, r7
 800c22a:	f7ff ffa5 	bl	800c178 <_Bfree>
 800c22e:	4644      	mov	r4, r8
 800c230:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c234:	3501      	adds	r5, #1
 800c236:	615e      	str	r6, [r3, #20]
 800c238:	6125      	str	r5, [r4, #16]
 800c23a:	4620      	mov	r0, r4
 800c23c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c240:	0800f615 	.word	0x0800f615
 800c244:	0800f626 	.word	0x0800f626

0800c248 <__s2b>:
 800c248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c24c:	460c      	mov	r4, r1
 800c24e:	4615      	mov	r5, r2
 800c250:	461f      	mov	r7, r3
 800c252:	2209      	movs	r2, #9
 800c254:	3308      	adds	r3, #8
 800c256:	4606      	mov	r6, r0
 800c258:	fb93 f3f2 	sdiv	r3, r3, r2
 800c25c:	2100      	movs	r1, #0
 800c25e:	2201      	movs	r2, #1
 800c260:	429a      	cmp	r2, r3
 800c262:	db09      	blt.n	800c278 <__s2b+0x30>
 800c264:	4630      	mov	r0, r6
 800c266:	f7ff ff47 	bl	800c0f8 <_Balloc>
 800c26a:	b940      	cbnz	r0, 800c27e <__s2b+0x36>
 800c26c:	4602      	mov	r2, r0
 800c26e:	4b19      	ldr	r3, [pc, #100]	@ (800c2d4 <__s2b+0x8c>)
 800c270:	4819      	ldr	r0, [pc, #100]	@ (800c2d8 <__s2b+0x90>)
 800c272:	21d3      	movs	r1, #211	@ 0xd3
 800c274:	f001 fcb8 	bl	800dbe8 <__assert_func>
 800c278:	0052      	lsls	r2, r2, #1
 800c27a:	3101      	adds	r1, #1
 800c27c:	e7f0      	b.n	800c260 <__s2b+0x18>
 800c27e:	9b08      	ldr	r3, [sp, #32]
 800c280:	6143      	str	r3, [r0, #20]
 800c282:	2d09      	cmp	r5, #9
 800c284:	f04f 0301 	mov.w	r3, #1
 800c288:	6103      	str	r3, [r0, #16]
 800c28a:	dd16      	ble.n	800c2ba <__s2b+0x72>
 800c28c:	f104 0909 	add.w	r9, r4, #9
 800c290:	46c8      	mov	r8, r9
 800c292:	442c      	add	r4, r5
 800c294:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c298:	4601      	mov	r1, r0
 800c29a:	3b30      	subs	r3, #48	@ 0x30
 800c29c:	220a      	movs	r2, #10
 800c29e:	4630      	mov	r0, r6
 800c2a0:	f7ff ff8c 	bl	800c1bc <__multadd>
 800c2a4:	45a0      	cmp	r8, r4
 800c2a6:	d1f5      	bne.n	800c294 <__s2b+0x4c>
 800c2a8:	f1a5 0408 	sub.w	r4, r5, #8
 800c2ac:	444c      	add	r4, r9
 800c2ae:	1b2d      	subs	r5, r5, r4
 800c2b0:	1963      	adds	r3, r4, r5
 800c2b2:	42bb      	cmp	r3, r7
 800c2b4:	db04      	blt.n	800c2c0 <__s2b+0x78>
 800c2b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2ba:	340a      	adds	r4, #10
 800c2bc:	2509      	movs	r5, #9
 800c2be:	e7f6      	b.n	800c2ae <__s2b+0x66>
 800c2c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c2c4:	4601      	mov	r1, r0
 800c2c6:	3b30      	subs	r3, #48	@ 0x30
 800c2c8:	220a      	movs	r2, #10
 800c2ca:	4630      	mov	r0, r6
 800c2cc:	f7ff ff76 	bl	800c1bc <__multadd>
 800c2d0:	e7ee      	b.n	800c2b0 <__s2b+0x68>
 800c2d2:	bf00      	nop
 800c2d4:	0800f615 	.word	0x0800f615
 800c2d8:	0800f626 	.word	0x0800f626

0800c2dc <__hi0bits>:
 800c2dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c2e0:	4603      	mov	r3, r0
 800c2e2:	bf36      	itet	cc
 800c2e4:	0403      	lslcc	r3, r0, #16
 800c2e6:	2000      	movcs	r0, #0
 800c2e8:	2010      	movcc	r0, #16
 800c2ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c2ee:	bf3c      	itt	cc
 800c2f0:	021b      	lslcc	r3, r3, #8
 800c2f2:	3008      	addcc	r0, #8
 800c2f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c2f8:	bf3c      	itt	cc
 800c2fa:	011b      	lslcc	r3, r3, #4
 800c2fc:	3004      	addcc	r0, #4
 800c2fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c302:	bf3c      	itt	cc
 800c304:	009b      	lslcc	r3, r3, #2
 800c306:	3002      	addcc	r0, #2
 800c308:	2b00      	cmp	r3, #0
 800c30a:	db05      	blt.n	800c318 <__hi0bits+0x3c>
 800c30c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c310:	f100 0001 	add.w	r0, r0, #1
 800c314:	bf08      	it	eq
 800c316:	2020      	moveq	r0, #32
 800c318:	4770      	bx	lr

0800c31a <__lo0bits>:
 800c31a:	6803      	ldr	r3, [r0, #0]
 800c31c:	4602      	mov	r2, r0
 800c31e:	f013 0007 	ands.w	r0, r3, #7
 800c322:	d00b      	beq.n	800c33c <__lo0bits+0x22>
 800c324:	07d9      	lsls	r1, r3, #31
 800c326:	d421      	bmi.n	800c36c <__lo0bits+0x52>
 800c328:	0798      	lsls	r0, r3, #30
 800c32a:	bf49      	itett	mi
 800c32c:	085b      	lsrmi	r3, r3, #1
 800c32e:	089b      	lsrpl	r3, r3, #2
 800c330:	2001      	movmi	r0, #1
 800c332:	6013      	strmi	r3, [r2, #0]
 800c334:	bf5c      	itt	pl
 800c336:	6013      	strpl	r3, [r2, #0]
 800c338:	2002      	movpl	r0, #2
 800c33a:	4770      	bx	lr
 800c33c:	b299      	uxth	r1, r3
 800c33e:	b909      	cbnz	r1, 800c344 <__lo0bits+0x2a>
 800c340:	0c1b      	lsrs	r3, r3, #16
 800c342:	2010      	movs	r0, #16
 800c344:	b2d9      	uxtb	r1, r3
 800c346:	b909      	cbnz	r1, 800c34c <__lo0bits+0x32>
 800c348:	3008      	adds	r0, #8
 800c34a:	0a1b      	lsrs	r3, r3, #8
 800c34c:	0719      	lsls	r1, r3, #28
 800c34e:	bf04      	itt	eq
 800c350:	091b      	lsreq	r3, r3, #4
 800c352:	3004      	addeq	r0, #4
 800c354:	0799      	lsls	r1, r3, #30
 800c356:	bf04      	itt	eq
 800c358:	089b      	lsreq	r3, r3, #2
 800c35a:	3002      	addeq	r0, #2
 800c35c:	07d9      	lsls	r1, r3, #31
 800c35e:	d403      	bmi.n	800c368 <__lo0bits+0x4e>
 800c360:	085b      	lsrs	r3, r3, #1
 800c362:	f100 0001 	add.w	r0, r0, #1
 800c366:	d003      	beq.n	800c370 <__lo0bits+0x56>
 800c368:	6013      	str	r3, [r2, #0]
 800c36a:	4770      	bx	lr
 800c36c:	2000      	movs	r0, #0
 800c36e:	4770      	bx	lr
 800c370:	2020      	movs	r0, #32
 800c372:	4770      	bx	lr

0800c374 <__i2b>:
 800c374:	b510      	push	{r4, lr}
 800c376:	460c      	mov	r4, r1
 800c378:	2101      	movs	r1, #1
 800c37a:	f7ff febd 	bl	800c0f8 <_Balloc>
 800c37e:	4602      	mov	r2, r0
 800c380:	b928      	cbnz	r0, 800c38e <__i2b+0x1a>
 800c382:	4b05      	ldr	r3, [pc, #20]	@ (800c398 <__i2b+0x24>)
 800c384:	4805      	ldr	r0, [pc, #20]	@ (800c39c <__i2b+0x28>)
 800c386:	f240 1145 	movw	r1, #325	@ 0x145
 800c38a:	f001 fc2d 	bl	800dbe8 <__assert_func>
 800c38e:	2301      	movs	r3, #1
 800c390:	6144      	str	r4, [r0, #20]
 800c392:	6103      	str	r3, [r0, #16]
 800c394:	bd10      	pop	{r4, pc}
 800c396:	bf00      	nop
 800c398:	0800f615 	.word	0x0800f615
 800c39c:	0800f626 	.word	0x0800f626

0800c3a0 <__multiply>:
 800c3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3a4:	4617      	mov	r7, r2
 800c3a6:	690a      	ldr	r2, [r1, #16]
 800c3a8:	693b      	ldr	r3, [r7, #16]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	bfa8      	it	ge
 800c3ae:	463b      	movge	r3, r7
 800c3b0:	4689      	mov	r9, r1
 800c3b2:	bfa4      	itt	ge
 800c3b4:	460f      	movge	r7, r1
 800c3b6:	4699      	movge	r9, r3
 800c3b8:	693d      	ldr	r5, [r7, #16]
 800c3ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	6879      	ldr	r1, [r7, #4]
 800c3c2:	eb05 060a 	add.w	r6, r5, sl
 800c3c6:	42b3      	cmp	r3, r6
 800c3c8:	b085      	sub	sp, #20
 800c3ca:	bfb8      	it	lt
 800c3cc:	3101      	addlt	r1, #1
 800c3ce:	f7ff fe93 	bl	800c0f8 <_Balloc>
 800c3d2:	b930      	cbnz	r0, 800c3e2 <__multiply+0x42>
 800c3d4:	4602      	mov	r2, r0
 800c3d6:	4b41      	ldr	r3, [pc, #260]	@ (800c4dc <__multiply+0x13c>)
 800c3d8:	4841      	ldr	r0, [pc, #260]	@ (800c4e0 <__multiply+0x140>)
 800c3da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c3de:	f001 fc03 	bl	800dbe8 <__assert_func>
 800c3e2:	f100 0414 	add.w	r4, r0, #20
 800c3e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c3ea:	4623      	mov	r3, r4
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	4573      	cmp	r3, lr
 800c3f0:	d320      	bcc.n	800c434 <__multiply+0x94>
 800c3f2:	f107 0814 	add.w	r8, r7, #20
 800c3f6:	f109 0114 	add.w	r1, r9, #20
 800c3fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c3fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c402:	9302      	str	r3, [sp, #8]
 800c404:	1beb      	subs	r3, r5, r7
 800c406:	3b15      	subs	r3, #21
 800c408:	f023 0303 	bic.w	r3, r3, #3
 800c40c:	3304      	adds	r3, #4
 800c40e:	3715      	adds	r7, #21
 800c410:	42bd      	cmp	r5, r7
 800c412:	bf38      	it	cc
 800c414:	2304      	movcc	r3, #4
 800c416:	9301      	str	r3, [sp, #4]
 800c418:	9b02      	ldr	r3, [sp, #8]
 800c41a:	9103      	str	r1, [sp, #12]
 800c41c:	428b      	cmp	r3, r1
 800c41e:	d80c      	bhi.n	800c43a <__multiply+0x9a>
 800c420:	2e00      	cmp	r6, #0
 800c422:	dd03      	ble.n	800c42c <__multiply+0x8c>
 800c424:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d055      	beq.n	800c4d8 <__multiply+0x138>
 800c42c:	6106      	str	r6, [r0, #16]
 800c42e:	b005      	add	sp, #20
 800c430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c434:	f843 2b04 	str.w	r2, [r3], #4
 800c438:	e7d9      	b.n	800c3ee <__multiply+0x4e>
 800c43a:	f8b1 a000 	ldrh.w	sl, [r1]
 800c43e:	f1ba 0f00 	cmp.w	sl, #0
 800c442:	d01f      	beq.n	800c484 <__multiply+0xe4>
 800c444:	46c4      	mov	ip, r8
 800c446:	46a1      	mov	r9, r4
 800c448:	2700      	movs	r7, #0
 800c44a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c44e:	f8d9 3000 	ldr.w	r3, [r9]
 800c452:	fa1f fb82 	uxth.w	fp, r2
 800c456:	b29b      	uxth	r3, r3
 800c458:	fb0a 330b 	mla	r3, sl, fp, r3
 800c45c:	443b      	add	r3, r7
 800c45e:	f8d9 7000 	ldr.w	r7, [r9]
 800c462:	0c12      	lsrs	r2, r2, #16
 800c464:	0c3f      	lsrs	r7, r7, #16
 800c466:	fb0a 7202 	mla	r2, sl, r2, r7
 800c46a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c46e:	b29b      	uxth	r3, r3
 800c470:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c474:	4565      	cmp	r5, ip
 800c476:	f849 3b04 	str.w	r3, [r9], #4
 800c47a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c47e:	d8e4      	bhi.n	800c44a <__multiply+0xaa>
 800c480:	9b01      	ldr	r3, [sp, #4]
 800c482:	50e7      	str	r7, [r4, r3]
 800c484:	9b03      	ldr	r3, [sp, #12]
 800c486:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c48a:	3104      	adds	r1, #4
 800c48c:	f1b9 0f00 	cmp.w	r9, #0
 800c490:	d020      	beq.n	800c4d4 <__multiply+0x134>
 800c492:	6823      	ldr	r3, [r4, #0]
 800c494:	4647      	mov	r7, r8
 800c496:	46a4      	mov	ip, r4
 800c498:	f04f 0a00 	mov.w	sl, #0
 800c49c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c4a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c4a4:	fb09 220b 	mla	r2, r9, fp, r2
 800c4a8:	4452      	add	r2, sl
 800c4aa:	b29b      	uxth	r3, r3
 800c4ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4b0:	f84c 3b04 	str.w	r3, [ip], #4
 800c4b4:	f857 3b04 	ldr.w	r3, [r7], #4
 800c4b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c4bc:	f8bc 3000 	ldrh.w	r3, [ip]
 800c4c0:	fb09 330a 	mla	r3, r9, sl, r3
 800c4c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c4c8:	42bd      	cmp	r5, r7
 800c4ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c4ce:	d8e5      	bhi.n	800c49c <__multiply+0xfc>
 800c4d0:	9a01      	ldr	r2, [sp, #4]
 800c4d2:	50a3      	str	r3, [r4, r2]
 800c4d4:	3404      	adds	r4, #4
 800c4d6:	e79f      	b.n	800c418 <__multiply+0x78>
 800c4d8:	3e01      	subs	r6, #1
 800c4da:	e7a1      	b.n	800c420 <__multiply+0x80>
 800c4dc:	0800f615 	.word	0x0800f615
 800c4e0:	0800f626 	.word	0x0800f626

0800c4e4 <__pow5mult>:
 800c4e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4e8:	4615      	mov	r5, r2
 800c4ea:	f012 0203 	ands.w	r2, r2, #3
 800c4ee:	4607      	mov	r7, r0
 800c4f0:	460e      	mov	r6, r1
 800c4f2:	d007      	beq.n	800c504 <__pow5mult+0x20>
 800c4f4:	4c25      	ldr	r4, [pc, #148]	@ (800c58c <__pow5mult+0xa8>)
 800c4f6:	3a01      	subs	r2, #1
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c4fe:	f7ff fe5d 	bl	800c1bc <__multadd>
 800c502:	4606      	mov	r6, r0
 800c504:	10ad      	asrs	r5, r5, #2
 800c506:	d03d      	beq.n	800c584 <__pow5mult+0xa0>
 800c508:	69fc      	ldr	r4, [r7, #28]
 800c50a:	b97c      	cbnz	r4, 800c52c <__pow5mult+0x48>
 800c50c:	2010      	movs	r0, #16
 800c50e:	f7ff fd3d 	bl	800bf8c <malloc>
 800c512:	4602      	mov	r2, r0
 800c514:	61f8      	str	r0, [r7, #28]
 800c516:	b928      	cbnz	r0, 800c524 <__pow5mult+0x40>
 800c518:	4b1d      	ldr	r3, [pc, #116]	@ (800c590 <__pow5mult+0xac>)
 800c51a:	481e      	ldr	r0, [pc, #120]	@ (800c594 <__pow5mult+0xb0>)
 800c51c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c520:	f001 fb62 	bl	800dbe8 <__assert_func>
 800c524:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c528:	6004      	str	r4, [r0, #0]
 800c52a:	60c4      	str	r4, [r0, #12]
 800c52c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c530:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c534:	b94c      	cbnz	r4, 800c54a <__pow5mult+0x66>
 800c536:	f240 2171 	movw	r1, #625	@ 0x271
 800c53a:	4638      	mov	r0, r7
 800c53c:	f7ff ff1a 	bl	800c374 <__i2b>
 800c540:	2300      	movs	r3, #0
 800c542:	f8c8 0008 	str.w	r0, [r8, #8]
 800c546:	4604      	mov	r4, r0
 800c548:	6003      	str	r3, [r0, #0]
 800c54a:	f04f 0900 	mov.w	r9, #0
 800c54e:	07eb      	lsls	r3, r5, #31
 800c550:	d50a      	bpl.n	800c568 <__pow5mult+0x84>
 800c552:	4631      	mov	r1, r6
 800c554:	4622      	mov	r2, r4
 800c556:	4638      	mov	r0, r7
 800c558:	f7ff ff22 	bl	800c3a0 <__multiply>
 800c55c:	4631      	mov	r1, r6
 800c55e:	4680      	mov	r8, r0
 800c560:	4638      	mov	r0, r7
 800c562:	f7ff fe09 	bl	800c178 <_Bfree>
 800c566:	4646      	mov	r6, r8
 800c568:	106d      	asrs	r5, r5, #1
 800c56a:	d00b      	beq.n	800c584 <__pow5mult+0xa0>
 800c56c:	6820      	ldr	r0, [r4, #0]
 800c56e:	b938      	cbnz	r0, 800c580 <__pow5mult+0x9c>
 800c570:	4622      	mov	r2, r4
 800c572:	4621      	mov	r1, r4
 800c574:	4638      	mov	r0, r7
 800c576:	f7ff ff13 	bl	800c3a0 <__multiply>
 800c57a:	6020      	str	r0, [r4, #0]
 800c57c:	f8c0 9000 	str.w	r9, [r0]
 800c580:	4604      	mov	r4, r0
 800c582:	e7e4      	b.n	800c54e <__pow5mult+0x6a>
 800c584:	4630      	mov	r0, r6
 800c586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c58a:	bf00      	nop
 800c58c:	0800f738 	.word	0x0800f738
 800c590:	0800f5a6 	.word	0x0800f5a6
 800c594:	0800f626 	.word	0x0800f626

0800c598 <__lshift>:
 800c598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c59c:	460c      	mov	r4, r1
 800c59e:	6849      	ldr	r1, [r1, #4]
 800c5a0:	6923      	ldr	r3, [r4, #16]
 800c5a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c5a6:	68a3      	ldr	r3, [r4, #8]
 800c5a8:	4607      	mov	r7, r0
 800c5aa:	4691      	mov	r9, r2
 800c5ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c5b0:	f108 0601 	add.w	r6, r8, #1
 800c5b4:	42b3      	cmp	r3, r6
 800c5b6:	db0b      	blt.n	800c5d0 <__lshift+0x38>
 800c5b8:	4638      	mov	r0, r7
 800c5ba:	f7ff fd9d 	bl	800c0f8 <_Balloc>
 800c5be:	4605      	mov	r5, r0
 800c5c0:	b948      	cbnz	r0, 800c5d6 <__lshift+0x3e>
 800c5c2:	4602      	mov	r2, r0
 800c5c4:	4b28      	ldr	r3, [pc, #160]	@ (800c668 <__lshift+0xd0>)
 800c5c6:	4829      	ldr	r0, [pc, #164]	@ (800c66c <__lshift+0xd4>)
 800c5c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c5cc:	f001 fb0c 	bl	800dbe8 <__assert_func>
 800c5d0:	3101      	adds	r1, #1
 800c5d2:	005b      	lsls	r3, r3, #1
 800c5d4:	e7ee      	b.n	800c5b4 <__lshift+0x1c>
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	f100 0114 	add.w	r1, r0, #20
 800c5dc:	f100 0210 	add.w	r2, r0, #16
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	4553      	cmp	r3, sl
 800c5e4:	db33      	blt.n	800c64e <__lshift+0xb6>
 800c5e6:	6920      	ldr	r0, [r4, #16]
 800c5e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c5ec:	f104 0314 	add.w	r3, r4, #20
 800c5f0:	f019 091f 	ands.w	r9, r9, #31
 800c5f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c5f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c5fc:	d02b      	beq.n	800c656 <__lshift+0xbe>
 800c5fe:	f1c9 0e20 	rsb	lr, r9, #32
 800c602:	468a      	mov	sl, r1
 800c604:	2200      	movs	r2, #0
 800c606:	6818      	ldr	r0, [r3, #0]
 800c608:	fa00 f009 	lsl.w	r0, r0, r9
 800c60c:	4310      	orrs	r0, r2
 800c60e:	f84a 0b04 	str.w	r0, [sl], #4
 800c612:	f853 2b04 	ldr.w	r2, [r3], #4
 800c616:	459c      	cmp	ip, r3
 800c618:	fa22 f20e 	lsr.w	r2, r2, lr
 800c61c:	d8f3      	bhi.n	800c606 <__lshift+0x6e>
 800c61e:	ebac 0304 	sub.w	r3, ip, r4
 800c622:	3b15      	subs	r3, #21
 800c624:	f023 0303 	bic.w	r3, r3, #3
 800c628:	3304      	adds	r3, #4
 800c62a:	f104 0015 	add.w	r0, r4, #21
 800c62e:	4560      	cmp	r0, ip
 800c630:	bf88      	it	hi
 800c632:	2304      	movhi	r3, #4
 800c634:	50ca      	str	r2, [r1, r3]
 800c636:	b10a      	cbz	r2, 800c63c <__lshift+0xa4>
 800c638:	f108 0602 	add.w	r6, r8, #2
 800c63c:	3e01      	subs	r6, #1
 800c63e:	4638      	mov	r0, r7
 800c640:	612e      	str	r6, [r5, #16]
 800c642:	4621      	mov	r1, r4
 800c644:	f7ff fd98 	bl	800c178 <_Bfree>
 800c648:	4628      	mov	r0, r5
 800c64a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c64e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c652:	3301      	adds	r3, #1
 800c654:	e7c5      	b.n	800c5e2 <__lshift+0x4a>
 800c656:	3904      	subs	r1, #4
 800c658:	f853 2b04 	ldr.w	r2, [r3], #4
 800c65c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c660:	459c      	cmp	ip, r3
 800c662:	d8f9      	bhi.n	800c658 <__lshift+0xc0>
 800c664:	e7ea      	b.n	800c63c <__lshift+0xa4>
 800c666:	bf00      	nop
 800c668:	0800f615 	.word	0x0800f615
 800c66c:	0800f626 	.word	0x0800f626

0800c670 <__mcmp>:
 800c670:	690a      	ldr	r2, [r1, #16]
 800c672:	4603      	mov	r3, r0
 800c674:	6900      	ldr	r0, [r0, #16]
 800c676:	1a80      	subs	r0, r0, r2
 800c678:	b530      	push	{r4, r5, lr}
 800c67a:	d10e      	bne.n	800c69a <__mcmp+0x2a>
 800c67c:	3314      	adds	r3, #20
 800c67e:	3114      	adds	r1, #20
 800c680:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c684:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c688:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c68c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c690:	4295      	cmp	r5, r2
 800c692:	d003      	beq.n	800c69c <__mcmp+0x2c>
 800c694:	d205      	bcs.n	800c6a2 <__mcmp+0x32>
 800c696:	f04f 30ff 	mov.w	r0, #4294967295
 800c69a:	bd30      	pop	{r4, r5, pc}
 800c69c:	42a3      	cmp	r3, r4
 800c69e:	d3f3      	bcc.n	800c688 <__mcmp+0x18>
 800c6a0:	e7fb      	b.n	800c69a <__mcmp+0x2a>
 800c6a2:	2001      	movs	r0, #1
 800c6a4:	e7f9      	b.n	800c69a <__mcmp+0x2a>
	...

0800c6a8 <__mdiff>:
 800c6a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6ac:	4689      	mov	r9, r1
 800c6ae:	4606      	mov	r6, r0
 800c6b0:	4611      	mov	r1, r2
 800c6b2:	4648      	mov	r0, r9
 800c6b4:	4614      	mov	r4, r2
 800c6b6:	f7ff ffdb 	bl	800c670 <__mcmp>
 800c6ba:	1e05      	subs	r5, r0, #0
 800c6bc:	d112      	bne.n	800c6e4 <__mdiff+0x3c>
 800c6be:	4629      	mov	r1, r5
 800c6c0:	4630      	mov	r0, r6
 800c6c2:	f7ff fd19 	bl	800c0f8 <_Balloc>
 800c6c6:	4602      	mov	r2, r0
 800c6c8:	b928      	cbnz	r0, 800c6d6 <__mdiff+0x2e>
 800c6ca:	4b3f      	ldr	r3, [pc, #252]	@ (800c7c8 <__mdiff+0x120>)
 800c6cc:	f240 2137 	movw	r1, #567	@ 0x237
 800c6d0:	483e      	ldr	r0, [pc, #248]	@ (800c7cc <__mdiff+0x124>)
 800c6d2:	f001 fa89 	bl	800dbe8 <__assert_func>
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c6dc:	4610      	mov	r0, r2
 800c6de:	b003      	add	sp, #12
 800c6e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6e4:	bfbc      	itt	lt
 800c6e6:	464b      	movlt	r3, r9
 800c6e8:	46a1      	movlt	r9, r4
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c6f0:	bfba      	itte	lt
 800c6f2:	461c      	movlt	r4, r3
 800c6f4:	2501      	movlt	r5, #1
 800c6f6:	2500      	movge	r5, #0
 800c6f8:	f7ff fcfe 	bl	800c0f8 <_Balloc>
 800c6fc:	4602      	mov	r2, r0
 800c6fe:	b918      	cbnz	r0, 800c708 <__mdiff+0x60>
 800c700:	4b31      	ldr	r3, [pc, #196]	@ (800c7c8 <__mdiff+0x120>)
 800c702:	f240 2145 	movw	r1, #581	@ 0x245
 800c706:	e7e3      	b.n	800c6d0 <__mdiff+0x28>
 800c708:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c70c:	6926      	ldr	r6, [r4, #16]
 800c70e:	60c5      	str	r5, [r0, #12]
 800c710:	f109 0310 	add.w	r3, r9, #16
 800c714:	f109 0514 	add.w	r5, r9, #20
 800c718:	f104 0e14 	add.w	lr, r4, #20
 800c71c:	f100 0b14 	add.w	fp, r0, #20
 800c720:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c724:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c728:	9301      	str	r3, [sp, #4]
 800c72a:	46d9      	mov	r9, fp
 800c72c:	f04f 0c00 	mov.w	ip, #0
 800c730:	9b01      	ldr	r3, [sp, #4]
 800c732:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c736:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c73a:	9301      	str	r3, [sp, #4]
 800c73c:	fa1f f38a 	uxth.w	r3, sl
 800c740:	4619      	mov	r1, r3
 800c742:	b283      	uxth	r3, r0
 800c744:	1acb      	subs	r3, r1, r3
 800c746:	0c00      	lsrs	r0, r0, #16
 800c748:	4463      	add	r3, ip
 800c74a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c74e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c752:	b29b      	uxth	r3, r3
 800c754:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c758:	4576      	cmp	r6, lr
 800c75a:	f849 3b04 	str.w	r3, [r9], #4
 800c75e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c762:	d8e5      	bhi.n	800c730 <__mdiff+0x88>
 800c764:	1b33      	subs	r3, r6, r4
 800c766:	3b15      	subs	r3, #21
 800c768:	f023 0303 	bic.w	r3, r3, #3
 800c76c:	3415      	adds	r4, #21
 800c76e:	3304      	adds	r3, #4
 800c770:	42a6      	cmp	r6, r4
 800c772:	bf38      	it	cc
 800c774:	2304      	movcc	r3, #4
 800c776:	441d      	add	r5, r3
 800c778:	445b      	add	r3, fp
 800c77a:	461e      	mov	r6, r3
 800c77c:	462c      	mov	r4, r5
 800c77e:	4544      	cmp	r4, r8
 800c780:	d30e      	bcc.n	800c7a0 <__mdiff+0xf8>
 800c782:	f108 0103 	add.w	r1, r8, #3
 800c786:	1b49      	subs	r1, r1, r5
 800c788:	f021 0103 	bic.w	r1, r1, #3
 800c78c:	3d03      	subs	r5, #3
 800c78e:	45a8      	cmp	r8, r5
 800c790:	bf38      	it	cc
 800c792:	2100      	movcc	r1, #0
 800c794:	440b      	add	r3, r1
 800c796:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c79a:	b191      	cbz	r1, 800c7c2 <__mdiff+0x11a>
 800c79c:	6117      	str	r7, [r2, #16]
 800c79e:	e79d      	b.n	800c6dc <__mdiff+0x34>
 800c7a0:	f854 1b04 	ldr.w	r1, [r4], #4
 800c7a4:	46e6      	mov	lr, ip
 800c7a6:	0c08      	lsrs	r0, r1, #16
 800c7a8:	fa1c fc81 	uxtah	ip, ip, r1
 800c7ac:	4471      	add	r1, lr
 800c7ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c7b2:	b289      	uxth	r1, r1
 800c7b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c7b8:	f846 1b04 	str.w	r1, [r6], #4
 800c7bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c7c0:	e7dd      	b.n	800c77e <__mdiff+0xd6>
 800c7c2:	3f01      	subs	r7, #1
 800c7c4:	e7e7      	b.n	800c796 <__mdiff+0xee>
 800c7c6:	bf00      	nop
 800c7c8:	0800f615 	.word	0x0800f615
 800c7cc:	0800f626 	.word	0x0800f626

0800c7d0 <__ulp>:
 800c7d0:	b082      	sub	sp, #8
 800c7d2:	ed8d 0b00 	vstr	d0, [sp]
 800c7d6:	9a01      	ldr	r2, [sp, #4]
 800c7d8:	4b0f      	ldr	r3, [pc, #60]	@ (800c818 <__ulp+0x48>)
 800c7da:	4013      	ands	r3, r2
 800c7dc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	dc08      	bgt.n	800c7f6 <__ulp+0x26>
 800c7e4:	425b      	negs	r3, r3
 800c7e6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c7ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c7ee:	da04      	bge.n	800c7fa <__ulp+0x2a>
 800c7f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c7f4:	4113      	asrs	r3, r2
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	e008      	b.n	800c80c <__ulp+0x3c>
 800c7fa:	f1a2 0314 	sub.w	r3, r2, #20
 800c7fe:	2b1e      	cmp	r3, #30
 800c800:	bfda      	itte	le
 800c802:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c806:	40da      	lsrle	r2, r3
 800c808:	2201      	movgt	r2, #1
 800c80a:	2300      	movs	r3, #0
 800c80c:	4619      	mov	r1, r3
 800c80e:	4610      	mov	r0, r2
 800c810:	ec41 0b10 	vmov	d0, r0, r1
 800c814:	b002      	add	sp, #8
 800c816:	4770      	bx	lr
 800c818:	7ff00000 	.word	0x7ff00000

0800c81c <__b2d>:
 800c81c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c820:	6906      	ldr	r6, [r0, #16]
 800c822:	f100 0814 	add.w	r8, r0, #20
 800c826:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c82a:	1f37      	subs	r7, r6, #4
 800c82c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c830:	4610      	mov	r0, r2
 800c832:	f7ff fd53 	bl	800c2dc <__hi0bits>
 800c836:	f1c0 0320 	rsb	r3, r0, #32
 800c83a:	280a      	cmp	r0, #10
 800c83c:	600b      	str	r3, [r1, #0]
 800c83e:	491b      	ldr	r1, [pc, #108]	@ (800c8ac <__b2d+0x90>)
 800c840:	dc15      	bgt.n	800c86e <__b2d+0x52>
 800c842:	f1c0 0c0b 	rsb	ip, r0, #11
 800c846:	fa22 f30c 	lsr.w	r3, r2, ip
 800c84a:	45b8      	cmp	r8, r7
 800c84c:	ea43 0501 	orr.w	r5, r3, r1
 800c850:	bf34      	ite	cc
 800c852:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c856:	2300      	movcs	r3, #0
 800c858:	3015      	adds	r0, #21
 800c85a:	fa02 f000 	lsl.w	r0, r2, r0
 800c85e:	fa23 f30c 	lsr.w	r3, r3, ip
 800c862:	4303      	orrs	r3, r0
 800c864:	461c      	mov	r4, r3
 800c866:	ec45 4b10 	vmov	d0, r4, r5
 800c86a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c86e:	45b8      	cmp	r8, r7
 800c870:	bf3a      	itte	cc
 800c872:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c876:	f1a6 0708 	subcc.w	r7, r6, #8
 800c87a:	2300      	movcs	r3, #0
 800c87c:	380b      	subs	r0, #11
 800c87e:	d012      	beq.n	800c8a6 <__b2d+0x8a>
 800c880:	f1c0 0120 	rsb	r1, r0, #32
 800c884:	fa23 f401 	lsr.w	r4, r3, r1
 800c888:	4082      	lsls	r2, r0
 800c88a:	4322      	orrs	r2, r4
 800c88c:	4547      	cmp	r7, r8
 800c88e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c892:	bf8c      	ite	hi
 800c894:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c898:	2200      	movls	r2, #0
 800c89a:	4083      	lsls	r3, r0
 800c89c:	40ca      	lsrs	r2, r1
 800c89e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c8a2:	4313      	orrs	r3, r2
 800c8a4:	e7de      	b.n	800c864 <__b2d+0x48>
 800c8a6:	ea42 0501 	orr.w	r5, r2, r1
 800c8aa:	e7db      	b.n	800c864 <__b2d+0x48>
 800c8ac:	3ff00000 	.word	0x3ff00000

0800c8b0 <__d2b>:
 800c8b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c8b4:	460f      	mov	r7, r1
 800c8b6:	2101      	movs	r1, #1
 800c8b8:	ec59 8b10 	vmov	r8, r9, d0
 800c8bc:	4616      	mov	r6, r2
 800c8be:	f7ff fc1b 	bl	800c0f8 <_Balloc>
 800c8c2:	4604      	mov	r4, r0
 800c8c4:	b930      	cbnz	r0, 800c8d4 <__d2b+0x24>
 800c8c6:	4602      	mov	r2, r0
 800c8c8:	4b23      	ldr	r3, [pc, #140]	@ (800c958 <__d2b+0xa8>)
 800c8ca:	4824      	ldr	r0, [pc, #144]	@ (800c95c <__d2b+0xac>)
 800c8cc:	f240 310f 	movw	r1, #783	@ 0x30f
 800c8d0:	f001 f98a 	bl	800dbe8 <__assert_func>
 800c8d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c8d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c8dc:	b10d      	cbz	r5, 800c8e2 <__d2b+0x32>
 800c8de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c8e2:	9301      	str	r3, [sp, #4]
 800c8e4:	f1b8 0300 	subs.w	r3, r8, #0
 800c8e8:	d023      	beq.n	800c932 <__d2b+0x82>
 800c8ea:	4668      	mov	r0, sp
 800c8ec:	9300      	str	r3, [sp, #0]
 800c8ee:	f7ff fd14 	bl	800c31a <__lo0bits>
 800c8f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c8f6:	b1d0      	cbz	r0, 800c92e <__d2b+0x7e>
 800c8f8:	f1c0 0320 	rsb	r3, r0, #32
 800c8fc:	fa02 f303 	lsl.w	r3, r2, r3
 800c900:	430b      	orrs	r3, r1
 800c902:	40c2      	lsrs	r2, r0
 800c904:	6163      	str	r3, [r4, #20]
 800c906:	9201      	str	r2, [sp, #4]
 800c908:	9b01      	ldr	r3, [sp, #4]
 800c90a:	61a3      	str	r3, [r4, #24]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	bf0c      	ite	eq
 800c910:	2201      	moveq	r2, #1
 800c912:	2202      	movne	r2, #2
 800c914:	6122      	str	r2, [r4, #16]
 800c916:	b1a5      	cbz	r5, 800c942 <__d2b+0x92>
 800c918:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c91c:	4405      	add	r5, r0
 800c91e:	603d      	str	r5, [r7, #0]
 800c920:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c924:	6030      	str	r0, [r6, #0]
 800c926:	4620      	mov	r0, r4
 800c928:	b003      	add	sp, #12
 800c92a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c92e:	6161      	str	r1, [r4, #20]
 800c930:	e7ea      	b.n	800c908 <__d2b+0x58>
 800c932:	a801      	add	r0, sp, #4
 800c934:	f7ff fcf1 	bl	800c31a <__lo0bits>
 800c938:	9b01      	ldr	r3, [sp, #4]
 800c93a:	6163      	str	r3, [r4, #20]
 800c93c:	3020      	adds	r0, #32
 800c93e:	2201      	movs	r2, #1
 800c940:	e7e8      	b.n	800c914 <__d2b+0x64>
 800c942:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c946:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c94a:	6038      	str	r0, [r7, #0]
 800c94c:	6918      	ldr	r0, [r3, #16]
 800c94e:	f7ff fcc5 	bl	800c2dc <__hi0bits>
 800c952:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c956:	e7e5      	b.n	800c924 <__d2b+0x74>
 800c958:	0800f615 	.word	0x0800f615
 800c95c:	0800f626 	.word	0x0800f626

0800c960 <__ratio>:
 800c960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c964:	b085      	sub	sp, #20
 800c966:	e9cd 1000 	strd	r1, r0, [sp]
 800c96a:	a902      	add	r1, sp, #8
 800c96c:	f7ff ff56 	bl	800c81c <__b2d>
 800c970:	9800      	ldr	r0, [sp, #0]
 800c972:	a903      	add	r1, sp, #12
 800c974:	ec55 4b10 	vmov	r4, r5, d0
 800c978:	f7ff ff50 	bl	800c81c <__b2d>
 800c97c:	9b01      	ldr	r3, [sp, #4]
 800c97e:	6919      	ldr	r1, [r3, #16]
 800c980:	9b00      	ldr	r3, [sp, #0]
 800c982:	691b      	ldr	r3, [r3, #16]
 800c984:	1ac9      	subs	r1, r1, r3
 800c986:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c98a:	1a9b      	subs	r3, r3, r2
 800c98c:	ec5b ab10 	vmov	sl, fp, d0
 800c990:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c994:	2b00      	cmp	r3, #0
 800c996:	bfce      	itee	gt
 800c998:	462a      	movgt	r2, r5
 800c99a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c99e:	465a      	movle	r2, fp
 800c9a0:	462f      	mov	r7, r5
 800c9a2:	46d9      	mov	r9, fp
 800c9a4:	bfcc      	ite	gt
 800c9a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c9aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c9ae:	464b      	mov	r3, r9
 800c9b0:	4652      	mov	r2, sl
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	4639      	mov	r1, r7
 800c9b6:	f7f3 ff71 	bl	800089c <__aeabi_ddiv>
 800c9ba:	ec41 0b10 	vmov	d0, r0, r1
 800c9be:	b005      	add	sp, #20
 800c9c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c9c4 <__copybits>:
 800c9c4:	3901      	subs	r1, #1
 800c9c6:	b570      	push	{r4, r5, r6, lr}
 800c9c8:	1149      	asrs	r1, r1, #5
 800c9ca:	6914      	ldr	r4, [r2, #16]
 800c9cc:	3101      	adds	r1, #1
 800c9ce:	f102 0314 	add.w	r3, r2, #20
 800c9d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c9d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c9da:	1f05      	subs	r5, r0, #4
 800c9dc:	42a3      	cmp	r3, r4
 800c9de:	d30c      	bcc.n	800c9fa <__copybits+0x36>
 800c9e0:	1aa3      	subs	r3, r4, r2
 800c9e2:	3b11      	subs	r3, #17
 800c9e4:	f023 0303 	bic.w	r3, r3, #3
 800c9e8:	3211      	adds	r2, #17
 800c9ea:	42a2      	cmp	r2, r4
 800c9ec:	bf88      	it	hi
 800c9ee:	2300      	movhi	r3, #0
 800c9f0:	4418      	add	r0, r3
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	4288      	cmp	r0, r1
 800c9f6:	d305      	bcc.n	800ca04 <__copybits+0x40>
 800c9f8:	bd70      	pop	{r4, r5, r6, pc}
 800c9fa:	f853 6b04 	ldr.w	r6, [r3], #4
 800c9fe:	f845 6f04 	str.w	r6, [r5, #4]!
 800ca02:	e7eb      	b.n	800c9dc <__copybits+0x18>
 800ca04:	f840 3b04 	str.w	r3, [r0], #4
 800ca08:	e7f4      	b.n	800c9f4 <__copybits+0x30>

0800ca0a <__any_on>:
 800ca0a:	f100 0214 	add.w	r2, r0, #20
 800ca0e:	6900      	ldr	r0, [r0, #16]
 800ca10:	114b      	asrs	r3, r1, #5
 800ca12:	4298      	cmp	r0, r3
 800ca14:	b510      	push	{r4, lr}
 800ca16:	db11      	blt.n	800ca3c <__any_on+0x32>
 800ca18:	dd0a      	ble.n	800ca30 <__any_on+0x26>
 800ca1a:	f011 011f 	ands.w	r1, r1, #31
 800ca1e:	d007      	beq.n	800ca30 <__any_on+0x26>
 800ca20:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ca24:	fa24 f001 	lsr.w	r0, r4, r1
 800ca28:	fa00 f101 	lsl.w	r1, r0, r1
 800ca2c:	428c      	cmp	r4, r1
 800ca2e:	d10b      	bne.n	800ca48 <__any_on+0x3e>
 800ca30:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ca34:	4293      	cmp	r3, r2
 800ca36:	d803      	bhi.n	800ca40 <__any_on+0x36>
 800ca38:	2000      	movs	r0, #0
 800ca3a:	bd10      	pop	{r4, pc}
 800ca3c:	4603      	mov	r3, r0
 800ca3e:	e7f7      	b.n	800ca30 <__any_on+0x26>
 800ca40:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ca44:	2900      	cmp	r1, #0
 800ca46:	d0f5      	beq.n	800ca34 <__any_on+0x2a>
 800ca48:	2001      	movs	r0, #1
 800ca4a:	e7f6      	b.n	800ca3a <__any_on+0x30>

0800ca4c <sulp>:
 800ca4c:	b570      	push	{r4, r5, r6, lr}
 800ca4e:	4604      	mov	r4, r0
 800ca50:	460d      	mov	r5, r1
 800ca52:	ec45 4b10 	vmov	d0, r4, r5
 800ca56:	4616      	mov	r6, r2
 800ca58:	f7ff feba 	bl	800c7d0 <__ulp>
 800ca5c:	ec51 0b10 	vmov	r0, r1, d0
 800ca60:	b17e      	cbz	r6, 800ca82 <sulp+0x36>
 800ca62:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ca66:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	dd09      	ble.n	800ca82 <sulp+0x36>
 800ca6e:	051b      	lsls	r3, r3, #20
 800ca70:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ca74:	2400      	movs	r4, #0
 800ca76:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ca7a:	4622      	mov	r2, r4
 800ca7c:	462b      	mov	r3, r5
 800ca7e:	f7f3 fde3 	bl	8000648 <__aeabi_dmul>
 800ca82:	ec41 0b10 	vmov	d0, r0, r1
 800ca86:	bd70      	pop	{r4, r5, r6, pc}

0800ca88 <_strtod_l>:
 800ca88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca8c:	b09f      	sub	sp, #124	@ 0x7c
 800ca8e:	460c      	mov	r4, r1
 800ca90:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ca92:	2200      	movs	r2, #0
 800ca94:	921a      	str	r2, [sp, #104]	@ 0x68
 800ca96:	9005      	str	r0, [sp, #20]
 800ca98:	f04f 0a00 	mov.w	sl, #0
 800ca9c:	f04f 0b00 	mov.w	fp, #0
 800caa0:	460a      	mov	r2, r1
 800caa2:	9219      	str	r2, [sp, #100]	@ 0x64
 800caa4:	7811      	ldrb	r1, [r2, #0]
 800caa6:	292b      	cmp	r1, #43	@ 0x2b
 800caa8:	d04a      	beq.n	800cb40 <_strtod_l+0xb8>
 800caaa:	d838      	bhi.n	800cb1e <_strtod_l+0x96>
 800caac:	290d      	cmp	r1, #13
 800caae:	d832      	bhi.n	800cb16 <_strtod_l+0x8e>
 800cab0:	2908      	cmp	r1, #8
 800cab2:	d832      	bhi.n	800cb1a <_strtod_l+0x92>
 800cab4:	2900      	cmp	r1, #0
 800cab6:	d03b      	beq.n	800cb30 <_strtod_l+0xa8>
 800cab8:	2200      	movs	r2, #0
 800caba:	920e      	str	r2, [sp, #56]	@ 0x38
 800cabc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800cabe:	782a      	ldrb	r2, [r5, #0]
 800cac0:	2a30      	cmp	r2, #48	@ 0x30
 800cac2:	f040 80b2 	bne.w	800cc2a <_strtod_l+0x1a2>
 800cac6:	786a      	ldrb	r2, [r5, #1]
 800cac8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cacc:	2a58      	cmp	r2, #88	@ 0x58
 800cace:	d16e      	bne.n	800cbae <_strtod_l+0x126>
 800cad0:	9302      	str	r3, [sp, #8]
 800cad2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cad4:	9301      	str	r3, [sp, #4]
 800cad6:	ab1a      	add	r3, sp, #104	@ 0x68
 800cad8:	9300      	str	r3, [sp, #0]
 800cada:	4a8f      	ldr	r2, [pc, #572]	@ (800cd18 <_strtod_l+0x290>)
 800cadc:	9805      	ldr	r0, [sp, #20]
 800cade:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cae0:	a919      	add	r1, sp, #100	@ 0x64
 800cae2:	f001 f91b 	bl	800dd1c <__gethex>
 800cae6:	f010 060f 	ands.w	r6, r0, #15
 800caea:	4604      	mov	r4, r0
 800caec:	d005      	beq.n	800cafa <_strtod_l+0x72>
 800caee:	2e06      	cmp	r6, #6
 800caf0:	d128      	bne.n	800cb44 <_strtod_l+0xbc>
 800caf2:	3501      	adds	r5, #1
 800caf4:	2300      	movs	r3, #0
 800caf6:	9519      	str	r5, [sp, #100]	@ 0x64
 800caf8:	930e      	str	r3, [sp, #56]	@ 0x38
 800cafa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	f040 858e 	bne.w	800d61e <_strtod_l+0xb96>
 800cb02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb04:	b1cb      	cbz	r3, 800cb3a <_strtod_l+0xb2>
 800cb06:	4652      	mov	r2, sl
 800cb08:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800cb0c:	ec43 2b10 	vmov	d0, r2, r3
 800cb10:	b01f      	add	sp, #124	@ 0x7c
 800cb12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb16:	2920      	cmp	r1, #32
 800cb18:	d1ce      	bne.n	800cab8 <_strtod_l+0x30>
 800cb1a:	3201      	adds	r2, #1
 800cb1c:	e7c1      	b.n	800caa2 <_strtod_l+0x1a>
 800cb1e:	292d      	cmp	r1, #45	@ 0x2d
 800cb20:	d1ca      	bne.n	800cab8 <_strtod_l+0x30>
 800cb22:	2101      	movs	r1, #1
 800cb24:	910e      	str	r1, [sp, #56]	@ 0x38
 800cb26:	1c51      	adds	r1, r2, #1
 800cb28:	9119      	str	r1, [sp, #100]	@ 0x64
 800cb2a:	7852      	ldrb	r2, [r2, #1]
 800cb2c:	2a00      	cmp	r2, #0
 800cb2e:	d1c5      	bne.n	800cabc <_strtod_l+0x34>
 800cb30:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cb32:	9419      	str	r4, [sp, #100]	@ 0x64
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	f040 8570 	bne.w	800d61a <_strtod_l+0xb92>
 800cb3a:	4652      	mov	r2, sl
 800cb3c:	465b      	mov	r3, fp
 800cb3e:	e7e5      	b.n	800cb0c <_strtod_l+0x84>
 800cb40:	2100      	movs	r1, #0
 800cb42:	e7ef      	b.n	800cb24 <_strtod_l+0x9c>
 800cb44:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cb46:	b13a      	cbz	r2, 800cb58 <_strtod_l+0xd0>
 800cb48:	2135      	movs	r1, #53	@ 0x35
 800cb4a:	a81c      	add	r0, sp, #112	@ 0x70
 800cb4c:	f7ff ff3a 	bl	800c9c4 <__copybits>
 800cb50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb52:	9805      	ldr	r0, [sp, #20]
 800cb54:	f7ff fb10 	bl	800c178 <_Bfree>
 800cb58:	3e01      	subs	r6, #1
 800cb5a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800cb5c:	2e04      	cmp	r6, #4
 800cb5e:	d806      	bhi.n	800cb6e <_strtod_l+0xe6>
 800cb60:	e8df f006 	tbb	[pc, r6]
 800cb64:	201d0314 	.word	0x201d0314
 800cb68:	14          	.byte	0x14
 800cb69:	00          	.byte	0x00
 800cb6a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800cb6e:	05e1      	lsls	r1, r4, #23
 800cb70:	bf48      	it	mi
 800cb72:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800cb76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb7a:	0d1b      	lsrs	r3, r3, #20
 800cb7c:	051b      	lsls	r3, r3, #20
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d1bb      	bne.n	800cafa <_strtod_l+0x72>
 800cb82:	f7fe fb1f 	bl	800b1c4 <__errno>
 800cb86:	2322      	movs	r3, #34	@ 0x22
 800cb88:	6003      	str	r3, [r0, #0]
 800cb8a:	e7b6      	b.n	800cafa <_strtod_l+0x72>
 800cb8c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800cb90:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800cb94:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800cb98:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cb9c:	e7e7      	b.n	800cb6e <_strtod_l+0xe6>
 800cb9e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800cd20 <_strtod_l+0x298>
 800cba2:	e7e4      	b.n	800cb6e <_strtod_l+0xe6>
 800cba4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800cba8:	f04f 3aff 	mov.w	sl, #4294967295
 800cbac:	e7df      	b.n	800cb6e <_strtod_l+0xe6>
 800cbae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbb0:	1c5a      	adds	r2, r3, #1
 800cbb2:	9219      	str	r2, [sp, #100]	@ 0x64
 800cbb4:	785b      	ldrb	r3, [r3, #1]
 800cbb6:	2b30      	cmp	r3, #48	@ 0x30
 800cbb8:	d0f9      	beq.n	800cbae <_strtod_l+0x126>
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d09d      	beq.n	800cafa <_strtod_l+0x72>
 800cbbe:	2301      	movs	r3, #1
 800cbc0:	2700      	movs	r7, #0
 800cbc2:	9308      	str	r3, [sp, #32]
 800cbc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbc6:	930c      	str	r3, [sp, #48]	@ 0x30
 800cbc8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800cbca:	46b9      	mov	r9, r7
 800cbcc:	220a      	movs	r2, #10
 800cbce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800cbd0:	7805      	ldrb	r5, [r0, #0]
 800cbd2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800cbd6:	b2d9      	uxtb	r1, r3
 800cbd8:	2909      	cmp	r1, #9
 800cbda:	d928      	bls.n	800cc2e <_strtod_l+0x1a6>
 800cbdc:	494f      	ldr	r1, [pc, #316]	@ (800cd1c <_strtod_l+0x294>)
 800cbde:	2201      	movs	r2, #1
 800cbe0:	f000 ffd6 	bl	800db90 <strncmp>
 800cbe4:	2800      	cmp	r0, #0
 800cbe6:	d032      	beq.n	800cc4e <_strtod_l+0x1c6>
 800cbe8:	2000      	movs	r0, #0
 800cbea:	462a      	mov	r2, r5
 800cbec:	900a      	str	r0, [sp, #40]	@ 0x28
 800cbee:	464d      	mov	r5, r9
 800cbf0:	4603      	mov	r3, r0
 800cbf2:	2a65      	cmp	r2, #101	@ 0x65
 800cbf4:	d001      	beq.n	800cbfa <_strtod_l+0x172>
 800cbf6:	2a45      	cmp	r2, #69	@ 0x45
 800cbf8:	d114      	bne.n	800cc24 <_strtod_l+0x19c>
 800cbfa:	b91d      	cbnz	r5, 800cc04 <_strtod_l+0x17c>
 800cbfc:	9a08      	ldr	r2, [sp, #32]
 800cbfe:	4302      	orrs	r2, r0
 800cc00:	d096      	beq.n	800cb30 <_strtod_l+0xa8>
 800cc02:	2500      	movs	r5, #0
 800cc04:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800cc06:	1c62      	adds	r2, r4, #1
 800cc08:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc0a:	7862      	ldrb	r2, [r4, #1]
 800cc0c:	2a2b      	cmp	r2, #43	@ 0x2b
 800cc0e:	d07a      	beq.n	800cd06 <_strtod_l+0x27e>
 800cc10:	2a2d      	cmp	r2, #45	@ 0x2d
 800cc12:	d07e      	beq.n	800cd12 <_strtod_l+0x28a>
 800cc14:	f04f 0c00 	mov.w	ip, #0
 800cc18:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cc1c:	2909      	cmp	r1, #9
 800cc1e:	f240 8085 	bls.w	800cd2c <_strtod_l+0x2a4>
 800cc22:	9419      	str	r4, [sp, #100]	@ 0x64
 800cc24:	f04f 0800 	mov.w	r8, #0
 800cc28:	e0a5      	b.n	800cd76 <_strtod_l+0x2ee>
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	e7c8      	b.n	800cbc0 <_strtod_l+0x138>
 800cc2e:	f1b9 0f08 	cmp.w	r9, #8
 800cc32:	bfd8      	it	le
 800cc34:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800cc36:	f100 0001 	add.w	r0, r0, #1
 800cc3a:	bfda      	itte	le
 800cc3c:	fb02 3301 	mlale	r3, r2, r1, r3
 800cc40:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800cc42:	fb02 3707 	mlagt	r7, r2, r7, r3
 800cc46:	f109 0901 	add.w	r9, r9, #1
 800cc4a:	9019      	str	r0, [sp, #100]	@ 0x64
 800cc4c:	e7bf      	b.n	800cbce <_strtod_l+0x146>
 800cc4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc50:	1c5a      	adds	r2, r3, #1
 800cc52:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc54:	785a      	ldrb	r2, [r3, #1]
 800cc56:	f1b9 0f00 	cmp.w	r9, #0
 800cc5a:	d03b      	beq.n	800ccd4 <_strtod_l+0x24c>
 800cc5c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc5e:	464d      	mov	r5, r9
 800cc60:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800cc64:	2b09      	cmp	r3, #9
 800cc66:	d912      	bls.n	800cc8e <_strtod_l+0x206>
 800cc68:	2301      	movs	r3, #1
 800cc6a:	e7c2      	b.n	800cbf2 <_strtod_l+0x16a>
 800cc6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc6e:	1c5a      	adds	r2, r3, #1
 800cc70:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc72:	785a      	ldrb	r2, [r3, #1]
 800cc74:	3001      	adds	r0, #1
 800cc76:	2a30      	cmp	r2, #48	@ 0x30
 800cc78:	d0f8      	beq.n	800cc6c <_strtod_l+0x1e4>
 800cc7a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cc7e:	2b08      	cmp	r3, #8
 800cc80:	f200 84d2 	bhi.w	800d628 <_strtod_l+0xba0>
 800cc84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc86:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc88:	2000      	movs	r0, #0
 800cc8a:	930c      	str	r3, [sp, #48]	@ 0x30
 800cc8c:	4605      	mov	r5, r0
 800cc8e:	3a30      	subs	r2, #48	@ 0x30
 800cc90:	f100 0301 	add.w	r3, r0, #1
 800cc94:	d018      	beq.n	800ccc8 <_strtod_l+0x240>
 800cc96:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cc98:	4419      	add	r1, r3
 800cc9a:	910a      	str	r1, [sp, #40]	@ 0x28
 800cc9c:	462e      	mov	r6, r5
 800cc9e:	f04f 0e0a 	mov.w	lr, #10
 800cca2:	1c71      	adds	r1, r6, #1
 800cca4:	eba1 0c05 	sub.w	ip, r1, r5
 800cca8:	4563      	cmp	r3, ip
 800ccaa:	dc15      	bgt.n	800ccd8 <_strtod_l+0x250>
 800ccac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ccb0:	182b      	adds	r3, r5, r0
 800ccb2:	2b08      	cmp	r3, #8
 800ccb4:	f105 0501 	add.w	r5, r5, #1
 800ccb8:	4405      	add	r5, r0
 800ccba:	dc1a      	bgt.n	800ccf2 <_strtod_l+0x26a>
 800ccbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ccbe:	230a      	movs	r3, #10
 800ccc0:	fb03 2301 	mla	r3, r3, r1, r2
 800ccc4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ccca:	1c51      	adds	r1, r2, #1
 800cccc:	9119      	str	r1, [sp, #100]	@ 0x64
 800ccce:	7852      	ldrb	r2, [r2, #1]
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	e7c5      	b.n	800cc60 <_strtod_l+0x1d8>
 800ccd4:	4648      	mov	r0, r9
 800ccd6:	e7ce      	b.n	800cc76 <_strtod_l+0x1ee>
 800ccd8:	2e08      	cmp	r6, #8
 800ccda:	dc05      	bgt.n	800cce8 <_strtod_l+0x260>
 800ccdc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ccde:	fb0e f606 	mul.w	r6, lr, r6
 800cce2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800cce4:	460e      	mov	r6, r1
 800cce6:	e7dc      	b.n	800cca2 <_strtod_l+0x21a>
 800cce8:	2910      	cmp	r1, #16
 800ccea:	bfd8      	it	le
 800ccec:	fb0e f707 	mulle.w	r7, lr, r7
 800ccf0:	e7f8      	b.n	800cce4 <_strtod_l+0x25c>
 800ccf2:	2b0f      	cmp	r3, #15
 800ccf4:	bfdc      	itt	le
 800ccf6:	230a      	movle	r3, #10
 800ccf8:	fb03 2707 	mlale	r7, r3, r7, r2
 800ccfc:	e7e3      	b.n	800ccc6 <_strtod_l+0x23e>
 800ccfe:	2300      	movs	r3, #0
 800cd00:	930a      	str	r3, [sp, #40]	@ 0x28
 800cd02:	2301      	movs	r3, #1
 800cd04:	e77a      	b.n	800cbfc <_strtod_l+0x174>
 800cd06:	f04f 0c00 	mov.w	ip, #0
 800cd0a:	1ca2      	adds	r2, r4, #2
 800cd0c:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd0e:	78a2      	ldrb	r2, [r4, #2]
 800cd10:	e782      	b.n	800cc18 <_strtod_l+0x190>
 800cd12:	f04f 0c01 	mov.w	ip, #1
 800cd16:	e7f8      	b.n	800cd0a <_strtod_l+0x282>
 800cd18:	0800f84c 	.word	0x0800f84c
 800cd1c:	0800f67f 	.word	0x0800f67f
 800cd20:	7ff00000 	.word	0x7ff00000
 800cd24:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd26:	1c51      	adds	r1, r2, #1
 800cd28:	9119      	str	r1, [sp, #100]	@ 0x64
 800cd2a:	7852      	ldrb	r2, [r2, #1]
 800cd2c:	2a30      	cmp	r2, #48	@ 0x30
 800cd2e:	d0f9      	beq.n	800cd24 <_strtod_l+0x29c>
 800cd30:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800cd34:	2908      	cmp	r1, #8
 800cd36:	f63f af75 	bhi.w	800cc24 <_strtod_l+0x19c>
 800cd3a:	3a30      	subs	r2, #48	@ 0x30
 800cd3c:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd3e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd40:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cd42:	f04f 080a 	mov.w	r8, #10
 800cd46:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd48:	1c56      	adds	r6, r2, #1
 800cd4a:	9619      	str	r6, [sp, #100]	@ 0x64
 800cd4c:	7852      	ldrb	r2, [r2, #1]
 800cd4e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800cd52:	f1be 0f09 	cmp.w	lr, #9
 800cd56:	d939      	bls.n	800cdcc <_strtod_l+0x344>
 800cd58:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cd5a:	1a76      	subs	r6, r6, r1
 800cd5c:	2e08      	cmp	r6, #8
 800cd5e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800cd62:	dc03      	bgt.n	800cd6c <_strtod_l+0x2e4>
 800cd64:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cd66:	4588      	cmp	r8, r1
 800cd68:	bfa8      	it	ge
 800cd6a:	4688      	movge	r8, r1
 800cd6c:	f1bc 0f00 	cmp.w	ip, #0
 800cd70:	d001      	beq.n	800cd76 <_strtod_l+0x2ee>
 800cd72:	f1c8 0800 	rsb	r8, r8, #0
 800cd76:	2d00      	cmp	r5, #0
 800cd78:	d14e      	bne.n	800ce18 <_strtod_l+0x390>
 800cd7a:	9908      	ldr	r1, [sp, #32]
 800cd7c:	4308      	orrs	r0, r1
 800cd7e:	f47f aebc 	bne.w	800cafa <_strtod_l+0x72>
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	f47f aed4 	bne.w	800cb30 <_strtod_l+0xa8>
 800cd88:	2a69      	cmp	r2, #105	@ 0x69
 800cd8a:	d028      	beq.n	800cdde <_strtod_l+0x356>
 800cd8c:	dc25      	bgt.n	800cdda <_strtod_l+0x352>
 800cd8e:	2a49      	cmp	r2, #73	@ 0x49
 800cd90:	d025      	beq.n	800cdde <_strtod_l+0x356>
 800cd92:	2a4e      	cmp	r2, #78	@ 0x4e
 800cd94:	f47f aecc 	bne.w	800cb30 <_strtod_l+0xa8>
 800cd98:	499a      	ldr	r1, [pc, #616]	@ (800d004 <_strtod_l+0x57c>)
 800cd9a:	a819      	add	r0, sp, #100	@ 0x64
 800cd9c:	f001 f9e0 	bl	800e160 <__match>
 800cda0:	2800      	cmp	r0, #0
 800cda2:	f43f aec5 	beq.w	800cb30 <_strtod_l+0xa8>
 800cda6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cda8:	781b      	ldrb	r3, [r3, #0]
 800cdaa:	2b28      	cmp	r3, #40	@ 0x28
 800cdac:	d12e      	bne.n	800ce0c <_strtod_l+0x384>
 800cdae:	4996      	ldr	r1, [pc, #600]	@ (800d008 <_strtod_l+0x580>)
 800cdb0:	aa1c      	add	r2, sp, #112	@ 0x70
 800cdb2:	a819      	add	r0, sp, #100	@ 0x64
 800cdb4:	f001 f9e8 	bl	800e188 <__hexnan>
 800cdb8:	2805      	cmp	r0, #5
 800cdba:	d127      	bne.n	800ce0c <_strtod_l+0x384>
 800cdbc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cdbe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cdc2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cdc6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cdca:	e696      	b.n	800cafa <_strtod_l+0x72>
 800cdcc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cdce:	fb08 2101 	mla	r1, r8, r1, r2
 800cdd2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800cdd6:	9209      	str	r2, [sp, #36]	@ 0x24
 800cdd8:	e7b5      	b.n	800cd46 <_strtod_l+0x2be>
 800cdda:	2a6e      	cmp	r2, #110	@ 0x6e
 800cddc:	e7da      	b.n	800cd94 <_strtod_l+0x30c>
 800cdde:	498b      	ldr	r1, [pc, #556]	@ (800d00c <_strtod_l+0x584>)
 800cde0:	a819      	add	r0, sp, #100	@ 0x64
 800cde2:	f001 f9bd 	bl	800e160 <__match>
 800cde6:	2800      	cmp	r0, #0
 800cde8:	f43f aea2 	beq.w	800cb30 <_strtod_l+0xa8>
 800cdec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdee:	4988      	ldr	r1, [pc, #544]	@ (800d010 <_strtod_l+0x588>)
 800cdf0:	3b01      	subs	r3, #1
 800cdf2:	a819      	add	r0, sp, #100	@ 0x64
 800cdf4:	9319      	str	r3, [sp, #100]	@ 0x64
 800cdf6:	f001 f9b3 	bl	800e160 <__match>
 800cdfa:	b910      	cbnz	r0, 800ce02 <_strtod_l+0x37a>
 800cdfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdfe:	3301      	adds	r3, #1
 800ce00:	9319      	str	r3, [sp, #100]	@ 0x64
 800ce02:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800d020 <_strtod_l+0x598>
 800ce06:	f04f 0a00 	mov.w	sl, #0
 800ce0a:	e676      	b.n	800cafa <_strtod_l+0x72>
 800ce0c:	4881      	ldr	r0, [pc, #516]	@ (800d014 <_strtod_l+0x58c>)
 800ce0e:	f000 fee3 	bl	800dbd8 <nan>
 800ce12:	ec5b ab10 	vmov	sl, fp, d0
 800ce16:	e670      	b.n	800cafa <_strtod_l+0x72>
 800ce18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce1a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ce1c:	eba8 0303 	sub.w	r3, r8, r3
 800ce20:	f1b9 0f00 	cmp.w	r9, #0
 800ce24:	bf08      	it	eq
 800ce26:	46a9      	moveq	r9, r5
 800ce28:	2d10      	cmp	r5, #16
 800ce2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce2c:	462c      	mov	r4, r5
 800ce2e:	bfa8      	it	ge
 800ce30:	2410      	movge	r4, #16
 800ce32:	f7f3 fb8f 	bl	8000554 <__aeabi_ui2d>
 800ce36:	2d09      	cmp	r5, #9
 800ce38:	4682      	mov	sl, r0
 800ce3a:	468b      	mov	fp, r1
 800ce3c:	dc13      	bgt.n	800ce66 <_strtod_l+0x3de>
 800ce3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	f43f ae5a 	beq.w	800cafa <_strtod_l+0x72>
 800ce46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce48:	dd78      	ble.n	800cf3c <_strtod_l+0x4b4>
 800ce4a:	2b16      	cmp	r3, #22
 800ce4c:	dc5f      	bgt.n	800cf0e <_strtod_l+0x486>
 800ce4e:	4972      	ldr	r1, [pc, #456]	@ (800d018 <_strtod_l+0x590>)
 800ce50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ce54:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce58:	4652      	mov	r2, sl
 800ce5a:	465b      	mov	r3, fp
 800ce5c:	f7f3 fbf4 	bl	8000648 <__aeabi_dmul>
 800ce60:	4682      	mov	sl, r0
 800ce62:	468b      	mov	fp, r1
 800ce64:	e649      	b.n	800cafa <_strtod_l+0x72>
 800ce66:	4b6c      	ldr	r3, [pc, #432]	@ (800d018 <_strtod_l+0x590>)
 800ce68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ce6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ce70:	f7f3 fbea 	bl	8000648 <__aeabi_dmul>
 800ce74:	4682      	mov	sl, r0
 800ce76:	4638      	mov	r0, r7
 800ce78:	468b      	mov	fp, r1
 800ce7a:	f7f3 fb6b 	bl	8000554 <__aeabi_ui2d>
 800ce7e:	4602      	mov	r2, r0
 800ce80:	460b      	mov	r3, r1
 800ce82:	4650      	mov	r0, sl
 800ce84:	4659      	mov	r1, fp
 800ce86:	f7f3 fa29 	bl	80002dc <__adddf3>
 800ce8a:	2d0f      	cmp	r5, #15
 800ce8c:	4682      	mov	sl, r0
 800ce8e:	468b      	mov	fp, r1
 800ce90:	ddd5      	ble.n	800ce3e <_strtod_l+0x3b6>
 800ce92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce94:	1b2c      	subs	r4, r5, r4
 800ce96:	441c      	add	r4, r3
 800ce98:	2c00      	cmp	r4, #0
 800ce9a:	f340 8093 	ble.w	800cfc4 <_strtod_l+0x53c>
 800ce9e:	f014 030f 	ands.w	r3, r4, #15
 800cea2:	d00a      	beq.n	800ceba <_strtod_l+0x432>
 800cea4:	495c      	ldr	r1, [pc, #368]	@ (800d018 <_strtod_l+0x590>)
 800cea6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ceaa:	4652      	mov	r2, sl
 800ceac:	465b      	mov	r3, fp
 800ceae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ceb2:	f7f3 fbc9 	bl	8000648 <__aeabi_dmul>
 800ceb6:	4682      	mov	sl, r0
 800ceb8:	468b      	mov	fp, r1
 800ceba:	f034 040f 	bics.w	r4, r4, #15
 800cebe:	d073      	beq.n	800cfa8 <_strtod_l+0x520>
 800cec0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800cec4:	dd49      	ble.n	800cf5a <_strtod_l+0x4d2>
 800cec6:	2400      	movs	r4, #0
 800cec8:	46a0      	mov	r8, r4
 800ceca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cecc:	46a1      	mov	r9, r4
 800cece:	9a05      	ldr	r2, [sp, #20]
 800ced0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800d020 <_strtod_l+0x598>
 800ced4:	2322      	movs	r3, #34	@ 0x22
 800ced6:	6013      	str	r3, [r2, #0]
 800ced8:	f04f 0a00 	mov.w	sl, #0
 800cedc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cede:	2b00      	cmp	r3, #0
 800cee0:	f43f ae0b 	beq.w	800cafa <_strtod_l+0x72>
 800cee4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cee6:	9805      	ldr	r0, [sp, #20]
 800cee8:	f7ff f946 	bl	800c178 <_Bfree>
 800ceec:	9805      	ldr	r0, [sp, #20]
 800ceee:	4649      	mov	r1, r9
 800cef0:	f7ff f942 	bl	800c178 <_Bfree>
 800cef4:	9805      	ldr	r0, [sp, #20]
 800cef6:	4641      	mov	r1, r8
 800cef8:	f7ff f93e 	bl	800c178 <_Bfree>
 800cefc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cefe:	9805      	ldr	r0, [sp, #20]
 800cf00:	f7ff f93a 	bl	800c178 <_Bfree>
 800cf04:	9805      	ldr	r0, [sp, #20]
 800cf06:	4621      	mov	r1, r4
 800cf08:	f7ff f936 	bl	800c178 <_Bfree>
 800cf0c:	e5f5      	b.n	800cafa <_strtod_l+0x72>
 800cf0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cf14:	4293      	cmp	r3, r2
 800cf16:	dbbc      	blt.n	800ce92 <_strtod_l+0x40a>
 800cf18:	4c3f      	ldr	r4, [pc, #252]	@ (800d018 <_strtod_l+0x590>)
 800cf1a:	f1c5 050f 	rsb	r5, r5, #15
 800cf1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cf22:	4652      	mov	r2, sl
 800cf24:	465b      	mov	r3, fp
 800cf26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf2a:	f7f3 fb8d 	bl	8000648 <__aeabi_dmul>
 800cf2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf30:	1b5d      	subs	r5, r3, r5
 800cf32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cf36:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cf3a:	e78f      	b.n	800ce5c <_strtod_l+0x3d4>
 800cf3c:	3316      	adds	r3, #22
 800cf3e:	dba8      	blt.n	800ce92 <_strtod_l+0x40a>
 800cf40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf42:	eba3 0808 	sub.w	r8, r3, r8
 800cf46:	4b34      	ldr	r3, [pc, #208]	@ (800d018 <_strtod_l+0x590>)
 800cf48:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cf4c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cf50:	4650      	mov	r0, sl
 800cf52:	4659      	mov	r1, fp
 800cf54:	f7f3 fca2 	bl	800089c <__aeabi_ddiv>
 800cf58:	e782      	b.n	800ce60 <_strtod_l+0x3d8>
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	4f2f      	ldr	r7, [pc, #188]	@ (800d01c <_strtod_l+0x594>)
 800cf5e:	1124      	asrs	r4, r4, #4
 800cf60:	4650      	mov	r0, sl
 800cf62:	4659      	mov	r1, fp
 800cf64:	461e      	mov	r6, r3
 800cf66:	2c01      	cmp	r4, #1
 800cf68:	dc21      	bgt.n	800cfae <_strtod_l+0x526>
 800cf6a:	b10b      	cbz	r3, 800cf70 <_strtod_l+0x4e8>
 800cf6c:	4682      	mov	sl, r0
 800cf6e:	468b      	mov	fp, r1
 800cf70:	492a      	ldr	r1, [pc, #168]	@ (800d01c <_strtod_l+0x594>)
 800cf72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cf76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cf7a:	4652      	mov	r2, sl
 800cf7c:	465b      	mov	r3, fp
 800cf7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf82:	f7f3 fb61 	bl	8000648 <__aeabi_dmul>
 800cf86:	4b26      	ldr	r3, [pc, #152]	@ (800d020 <_strtod_l+0x598>)
 800cf88:	460a      	mov	r2, r1
 800cf8a:	400b      	ands	r3, r1
 800cf8c:	4925      	ldr	r1, [pc, #148]	@ (800d024 <_strtod_l+0x59c>)
 800cf8e:	428b      	cmp	r3, r1
 800cf90:	4682      	mov	sl, r0
 800cf92:	d898      	bhi.n	800cec6 <_strtod_l+0x43e>
 800cf94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cf98:	428b      	cmp	r3, r1
 800cf9a:	bf86      	itte	hi
 800cf9c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800d028 <_strtod_l+0x5a0>
 800cfa0:	f04f 3aff 	movhi.w	sl, #4294967295
 800cfa4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	9308      	str	r3, [sp, #32]
 800cfac:	e076      	b.n	800d09c <_strtod_l+0x614>
 800cfae:	07e2      	lsls	r2, r4, #31
 800cfb0:	d504      	bpl.n	800cfbc <_strtod_l+0x534>
 800cfb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cfb6:	f7f3 fb47 	bl	8000648 <__aeabi_dmul>
 800cfba:	2301      	movs	r3, #1
 800cfbc:	3601      	adds	r6, #1
 800cfbe:	1064      	asrs	r4, r4, #1
 800cfc0:	3708      	adds	r7, #8
 800cfc2:	e7d0      	b.n	800cf66 <_strtod_l+0x4de>
 800cfc4:	d0f0      	beq.n	800cfa8 <_strtod_l+0x520>
 800cfc6:	4264      	negs	r4, r4
 800cfc8:	f014 020f 	ands.w	r2, r4, #15
 800cfcc:	d00a      	beq.n	800cfe4 <_strtod_l+0x55c>
 800cfce:	4b12      	ldr	r3, [pc, #72]	@ (800d018 <_strtod_l+0x590>)
 800cfd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfd4:	4650      	mov	r0, sl
 800cfd6:	4659      	mov	r1, fp
 800cfd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfdc:	f7f3 fc5e 	bl	800089c <__aeabi_ddiv>
 800cfe0:	4682      	mov	sl, r0
 800cfe2:	468b      	mov	fp, r1
 800cfe4:	1124      	asrs	r4, r4, #4
 800cfe6:	d0df      	beq.n	800cfa8 <_strtod_l+0x520>
 800cfe8:	2c1f      	cmp	r4, #31
 800cfea:	dd1f      	ble.n	800d02c <_strtod_l+0x5a4>
 800cfec:	2400      	movs	r4, #0
 800cfee:	46a0      	mov	r8, r4
 800cff0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cff2:	46a1      	mov	r9, r4
 800cff4:	9a05      	ldr	r2, [sp, #20]
 800cff6:	2322      	movs	r3, #34	@ 0x22
 800cff8:	f04f 0a00 	mov.w	sl, #0
 800cffc:	f04f 0b00 	mov.w	fp, #0
 800d000:	6013      	str	r3, [r2, #0]
 800d002:	e76b      	b.n	800cedc <_strtod_l+0x454>
 800d004:	0800f56d 	.word	0x0800f56d
 800d008:	0800f838 	.word	0x0800f838
 800d00c:	0800f565 	.word	0x0800f565
 800d010:	0800f59c 	.word	0x0800f59c
 800d014:	0800f6d5 	.word	0x0800f6d5
 800d018:	0800f770 	.word	0x0800f770
 800d01c:	0800f748 	.word	0x0800f748
 800d020:	7ff00000 	.word	0x7ff00000
 800d024:	7ca00000 	.word	0x7ca00000
 800d028:	7fefffff 	.word	0x7fefffff
 800d02c:	f014 0310 	ands.w	r3, r4, #16
 800d030:	bf18      	it	ne
 800d032:	236a      	movne	r3, #106	@ 0x6a
 800d034:	4ea9      	ldr	r6, [pc, #676]	@ (800d2dc <_strtod_l+0x854>)
 800d036:	9308      	str	r3, [sp, #32]
 800d038:	4650      	mov	r0, sl
 800d03a:	4659      	mov	r1, fp
 800d03c:	2300      	movs	r3, #0
 800d03e:	07e7      	lsls	r7, r4, #31
 800d040:	d504      	bpl.n	800d04c <_strtod_l+0x5c4>
 800d042:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d046:	f7f3 faff 	bl	8000648 <__aeabi_dmul>
 800d04a:	2301      	movs	r3, #1
 800d04c:	1064      	asrs	r4, r4, #1
 800d04e:	f106 0608 	add.w	r6, r6, #8
 800d052:	d1f4      	bne.n	800d03e <_strtod_l+0x5b6>
 800d054:	b10b      	cbz	r3, 800d05a <_strtod_l+0x5d2>
 800d056:	4682      	mov	sl, r0
 800d058:	468b      	mov	fp, r1
 800d05a:	9b08      	ldr	r3, [sp, #32]
 800d05c:	b1b3      	cbz	r3, 800d08c <_strtod_l+0x604>
 800d05e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d062:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d066:	2b00      	cmp	r3, #0
 800d068:	4659      	mov	r1, fp
 800d06a:	dd0f      	ble.n	800d08c <_strtod_l+0x604>
 800d06c:	2b1f      	cmp	r3, #31
 800d06e:	dd56      	ble.n	800d11e <_strtod_l+0x696>
 800d070:	2b34      	cmp	r3, #52	@ 0x34
 800d072:	bfde      	ittt	le
 800d074:	f04f 33ff 	movle.w	r3, #4294967295
 800d078:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d07c:	4093      	lslle	r3, r2
 800d07e:	f04f 0a00 	mov.w	sl, #0
 800d082:	bfcc      	ite	gt
 800d084:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d088:	ea03 0b01 	andle.w	fp, r3, r1
 800d08c:	2200      	movs	r2, #0
 800d08e:	2300      	movs	r3, #0
 800d090:	4650      	mov	r0, sl
 800d092:	4659      	mov	r1, fp
 800d094:	f7f3 fd40 	bl	8000b18 <__aeabi_dcmpeq>
 800d098:	2800      	cmp	r0, #0
 800d09a:	d1a7      	bne.n	800cfec <_strtod_l+0x564>
 800d09c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d09e:	9300      	str	r3, [sp, #0]
 800d0a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d0a2:	9805      	ldr	r0, [sp, #20]
 800d0a4:	462b      	mov	r3, r5
 800d0a6:	464a      	mov	r2, r9
 800d0a8:	f7ff f8ce 	bl	800c248 <__s2b>
 800d0ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d0ae:	2800      	cmp	r0, #0
 800d0b0:	f43f af09 	beq.w	800cec6 <_strtod_l+0x43e>
 800d0b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0b8:	2a00      	cmp	r2, #0
 800d0ba:	eba3 0308 	sub.w	r3, r3, r8
 800d0be:	bfa8      	it	ge
 800d0c0:	2300      	movge	r3, #0
 800d0c2:	9312      	str	r3, [sp, #72]	@ 0x48
 800d0c4:	2400      	movs	r4, #0
 800d0c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d0ca:	9316      	str	r3, [sp, #88]	@ 0x58
 800d0cc:	46a0      	mov	r8, r4
 800d0ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0d0:	9805      	ldr	r0, [sp, #20]
 800d0d2:	6859      	ldr	r1, [r3, #4]
 800d0d4:	f7ff f810 	bl	800c0f8 <_Balloc>
 800d0d8:	4681      	mov	r9, r0
 800d0da:	2800      	cmp	r0, #0
 800d0dc:	f43f aef7 	beq.w	800cece <_strtod_l+0x446>
 800d0e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0e2:	691a      	ldr	r2, [r3, #16]
 800d0e4:	3202      	adds	r2, #2
 800d0e6:	f103 010c 	add.w	r1, r3, #12
 800d0ea:	0092      	lsls	r2, r2, #2
 800d0ec:	300c      	adds	r0, #12
 800d0ee:	f7fe f896 	bl	800b21e <memcpy>
 800d0f2:	ec4b ab10 	vmov	d0, sl, fp
 800d0f6:	9805      	ldr	r0, [sp, #20]
 800d0f8:	aa1c      	add	r2, sp, #112	@ 0x70
 800d0fa:	a91b      	add	r1, sp, #108	@ 0x6c
 800d0fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d100:	f7ff fbd6 	bl	800c8b0 <__d2b>
 800d104:	901a      	str	r0, [sp, #104]	@ 0x68
 800d106:	2800      	cmp	r0, #0
 800d108:	f43f aee1 	beq.w	800cece <_strtod_l+0x446>
 800d10c:	9805      	ldr	r0, [sp, #20]
 800d10e:	2101      	movs	r1, #1
 800d110:	f7ff f930 	bl	800c374 <__i2b>
 800d114:	4680      	mov	r8, r0
 800d116:	b948      	cbnz	r0, 800d12c <_strtod_l+0x6a4>
 800d118:	f04f 0800 	mov.w	r8, #0
 800d11c:	e6d7      	b.n	800cece <_strtod_l+0x446>
 800d11e:	f04f 32ff 	mov.w	r2, #4294967295
 800d122:	fa02 f303 	lsl.w	r3, r2, r3
 800d126:	ea03 0a0a 	and.w	sl, r3, sl
 800d12a:	e7af      	b.n	800d08c <_strtod_l+0x604>
 800d12c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d12e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d130:	2d00      	cmp	r5, #0
 800d132:	bfab      	itete	ge
 800d134:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d136:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d138:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d13a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d13c:	bfac      	ite	ge
 800d13e:	18ef      	addge	r7, r5, r3
 800d140:	1b5e      	sublt	r6, r3, r5
 800d142:	9b08      	ldr	r3, [sp, #32]
 800d144:	1aed      	subs	r5, r5, r3
 800d146:	4415      	add	r5, r2
 800d148:	4b65      	ldr	r3, [pc, #404]	@ (800d2e0 <_strtod_l+0x858>)
 800d14a:	3d01      	subs	r5, #1
 800d14c:	429d      	cmp	r5, r3
 800d14e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d152:	da50      	bge.n	800d1f6 <_strtod_l+0x76e>
 800d154:	1b5b      	subs	r3, r3, r5
 800d156:	2b1f      	cmp	r3, #31
 800d158:	eba2 0203 	sub.w	r2, r2, r3
 800d15c:	f04f 0101 	mov.w	r1, #1
 800d160:	dc3d      	bgt.n	800d1de <_strtod_l+0x756>
 800d162:	fa01 f303 	lsl.w	r3, r1, r3
 800d166:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d168:	2300      	movs	r3, #0
 800d16a:	9310      	str	r3, [sp, #64]	@ 0x40
 800d16c:	18bd      	adds	r5, r7, r2
 800d16e:	9b08      	ldr	r3, [sp, #32]
 800d170:	42af      	cmp	r7, r5
 800d172:	4416      	add	r6, r2
 800d174:	441e      	add	r6, r3
 800d176:	463b      	mov	r3, r7
 800d178:	bfa8      	it	ge
 800d17a:	462b      	movge	r3, r5
 800d17c:	42b3      	cmp	r3, r6
 800d17e:	bfa8      	it	ge
 800d180:	4633      	movge	r3, r6
 800d182:	2b00      	cmp	r3, #0
 800d184:	bfc2      	ittt	gt
 800d186:	1aed      	subgt	r5, r5, r3
 800d188:	1af6      	subgt	r6, r6, r3
 800d18a:	1aff      	subgt	r7, r7, r3
 800d18c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d18e:	2b00      	cmp	r3, #0
 800d190:	dd16      	ble.n	800d1c0 <_strtod_l+0x738>
 800d192:	4641      	mov	r1, r8
 800d194:	9805      	ldr	r0, [sp, #20]
 800d196:	461a      	mov	r2, r3
 800d198:	f7ff f9a4 	bl	800c4e4 <__pow5mult>
 800d19c:	4680      	mov	r8, r0
 800d19e:	2800      	cmp	r0, #0
 800d1a0:	d0ba      	beq.n	800d118 <_strtod_l+0x690>
 800d1a2:	4601      	mov	r1, r0
 800d1a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d1a6:	9805      	ldr	r0, [sp, #20]
 800d1a8:	f7ff f8fa 	bl	800c3a0 <__multiply>
 800d1ac:	900a      	str	r0, [sp, #40]	@ 0x28
 800d1ae:	2800      	cmp	r0, #0
 800d1b0:	f43f ae8d 	beq.w	800cece <_strtod_l+0x446>
 800d1b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d1b6:	9805      	ldr	r0, [sp, #20]
 800d1b8:	f7fe ffde 	bl	800c178 <_Bfree>
 800d1bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1be:	931a      	str	r3, [sp, #104]	@ 0x68
 800d1c0:	2d00      	cmp	r5, #0
 800d1c2:	dc1d      	bgt.n	800d200 <_strtod_l+0x778>
 800d1c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	dd23      	ble.n	800d212 <_strtod_l+0x78a>
 800d1ca:	4649      	mov	r1, r9
 800d1cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d1ce:	9805      	ldr	r0, [sp, #20]
 800d1d0:	f7ff f988 	bl	800c4e4 <__pow5mult>
 800d1d4:	4681      	mov	r9, r0
 800d1d6:	b9e0      	cbnz	r0, 800d212 <_strtod_l+0x78a>
 800d1d8:	f04f 0900 	mov.w	r9, #0
 800d1dc:	e677      	b.n	800cece <_strtod_l+0x446>
 800d1de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d1e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d1e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d1ea:	35e2      	adds	r5, #226	@ 0xe2
 800d1ec:	fa01 f305 	lsl.w	r3, r1, r5
 800d1f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800d1f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d1f4:	e7ba      	b.n	800d16c <_strtod_l+0x6e4>
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	9310      	str	r3, [sp, #64]	@ 0x40
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d1fe:	e7b5      	b.n	800d16c <_strtod_l+0x6e4>
 800d200:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d202:	9805      	ldr	r0, [sp, #20]
 800d204:	462a      	mov	r2, r5
 800d206:	f7ff f9c7 	bl	800c598 <__lshift>
 800d20a:	901a      	str	r0, [sp, #104]	@ 0x68
 800d20c:	2800      	cmp	r0, #0
 800d20e:	d1d9      	bne.n	800d1c4 <_strtod_l+0x73c>
 800d210:	e65d      	b.n	800cece <_strtod_l+0x446>
 800d212:	2e00      	cmp	r6, #0
 800d214:	dd07      	ble.n	800d226 <_strtod_l+0x79e>
 800d216:	4649      	mov	r1, r9
 800d218:	9805      	ldr	r0, [sp, #20]
 800d21a:	4632      	mov	r2, r6
 800d21c:	f7ff f9bc 	bl	800c598 <__lshift>
 800d220:	4681      	mov	r9, r0
 800d222:	2800      	cmp	r0, #0
 800d224:	d0d8      	beq.n	800d1d8 <_strtod_l+0x750>
 800d226:	2f00      	cmp	r7, #0
 800d228:	dd08      	ble.n	800d23c <_strtod_l+0x7b4>
 800d22a:	4641      	mov	r1, r8
 800d22c:	9805      	ldr	r0, [sp, #20]
 800d22e:	463a      	mov	r2, r7
 800d230:	f7ff f9b2 	bl	800c598 <__lshift>
 800d234:	4680      	mov	r8, r0
 800d236:	2800      	cmp	r0, #0
 800d238:	f43f ae49 	beq.w	800cece <_strtod_l+0x446>
 800d23c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d23e:	9805      	ldr	r0, [sp, #20]
 800d240:	464a      	mov	r2, r9
 800d242:	f7ff fa31 	bl	800c6a8 <__mdiff>
 800d246:	4604      	mov	r4, r0
 800d248:	2800      	cmp	r0, #0
 800d24a:	f43f ae40 	beq.w	800cece <_strtod_l+0x446>
 800d24e:	68c3      	ldr	r3, [r0, #12]
 800d250:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d252:	2300      	movs	r3, #0
 800d254:	60c3      	str	r3, [r0, #12]
 800d256:	4641      	mov	r1, r8
 800d258:	f7ff fa0a 	bl	800c670 <__mcmp>
 800d25c:	2800      	cmp	r0, #0
 800d25e:	da45      	bge.n	800d2ec <_strtod_l+0x864>
 800d260:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d262:	ea53 030a 	orrs.w	r3, r3, sl
 800d266:	d16b      	bne.n	800d340 <_strtod_l+0x8b8>
 800d268:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d167      	bne.n	800d340 <_strtod_l+0x8b8>
 800d270:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d274:	0d1b      	lsrs	r3, r3, #20
 800d276:	051b      	lsls	r3, r3, #20
 800d278:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d27c:	d960      	bls.n	800d340 <_strtod_l+0x8b8>
 800d27e:	6963      	ldr	r3, [r4, #20]
 800d280:	b913      	cbnz	r3, 800d288 <_strtod_l+0x800>
 800d282:	6923      	ldr	r3, [r4, #16]
 800d284:	2b01      	cmp	r3, #1
 800d286:	dd5b      	ble.n	800d340 <_strtod_l+0x8b8>
 800d288:	4621      	mov	r1, r4
 800d28a:	2201      	movs	r2, #1
 800d28c:	9805      	ldr	r0, [sp, #20]
 800d28e:	f7ff f983 	bl	800c598 <__lshift>
 800d292:	4641      	mov	r1, r8
 800d294:	4604      	mov	r4, r0
 800d296:	f7ff f9eb 	bl	800c670 <__mcmp>
 800d29a:	2800      	cmp	r0, #0
 800d29c:	dd50      	ble.n	800d340 <_strtod_l+0x8b8>
 800d29e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d2a2:	9a08      	ldr	r2, [sp, #32]
 800d2a4:	0d1b      	lsrs	r3, r3, #20
 800d2a6:	051b      	lsls	r3, r3, #20
 800d2a8:	2a00      	cmp	r2, #0
 800d2aa:	d06a      	beq.n	800d382 <_strtod_l+0x8fa>
 800d2ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d2b0:	d867      	bhi.n	800d382 <_strtod_l+0x8fa>
 800d2b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d2b6:	f67f ae9d 	bls.w	800cff4 <_strtod_l+0x56c>
 800d2ba:	4b0a      	ldr	r3, [pc, #40]	@ (800d2e4 <_strtod_l+0x85c>)
 800d2bc:	4650      	mov	r0, sl
 800d2be:	4659      	mov	r1, fp
 800d2c0:	2200      	movs	r2, #0
 800d2c2:	f7f3 f9c1 	bl	8000648 <__aeabi_dmul>
 800d2c6:	4b08      	ldr	r3, [pc, #32]	@ (800d2e8 <_strtod_l+0x860>)
 800d2c8:	400b      	ands	r3, r1
 800d2ca:	4682      	mov	sl, r0
 800d2cc:	468b      	mov	fp, r1
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	f47f ae08 	bne.w	800cee4 <_strtod_l+0x45c>
 800d2d4:	9a05      	ldr	r2, [sp, #20]
 800d2d6:	2322      	movs	r3, #34	@ 0x22
 800d2d8:	6013      	str	r3, [r2, #0]
 800d2da:	e603      	b.n	800cee4 <_strtod_l+0x45c>
 800d2dc:	0800f860 	.word	0x0800f860
 800d2e0:	fffffc02 	.word	0xfffffc02
 800d2e4:	39500000 	.word	0x39500000
 800d2e8:	7ff00000 	.word	0x7ff00000
 800d2ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d2f0:	d165      	bne.n	800d3be <_strtod_l+0x936>
 800d2f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d2f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d2f8:	b35a      	cbz	r2, 800d352 <_strtod_l+0x8ca>
 800d2fa:	4a9f      	ldr	r2, [pc, #636]	@ (800d578 <_strtod_l+0xaf0>)
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	d12b      	bne.n	800d358 <_strtod_l+0x8d0>
 800d300:	9b08      	ldr	r3, [sp, #32]
 800d302:	4651      	mov	r1, sl
 800d304:	b303      	cbz	r3, 800d348 <_strtod_l+0x8c0>
 800d306:	4b9d      	ldr	r3, [pc, #628]	@ (800d57c <_strtod_l+0xaf4>)
 800d308:	465a      	mov	r2, fp
 800d30a:	4013      	ands	r3, r2
 800d30c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d310:	f04f 32ff 	mov.w	r2, #4294967295
 800d314:	d81b      	bhi.n	800d34e <_strtod_l+0x8c6>
 800d316:	0d1b      	lsrs	r3, r3, #20
 800d318:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d31c:	fa02 f303 	lsl.w	r3, r2, r3
 800d320:	4299      	cmp	r1, r3
 800d322:	d119      	bne.n	800d358 <_strtod_l+0x8d0>
 800d324:	4b96      	ldr	r3, [pc, #600]	@ (800d580 <_strtod_l+0xaf8>)
 800d326:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d328:	429a      	cmp	r2, r3
 800d32a:	d102      	bne.n	800d332 <_strtod_l+0x8aa>
 800d32c:	3101      	adds	r1, #1
 800d32e:	f43f adce 	beq.w	800cece <_strtod_l+0x446>
 800d332:	4b92      	ldr	r3, [pc, #584]	@ (800d57c <_strtod_l+0xaf4>)
 800d334:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d336:	401a      	ands	r2, r3
 800d338:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d33c:	f04f 0a00 	mov.w	sl, #0
 800d340:	9b08      	ldr	r3, [sp, #32]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d1b9      	bne.n	800d2ba <_strtod_l+0x832>
 800d346:	e5cd      	b.n	800cee4 <_strtod_l+0x45c>
 800d348:	f04f 33ff 	mov.w	r3, #4294967295
 800d34c:	e7e8      	b.n	800d320 <_strtod_l+0x898>
 800d34e:	4613      	mov	r3, r2
 800d350:	e7e6      	b.n	800d320 <_strtod_l+0x898>
 800d352:	ea53 030a 	orrs.w	r3, r3, sl
 800d356:	d0a2      	beq.n	800d29e <_strtod_l+0x816>
 800d358:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d35a:	b1db      	cbz	r3, 800d394 <_strtod_l+0x90c>
 800d35c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d35e:	4213      	tst	r3, r2
 800d360:	d0ee      	beq.n	800d340 <_strtod_l+0x8b8>
 800d362:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d364:	9a08      	ldr	r2, [sp, #32]
 800d366:	4650      	mov	r0, sl
 800d368:	4659      	mov	r1, fp
 800d36a:	b1bb      	cbz	r3, 800d39c <_strtod_l+0x914>
 800d36c:	f7ff fb6e 	bl	800ca4c <sulp>
 800d370:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d374:	ec53 2b10 	vmov	r2, r3, d0
 800d378:	f7f2 ffb0 	bl	80002dc <__adddf3>
 800d37c:	4682      	mov	sl, r0
 800d37e:	468b      	mov	fp, r1
 800d380:	e7de      	b.n	800d340 <_strtod_l+0x8b8>
 800d382:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d386:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d38a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d38e:	f04f 3aff 	mov.w	sl, #4294967295
 800d392:	e7d5      	b.n	800d340 <_strtod_l+0x8b8>
 800d394:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d396:	ea13 0f0a 	tst.w	r3, sl
 800d39a:	e7e1      	b.n	800d360 <_strtod_l+0x8d8>
 800d39c:	f7ff fb56 	bl	800ca4c <sulp>
 800d3a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d3a4:	ec53 2b10 	vmov	r2, r3, d0
 800d3a8:	f7f2 ff96 	bl	80002d8 <__aeabi_dsub>
 800d3ac:	2200      	movs	r2, #0
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	4682      	mov	sl, r0
 800d3b2:	468b      	mov	fp, r1
 800d3b4:	f7f3 fbb0 	bl	8000b18 <__aeabi_dcmpeq>
 800d3b8:	2800      	cmp	r0, #0
 800d3ba:	d0c1      	beq.n	800d340 <_strtod_l+0x8b8>
 800d3bc:	e61a      	b.n	800cff4 <_strtod_l+0x56c>
 800d3be:	4641      	mov	r1, r8
 800d3c0:	4620      	mov	r0, r4
 800d3c2:	f7ff facd 	bl	800c960 <__ratio>
 800d3c6:	ec57 6b10 	vmov	r6, r7, d0
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d3d0:	4630      	mov	r0, r6
 800d3d2:	4639      	mov	r1, r7
 800d3d4:	f7f3 fbb4 	bl	8000b40 <__aeabi_dcmple>
 800d3d8:	2800      	cmp	r0, #0
 800d3da:	d06f      	beq.n	800d4bc <_strtod_l+0xa34>
 800d3dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d17a      	bne.n	800d4d8 <_strtod_l+0xa50>
 800d3e2:	f1ba 0f00 	cmp.w	sl, #0
 800d3e6:	d158      	bne.n	800d49a <_strtod_l+0xa12>
 800d3e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d3ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d15a      	bne.n	800d4a8 <_strtod_l+0xa20>
 800d3f2:	4b64      	ldr	r3, [pc, #400]	@ (800d584 <_strtod_l+0xafc>)
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	4630      	mov	r0, r6
 800d3f8:	4639      	mov	r1, r7
 800d3fa:	f7f3 fb97 	bl	8000b2c <__aeabi_dcmplt>
 800d3fe:	2800      	cmp	r0, #0
 800d400:	d159      	bne.n	800d4b6 <_strtod_l+0xa2e>
 800d402:	4630      	mov	r0, r6
 800d404:	4639      	mov	r1, r7
 800d406:	4b60      	ldr	r3, [pc, #384]	@ (800d588 <_strtod_l+0xb00>)
 800d408:	2200      	movs	r2, #0
 800d40a:	f7f3 f91d 	bl	8000648 <__aeabi_dmul>
 800d40e:	4606      	mov	r6, r0
 800d410:	460f      	mov	r7, r1
 800d412:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d416:	9606      	str	r6, [sp, #24]
 800d418:	9307      	str	r3, [sp, #28]
 800d41a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d41e:	4d57      	ldr	r5, [pc, #348]	@ (800d57c <_strtod_l+0xaf4>)
 800d420:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d426:	401d      	ands	r5, r3
 800d428:	4b58      	ldr	r3, [pc, #352]	@ (800d58c <_strtod_l+0xb04>)
 800d42a:	429d      	cmp	r5, r3
 800d42c:	f040 80b2 	bne.w	800d594 <_strtod_l+0xb0c>
 800d430:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d432:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d436:	ec4b ab10 	vmov	d0, sl, fp
 800d43a:	f7ff f9c9 	bl	800c7d0 <__ulp>
 800d43e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d442:	ec51 0b10 	vmov	r0, r1, d0
 800d446:	f7f3 f8ff 	bl	8000648 <__aeabi_dmul>
 800d44a:	4652      	mov	r2, sl
 800d44c:	465b      	mov	r3, fp
 800d44e:	f7f2 ff45 	bl	80002dc <__adddf3>
 800d452:	460b      	mov	r3, r1
 800d454:	4949      	ldr	r1, [pc, #292]	@ (800d57c <_strtod_l+0xaf4>)
 800d456:	4a4e      	ldr	r2, [pc, #312]	@ (800d590 <_strtod_l+0xb08>)
 800d458:	4019      	ands	r1, r3
 800d45a:	4291      	cmp	r1, r2
 800d45c:	4682      	mov	sl, r0
 800d45e:	d942      	bls.n	800d4e6 <_strtod_l+0xa5e>
 800d460:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d462:	4b47      	ldr	r3, [pc, #284]	@ (800d580 <_strtod_l+0xaf8>)
 800d464:	429a      	cmp	r2, r3
 800d466:	d103      	bne.n	800d470 <_strtod_l+0x9e8>
 800d468:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d46a:	3301      	adds	r3, #1
 800d46c:	f43f ad2f 	beq.w	800cece <_strtod_l+0x446>
 800d470:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d580 <_strtod_l+0xaf8>
 800d474:	f04f 3aff 	mov.w	sl, #4294967295
 800d478:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d47a:	9805      	ldr	r0, [sp, #20]
 800d47c:	f7fe fe7c 	bl	800c178 <_Bfree>
 800d480:	9805      	ldr	r0, [sp, #20]
 800d482:	4649      	mov	r1, r9
 800d484:	f7fe fe78 	bl	800c178 <_Bfree>
 800d488:	9805      	ldr	r0, [sp, #20]
 800d48a:	4641      	mov	r1, r8
 800d48c:	f7fe fe74 	bl	800c178 <_Bfree>
 800d490:	9805      	ldr	r0, [sp, #20]
 800d492:	4621      	mov	r1, r4
 800d494:	f7fe fe70 	bl	800c178 <_Bfree>
 800d498:	e619      	b.n	800d0ce <_strtod_l+0x646>
 800d49a:	f1ba 0f01 	cmp.w	sl, #1
 800d49e:	d103      	bne.n	800d4a8 <_strtod_l+0xa20>
 800d4a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	f43f ada6 	beq.w	800cff4 <_strtod_l+0x56c>
 800d4a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d558 <_strtod_l+0xad0>
 800d4ac:	4f35      	ldr	r7, [pc, #212]	@ (800d584 <_strtod_l+0xafc>)
 800d4ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d4b2:	2600      	movs	r6, #0
 800d4b4:	e7b1      	b.n	800d41a <_strtod_l+0x992>
 800d4b6:	4f34      	ldr	r7, [pc, #208]	@ (800d588 <_strtod_l+0xb00>)
 800d4b8:	2600      	movs	r6, #0
 800d4ba:	e7aa      	b.n	800d412 <_strtod_l+0x98a>
 800d4bc:	4b32      	ldr	r3, [pc, #200]	@ (800d588 <_strtod_l+0xb00>)
 800d4be:	4630      	mov	r0, r6
 800d4c0:	4639      	mov	r1, r7
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	f7f3 f8c0 	bl	8000648 <__aeabi_dmul>
 800d4c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4ca:	4606      	mov	r6, r0
 800d4cc:	460f      	mov	r7, r1
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d09f      	beq.n	800d412 <_strtod_l+0x98a>
 800d4d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d4d6:	e7a0      	b.n	800d41a <_strtod_l+0x992>
 800d4d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d560 <_strtod_l+0xad8>
 800d4dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d4e0:	ec57 6b17 	vmov	r6, r7, d7
 800d4e4:	e799      	b.n	800d41a <_strtod_l+0x992>
 800d4e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d4ea:	9b08      	ldr	r3, [sp, #32]
 800d4ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d1c1      	bne.n	800d478 <_strtod_l+0x9f0>
 800d4f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d4f8:	0d1b      	lsrs	r3, r3, #20
 800d4fa:	051b      	lsls	r3, r3, #20
 800d4fc:	429d      	cmp	r5, r3
 800d4fe:	d1bb      	bne.n	800d478 <_strtod_l+0x9f0>
 800d500:	4630      	mov	r0, r6
 800d502:	4639      	mov	r1, r7
 800d504:	f7f3 fcf6 	bl	8000ef4 <__aeabi_d2lz>
 800d508:	f7f3 f870 	bl	80005ec <__aeabi_l2d>
 800d50c:	4602      	mov	r2, r0
 800d50e:	460b      	mov	r3, r1
 800d510:	4630      	mov	r0, r6
 800d512:	4639      	mov	r1, r7
 800d514:	f7f2 fee0 	bl	80002d8 <__aeabi_dsub>
 800d518:	460b      	mov	r3, r1
 800d51a:	4602      	mov	r2, r0
 800d51c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d520:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d526:	ea46 060a 	orr.w	r6, r6, sl
 800d52a:	431e      	orrs	r6, r3
 800d52c:	d06f      	beq.n	800d60e <_strtod_l+0xb86>
 800d52e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d568 <_strtod_l+0xae0>)
 800d530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d534:	f7f3 fafa 	bl	8000b2c <__aeabi_dcmplt>
 800d538:	2800      	cmp	r0, #0
 800d53a:	f47f acd3 	bne.w	800cee4 <_strtod_l+0x45c>
 800d53e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d570 <_strtod_l+0xae8>)
 800d540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d544:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d548:	f7f3 fb0e 	bl	8000b68 <__aeabi_dcmpgt>
 800d54c:	2800      	cmp	r0, #0
 800d54e:	d093      	beq.n	800d478 <_strtod_l+0x9f0>
 800d550:	e4c8      	b.n	800cee4 <_strtod_l+0x45c>
 800d552:	bf00      	nop
 800d554:	f3af 8000 	nop.w
 800d558:	00000000 	.word	0x00000000
 800d55c:	bff00000 	.word	0xbff00000
 800d560:	00000000 	.word	0x00000000
 800d564:	3ff00000 	.word	0x3ff00000
 800d568:	94a03595 	.word	0x94a03595
 800d56c:	3fdfffff 	.word	0x3fdfffff
 800d570:	35afe535 	.word	0x35afe535
 800d574:	3fe00000 	.word	0x3fe00000
 800d578:	000fffff 	.word	0x000fffff
 800d57c:	7ff00000 	.word	0x7ff00000
 800d580:	7fefffff 	.word	0x7fefffff
 800d584:	3ff00000 	.word	0x3ff00000
 800d588:	3fe00000 	.word	0x3fe00000
 800d58c:	7fe00000 	.word	0x7fe00000
 800d590:	7c9fffff 	.word	0x7c9fffff
 800d594:	9b08      	ldr	r3, [sp, #32]
 800d596:	b323      	cbz	r3, 800d5e2 <_strtod_l+0xb5a>
 800d598:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d59c:	d821      	bhi.n	800d5e2 <_strtod_l+0xb5a>
 800d59e:	a328      	add	r3, pc, #160	@ (adr r3, 800d640 <_strtod_l+0xbb8>)
 800d5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5a4:	4630      	mov	r0, r6
 800d5a6:	4639      	mov	r1, r7
 800d5a8:	f7f3 faca 	bl	8000b40 <__aeabi_dcmple>
 800d5ac:	b1a0      	cbz	r0, 800d5d8 <_strtod_l+0xb50>
 800d5ae:	4639      	mov	r1, r7
 800d5b0:	4630      	mov	r0, r6
 800d5b2:	f7f3 fb21 	bl	8000bf8 <__aeabi_d2uiz>
 800d5b6:	2801      	cmp	r0, #1
 800d5b8:	bf38      	it	cc
 800d5ba:	2001      	movcc	r0, #1
 800d5bc:	f7f2 ffca 	bl	8000554 <__aeabi_ui2d>
 800d5c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5c2:	4606      	mov	r6, r0
 800d5c4:	460f      	mov	r7, r1
 800d5c6:	b9fb      	cbnz	r3, 800d608 <_strtod_l+0xb80>
 800d5c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d5cc:	9014      	str	r0, [sp, #80]	@ 0x50
 800d5ce:	9315      	str	r3, [sp, #84]	@ 0x54
 800d5d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d5d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d5d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d5da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d5de:	1b5b      	subs	r3, r3, r5
 800d5e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d5e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d5e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d5ea:	f7ff f8f1 	bl	800c7d0 <__ulp>
 800d5ee:	4650      	mov	r0, sl
 800d5f0:	ec53 2b10 	vmov	r2, r3, d0
 800d5f4:	4659      	mov	r1, fp
 800d5f6:	f7f3 f827 	bl	8000648 <__aeabi_dmul>
 800d5fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d5fe:	f7f2 fe6d 	bl	80002dc <__adddf3>
 800d602:	4682      	mov	sl, r0
 800d604:	468b      	mov	fp, r1
 800d606:	e770      	b.n	800d4ea <_strtod_l+0xa62>
 800d608:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d60c:	e7e0      	b.n	800d5d0 <_strtod_l+0xb48>
 800d60e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d648 <_strtod_l+0xbc0>)
 800d610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d614:	f7f3 fa8a 	bl	8000b2c <__aeabi_dcmplt>
 800d618:	e798      	b.n	800d54c <_strtod_l+0xac4>
 800d61a:	2300      	movs	r3, #0
 800d61c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d61e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d620:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d622:	6013      	str	r3, [r2, #0]
 800d624:	f7ff ba6d 	b.w	800cb02 <_strtod_l+0x7a>
 800d628:	2a65      	cmp	r2, #101	@ 0x65
 800d62a:	f43f ab68 	beq.w	800ccfe <_strtod_l+0x276>
 800d62e:	2a45      	cmp	r2, #69	@ 0x45
 800d630:	f43f ab65 	beq.w	800ccfe <_strtod_l+0x276>
 800d634:	2301      	movs	r3, #1
 800d636:	f7ff bba0 	b.w	800cd7a <_strtod_l+0x2f2>
 800d63a:	bf00      	nop
 800d63c:	f3af 8000 	nop.w
 800d640:	ffc00000 	.word	0xffc00000
 800d644:	41dfffff 	.word	0x41dfffff
 800d648:	94a03595 	.word	0x94a03595
 800d64c:	3fcfffff 	.word	0x3fcfffff

0800d650 <_strtod_r>:
 800d650:	4b01      	ldr	r3, [pc, #4]	@ (800d658 <_strtod_r+0x8>)
 800d652:	f7ff ba19 	b.w	800ca88 <_strtod_l>
 800d656:	bf00      	nop
 800d658:	200009e8 	.word	0x200009e8

0800d65c <_strtol_l.isra.0>:
 800d65c:	2b24      	cmp	r3, #36	@ 0x24
 800d65e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d662:	4686      	mov	lr, r0
 800d664:	4690      	mov	r8, r2
 800d666:	d801      	bhi.n	800d66c <_strtol_l.isra.0+0x10>
 800d668:	2b01      	cmp	r3, #1
 800d66a:	d106      	bne.n	800d67a <_strtol_l.isra.0+0x1e>
 800d66c:	f7fd fdaa 	bl	800b1c4 <__errno>
 800d670:	2316      	movs	r3, #22
 800d672:	6003      	str	r3, [r0, #0]
 800d674:	2000      	movs	r0, #0
 800d676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d67a:	4834      	ldr	r0, [pc, #208]	@ (800d74c <_strtol_l.isra.0+0xf0>)
 800d67c:	460d      	mov	r5, r1
 800d67e:	462a      	mov	r2, r5
 800d680:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d684:	5d06      	ldrb	r6, [r0, r4]
 800d686:	f016 0608 	ands.w	r6, r6, #8
 800d68a:	d1f8      	bne.n	800d67e <_strtol_l.isra.0+0x22>
 800d68c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d68e:	d110      	bne.n	800d6b2 <_strtol_l.isra.0+0x56>
 800d690:	782c      	ldrb	r4, [r5, #0]
 800d692:	2601      	movs	r6, #1
 800d694:	1c95      	adds	r5, r2, #2
 800d696:	f033 0210 	bics.w	r2, r3, #16
 800d69a:	d115      	bne.n	800d6c8 <_strtol_l.isra.0+0x6c>
 800d69c:	2c30      	cmp	r4, #48	@ 0x30
 800d69e:	d10d      	bne.n	800d6bc <_strtol_l.isra.0+0x60>
 800d6a0:	782a      	ldrb	r2, [r5, #0]
 800d6a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d6a6:	2a58      	cmp	r2, #88	@ 0x58
 800d6a8:	d108      	bne.n	800d6bc <_strtol_l.isra.0+0x60>
 800d6aa:	786c      	ldrb	r4, [r5, #1]
 800d6ac:	3502      	adds	r5, #2
 800d6ae:	2310      	movs	r3, #16
 800d6b0:	e00a      	b.n	800d6c8 <_strtol_l.isra.0+0x6c>
 800d6b2:	2c2b      	cmp	r4, #43	@ 0x2b
 800d6b4:	bf04      	itt	eq
 800d6b6:	782c      	ldrbeq	r4, [r5, #0]
 800d6b8:	1c95      	addeq	r5, r2, #2
 800d6ba:	e7ec      	b.n	800d696 <_strtol_l.isra.0+0x3a>
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d1f6      	bne.n	800d6ae <_strtol_l.isra.0+0x52>
 800d6c0:	2c30      	cmp	r4, #48	@ 0x30
 800d6c2:	bf14      	ite	ne
 800d6c4:	230a      	movne	r3, #10
 800d6c6:	2308      	moveq	r3, #8
 800d6c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d6cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	fbbc f9f3 	udiv	r9, ip, r3
 800d6d6:	4610      	mov	r0, r2
 800d6d8:	fb03 ca19 	mls	sl, r3, r9, ip
 800d6dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d6e0:	2f09      	cmp	r7, #9
 800d6e2:	d80f      	bhi.n	800d704 <_strtol_l.isra.0+0xa8>
 800d6e4:	463c      	mov	r4, r7
 800d6e6:	42a3      	cmp	r3, r4
 800d6e8:	dd1b      	ble.n	800d722 <_strtol_l.isra.0+0xc6>
 800d6ea:	1c57      	adds	r7, r2, #1
 800d6ec:	d007      	beq.n	800d6fe <_strtol_l.isra.0+0xa2>
 800d6ee:	4581      	cmp	r9, r0
 800d6f0:	d314      	bcc.n	800d71c <_strtol_l.isra.0+0xc0>
 800d6f2:	d101      	bne.n	800d6f8 <_strtol_l.isra.0+0x9c>
 800d6f4:	45a2      	cmp	sl, r4
 800d6f6:	db11      	blt.n	800d71c <_strtol_l.isra.0+0xc0>
 800d6f8:	fb00 4003 	mla	r0, r0, r3, r4
 800d6fc:	2201      	movs	r2, #1
 800d6fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d702:	e7eb      	b.n	800d6dc <_strtol_l.isra.0+0x80>
 800d704:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d708:	2f19      	cmp	r7, #25
 800d70a:	d801      	bhi.n	800d710 <_strtol_l.isra.0+0xb4>
 800d70c:	3c37      	subs	r4, #55	@ 0x37
 800d70e:	e7ea      	b.n	800d6e6 <_strtol_l.isra.0+0x8a>
 800d710:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d714:	2f19      	cmp	r7, #25
 800d716:	d804      	bhi.n	800d722 <_strtol_l.isra.0+0xc6>
 800d718:	3c57      	subs	r4, #87	@ 0x57
 800d71a:	e7e4      	b.n	800d6e6 <_strtol_l.isra.0+0x8a>
 800d71c:	f04f 32ff 	mov.w	r2, #4294967295
 800d720:	e7ed      	b.n	800d6fe <_strtol_l.isra.0+0xa2>
 800d722:	1c53      	adds	r3, r2, #1
 800d724:	d108      	bne.n	800d738 <_strtol_l.isra.0+0xdc>
 800d726:	2322      	movs	r3, #34	@ 0x22
 800d728:	f8ce 3000 	str.w	r3, [lr]
 800d72c:	4660      	mov	r0, ip
 800d72e:	f1b8 0f00 	cmp.w	r8, #0
 800d732:	d0a0      	beq.n	800d676 <_strtol_l.isra.0+0x1a>
 800d734:	1e69      	subs	r1, r5, #1
 800d736:	e006      	b.n	800d746 <_strtol_l.isra.0+0xea>
 800d738:	b106      	cbz	r6, 800d73c <_strtol_l.isra.0+0xe0>
 800d73a:	4240      	negs	r0, r0
 800d73c:	f1b8 0f00 	cmp.w	r8, #0
 800d740:	d099      	beq.n	800d676 <_strtol_l.isra.0+0x1a>
 800d742:	2a00      	cmp	r2, #0
 800d744:	d1f6      	bne.n	800d734 <_strtol_l.isra.0+0xd8>
 800d746:	f8c8 1000 	str.w	r1, [r8]
 800d74a:	e794      	b.n	800d676 <_strtol_l.isra.0+0x1a>
 800d74c:	0800f889 	.word	0x0800f889

0800d750 <_strtol_r>:
 800d750:	f7ff bf84 	b.w	800d65c <_strtol_l.isra.0>

0800d754 <__ssputs_r>:
 800d754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d758:	688e      	ldr	r6, [r1, #8]
 800d75a:	461f      	mov	r7, r3
 800d75c:	42be      	cmp	r6, r7
 800d75e:	680b      	ldr	r3, [r1, #0]
 800d760:	4682      	mov	sl, r0
 800d762:	460c      	mov	r4, r1
 800d764:	4690      	mov	r8, r2
 800d766:	d82d      	bhi.n	800d7c4 <__ssputs_r+0x70>
 800d768:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d76c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d770:	d026      	beq.n	800d7c0 <__ssputs_r+0x6c>
 800d772:	6965      	ldr	r5, [r4, #20]
 800d774:	6909      	ldr	r1, [r1, #16]
 800d776:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d77a:	eba3 0901 	sub.w	r9, r3, r1
 800d77e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d782:	1c7b      	adds	r3, r7, #1
 800d784:	444b      	add	r3, r9
 800d786:	106d      	asrs	r5, r5, #1
 800d788:	429d      	cmp	r5, r3
 800d78a:	bf38      	it	cc
 800d78c:	461d      	movcc	r5, r3
 800d78e:	0553      	lsls	r3, r2, #21
 800d790:	d527      	bpl.n	800d7e2 <__ssputs_r+0x8e>
 800d792:	4629      	mov	r1, r5
 800d794:	f7fe fc24 	bl	800bfe0 <_malloc_r>
 800d798:	4606      	mov	r6, r0
 800d79a:	b360      	cbz	r0, 800d7f6 <__ssputs_r+0xa2>
 800d79c:	6921      	ldr	r1, [r4, #16]
 800d79e:	464a      	mov	r2, r9
 800d7a0:	f7fd fd3d 	bl	800b21e <memcpy>
 800d7a4:	89a3      	ldrh	r3, [r4, #12]
 800d7a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d7aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7ae:	81a3      	strh	r3, [r4, #12]
 800d7b0:	6126      	str	r6, [r4, #16]
 800d7b2:	6165      	str	r5, [r4, #20]
 800d7b4:	444e      	add	r6, r9
 800d7b6:	eba5 0509 	sub.w	r5, r5, r9
 800d7ba:	6026      	str	r6, [r4, #0]
 800d7bc:	60a5      	str	r5, [r4, #8]
 800d7be:	463e      	mov	r6, r7
 800d7c0:	42be      	cmp	r6, r7
 800d7c2:	d900      	bls.n	800d7c6 <__ssputs_r+0x72>
 800d7c4:	463e      	mov	r6, r7
 800d7c6:	6820      	ldr	r0, [r4, #0]
 800d7c8:	4632      	mov	r2, r6
 800d7ca:	4641      	mov	r1, r8
 800d7cc:	f000 f9c6 	bl	800db5c <memmove>
 800d7d0:	68a3      	ldr	r3, [r4, #8]
 800d7d2:	1b9b      	subs	r3, r3, r6
 800d7d4:	60a3      	str	r3, [r4, #8]
 800d7d6:	6823      	ldr	r3, [r4, #0]
 800d7d8:	4433      	add	r3, r6
 800d7da:	6023      	str	r3, [r4, #0]
 800d7dc:	2000      	movs	r0, #0
 800d7de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7e2:	462a      	mov	r2, r5
 800d7e4:	f000 fd7d 	bl	800e2e2 <_realloc_r>
 800d7e8:	4606      	mov	r6, r0
 800d7ea:	2800      	cmp	r0, #0
 800d7ec:	d1e0      	bne.n	800d7b0 <__ssputs_r+0x5c>
 800d7ee:	6921      	ldr	r1, [r4, #16]
 800d7f0:	4650      	mov	r0, sl
 800d7f2:	f7fe fb81 	bl	800bef8 <_free_r>
 800d7f6:	230c      	movs	r3, #12
 800d7f8:	f8ca 3000 	str.w	r3, [sl]
 800d7fc:	89a3      	ldrh	r3, [r4, #12]
 800d7fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d802:	81a3      	strh	r3, [r4, #12]
 800d804:	f04f 30ff 	mov.w	r0, #4294967295
 800d808:	e7e9      	b.n	800d7de <__ssputs_r+0x8a>
	...

0800d80c <_svfiprintf_r>:
 800d80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d810:	4698      	mov	r8, r3
 800d812:	898b      	ldrh	r3, [r1, #12]
 800d814:	061b      	lsls	r3, r3, #24
 800d816:	b09d      	sub	sp, #116	@ 0x74
 800d818:	4607      	mov	r7, r0
 800d81a:	460d      	mov	r5, r1
 800d81c:	4614      	mov	r4, r2
 800d81e:	d510      	bpl.n	800d842 <_svfiprintf_r+0x36>
 800d820:	690b      	ldr	r3, [r1, #16]
 800d822:	b973      	cbnz	r3, 800d842 <_svfiprintf_r+0x36>
 800d824:	2140      	movs	r1, #64	@ 0x40
 800d826:	f7fe fbdb 	bl	800bfe0 <_malloc_r>
 800d82a:	6028      	str	r0, [r5, #0]
 800d82c:	6128      	str	r0, [r5, #16]
 800d82e:	b930      	cbnz	r0, 800d83e <_svfiprintf_r+0x32>
 800d830:	230c      	movs	r3, #12
 800d832:	603b      	str	r3, [r7, #0]
 800d834:	f04f 30ff 	mov.w	r0, #4294967295
 800d838:	b01d      	add	sp, #116	@ 0x74
 800d83a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d83e:	2340      	movs	r3, #64	@ 0x40
 800d840:	616b      	str	r3, [r5, #20]
 800d842:	2300      	movs	r3, #0
 800d844:	9309      	str	r3, [sp, #36]	@ 0x24
 800d846:	2320      	movs	r3, #32
 800d848:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d84c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d850:	2330      	movs	r3, #48	@ 0x30
 800d852:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d9f0 <_svfiprintf_r+0x1e4>
 800d856:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d85a:	f04f 0901 	mov.w	r9, #1
 800d85e:	4623      	mov	r3, r4
 800d860:	469a      	mov	sl, r3
 800d862:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d866:	b10a      	cbz	r2, 800d86c <_svfiprintf_r+0x60>
 800d868:	2a25      	cmp	r2, #37	@ 0x25
 800d86a:	d1f9      	bne.n	800d860 <_svfiprintf_r+0x54>
 800d86c:	ebba 0b04 	subs.w	fp, sl, r4
 800d870:	d00b      	beq.n	800d88a <_svfiprintf_r+0x7e>
 800d872:	465b      	mov	r3, fp
 800d874:	4622      	mov	r2, r4
 800d876:	4629      	mov	r1, r5
 800d878:	4638      	mov	r0, r7
 800d87a:	f7ff ff6b 	bl	800d754 <__ssputs_r>
 800d87e:	3001      	adds	r0, #1
 800d880:	f000 80a7 	beq.w	800d9d2 <_svfiprintf_r+0x1c6>
 800d884:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d886:	445a      	add	r2, fp
 800d888:	9209      	str	r2, [sp, #36]	@ 0x24
 800d88a:	f89a 3000 	ldrb.w	r3, [sl]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	f000 809f 	beq.w	800d9d2 <_svfiprintf_r+0x1c6>
 800d894:	2300      	movs	r3, #0
 800d896:	f04f 32ff 	mov.w	r2, #4294967295
 800d89a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d89e:	f10a 0a01 	add.w	sl, sl, #1
 800d8a2:	9304      	str	r3, [sp, #16]
 800d8a4:	9307      	str	r3, [sp, #28]
 800d8a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d8aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800d8ac:	4654      	mov	r4, sl
 800d8ae:	2205      	movs	r2, #5
 800d8b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8b4:	484e      	ldr	r0, [pc, #312]	@ (800d9f0 <_svfiprintf_r+0x1e4>)
 800d8b6:	f7f2 fcb3 	bl	8000220 <memchr>
 800d8ba:	9a04      	ldr	r2, [sp, #16]
 800d8bc:	b9d8      	cbnz	r0, 800d8f6 <_svfiprintf_r+0xea>
 800d8be:	06d0      	lsls	r0, r2, #27
 800d8c0:	bf44      	itt	mi
 800d8c2:	2320      	movmi	r3, #32
 800d8c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8c8:	0711      	lsls	r1, r2, #28
 800d8ca:	bf44      	itt	mi
 800d8cc:	232b      	movmi	r3, #43	@ 0x2b
 800d8ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8d2:	f89a 3000 	ldrb.w	r3, [sl]
 800d8d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d8d8:	d015      	beq.n	800d906 <_svfiprintf_r+0xfa>
 800d8da:	9a07      	ldr	r2, [sp, #28]
 800d8dc:	4654      	mov	r4, sl
 800d8de:	2000      	movs	r0, #0
 800d8e0:	f04f 0c0a 	mov.w	ip, #10
 800d8e4:	4621      	mov	r1, r4
 800d8e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d8ea:	3b30      	subs	r3, #48	@ 0x30
 800d8ec:	2b09      	cmp	r3, #9
 800d8ee:	d94b      	bls.n	800d988 <_svfiprintf_r+0x17c>
 800d8f0:	b1b0      	cbz	r0, 800d920 <_svfiprintf_r+0x114>
 800d8f2:	9207      	str	r2, [sp, #28]
 800d8f4:	e014      	b.n	800d920 <_svfiprintf_r+0x114>
 800d8f6:	eba0 0308 	sub.w	r3, r0, r8
 800d8fa:	fa09 f303 	lsl.w	r3, r9, r3
 800d8fe:	4313      	orrs	r3, r2
 800d900:	9304      	str	r3, [sp, #16]
 800d902:	46a2      	mov	sl, r4
 800d904:	e7d2      	b.n	800d8ac <_svfiprintf_r+0xa0>
 800d906:	9b03      	ldr	r3, [sp, #12]
 800d908:	1d19      	adds	r1, r3, #4
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	9103      	str	r1, [sp, #12]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	bfbb      	ittet	lt
 800d912:	425b      	neglt	r3, r3
 800d914:	f042 0202 	orrlt.w	r2, r2, #2
 800d918:	9307      	strge	r3, [sp, #28]
 800d91a:	9307      	strlt	r3, [sp, #28]
 800d91c:	bfb8      	it	lt
 800d91e:	9204      	strlt	r2, [sp, #16]
 800d920:	7823      	ldrb	r3, [r4, #0]
 800d922:	2b2e      	cmp	r3, #46	@ 0x2e
 800d924:	d10a      	bne.n	800d93c <_svfiprintf_r+0x130>
 800d926:	7863      	ldrb	r3, [r4, #1]
 800d928:	2b2a      	cmp	r3, #42	@ 0x2a
 800d92a:	d132      	bne.n	800d992 <_svfiprintf_r+0x186>
 800d92c:	9b03      	ldr	r3, [sp, #12]
 800d92e:	1d1a      	adds	r2, r3, #4
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	9203      	str	r2, [sp, #12]
 800d934:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d938:	3402      	adds	r4, #2
 800d93a:	9305      	str	r3, [sp, #20]
 800d93c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800da00 <_svfiprintf_r+0x1f4>
 800d940:	7821      	ldrb	r1, [r4, #0]
 800d942:	2203      	movs	r2, #3
 800d944:	4650      	mov	r0, sl
 800d946:	f7f2 fc6b 	bl	8000220 <memchr>
 800d94a:	b138      	cbz	r0, 800d95c <_svfiprintf_r+0x150>
 800d94c:	9b04      	ldr	r3, [sp, #16]
 800d94e:	eba0 000a 	sub.w	r0, r0, sl
 800d952:	2240      	movs	r2, #64	@ 0x40
 800d954:	4082      	lsls	r2, r0
 800d956:	4313      	orrs	r3, r2
 800d958:	3401      	adds	r4, #1
 800d95a:	9304      	str	r3, [sp, #16]
 800d95c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d960:	4824      	ldr	r0, [pc, #144]	@ (800d9f4 <_svfiprintf_r+0x1e8>)
 800d962:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d966:	2206      	movs	r2, #6
 800d968:	f7f2 fc5a 	bl	8000220 <memchr>
 800d96c:	2800      	cmp	r0, #0
 800d96e:	d036      	beq.n	800d9de <_svfiprintf_r+0x1d2>
 800d970:	4b21      	ldr	r3, [pc, #132]	@ (800d9f8 <_svfiprintf_r+0x1ec>)
 800d972:	bb1b      	cbnz	r3, 800d9bc <_svfiprintf_r+0x1b0>
 800d974:	9b03      	ldr	r3, [sp, #12]
 800d976:	3307      	adds	r3, #7
 800d978:	f023 0307 	bic.w	r3, r3, #7
 800d97c:	3308      	adds	r3, #8
 800d97e:	9303      	str	r3, [sp, #12]
 800d980:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d982:	4433      	add	r3, r6
 800d984:	9309      	str	r3, [sp, #36]	@ 0x24
 800d986:	e76a      	b.n	800d85e <_svfiprintf_r+0x52>
 800d988:	fb0c 3202 	mla	r2, ip, r2, r3
 800d98c:	460c      	mov	r4, r1
 800d98e:	2001      	movs	r0, #1
 800d990:	e7a8      	b.n	800d8e4 <_svfiprintf_r+0xd8>
 800d992:	2300      	movs	r3, #0
 800d994:	3401      	adds	r4, #1
 800d996:	9305      	str	r3, [sp, #20]
 800d998:	4619      	mov	r1, r3
 800d99a:	f04f 0c0a 	mov.w	ip, #10
 800d99e:	4620      	mov	r0, r4
 800d9a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d9a4:	3a30      	subs	r2, #48	@ 0x30
 800d9a6:	2a09      	cmp	r2, #9
 800d9a8:	d903      	bls.n	800d9b2 <_svfiprintf_r+0x1a6>
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d0c6      	beq.n	800d93c <_svfiprintf_r+0x130>
 800d9ae:	9105      	str	r1, [sp, #20]
 800d9b0:	e7c4      	b.n	800d93c <_svfiprintf_r+0x130>
 800d9b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9b6:	4604      	mov	r4, r0
 800d9b8:	2301      	movs	r3, #1
 800d9ba:	e7f0      	b.n	800d99e <_svfiprintf_r+0x192>
 800d9bc:	ab03      	add	r3, sp, #12
 800d9be:	9300      	str	r3, [sp, #0]
 800d9c0:	462a      	mov	r2, r5
 800d9c2:	4b0e      	ldr	r3, [pc, #56]	@ (800d9fc <_svfiprintf_r+0x1f0>)
 800d9c4:	a904      	add	r1, sp, #16
 800d9c6:	4638      	mov	r0, r7
 800d9c8:	f7fc fcbe 	bl	800a348 <_printf_float>
 800d9cc:	1c42      	adds	r2, r0, #1
 800d9ce:	4606      	mov	r6, r0
 800d9d0:	d1d6      	bne.n	800d980 <_svfiprintf_r+0x174>
 800d9d2:	89ab      	ldrh	r3, [r5, #12]
 800d9d4:	065b      	lsls	r3, r3, #25
 800d9d6:	f53f af2d 	bmi.w	800d834 <_svfiprintf_r+0x28>
 800d9da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d9dc:	e72c      	b.n	800d838 <_svfiprintf_r+0x2c>
 800d9de:	ab03      	add	r3, sp, #12
 800d9e0:	9300      	str	r3, [sp, #0]
 800d9e2:	462a      	mov	r2, r5
 800d9e4:	4b05      	ldr	r3, [pc, #20]	@ (800d9fc <_svfiprintf_r+0x1f0>)
 800d9e6:	a904      	add	r1, sp, #16
 800d9e8:	4638      	mov	r0, r7
 800d9ea:	f7fc ff45 	bl	800a878 <_printf_i>
 800d9ee:	e7ed      	b.n	800d9cc <_svfiprintf_r+0x1c0>
 800d9f0:	0800f681 	.word	0x0800f681
 800d9f4:	0800f68b 	.word	0x0800f68b
 800d9f8:	0800a349 	.word	0x0800a349
 800d9fc:	0800d755 	.word	0x0800d755
 800da00:	0800f687 	.word	0x0800f687

0800da04 <__sflush_r>:
 800da04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800da08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da0c:	0716      	lsls	r6, r2, #28
 800da0e:	4605      	mov	r5, r0
 800da10:	460c      	mov	r4, r1
 800da12:	d454      	bmi.n	800dabe <__sflush_r+0xba>
 800da14:	684b      	ldr	r3, [r1, #4]
 800da16:	2b00      	cmp	r3, #0
 800da18:	dc02      	bgt.n	800da20 <__sflush_r+0x1c>
 800da1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	dd48      	ble.n	800dab2 <__sflush_r+0xae>
 800da20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da22:	2e00      	cmp	r6, #0
 800da24:	d045      	beq.n	800dab2 <__sflush_r+0xae>
 800da26:	2300      	movs	r3, #0
 800da28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800da2c:	682f      	ldr	r7, [r5, #0]
 800da2e:	6a21      	ldr	r1, [r4, #32]
 800da30:	602b      	str	r3, [r5, #0]
 800da32:	d030      	beq.n	800da96 <__sflush_r+0x92>
 800da34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800da36:	89a3      	ldrh	r3, [r4, #12]
 800da38:	0759      	lsls	r1, r3, #29
 800da3a:	d505      	bpl.n	800da48 <__sflush_r+0x44>
 800da3c:	6863      	ldr	r3, [r4, #4]
 800da3e:	1ad2      	subs	r2, r2, r3
 800da40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800da42:	b10b      	cbz	r3, 800da48 <__sflush_r+0x44>
 800da44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800da46:	1ad2      	subs	r2, r2, r3
 800da48:	2300      	movs	r3, #0
 800da4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da4c:	6a21      	ldr	r1, [r4, #32]
 800da4e:	4628      	mov	r0, r5
 800da50:	47b0      	blx	r6
 800da52:	1c43      	adds	r3, r0, #1
 800da54:	89a3      	ldrh	r3, [r4, #12]
 800da56:	d106      	bne.n	800da66 <__sflush_r+0x62>
 800da58:	6829      	ldr	r1, [r5, #0]
 800da5a:	291d      	cmp	r1, #29
 800da5c:	d82b      	bhi.n	800dab6 <__sflush_r+0xb2>
 800da5e:	4a2a      	ldr	r2, [pc, #168]	@ (800db08 <__sflush_r+0x104>)
 800da60:	40ca      	lsrs	r2, r1
 800da62:	07d6      	lsls	r6, r2, #31
 800da64:	d527      	bpl.n	800dab6 <__sflush_r+0xb2>
 800da66:	2200      	movs	r2, #0
 800da68:	6062      	str	r2, [r4, #4]
 800da6a:	04d9      	lsls	r1, r3, #19
 800da6c:	6922      	ldr	r2, [r4, #16]
 800da6e:	6022      	str	r2, [r4, #0]
 800da70:	d504      	bpl.n	800da7c <__sflush_r+0x78>
 800da72:	1c42      	adds	r2, r0, #1
 800da74:	d101      	bne.n	800da7a <__sflush_r+0x76>
 800da76:	682b      	ldr	r3, [r5, #0]
 800da78:	b903      	cbnz	r3, 800da7c <__sflush_r+0x78>
 800da7a:	6560      	str	r0, [r4, #84]	@ 0x54
 800da7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da7e:	602f      	str	r7, [r5, #0]
 800da80:	b1b9      	cbz	r1, 800dab2 <__sflush_r+0xae>
 800da82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da86:	4299      	cmp	r1, r3
 800da88:	d002      	beq.n	800da90 <__sflush_r+0x8c>
 800da8a:	4628      	mov	r0, r5
 800da8c:	f7fe fa34 	bl	800bef8 <_free_r>
 800da90:	2300      	movs	r3, #0
 800da92:	6363      	str	r3, [r4, #52]	@ 0x34
 800da94:	e00d      	b.n	800dab2 <__sflush_r+0xae>
 800da96:	2301      	movs	r3, #1
 800da98:	4628      	mov	r0, r5
 800da9a:	47b0      	blx	r6
 800da9c:	4602      	mov	r2, r0
 800da9e:	1c50      	adds	r0, r2, #1
 800daa0:	d1c9      	bne.n	800da36 <__sflush_r+0x32>
 800daa2:	682b      	ldr	r3, [r5, #0]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d0c6      	beq.n	800da36 <__sflush_r+0x32>
 800daa8:	2b1d      	cmp	r3, #29
 800daaa:	d001      	beq.n	800dab0 <__sflush_r+0xac>
 800daac:	2b16      	cmp	r3, #22
 800daae:	d11e      	bne.n	800daee <__sflush_r+0xea>
 800dab0:	602f      	str	r7, [r5, #0]
 800dab2:	2000      	movs	r0, #0
 800dab4:	e022      	b.n	800dafc <__sflush_r+0xf8>
 800dab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800daba:	b21b      	sxth	r3, r3
 800dabc:	e01b      	b.n	800daf6 <__sflush_r+0xf2>
 800dabe:	690f      	ldr	r7, [r1, #16]
 800dac0:	2f00      	cmp	r7, #0
 800dac2:	d0f6      	beq.n	800dab2 <__sflush_r+0xae>
 800dac4:	0793      	lsls	r3, r2, #30
 800dac6:	680e      	ldr	r6, [r1, #0]
 800dac8:	bf08      	it	eq
 800daca:	694b      	ldreq	r3, [r1, #20]
 800dacc:	600f      	str	r7, [r1, #0]
 800dace:	bf18      	it	ne
 800dad0:	2300      	movne	r3, #0
 800dad2:	eba6 0807 	sub.w	r8, r6, r7
 800dad6:	608b      	str	r3, [r1, #8]
 800dad8:	f1b8 0f00 	cmp.w	r8, #0
 800dadc:	dde9      	ble.n	800dab2 <__sflush_r+0xae>
 800dade:	6a21      	ldr	r1, [r4, #32]
 800dae0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dae2:	4643      	mov	r3, r8
 800dae4:	463a      	mov	r2, r7
 800dae6:	4628      	mov	r0, r5
 800dae8:	47b0      	blx	r6
 800daea:	2800      	cmp	r0, #0
 800daec:	dc08      	bgt.n	800db00 <__sflush_r+0xfc>
 800daee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800daf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800daf6:	81a3      	strh	r3, [r4, #12]
 800daf8:	f04f 30ff 	mov.w	r0, #4294967295
 800dafc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db00:	4407      	add	r7, r0
 800db02:	eba8 0800 	sub.w	r8, r8, r0
 800db06:	e7e7      	b.n	800dad8 <__sflush_r+0xd4>
 800db08:	20400001 	.word	0x20400001

0800db0c <_fflush_r>:
 800db0c:	b538      	push	{r3, r4, r5, lr}
 800db0e:	690b      	ldr	r3, [r1, #16]
 800db10:	4605      	mov	r5, r0
 800db12:	460c      	mov	r4, r1
 800db14:	b913      	cbnz	r3, 800db1c <_fflush_r+0x10>
 800db16:	2500      	movs	r5, #0
 800db18:	4628      	mov	r0, r5
 800db1a:	bd38      	pop	{r3, r4, r5, pc}
 800db1c:	b118      	cbz	r0, 800db26 <_fflush_r+0x1a>
 800db1e:	6a03      	ldr	r3, [r0, #32]
 800db20:	b90b      	cbnz	r3, 800db26 <_fflush_r+0x1a>
 800db22:	f7fd fa61 	bl	800afe8 <__sinit>
 800db26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d0f3      	beq.n	800db16 <_fflush_r+0xa>
 800db2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800db30:	07d0      	lsls	r0, r2, #31
 800db32:	d404      	bmi.n	800db3e <_fflush_r+0x32>
 800db34:	0599      	lsls	r1, r3, #22
 800db36:	d402      	bmi.n	800db3e <_fflush_r+0x32>
 800db38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db3a:	f7fd fb6e 	bl	800b21a <__retarget_lock_acquire_recursive>
 800db3e:	4628      	mov	r0, r5
 800db40:	4621      	mov	r1, r4
 800db42:	f7ff ff5f 	bl	800da04 <__sflush_r>
 800db46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db48:	07da      	lsls	r2, r3, #31
 800db4a:	4605      	mov	r5, r0
 800db4c:	d4e4      	bmi.n	800db18 <_fflush_r+0xc>
 800db4e:	89a3      	ldrh	r3, [r4, #12]
 800db50:	059b      	lsls	r3, r3, #22
 800db52:	d4e1      	bmi.n	800db18 <_fflush_r+0xc>
 800db54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db56:	f7fd fb61 	bl	800b21c <__retarget_lock_release_recursive>
 800db5a:	e7dd      	b.n	800db18 <_fflush_r+0xc>

0800db5c <memmove>:
 800db5c:	4288      	cmp	r0, r1
 800db5e:	b510      	push	{r4, lr}
 800db60:	eb01 0402 	add.w	r4, r1, r2
 800db64:	d902      	bls.n	800db6c <memmove+0x10>
 800db66:	4284      	cmp	r4, r0
 800db68:	4623      	mov	r3, r4
 800db6a:	d807      	bhi.n	800db7c <memmove+0x20>
 800db6c:	1e43      	subs	r3, r0, #1
 800db6e:	42a1      	cmp	r1, r4
 800db70:	d008      	beq.n	800db84 <memmove+0x28>
 800db72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db7a:	e7f8      	b.n	800db6e <memmove+0x12>
 800db7c:	4402      	add	r2, r0
 800db7e:	4601      	mov	r1, r0
 800db80:	428a      	cmp	r2, r1
 800db82:	d100      	bne.n	800db86 <memmove+0x2a>
 800db84:	bd10      	pop	{r4, pc}
 800db86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db8e:	e7f7      	b.n	800db80 <memmove+0x24>

0800db90 <strncmp>:
 800db90:	b510      	push	{r4, lr}
 800db92:	b16a      	cbz	r2, 800dbb0 <strncmp+0x20>
 800db94:	3901      	subs	r1, #1
 800db96:	1884      	adds	r4, r0, r2
 800db98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db9c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dba0:	429a      	cmp	r2, r3
 800dba2:	d103      	bne.n	800dbac <strncmp+0x1c>
 800dba4:	42a0      	cmp	r0, r4
 800dba6:	d001      	beq.n	800dbac <strncmp+0x1c>
 800dba8:	2a00      	cmp	r2, #0
 800dbaa:	d1f5      	bne.n	800db98 <strncmp+0x8>
 800dbac:	1ad0      	subs	r0, r2, r3
 800dbae:	bd10      	pop	{r4, pc}
 800dbb0:	4610      	mov	r0, r2
 800dbb2:	e7fc      	b.n	800dbae <strncmp+0x1e>

0800dbb4 <_sbrk_r>:
 800dbb4:	b538      	push	{r3, r4, r5, lr}
 800dbb6:	4d06      	ldr	r5, [pc, #24]	@ (800dbd0 <_sbrk_r+0x1c>)
 800dbb8:	2300      	movs	r3, #0
 800dbba:	4604      	mov	r4, r0
 800dbbc:	4608      	mov	r0, r1
 800dbbe:	602b      	str	r3, [r5, #0]
 800dbc0:	f7f6 f9bc 	bl	8003f3c <_sbrk>
 800dbc4:	1c43      	adds	r3, r0, #1
 800dbc6:	d102      	bne.n	800dbce <_sbrk_r+0x1a>
 800dbc8:	682b      	ldr	r3, [r5, #0]
 800dbca:	b103      	cbz	r3, 800dbce <_sbrk_r+0x1a>
 800dbcc:	6023      	str	r3, [r4, #0]
 800dbce:	bd38      	pop	{r3, r4, r5, pc}
 800dbd0:	20001510 	.word	0x20001510
 800dbd4:	00000000 	.word	0x00000000

0800dbd8 <nan>:
 800dbd8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dbe0 <nan+0x8>
 800dbdc:	4770      	bx	lr
 800dbde:	bf00      	nop
 800dbe0:	00000000 	.word	0x00000000
 800dbe4:	7ff80000 	.word	0x7ff80000

0800dbe8 <__assert_func>:
 800dbe8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dbea:	4614      	mov	r4, r2
 800dbec:	461a      	mov	r2, r3
 800dbee:	4b09      	ldr	r3, [pc, #36]	@ (800dc14 <__assert_func+0x2c>)
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	4605      	mov	r5, r0
 800dbf4:	68d8      	ldr	r0, [r3, #12]
 800dbf6:	b14c      	cbz	r4, 800dc0c <__assert_func+0x24>
 800dbf8:	4b07      	ldr	r3, [pc, #28]	@ (800dc18 <__assert_func+0x30>)
 800dbfa:	9100      	str	r1, [sp, #0]
 800dbfc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dc00:	4906      	ldr	r1, [pc, #24]	@ (800dc1c <__assert_func+0x34>)
 800dc02:	462b      	mov	r3, r5
 800dc04:	f000 fba8 	bl	800e358 <fiprintf>
 800dc08:	f000 fbb8 	bl	800e37c <abort>
 800dc0c:	4b04      	ldr	r3, [pc, #16]	@ (800dc20 <__assert_func+0x38>)
 800dc0e:	461c      	mov	r4, r3
 800dc10:	e7f3      	b.n	800dbfa <__assert_func+0x12>
 800dc12:	bf00      	nop
 800dc14:	20000998 	.word	0x20000998
 800dc18:	0800f69a 	.word	0x0800f69a
 800dc1c:	0800f6a7 	.word	0x0800f6a7
 800dc20:	0800f6d5 	.word	0x0800f6d5

0800dc24 <_calloc_r>:
 800dc24:	b570      	push	{r4, r5, r6, lr}
 800dc26:	fba1 5402 	umull	r5, r4, r1, r2
 800dc2a:	b934      	cbnz	r4, 800dc3a <_calloc_r+0x16>
 800dc2c:	4629      	mov	r1, r5
 800dc2e:	f7fe f9d7 	bl	800bfe0 <_malloc_r>
 800dc32:	4606      	mov	r6, r0
 800dc34:	b928      	cbnz	r0, 800dc42 <_calloc_r+0x1e>
 800dc36:	4630      	mov	r0, r6
 800dc38:	bd70      	pop	{r4, r5, r6, pc}
 800dc3a:	220c      	movs	r2, #12
 800dc3c:	6002      	str	r2, [r0, #0]
 800dc3e:	2600      	movs	r6, #0
 800dc40:	e7f9      	b.n	800dc36 <_calloc_r+0x12>
 800dc42:	462a      	mov	r2, r5
 800dc44:	4621      	mov	r1, r4
 800dc46:	f7fd fa6a 	bl	800b11e <memset>
 800dc4a:	e7f4      	b.n	800dc36 <_calloc_r+0x12>

0800dc4c <rshift>:
 800dc4c:	6903      	ldr	r3, [r0, #16]
 800dc4e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dc52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc56:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dc5a:	f100 0414 	add.w	r4, r0, #20
 800dc5e:	dd45      	ble.n	800dcec <rshift+0xa0>
 800dc60:	f011 011f 	ands.w	r1, r1, #31
 800dc64:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dc68:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dc6c:	d10c      	bne.n	800dc88 <rshift+0x3c>
 800dc6e:	f100 0710 	add.w	r7, r0, #16
 800dc72:	4629      	mov	r1, r5
 800dc74:	42b1      	cmp	r1, r6
 800dc76:	d334      	bcc.n	800dce2 <rshift+0x96>
 800dc78:	1a9b      	subs	r3, r3, r2
 800dc7a:	009b      	lsls	r3, r3, #2
 800dc7c:	1eea      	subs	r2, r5, #3
 800dc7e:	4296      	cmp	r6, r2
 800dc80:	bf38      	it	cc
 800dc82:	2300      	movcc	r3, #0
 800dc84:	4423      	add	r3, r4
 800dc86:	e015      	b.n	800dcb4 <rshift+0x68>
 800dc88:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dc8c:	f1c1 0820 	rsb	r8, r1, #32
 800dc90:	40cf      	lsrs	r7, r1
 800dc92:	f105 0e04 	add.w	lr, r5, #4
 800dc96:	46a1      	mov	r9, r4
 800dc98:	4576      	cmp	r6, lr
 800dc9a:	46f4      	mov	ip, lr
 800dc9c:	d815      	bhi.n	800dcca <rshift+0x7e>
 800dc9e:	1a9a      	subs	r2, r3, r2
 800dca0:	0092      	lsls	r2, r2, #2
 800dca2:	3a04      	subs	r2, #4
 800dca4:	3501      	adds	r5, #1
 800dca6:	42ae      	cmp	r6, r5
 800dca8:	bf38      	it	cc
 800dcaa:	2200      	movcc	r2, #0
 800dcac:	18a3      	adds	r3, r4, r2
 800dcae:	50a7      	str	r7, [r4, r2]
 800dcb0:	b107      	cbz	r7, 800dcb4 <rshift+0x68>
 800dcb2:	3304      	adds	r3, #4
 800dcb4:	1b1a      	subs	r2, r3, r4
 800dcb6:	42a3      	cmp	r3, r4
 800dcb8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dcbc:	bf08      	it	eq
 800dcbe:	2300      	moveq	r3, #0
 800dcc0:	6102      	str	r2, [r0, #16]
 800dcc2:	bf08      	it	eq
 800dcc4:	6143      	streq	r3, [r0, #20]
 800dcc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcca:	f8dc c000 	ldr.w	ip, [ip]
 800dcce:	fa0c fc08 	lsl.w	ip, ip, r8
 800dcd2:	ea4c 0707 	orr.w	r7, ip, r7
 800dcd6:	f849 7b04 	str.w	r7, [r9], #4
 800dcda:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dcde:	40cf      	lsrs	r7, r1
 800dce0:	e7da      	b.n	800dc98 <rshift+0x4c>
 800dce2:	f851 cb04 	ldr.w	ip, [r1], #4
 800dce6:	f847 cf04 	str.w	ip, [r7, #4]!
 800dcea:	e7c3      	b.n	800dc74 <rshift+0x28>
 800dcec:	4623      	mov	r3, r4
 800dcee:	e7e1      	b.n	800dcb4 <rshift+0x68>

0800dcf0 <__hexdig_fun>:
 800dcf0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dcf4:	2b09      	cmp	r3, #9
 800dcf6:	d802      	bhi.n	800dcfe <__hexdig_fun+0xe>
 800dcf8:	3820      	subs	r0, #32
 800dcfa:	b2c0      	uxtb	r0, r0
 800dcfc:	4770      	bx	lr
 800dcfe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dd02:	2b05      	cmp	r3, #5
 800dd04:	d801      	bhi.n	800dd0a <__hexdig_fun+0x1a>
 800dd06:	3847      	subs	r0, #71	@ 0x47
 800dd08:	e7f7      	b.n	800dcfa <__hexdig_fun+0xa>
 800dd0a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dd0e:	2b05      	cmp	r3, #5
 800dd10:	d801      	bhi.n	800dd16 <__hexdig_fun+0x26>
 800dd12:	3827      	subs	r0, #39	@ 0x27
 800dd14:	e7f1      	b.n	800dcfa <__hexdig_fun+0xa>
 800dd16:	2000      	movs	r0, #0
 800dd18:	4770      	bx	lr
	...

0800dd1c <__gethex>:
 800dd1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd20:	b085      	sub	sp, #20
 800dd22:	468a      	mov	sl, r1
 800dd24:	9302      	str	r3, [sp, #8]
 800dd26:	680b      	ldr	r3, [r1, #0]
 800dd28:	9001      	str	r0, [sp, #4]
 800dd2a:	4690      	mov	r8, r2
 800dd2c:	1c9c      	adds	r4, r3, #2
 800dd2e:	46a1      	mov	r9, r4
 800dd30:	f814 0b01 	ldrb.w	r0, [r4], #1
 800dd34:	2830      	cmp	r0, #48	@ 0x30
 800dd36:	d0fa      	beq.n	800dd2e <__gethex+0x12>
 800dd38:	eba9 0303 	sub.w	r3, r9, r3
 800dd3c:	f1a3 0b02 	sub.w	fp, r3, #2
 800dd40:	f7ff ffd6 	bl	800dcf0 <__hexdig_fun>
 800dd44:	4605      	mov	r5, r0
 800dd46:	2800      	cmp	r0, #0
 800dd48:	d168      	bne.n	800de1c <__gethex+0x100>
 800dd4a:	49a0      	ldr	r1, [pc, #640]	@ (800dfcc <__gethex+0x2b0>)
 800dd4c:	2201      	movs	r2, #1
 800dd4e:	4648      	mov	r0, r9
 800dd50:	f7ff ff1e 	bl	800db90 <strncmp>
 800dd54:	4607      	mov	r7, r0
 800dd56:	2800      	cmp	r0, #0
 800dd58:	d167      	bne.n	800de2a <__gethex+0x10e>
 800dd5a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dd5e:	4626      	mov	r6, r4
 800dd60:	f7ff ffc6 	bl	800dcf0 <__hexdig_fun>
 800dd64:	2800      	cmp	r0, #0
 800dd66:	d062      	beq.n	800de2e <__gethex+0x112>
 800dd68:	4623      	mov	r3, r4
 800dd6a:	7818      	ldrb	r0, [r3, #0]
 800dd6c:	2830      	cmp	r0, #48	@ 0x30
 800dd6e:	4699      	mov	r9, r3
 800dd70:	f103 0301 	add.w	r3, r3, #1
 800dd74:	d0f9      	beq.n	800dd6a <__gethex+0x4e>
 800dd76:	f7ff ffbb 	bl	800dcf0 <__hexdig_fun>
 800dd7a:	fab0 f580 	clz	r5, r0
 800dd7e:	096d      	lsrs	r5, r5, #5
 800dd80:	f04f 0b01 	mov.w	fp, #1
 800dd84:	464a      	mov	r2, r9
 800dd86:	4616      	mov	r6, r2
 800dd88:	3201      	adds	r2, #1
 800dd8a:	7830      	ldrb	r0, [r6, #0]
 800dd8c:	f7ff ffb0 	bl	800dcf0 <__hexdig_fun>
 800dd90:	2800      	cmp	r0, #0
 800dd92:	d1f8      	bne.n	800dd86 <__gethex+0x6a>
 800dd94:	498d      	ldr	r1, [pc, #564]	@ (800dfcc <__gethex+0x2b0>)
 800dd96:	2201      	movs	r2, #1
 800dd98:	4630      	mov	r0, r6
 800dd9a:	f7ff fef9 	bl	800db90 <strncmp>
 800dd9e:	2800      	cmp	r0, #0
 800dda0:	d13f      	bne.n	800de22 <__gethex+0x106>
 800dda2:	b944      	cbnz	r4, 800ddb6 <__gethex+0x9a>
 800dda4:	1c74      	adds	r4, r6, #1
 800dda6:	4622      	mov	r2, r4
 800dda8:	4616      	mov	r6, r2
 800ddaa:	3201      	adds	r2, #1
 800ddac:	7830      	ldrb	r0, [r6, #0]
 800ddae:	f7ff ff9f 	bl	800dcf0 <__hexdig_fun>
 800ddb2:	2800      	cmp	r0, #0
 800ddb4:	d1f8      	bne.n	800dda8 <__gethex+0x8c>
 800ddb6:	1ba4      	subs	r4, r4, r6
 800ddb8:	00a7      	lsls	r7, r4, #2
 800ddba:	7833      	ldrb	r3, [r6, #0]
 800ddbc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ddc0:	2b50      	cmp	r3, #80	@ 0x50
 800ddc2:	d13e      	bne.n	800de42 <__gethex+0x126>
 800ddc4:	7873      	ldrb	r3, [r6, #1]
 800ddc6:	2b2b      	cmp	r3, #43	@ 0x2b
 800ddc8:	d033      	beq.n	800de32 <__gethex+0x116>
 800ddca:	2b2d      	cmp	r3, #45	@ 0x2d
 800ddcc:	d034      	beq.n	800de38 <__gethex+0x11c>
 800ddce:	1c71      	adds	r1, r6, #1
 800ddd0:	2400      	movs	r4, #0
 800ddd2:	7808      	ldrb	r0, [r1, #0]
 800ddd4:	f7ff ff8c 	bl	800dcf0 <__hexdig_fun>
 800ddd8:	1e43      	subs	r3, r0, #1
 800ddda:	b2db      	uxtb	r3, r3
 800dddc:	2b18      	cmp	r3, #24
 800ddde:	d830      	bhi.n	800de42 <__gethex+0x126>
 800dde0:	f1a0 0210 	sub.w	r2, r0, #16
 800dde4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dde8:	f7ff ff82 	bl	800dcf0 <__hexdig_fun>
 800ddec:	f100 3cff 	add.w	ip, r0, #4294967295
 800ddf0:	fa5f fc8c 	uxtb.w	ip, ip
 800ddf4:	f1bc 0f18 	cmp.w	ip, #24
 800ddf8:	f04f 030a 	mov.w	r3, #10
 800ddfc:	d91e      	bls.n	800de3c <__gethex+0x120>
 800ddfe:	b104      	cbz	r4, 800de02 <__gethex+0xe6>
 800de00:	4252      	negs	r2, r2
 800de02:	4417      	add	r7, r2
 800de04:	f8ca 1000 	str.w	r1, [sl]
 800de08:	b1ed      	cbz	r5, 800de46 <__gethex+0x12a>
 800de0a:	f1bb 0f00 	cmp.w	fp, #0
 800de0e:	bf0c      	ite	eq
 800de10:	2506      	moveq	r5, #6
 800de12:	2500      	movne	r5, #0
 800de14:	4628      	mov	r0, r5
 800de16:	b005      	add	sp, #20
 800de18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de1c:	2500      	movs	r5, #0
 800de1e:	462c      	mov	r4, r5
 800de20:	e7b0      	b.n	800dd84 <__gethex+0x68>
 800de22:	2c00      	cmp	r4, #0
 800de24:	d1c7      	bne.n	800ddb6 <__gethex+0x9a>
 800de26:	4627      	mov	r7, r4
 800de28:	e7c7      	b.n	800ddba <__gethex+0x9e>
 800de2a:	464e      	mov	r6, r9
 800de2c:	462f      	mov	r7, r5
 800de2e:	2501      	movs	r5, #1
 800de30:	e7c3      	b.n	800ddba <__gethex+0x9e>
 800de32:	2400      	movs	r4, #0
 800de34:	1cb1      	adds	r1, r6, #2
 800de36:	e7cc      	b.n	800ddd2 <__gethex+0xb6>
 800de38:	2401      	movs	r4, #1
 800de3a:	e7fb      	b.n	800de34 <__gethex+0x118>
 800de3c:	fb03 0002 	mla	r0, r3, r2, r0
 800de40:	e7ce      	b.n	800dde0 <__gethex+0xc4>
 800de42:	4631      	mov	r1, r6
 800de44:	e7de      	b.n	800de04 <__gethex+0xe8>
 800de46:	eba6 0309 	sub.w	r3, r6, r9
 800de4a:	3b01      	subs	r3, #1
 800de4c:	4629      	mov	r1, r5
 800de4e:	2b07      	cmp	r3, #7
 800de50:	dc0a      	bgt.n	800de68 <__gethex+0x14c>
 800de52:	9801      	ldr	r0, [sp, #4]
 800de54:	f7fe f950 	bl	800c0f8 <_Balloc>
 800de58:	4604      	mov	r4, r0
 800de5a:	b940      	cbnz	r0, 800de6e <__gethex+0x152>
 800de5c:	4b5c      	ldr	r3, [pc, #368]	@ (800dfd0 <__gethex+0x2b4>)
 800de5e:	4602      	mov	r2, r0
 800de60:	21e4      	movs	r1, #228	@ 0xe4
 800de62:	485c      	ldr	r0, [pc, #368]	@ (800dfd4 <__gethex+0x2b8>)
 800de64:	f7ff fec0 	bl	800dbe8 <__assert_func>
 800de68:	3101      	adds	r1, #1
 800de6a:	105b      	asrs	r3, r3, #1
 800de6c:	e7ef      	b.n	800de4e <__gethex+0x132>
 800de6e:	f100 0a14 	add.w	sl, r0, #20
 800de72:	2300      	movs	r3, #0
 800de74:	4655      	mov	r5, sl
 800de76:	469b      	mov	fp, r3
 800de78:	45b1      	cmp	r9, r6
 800de7a:	d337      	bcc.n	800deec <__gethex+0x1d0>
 800de7c:	f845 bb04 	str.w	fp, [r5], #4
 800de80:	eba5 050a 	sub.w	r5, r5, sl
 800de84:	10ad      	asrs	r5, r5, #2
 800de86:	6125      	str	r5, [r4, #16]
 800de88:	4658      	mov	r0, fp
 800de8a:	f7fe fa27 	bl	800c2dc <__hi0bits>
 800de8e:	016d      	lsls	r5, r5, #5
 800de90:	f8d8 6000 	ldr.w	r6, [r8]
 800de94:	1a2d      	subs	r5, r5, r0
 800de96:	42b5      	cmp	r5, r6
 800de98:	dd54      	ble.n	800df44 <__gethex+0x228>
 800de9a:	1bad      	subs	r5, r5, r6
 800de9c:	4629      	mov	r1, r5
 800de9e:	4620      	mov	r0, r4
 800dea0:	f7fe fdb3 	bl	800ca0a <__any_on>
 800dea4:	4681      	mov	r9, r0
 800dea6:	b178      	cbz	r0, 800dec8 <__gethex+0x1ac>
 800dea8:	1e6b      	subs	r3, r5, #1
 800deaa:	1159      	asrs	r1, r3, #5
 800deac:	f003 021f 	and.w	r2, r3, #31
 800deb0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800deb4:	f04f 0901 	mov.w	r9, #1
 800deb8:	fa09 f202 	lsl.w	r2, r9, r2
 800debc:	420a      	tst	r2, r1
 800debe:	d003      	beq.n	800dec8 <__gethex+0x1ac>
 800dec0:	454b      	cmp	r3, r9
 800dec2:	dc36      	bgt.n	800df32 <__gethex+0x216>
 800dec4:	f04f 0902 	mov.w	r9, #2
 800dec8:	4629      	mov	r1, r5
 800deca:	4620      	mov	r0, r4
 800decc:	f7ff febe 	bl	800dc4c <rshift>
 800ded0:	442f      	add	r7, r5
 800ded2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ded6:	42bb      	cmp	r3, r7
 800ded8:	da42      	bge.n	800df60 <__gethex+0x244>
 800deda:	9801      	ldr	r0, [sp, #4]
 800dedc:	4621      	mov	r1, r4
 800dede:	f7fe f94b 	bl	800c178 <_Bfree>
 800dee2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dee4:	2300      	movs	r3, #0
 800dee6:	6013      	str	r3, [r2, #0]
 800dee8:	25a3      	movs	r5, #163	@ 0xa3
 800deea:	e793      	b.n	800de14 <__gethex+0xf8>
 800deec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800def0:	2a2e      	cmp	r2, #46	@ 0x2e
 800def2:	d012      	beq.n	800df1a <__gethex+0x1fe>
 800def4:	2b20      	cmp	r3, #32
 800def6:	d104      	bne.n	800df02 <__gethex+0x1e6>
 800def8:	f845 bb04 	str.w	fp, [r5], #4
 800defc:	f04f 0b00 	mov.w	fp, #0
 800df00:	465b      	mov	r3, fp
 800df02:	7830      	ldrb	r0, [r6, #0]
 800df04:	9303      	str	r3, [sp, #12]
 800df06:	f7ff fef3 	bl	800dcf0 <__hexdig_fun>
 800df0a:	9b03      	ldr	r3, [sp, #12]
 800df0c:	f000 000f 	and.w	r0, r0, #15
 800df10:	4098      	lsls	r0, r3
 800df12:	ea4b 0b00 	orr.w	fp, fp, r0
 800df16:	3304      	adds	r3, #4
 800df18:	e7ae      	b.n	800de78 <__gethex+0x15c>
 800df1a:	45b1      	cmp	r9, r6
 800df1c:	d8ea      	bhi.n	800def4 <__gethex+0x1d8>
 800df1e:	492b      	ldr	r1, [pc, #172]	@ (800dfcc <__gethex+0x2b0>)
 800df20:	9303      	str	r3, [sp, #12]
 800df22:	2201      	movs	r2, #1
 800df24:	4630      	mov	r0, r6
 800df26:	f7ff fe33 	bl	800db90 <strncmp>
 800df2a:	9b03      	ldr	r3, [sp, #12]
 800df2c:	2800      	cmp	r0, #0
 800df2e:	d1e1      	bne.n	800def4 <__gethex+0x1d8>
 800df30:	e7a2      	b.n	800de78 <__gethex+0x15c>
 800df32:	1ea9      	subs	r1, r5, #2
 800df34:	4620      	mov	r0, r4
 800df36:	f7fe fd68 	bl	800ca0a <__any_on>
 800df3a:	2800      	cmp	r0, #0
 800df3c:	d0c2      	beq.n	800dec4 <__gethex+0x1a8>
 800df3e:	f04f 0903 	mov.w	r9, #3
 800df42:	e7c1      	b.n	800dec8 <__gethex+0x1ac>
 800df44:	da09      	bge.n	800df5a <__gethex+0x23e>
 800df46:	1b75      	subs	r5, r6, r5
 800df48:	4621      	mov	r1, r4
 800df4a:	9801      	ldr	r0, [sp, #4]
 800df4c:	462a      	mov	r2, r5
 800df4e:	f7fe fb23 	bl	800c598 <__lshift>
 800df52:	1b7f      	subs	r7, r7, r5
 800df54:	4604      	mov	r4, r0
 800df56:	f100 0a14 	add.w	sl, r0, #20
 800df5a:	f04f 0900 	mov.w	r9, #0
 800df5e:	e7b8      	b.n	800ded2 <__gethex+0x1b6>
 800df60:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800df64:	42bd      	cmp	r5, r7
 800df66:	dd6f      	ble.n	800e048 <__gethex+0x32c>
 800df68:	1bed      	subs	r5, r5, r7
 800df6a:	42ae      	cmp	r6, r5
 800df6c:	dc34      	bgt.n	800dfd8 <__gethex+0x2bc>
 800df6e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df72:	2b02      	cmp	r3, #2
 800df74:	d022      	beq.n	800dfbc <__gethex+0x2a0>
 800df76:	2b03      	cmp	r3, #3
 800df78:	d024      	beq.n	800dfc4 <__gethex+0x2a8>
 800df7a:	2b01      	cmp	r3, #1
 800df7c:	d115      	bne.n	800dfaa <__gethex+0x28e>
 800df7e:	42ae      	cmp	r6, r5
 800df80:	d113      	bne.n	800dfaa <__gethex+0x28e>
 800df82:	2e01      	cmp	r6, #1
 800df84:	d10b      	bne.n	800df9e <__gethex+0x282>
 800df86:	9a02      	ldr	r2, [sp, #8]
 800df88:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800df8c:	6013      	str	r3, [r2, #0]
 800df8e:	2301      	movs	r3, #1
 800df90:	6123      	str	r3, [r4, #16]
 800df92:	f8ca 3000 	str.w	r3, [sl]
 800df96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df98:	2562      	movs	r5, #98	@ 0x62
 800df9a:	601c      	str	r4, [r3, #0]
 800df9c:	e73a      	b.n	800de14 <__gethex+0xf8>
 800df9e:	1e71      	subs	r1, r6, #1
 800dfa0:	4620      	mov	r0, r4
 800dfa2:	f7fe fd32 	bl	800ca0a <__any_on>
 800dfa6:	2800      	cmp	r0, #0
 800dfa8:	d1ed      	bne.n	800df86 <__gethex+0x26a>
 800dfaa:	9801      	ldr	r0, [sp, #4]
 800dfac:	4621      	mov	r1, r4
 800dfae:	f7fe f8e3 	bl	800c178 <_Bfree>
 800dfb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	6013      	str	r3, [r2, #0]
 800dfb8:	2550      	movs	r5, #80	@ 0x50
 800dfba:	e72b      	b.n	800de14 <__gethex+0xf8>
 800dfbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d1f3      	bne.n	800dfaa <__gethex+0x28e>
 800dfc2:	e7e0      	b.n	800df86 <__gethex+0x26a>
 800dfc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d1dd      	bne.n	800df86 <__gethex+0x26a>
 800dfca:	e7ee      	b.n	800dfaa <__gethex+0x28e>
 800dfcc:	0800f67f 	.word	0x0800f67f
 800dfd0:	0800f615 	.word	0x0800f615
 800dfd4:	0800f6d6 	.word	0x0800f6d6
 800dfd8:	1e6f      	subs	r7, r5, #1
 800dfda:	f1b9 0f00 	cmp.w	r9, #0
 800dfde:	d130      	bne.n	800e042 <__gethex+0x326>
 800dfe0:	b127      	cbz	r7, 800dfec <__gethex+0x2d0>
 800dfe2:	4639      	mov	r1, r7
 800dfe4:	4620      	mov	r0, r4
 800dfe6:	f7fe fd10 	bl	800ca0a <__any_on>
 800dfea:	4681      	mov	r9, r0
 800dfec:	117a      	asrs	r2, r7, #5
 800dfee:	2301      	movs	r3, #1
 800dff0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dff4:	f007 071f 	and.w	r7, r7, #31
 800dff8:	40bb      	lsls	r3, r7
 800dffa:	4213      	tst	r3, r2
 800dffc:	4629      	mov	r1, r5
 800dffe:	4620      	mov	r0, r4
 800e000:	bf18      	it	ne
 800e002:	f049 0902 	orrne.w	r9, r9, #2
 800e006:	f7ff fe21 	bl	800dc4c <rshift>
 800e00a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e00e:	1b76      	subs	r6, r6, r5
 800e010:	2502      	movs	r5, #2
 800e012:	f1b9 0f00 	cmp.w	r9, #0
 800e016:	d047      	beq.n	800e0a8 <__gethex+0x38c>
 800e018:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e01c:	2b02      	cmp	r3, #2
 800e01e:	d015      	beq.n	800e04c <__gethex+0x330>
 800e020:	2b03      	cmp	r3, #3
 800e022:	d017      	beq.n	800e054 <__gethex+0x338>
 800e024:	2b01      	cmp	r3, #1
 800e026:	d109      	bne.n	800e03c <__gethex+0x320>
 800e028:	f019 0f02 	tst.w	r9, #2
 800e02c:	d006      	beq.n	800e03c <__gethex+0x320>
 800e02e:	f8da 3000 	ldr.w	r3, [sl]
 800e032:	ea49 0903 	orr.w	r9, r9, r3
 800e036:	f019 0f01 	tst.w	r9, #1
 800e03a:	d10e      	bne.n	800e05a <__gethex+0x33e>
 800e03c:	f045 0510 	orr.w	r5, r5, #16
 800e040:	e032      	b.n	800e0a8 <__gethex+0x38c>
 800e042:	f04f 0901 	mov.w	r9, #1
 800e046:	e7d1      	b.n	800dfec <__gethex+0x2d0>
 800e048:	2501      	movs	r5, #1
 800e04a:	e7e2      	b.n	800e012 <__gethex+0x2f6>
 800e04c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e04e:	f1c3 0301 	rsb	r3, r3, #1
 800e052:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e054:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e056:	2b00      	cmp	r3, #0
 800e058:	d0f0      	beq.n	800e03c <__gethex+0x320>
 800e05a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e05e:	f104 0314 	add.w	r3, r4, #20
 800e062:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e066:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e06a:	f04f 0c00 	mov.w	ip, #0
 800e06e:	4618      	mov	r0, r3
 800e070:	f853 2b04 	ldr.w	r2, [r3], #4
 800e074:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e078:	d01b      	beq.n	800e0b2 <__gethex+0x396>
 800e07a:	3201      	adds	r2, #1
 800e07c:	6002      	str	r2, [r0, #0]
 800e07e:	2d02      	cmp	r5, #2
 800e080:	f104 0314 	add.w	r3, r4, #20
 800e084:	d13c      	bne.n	800e100 <__gethex+0x3e4>
 800e086:	f8d8 2000 	ldr.w	r2, [r8]
 800e08a:	3a01      	subs	r2, #1
 800e08c:	42b2      	cmp	r2, r6
 800e08e:	d109      	bne.n	800e0a4 <__gethex+0x388>
 800e090:	1171      	asrs	r1, r6, #5
 800e092:	2201      	movs	r2, #1
 800e094:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e098:	f006 061f 	and.w	r6, r6, #31
 800e09c:	fa02 f606 	lsl.w	r6, r2, r6
 800e0a0:	421e      	tst	r6, r3
 800e0a2:	d13a      	bne.n	800e11a <__gethex+0x3fe>
 800e0a4:	f045 0520 	orr.w	r5, r5, #32
 800e0a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e0aa:	601c      	str	r4, [r3, #0]
 800e0ac:	9b02      	ldr	r3, [sp, #8]
 800e0ae:	601f      	str	r7, [r3, #0]
 800e0b0:	e6b0      	b.n	800de14 <__gethex+0xf8>
 800e0b2:	4299      	cmp	r1, r3
 800e0b4:	f843 cc04 	str.w	ip, [r3, #-4]
 800e0b8:	d8d9      	bhi.n	800e06e <__gethex+0x352>
 800e0ba:	68a3      	ldr	r3, [r4, #8]
 800e0bc:	459b      	cmp	fp, r3
 800e0be:	db17      	blt.n	800e0f0 <__gethex+0x3d4>
 800e0c0:	6861      	ldr	r1, [r4, #4]
 800e0c2:	9801      	ldr	r0, [sp, #4]
 800e0c4:	3101      	adds	r1, #1
 800e0c6:	f7fe f817 	bl	800c0f8 <_Balloc>
 800e0ca:	4681      	mov	r9, r0
 800e0cc:	b918      	cbnz	r0, 800e0d6 <__gethex+0x3ba>
 800e0ce:	4b1a      	ldr	r3, [pc, #104]	@ (800e138 <__gethex+0x41c>)
 800e0d0:	4602      	mov	r2, r0
 800e0d2:	2184      	movs	r1, #132	@ 0x84
 800e0d4:	e6c5      	b.n	800de62 <__gethex+0x146>
 800e0d6:	6922      	ldr	r2, [r4, #16]
 800e0d8:	3202      	adds	r2, #2
 800e0da:	f104 010c 	add.w	r1, r4, #12
 800e0de:	0092      	lsls	r2, r2, #2
 800e0e0:	300c      	adds	r0, #12
 800e0e2:	f7fd f89c 	bl	800b21e <memcpy>
 800e0e6:	4621      	mov	r1, r4
 800e0e8:	9801      	ldr	r0, [sp, #4]
 800e0ea:	f7fe f845 	bl	800c178 <_Bfree>
 800e0ee:	464c      	mov	r4, r9
 800e0f0:	6923      	ldr	r3, [r4, #16]
 800e0f2:	1c5a      	adds	r2, r3, #1
 800e0f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e0f8:	6122      	str	r2, [r4, #16]
 800e0fa:	2201      	movs	r2, #1
 800e0fc:	615a      	str	r2, [r3, #20]
 800e0fe:	e7be      	b.n	800e07e <__gethex+0x362>
 800e100:	6922      	ldr	r2, [r4, #16]
 800e102:	455a      	cmp	r2, fp
 800e104:	dd0b      	ble.n	800e11e <__gethex+0x402>
 800e106:	2101      	movs	r1, #1
 800e108:	4620      	mov	r0, r4
 800e10a:	f7ff fd9f 	bl	800dc4c <rshift>
 800e10e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e112:	3701      	adds	r7, #1
 800e114:	42bb      	cmp	r3, r7
 800e116:	f6ff aee0 	blt.w	800deda <__gethex+0x1be>
 800e11a:	2501      	movs	r5, #1
 800e11c:	e7c2      	b.n	800e0a4 <__gethex+0x388>
 800e11e:	f016 061f 	ands.w	r6, r6, #31
 800e122:	d0fa      	beq.n	800e11a <__gethex+0x3fe>
 800e124:	4453      	add	r3, sl
 800e126:	f1c6 0620 	rsb	r6, r6, #32
 800e12a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e12e:	f7fe f8d5 	bl	800c2dc <__hi0bits>
 800e132:	42b0      	cmp	r0, r6
 800e134:	dbe7      	blt.n	800e106 <__gethex+0x3ea>
 800e136:	e7f0      	b.n	800e11a <__gethex+0x3fe>
 800e138:	0800f615 	.word	0x0800f615

0800e13c <L_shift>:
 800e13c:	f1c2 0208 	rsb	r2, r2, #8
 800e140:	0092      	lsls	r2, r2, #2
 800e142:	b570      	push	{r4, r5, r6, lr}
 800e144:	f1c2 0620 	rsb	r6, r2, #32
 800e148:	6843      	ldr	r3, [r0, #4]
 800e14a:	6804      	ldr	r4, [r0, #0]
 800e14c:	fa03 f506 	lsl.w	r5, r3, r6
 800e150:	432c      	orrs	r4, r5
 800e152:	40d3      	lsrs	r3, r2
 800e154:	6004      	str	r4, [r0, #0]
 800e156:	f840 3f04 	str.w	r3, [r0, #4]!
 800e15a:	4288      	cmp	r0, r1
 800e15c:	d3f4      	bcc.n	800e148 <L_shift+0xc>
 800e15e:	bd70      	pop	{r4, r5, r6, pc}

0800e160 <__match>:
 800e160:	b530      	push	{r4, r5, lr}
 800e162:	6803      	ldr	r3, [r0, #0]
 800e164:	3301      	adds	r3, #1
 800e166:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e16a:	b914      	cbnz	r4, 800e172 <__match+0x12>
 800e16c:	6003      	str	r3, [r0, #0]
 800e16e:	2001      	movs	r0, #1
 800e170:	bd30      	pop	{r4, r5, pc}
 800e172:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e176:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e17a:	2d19      	cmp	r5, #25
 800e17c:	bf98      	it	ls
 800e17e:	3220      	addls	r2, #32
 800e180:	42a2      	cmp	r2, r4
 800e182:	d0f0      	beq.n	800e166 <__match+0x6>
 800e184:	2000      	movs	r0, #0
 800e186:	e7f3      	b.n	800e170 <__match+0x10>

0800e188 <__hexnan>:
 800e188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e18c:	680b      	ldr	r3, [r1, #0]
 800e18e:	6801      	ldr	r1, [r0, #0]
 800e190:	115e      	asrs	r6, r3, #5
 800e192:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e196:	f013 031f 	ands.w	r3, r3, #31
 800e19a:	b087      	sub	sp, #28
 800e19c:	bf18      	it	ne
 800e19e:	3604      	addne	r6, #4
 800e1a0:	2500      	movs	r5, #0
 800e1a2:	1f37      	subs	r7, r6, #4
 800e1a4:	4682      	mov	sl, r0
 800e1a6:	4690      	mov	r8, r2
 800e1a8:	9301      	str	r3, [sp, #4]
 800e1aa:	f846 5c04 	str.w	r5, [r6, #-4]
 800e1ae:	46b9      	mov	r9, r7
 800e1b0:	463c      	mov	r4, r7
 800e1b2:	9502      	str	r5, [sp, #8]
 800e1b4:	46ab      	mov	fp, r5
 800e1b6:	784a      	ldrb	r2, [r1, #1]
 800e1b8:	1c4b      	adds	r3, r1, #1
 800e1ba:	9303      	str	r3, [sp, #12]
 800e1bc:	b342      	cbz	r2, 800e210 <__hexnan+0x88>
 800e1be:	4610      	mov	r0, r2
 800e1c0:	9105      	str	r1, [sp, #20]
 800e1c2:	9204      	str	r2, [sp, #16]
 800e1c4:	f7ff fd94 	bl	800dcf0 <__hexdig_fun>
 800e1c8:	2800      	cmp	r0, #0
 800e1ca:	d151      	bne.n	800e270 <__hexnan+0xe8>
 800e1cc:	9a04      	ldr	r2, [sp, #16]
 800e1ce:	9905      	ldr	r1, [sp, #20]
 800e1d0:	2a20      	cmp	r2, #32
 800e1d2:	d818      	bhi.n	800e206 <__hexnan+0x7e>
 800e1d4:	9b02      	ldr	r3, [sp, #8]
 800e1d6:	459b      	cmp	fp, r3
 800e1d8:	dd13      	ble.n	800e202 <__hexnan+0x7a>
 800e1da:	454c      	cmp	r4, r9
 800e1dc:	d206      	bcs.n	800e1ec <__hexnan+0x64>
 800e1de:	2d07      	cmp	r5, #7
 800e1e0:	dc04      	bgt.n	800e1ec <__hexnan+0x64>
 800e1e2:	462a      	mov	r2, r5
 800e1e4:	4649      	mov	r1, r9
 800e1e6:	4620      	mov	r0, r4
 800e1e8:	f7ff ffa8 	bl	800e13c <L_shift>
 800e1ec:	4544      	cmp	r4, r8
 800e1ee:	d952      	bls.n	800e296 <__hexnan+0x10e>
 800e1f0:	2300      	movs	r3, #0
 800e1f2:	f1a4 0904 	sub.w	r9, r4, #4
 800e1f6:	f844 3c04 	str.w	r3, [r4, #-4]
 800e1fa:	f8cd b008 	str.w	fp, [sp, #8]
 800e1fe:	464c      	mov	r4, r9
 800e200:	461d      	mov	r5, r3
 800e202:	9903      	ldr	r1, [sp, #12]
 800e204:	e7d7      	b.n	800e1b6 <__hexnan+0x2e>
 800e206:	2a29      	cmp	r2, #41	@ 0x29
 800e208:	d157      	bne.n	800e2ba <__hexnan+0x132>
 800e20a:	3102      	adds	r1, #2
 800e20c:	f8ca 1000 	str.w	r1, [sl]
 800e210:	f1bb 0f00 	cmp.w	fp, #0
 800e214:	d051      	beq.n	800e2ba <__hexnan+0x132>
 800e216:	454c      	cmp	r4, r9
 800e218:	d206      	bcs.n	800e228 <__hexnan+0xa0>
 800e21a:	2d07      	cmp	r5, #7
 800e21c:	dc04      	bgt.n	800e228 <__hexnan+0xa0>
 800e21e:	462a      	mov	r2, r5
 800e220:	4649      	mov	r1, r9
 800e222:	4620      	mov	r0, r4
 800e224:	f7ff ff8a 	bl	800e13c <L_shift>
 800e228:	4544      	cmp	r4, r8
 800e22a:	d936      	bls.n	800e29a <__hexnan+0x112>
 800e22c:	f1a8 0204 	sub.w	r2, r8, #4
 800e230:	4623      	mov	r3, r4
 800e232:	f853 1b04 	ldr.w	r1, [r3], #4
 800e236:	f842 1f04 	str.w	r1, [r2, #4]!
 800e23a:	429f      	cmp	r7, r3
 800e23c:	d2f9      	bcs.n	800e232 <__hexnan+0xaa>
 800e23e:	1b3b      	subs	r3, r7, r4
 800e240:	f023 0303 	bic.w	r3, r3, #3
 800e244:	3304      	adds	r3, #4
 800e246:	3401      	adds	r4, #1
 800e248:	3e03      	subs	r6, #3
 800e24a:	42b4      	cmp	r4, r6
 800e24c:	bf88      	it	hi
 800e24e:	2304      	movhi	r3, #4
 800e250:	4443      	add	r3, r8
 800e252:	2200      	movs	r2, #0
 800e254:	f843 2b04 	str.w	r2, [r3], #4
 800e258:	429f      	cmp	r7, r3
 800e25a:	d2fb      	bcs.n	800e254 <__hexnan+0xcc>
 800e25c:	683b      	ldr	r3, [r7, #0]
 800e25e:	b91b      	cbnz	r3, 800e268 <__hexnan+0xe0>
 800e260:	4547      	cmp	r7, r8
 800e262:	d128      	bne.n	800e2b6 <__hexnan+0x12e>
 800e264:	2301      	movs	r3, #1
 800e266:	603b      	str	r3, [r7, #0]
 800e268:	2005      	movs	r0, #5
 800e26a:	b007      	add	sp, #28
 800e26c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e270:	3501      	adds	r5, #1
 800e272:	2d08      	cmp	r5, #8
 800e274:	f10b 0b01 	add.w	fp, fp, #1
 800e278:	dd06      	ble.n	800e288 <__hexnan+0x100>
 800e27a:	4544      	cmp	r4, r8
 800e27c:	d9c1      	bls.n	800e202 <__hexnan+0x7a>
 800e27e:	2300      	movs	r3, #0
 800e280:	f844 3c04 	str.w	r3, [r4, #-4]
 800e284:	2501      	movs	r5, #1
 800e286:	3c04      	subs	r4, #4
 800e288:	6822      	ldr	r2, [r4, #0]
 800e28a:	f000 000f 	and.w	r0, r0, #15
 800e28e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e292:	6020      	str	r0, [r4, #0]
 800e294:	e7b5      	b.n	800e202 <__hexnan+0x7a>
 800e296:	2508      	movs	r5, #8
 800e298:	e7b3      	b.n	800e202 <__hexnan+0x7a>
 800e29a:	9b01      	ldr	r3, [sp, #4]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d0dd      	beq.n	800e25c <__hexnan+0xd4>
 800e2a0:	f1c3 0320 	rsb	r3, r3, #32
 800e2a4:	f04f 32ff 	mov.w	r2, #4294967295
 800e2a8:	40da      	lsrs	r2, r3
 800e2aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e2ae:	4013      	ands	r3, r2
 800e2b0:	f846 3c04 	str.w	r3, [r6, #-4]
 800e2b4:	e7d2      	b.n	800e25c <__hexnan+0xd4>
 800e2b6:	3f04      	subs	r7, #4
 800e2b8:	e7d0      	b.n	800e25c <__hexnan+0xd4>
 800e2ba:	2004      	movs	r0, #4
 800e2bc:	e7d5      	b.n	800e26a <__hexnan+0xe2>

0800e2be <__ascii_mbtowc>:
 800e2be:	b082      	sub	sp, #8
 800e2c0:	b901      	cbnz	r1, 800e2c4 <__ascii_mbtowc+0x6>
 800e2c2:	a901      	add	r1, sp, #4
 800e2c4:	b142      	cbz	r2, 800e2d8 <__ascii_mbtowc+0x1a>
 800e2c6:	b14b      	cbz	r3, 800e2dc <__ascii_mbtowc+0x1e>
 800e2c8:	7813      	ldrb	r3, [r2, #0]
 800e2ca:	600b      	str	r3, [r1, #0]
 800e2cc:	7812      	ldrb	r2, [r2, #0]
 800e2ce:	1e10      	subs	r0, r2, #0
 800e2d0:	bf18      	it	ne
 800e2d2:	2001      	movne	r0, #1
 800e2d4:	b002      	add	sp, #8
 800e2d6:	4770      	bx	lr
 800e2d8:	4610      	mov	r0, r2
 800e2da:	e7fb      	b.n	800e2d4 <__ascii_mbtowc+0x16>
 800e2dc:	f06f 0001 	mvn.w	r0, #1
 800e2e0:	e7f8      	b.n	800e2d4 <__ascii_mbtowc+0x16>

0800e2e2 <_realloc_r>:
 800e2e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2e6:	4607      	mov	r7, r0
 800e2e8:	4614      	mov	r4, r2
 800e2ea:	460d      	mov	r5, r1
 800e2ec:	b921      	cbnz	r1, 800e2f8 <_realloc_r+0x16>
 800e2ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2f2:	4611      	mov	r1, r2
 800e2f4:	f7fd be74 	b.w	800bfe0 <_malloc_r>
 800e2f8:	b92a      	cbnz	r2, 800e306 <_realloc_r+0x24>
 800e2fa:	f7fd fdfd 	bl	800bef8 <_free_r>
 800e2fe:	4625      	mov	r5, r4
 800e300:	4628      	mov	r0, r5
 800e302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e306:	f000 f840 	bl	800e38a <_malloc_usable_size_r>
 800e30a:	4284      	cmp	r4, r0
 800e30c:	4606      	mov	r6, r0
 800e30e:	d802      	bhi.n	800e316 <_realloc_r+0x34>
 800e310:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e314:	d8f4      	bhi.n	800e300 <_realloc_r+0x1e>
 800e316:	4621      	mov	r1, r4
 800e318:	4638      	mov	r0, r7
 800e31a:	f7fd fe61 	bl	800bfe0 <_malloc_r>
 800e31e:	4680      	mov	r8, r0
 800e320:	b908      	cbnz	r0, 800e326 <_realloc_r+0x44>
 800e322:	4645      	mov	r5, r8
 800e324:	e7ec      	b.n	800e300 <_realloc_r+0x1e>
 800e326:	42b4      	cmp	r4, r6
 800e328:	4622      	mov	r2, r4
 800e32a:	4629      	mov	r1, r5
 800e32c:	bf28      	it	cs
 800e32e:	4632      	movcs	r2, r6
 800e330:	f7fc ff75 	bl	800b21e <memcpy>
 800e334:	4629      	mov	r1, r5
 800e336:	4638      	mov	r0, r7
 800e338:	f7fd fdde 	bl	800bef8 <_free_r>
 800e33c:	e7f1      	b.n	800e322 <_realloc_r+0x40>

0800e33e <__ascii_wctomb>:
 800e33e:	4603      	mov	r3, r0
 800e340:	4608      	mov	r0, r1
 800e342:	b141      	cbz	r1, 800e356 <__ascii_wctomb+0x18>
 800e344:	2aff      	cmp	r2, #255	@ 0xff
 800e346:	d904      	bls.n	800e352 <__ascii_wctomb+0x14>
 800e348:	228a      	movs	r2, #138	@ 0x8a
 800e34a:	601a      	str	r2, [r3, #0]
 800e34c:	f04f 30ff 	mov.w	r0, #4294967295
 800e350:	4770      	bx	lr
 800e352:	700a      	strb	r2, [r1, #0]
 800e354:	2001      	movs	r0, #1
 800e356:	4770      	bx	lr

0800e358 <fiprintf>:
 800e358:	b40e      	push	{r1, r2, r3}
 800e35a:	b503      	push	{r0, r1, lr}
 800e35c:	4601      	mov	r1, r0
 800e35e:	ab03      	add	r3, sp, #12
 800e360:	4805      	ldr	r0, [pc, #20]	@ (800e378 <fiprintf+0x20>)
 800e362:	f853 2b04 	ldr.w	r2, [r3], #4
 800e366:	6800      	ldr	r0, [r0, #0]
 800e368:	9301      	str	r3, [sp, #4]
 800e36a:	f000 f83f 	bl	800e3ec <_vfiprintf_r>
 800e36e:	b002      	add	sp, #8
 800e370:	f85d eb04 	ldr.w	lr, [sp], #4
 800e374:	b003      	add	sp, #12
 800e376:	4770      	bx	lr
 800e378:	20000998 	.word	0x20000998

0800e37c <abort>:
 800e37c:	b508      	push	{r3, lr}
 800e37e:	2006      	movs	r0, #6
 800e380:	f000 fa08 	bl	800e794 <raise>
 800e384:	2001      	movs	r0, #1
 800e386:	f7f5 fd61 	bl	8003e4c <_exit>

0800e38a <_malloc_usable_size_r>:
 800e38a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e38e:	1f18      	subs	r0, r3, #4
 800e390:	2b00      	cmp	r3, #0
 800e392:	bfbc      	itt	lt
 800e394:	580b      	ldrlt	r3, [r1, r0]
 800e396:	18c0      	addlt	r0, r0, r3
 800e398:	4770      	bx	lr

0800e39a <__sfputc_r>:
 800e39a:	6893      	ldr	r3, [r2, #8]
 800e39c:	3b01      	subs	r3, #1
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	b410      	push	{r4}
 800e3a2:	6093      	str	r3, [r2, #8]
 800e3a4:	da08      	bge.n	800e3b8 <__sfputc_r+0x1e>
 800e3a6:	6994      	ldr	r4, [r2, #24]
 800e3a8:	42a3      	cmp	r3, r4
 800e3aa:	db01      	blt.n	800e3b0 <__sfputc_r+0x16>
 800e3ac:	290a      	cmp	r1, #10
 800e3ae:	d103      	bne.n	800e3b8 <__sfputc_r+0x1e>
 800e3b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3b4:	f000 b932 	b.w	800e61c <__swbuf_r>
 800e3b8:	6813      	ldr	r3, [r2, #0]
 800e3ba:	1c58      	adds	r0, r3, #1
 800e3bc:	6010      	str	r0, [r2, #0]
 800e3be:	7019      	strb	r1, [r3, #0]
 800e3c0:	4608      	mov	r0, r1
 800e3c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3c6:	4770      	bx	lr

0800e3c8 <__sfputs_r>:
 800e3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3ca:	4606      	mov	r6, r0
 800e3cc:	460f      	mov	r7, r1
 800e3ce:	4614      	mov	r4, r2
 800e3d0:	18d5      	adds	r5, r2, r3
 800e3d2:	42ac      	cmp	r4, r5
 800e3d4:	d101      	bne.n	800e3da <__sfputs_r+0x12>
 800e3d6:	2000      	movs	r0, #0
 800e3d8:	e007      	b.n	800e3ea <__sfputs_r+0x22>
 800e3da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3de:	463a      	mov	r2, r7
 800e3e0:	4630      	mov	r0, r6
 800e3e2:	f7ff ffda 	bl	800e39a <__sfputc_r>
 800e3e6:	1c43      	adds	r3, r0, #1
 800e3e8:	d1f3      	bne.n	800e3d2 <__sfputs_r+0xa>
 800e3ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e3ec <_vfiprintf_r>:
 800e3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3f0:	460d      	mov	r5, r1
 800e3f2:	b09d      	sub	sp, #116	@ 0x74
 800e3f4:	4614      	mov	r4, r2
 800e3f6:	4698      	mov	r8, r3
 800e3f8:	4606      	mov	r6, r0
 800e3fa:	b118      	cbz	r0, 800e404 <_vfiprintf_r+0x18>
 800e3fc:	6a03      	ldr	r3, [r0, #32]
 800e3fe:	b90b      	cbnz	r3, 800e404 <_vfiprintf_r+0x18>
 800e400:	f7fc fdf2 	bl	800afe8 <__sinit>
 800e404:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e406:	07d9      	lsls	r1, r3, #31
 800e408:	d405      	bmi.n	800e416 <_vfiprintf_r+0x2a>
 800e40a:	89ab      	ldrh	r3, [r5, #12]
 800e40c:	059a      	lsls	r2, r3, #22
 800e40e:	d402      	bmi.n	800e416 <_vfiprintf_r+0x2a>
 800e410:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e412:	f7fc ff02 	bl	800b21a <__retarget_lock_acquire_recursive>
 800e416:	89ab      	ldrh	r3, [r5, #12]
 800e418:	071b      	lsls	r3, r3, #28
 800e41a:	d501      	bpl.n	800e420 <_vfiprintf_r+0x34>
 800e41c:	692b      	ldr	r3, [r5, #16]
 800e41e:	b99b      	cbnz	r3, 800e448 <_vfiprintf_r+0x5c>
 800e420:	4629      	mov	r1, r5
 800e422:	4630      	mov	r0, r6
 800e424:	f000 f938 	bl	800e698 <__swsetup_r>
 800e428:	b170      	cbz	r0, 800e448 <_vfiprintf_r+0x5c>
 800e42a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e42c:	07dc      	lsls	r4, r3, #31
 800e42e:	d504      	bpl.n	800e43a <_vfiprintf_r+0x4e>
 800e430:	f04f 30ff 	mov.w	r0, #4294967295
 800e434:	b01d      	add	sp, #116	@ 0x74
 800e436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e43a:	89ab      	ldrh	r3, [r5, #12]
 800e43c:	0598      	lsls	r0, r3, #22
 800e43e:	d4f7      	bmi.n	800e430 <_vfiprintf_r+0x44>
 800e440:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e442:	f7fc feeb 	bl	800b21c <__retarget_lock_release_recursive>
 800e446:	e7f3      	b.n	800e430 <_vfiprintf_r+0x44>
 800e448:	2300      	movs	r3, #0
 800e44a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e44c:	2320      	movs	r3, #32
 800e44e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e452:	f8cd 800c 	str.w	r8, [sp, #12]
 800e456:	2330      	movs	r3, #48	@ 0x30
 800e458:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e608 <_vfiprintf_r+0x21c>
 800e45c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e460:	f04f 0901 	mov.w	r9, #1
 800e464:	4623      	mov	r3, r4
 800e466:	469a      	mov	sl, r3
 800e468:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e46c:	b10a      	cbz	r2, 800e472 <_vfiprintf_r+0x86>
 800e46e:	2a25      	cmp	r2, #37	@ 0x25
 800e470:	d1f9      	bne.n	800e466 <_vfiprintf_r+0x7a>
 800e472:	ebba 0b04 	subs.w	fp, sl, r4
 800e476:	d00b      	beq.n	800e490 <_vfiprintf_r+0xa4>
 800e478:	465b      	mov	r3, fp
 800e47a:	4622      	mov	r2, r4
 800e47c:	4629      	mov	r1, r5
 800e47e:	4630      	mov	r0, r6
 800e480:	f7ff ffa2 	bl	800e3c8 <__sfputs_r>
 800e484:	3001      	adds	r0, #1
 800e486:	f000 80a7 	beq.w	800e5d8 <_vfiprintf_r+0x1ec>
 800e48a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e48c:	445a      	add	r2, fp
 800e48e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e490:	f89a 3000 	ldrb.w	r3, [sl]
 800e494:	2b00      	cmp	r3, #0
 800e496:	f000 809f 	beq.w	800e5d8 <_vfiprintf_r+0x1ec>
 800e49a:	2300      	movs	r3, #0
 800e49c:	f04f 32ff 	mov.w	r2, #4294967295
 800e4a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4a4:	f10a 0a01 	add.w	sl, sl, #1
 800e4a8:	9304      	str	r3, [sp, #16]
 800e4aa:	9307      	str	r3, [sp, #28]
 800e4ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4b0:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4b2:	4654      	mov	r4, sl
 800e4b4:	2205      	movs	r2, #5
 800e4b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4ba:	4853      	ldr	r0, [pc, #332]	@ (800e608 <_vfiprintf_r+0x21c>)
 800e4bc:	f7f1 feb0 	bl	8000220 <memchr>
 800e4c0:	9a04      	ldr	r2, [sp, #16]
 800e4c2:	b9d8      	cbnz	r0, 800e4fc <_vfiprintf_r+0x110>
 800e4c4:	06d1      	lsls	r1, r2, #27
 800e4c6:	bf44      	itt	mi
 800e4c8:	2320      	movmi	r3, #32
 800e4ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4ce:	0713      	lsls	r3, r2, #28
 800e4d0:	bf44      	itt	mi
 800e4d2:	232b      	movmi	r3, #43	@ 0x2b
 800e4d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4d8:	f89a 3000 	ldrb.w	r3, [sl]
 800e4dc:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4de:	d015      	beq.n	800e50c <_vfiprintf_r+0x120>
 800e4e0:	9a07      	ldr	r2, [sp, #28]
 800e4e2:	4654      	mov	r4, sl
 800e4e4:	2000      	movs	r0, #0
 800e4e6:	f04f 0c0a 	mov.w	ip, #10
 800e4ea:	4621      	mov	r1, r4
 800e4ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4f0:	3b30      	subs	r3, #48	@ 0x30
 800e4f2:	2b09      	cmp	r3, #9
 800e4f4:	d94b      	bls.n	800e58e <_vfiprintf_r+0x1a2>
 800e4f6:	b1b0      	cbz	r0, 800e526 <_vfiprintf_r+0x13a>
 800e4f8:	9207      	str	r2, [sp, #28]
 800e4fa:	e014      	b.n	800e526 <_vfiprintf_r+0x13a>
 800e4fc:	eba0 0308 	sub.w	r3, r0, r8
 800e500:	fa09 f303 	lsl.w	r3, r9, r3
 800e504:	4313      	orrs	r3, r2
 800e506:	9304      	str	r3, [sp, #16]
 800e508:	46a2      	mov	sl, r4
 800e50a:	e7d2      	b.n	800e4b2 <_vfiprintf_r+0xc6>
 800e50c:	9b03      	ldr	r3, [sp, #12]
 800e50e:	1d19      	adds	r1, r3, #4
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	9103      	str	r1, [sp, #12]
 800e514:	2b00      	cmp	r3, #0
 800e516:	bfbb      	ittet	lt
 800e518:	425b      	neglt	r3, r3
 800e51a:	f042 0202 	orrlt.w	r2, r2, #2
 800e51e:	9307      	strge	r3, [sp, #28]
 800e520:	9307      	strlt	r3, [sp, #28]
 800e522:	bfb8      	it	lt
 800e524:	9204      	strlt	r2, [sp, #16]
 800e526:	7823      	ldrb	r3, [r4, #0]
 800e528:	2b2e      	cmp	r3, #46	@ 0x2e
 800e52a:	d10a      	bne.n	800e542 <_vfiprintf_r+0x156>
 800e52c:	7863      	ldrb	r3, [r4, #1]
 800e52e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e530:	d132      	bne.n	800e598 <_vfiprintf_r+0x1ac>
 800e532:	9b03      	ldr	r3, [sp, #12]
 800e534:	1d1a      	adds	r2, r3, #4
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	9203      	str	r2, [sp, #12]
 800e53a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e53e:	3402      	adds	r4, #2
 800e540:	9305      	str	r3, [sp, #20]
 800e542:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e618 <_vfiprintf_r+0x22c>
 800e546:	7821      	ldrb	r1, [r4, #0]
 800e548:	2203      	movs	r2, #3
 800e54a:	4650      	mov	r0, sl
 800e54c:	f7f1 fe68 	bl	8000220 <memchr>
 800e550:	b138      	cbz	r0, 800e562 <_vfiprintf_r+0x176>
 800e552:	9b04      	ldr	r3, [sp, #16]
 800e554:	eba0 000a 	sub.w	r0, r0, sl
 800e558:	2240      	movs	r2, #64	@ 0x40
 800e55a:	4082      	lsls	r2, r0
 800e55c:	4313      	orrs	r3, r2
 800e55e:	3401      	adds	r4, #1
 800e560:	9304      	str	r3, [sp, #16]
 800e562:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e566:	4829      	ldr	r0, [pc, #164]	@ (800e60c <_vfiprintf_r+0x220>)
 800e568:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e56c:	2206      	movs	r2, #6
 800e56e:	f7f1 fe57 	bl	8000220 <memchr>
 800e572:	2800      	cmp	r0, #0
 800e574:	d03f      	beq.n	800e5f6 <_vfiprintf_r+0x20a>
 800e576:	4b26      	ldr	r3, [pc, #152]	@ (800e610 <_vfiprintf_r+0x224>)
 800e578:	bb1b      	cbnz	r3, 800e5c2 <_vfiprintf_r+0x1d6>
 800e57a:	9b03      	ldr	r3, [sp, #12]
 800e57c:	3307      	adds	r3, #7
 800e57e:	f023 0307 	bic.w	r3, r3, #7
 800e582:	3308      	adds	r3, #8
 800e584:	9303      	str	r3, [sp, #12]
 800e586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e588:	443b      	add	r3, r7
 800e58a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e58c:	e76a      	b.n	800e464 <_vfiprintf_r+0x78>
 800e58e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e592:	460c      	mov	r4, r1
 800e594:	2001      	movs	r0, #1
 800e596:	e7a8      	b.n	800e4ea <_vfiprintf_r+0xfe>
 800e598:	2300      	movs	r3, #0
 800e59a:	3401      	adds	r4, #1
 800e59c:	9305      	str	r3, [sp, #20]
 800e59e:	4619      	mov	r1, r3
 800e5a0:	f04f 0c0a 	mov.w	ip, #10
 800e5a4:	4620      	mov	r0, r4
 800e5a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5aa:	3a30      	subs	r2, #48	@ 0x30
 800e5ac:	2a09      	cmp	r2, #9
 800e5ae:	d903      	bls.n	800e5b8 <_vfiprintf_r+0x1cc>
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d0c6      	beq.n	800e542 <_vfiprintf_r+0x156>
 800e5b4:	9105      	str	r1, [sp, #20]
 800e5b6:	e7c4      	b.n	800e542 <_vfiprintf_r+0x156>
 800e5b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5bc:	4604      	mov	r4, r0
 800e5be:	2301      	movs	r3, #1
 800e5c0:	e7f0      	b.n	800e5a4 <_vfiprintf_r+0x1b8>
 800e5c2:	ab03      	add	r3, sp, #12
 800e5c4:	9300      	str	r3, [sp, #0]
 800e5c6:	462a      	mov	r2, r5
 800e5c8:	4b12      	ldr	r3, [pc, #72]	@ (800e614 <_vfiprintf_r+0x228>)
 800e5ca:	a904      	add	r1, sp, #16
 800e5cc:	4630      	mov	r0, r6
 800e5ce:	f7fb febb 	bl	800a348 <_printf_float>
 800e5d2:	4607      	mov	r7, r0
 800e5d4:	1c78      	adds	r0, r7, #1
 800e5d6:	d1d6      	bne.n	800e586 <_vfiprintf_r+0x19a>
 800e5d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5da:	07d9      	lsls	r1, r3, #31
 800e5dc:	d405      	bmi.n	800e5ea <_vfiprintf_r+0x1fe>
 800e5de:	89ab      	ldrh	r3, [r5, #12]
 800e5e0:	059a      	lsls	r2, r3, #22
 800e5e2:	d402      	bmi.n	800e5ea <_vfiprintf_r+0x1fe>
 800e5e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5e6:	f7fc fe19 	bl	800b21c <__retarget_lock_release_recursive>
 800e5ea:	89ab      	ldrh	r3, [r5, #12]
 800e5ec:	065b      	lsls	r3, r3, #25
 800e5ee:	f53f af1f 	bmi.w	800e430 <_vfiprintf_r+0x44>
 800e5f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e5f4:	e71e      	b.n	800e434 <_vfiprintf_r+0x48>
 800e5f6:	ab03      	add	r3, sp, #12
 800e5f8:	9300      	str	r3, [sp, #0]
 800e5fa:	462a      	mov	r2, r5
 800e5fc:	4b05      	ldr	r3, [pc, #20]	@ (800e614 <_vfiprintf_r+0x228>)
 800e5fe:	a904      	add	r1, sp, #16
 800e600:	4630      	mov	r0, r6
 800e602:	f7fc f939 	bl	800a878 <_printf_i>
 800e606:	e7e4      	b.n	800e5d2 <_vfiprintf_r+0x1e6>
 800e608:	0800f681 	.word	0x0800f681
 800e60c:	0800f68b 	.word	0x0800f68b
 800e610:	0800a349 	.word	0x0800a349
 800e614:	0800e3c9 	.word	0x0800e3c9
 800e618:	0800f687 	.word	0x0800f687

0800e61c <__swbuf_r>:
 800e61c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e61e:	460e      	mov	r6, r1
 800e620:	4614      	mov	r4, r2
 800e622:	4605      	mov	r5, r0
 800e624:	b118      	cbz	r0, 800e62e <__swbuf_r+0x12>
 800e626:	6a03      	ldr	r3, [r0, #32]
 800e628:	b90b      	cbnz	r3, 800e62e <__swbuf_r+0x12>
 800e62a:	f7fc fcdd 	bl	800afe8 <__sinit>
 800e62e:	69a3      	ldr	r3, [r4, #24]
 800e630:	60a3      	str	r3, [r4, #8]
 800e632:	89a3      	ldrh	r3, [r4, #12]
 800e634:	071a      	lsls	r2, r3, #28
 800e636:	d501      	bpl.n	800e63c <__swbuf_r+0x20>
 800e638:	6923      	ldr	r3, [r4, #16]
 800e63a:	b943      	cbnz	r3, 800e64e <__swbuf_r+0x32>
 800e63c:	4621      	mov	r1, r4
 800e63e:	4628      	mov	r0, r5
 800e640:	f000 f82a 	bl	800e698 <__swsetup_r>
 800e644:	b118      	cbz	r0, 800e64e <__swbuf_r+0x32>
 800e646:	f04f 37ff 	mov.w	r7, #4294967295
 800e64a:	4638      	mov	r0, r7
 800e64c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e64e:	6823      	ldr	r3, [r4, #0]
 800e650:	6922      	ldr	r2, [r4, #16]
 800e652:	1a98      	subs	r0, r3, r2
 800e654:	6963      	ldr	r3, [r4, #20]
 800e656:	b2f6      	uxtb	r6, r6
 800e658:	4283      	cmp	r3, r0
 800e65a:	4637      	mov	r7, r6
 800e65c:	dc05      	bgt.n	800e66a <__swbuf_r+0x4e>
 800e65e:	4621      	mov	r1, r4
 800e660:	4628      	mov	r0, r5
 800e662:	f7ff fa53 	bl	800db0c <_fflush_r>
 800e666:	2800      	cmp	r0, #0
 800e668:	d1ed      	bne.n	800e646 <__swbuf_r+0x2a>
 800e66a:	68a3      	ldr	r3, [r4, #8]
 800e66c:	3b01      	subs	r3, #1
 800e66e:	60a3      	str	r3, [r4, #8]
 800e670:	6823      	ldr	r3, [r4, #0]
 800e672:	1c5a      	adds	r2, r3, #1
 800e674:	6022      	str	r2, [r4, #0]
 800e676:	701e      	strb	r6, [r3, #0]
 800e678:	6962      	ldr	r2, [r4, #20]
 800e67a:	1c43      	adds	r3, r0, #1
 800e67c:	429a      	cmp	r2, r3
 800e67e:	d004      	beq.n	800e68a <__swbuf_r+0x6e>
 800e680:	89a3      	ldrh	r3, [r4, #12]
 800e682:	07db      	lsls	r3, r3, #31
 800e684:	d5e1      	bpl.n	800e64a <__swbuf_r+0x2e>
 800e686:	2e0a      	cmp	r6, #10
 800e688:	d1df      	bne.n	800e64a <__swbuf_r+0x2e>
 800e68a:	4621      	mov	r1, r4
 800e68c:	4628      	mov	r0, r5
 800e68e:	f7ff fa3d 	bl	800db0c <_fflush_r>
 800e692:	2800      	cmp	r0, #0
 800e694:	d0d9      	beq.n	800e64a <__swbuf_r+0x2e>
 800e696:	e7d6      	b.n	800e646 <__swbuf_r+0x2a>

0800e698 <__swsetup_r>:
 800e698:	b538      	push	{r3, r4, r5, lr}
 800e69a:	4b29      	ldr	r3, [pc, #164]	@ (800e740 <__swsetup_r+0xa8>)
 800e69c:	4605      	mov	r5, r0
 800e69e:	6818      	ldr	r0, [r3, #0]
 800e6a0:	460c      	mov	r4, r1
 800e6a2:	b118      	cbz	r0, 800e6ac <__swsetup_r+0x14>
 800e6a4:	6a03      	ldr	r3, [r0, #32]
 800e6a6:	b90b      	cbnz	r3, 800e6ac <__swsetup_r+0x14>
 800e6a8:	f7fc fc9e 	bl	800afe8 <__sinit>
 800e6ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6b0:	0719      	lsls	r1, r3, #28
 800e6b2:	d422      	bmi.n	800e6fa <__swsetup_r+0x62>
 800e6b4:	06da      	lsls	r2, r3, #27
 800e6b6:	d407      	bmi.n	800e6c8 <__swsetup_r+0x30>
 800e6b8:	2209      	movs	r2, #9
 800e6ba:	602a      	str	r2, [r5, #0]
 800e6bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6c0:	81a3      	strh	r3, [r4, #12]
 800e6c2:	f04f 30ff 	mov.w	r0, #4294967295
 800e6c6:	e033      	b.n	800e730 <__swsetup_r+0x98>
 800e6c8:	0758      	lsls	r0, r3, #29
 800e6ca:	d512      	bpl.n	800e6f2 <__swsetup_r+0x5a>
 800e6cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e6ce:	b141      	cbz	r1, 800e6e2 <__swsetup_r+0x4a>
 800e6d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e6d4:	4299      	cmp	r1, r3
 800e6d6:	d002      	beq.n	800e6de <__swsetup_r+0x46>
 800e6d8:	4628      	mov	r0, r5
 800e6da:	f7fd fc0d 	bl	800bef8 <_free_r>
 800e6de:	2300      	movs	r3, #0
 800e6e0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e6e2:	89a3      	ldrh	r3, [r4, #12]
 800e6e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e6e8:	81a3      	strh	r3, [r4, #12]
 800e6ea:	2300      	movs	r3, #0
 800e6ec:	6063      	str	r3, [r4, #4]
 800e6ee:	6923      	ldr	r3, [r4, #16]
 800e6f0:	6023      	str	r3, [r4, #0]
 800e6f2:	89a3      	ldrh	r3, [r4, #12]
 800e6f4:	f043 0308 	orr.w	r3, r3, #8
 800e6f8:	81a3      	strh	r3, [r4, #12]
 800e6fa:	6923      	ldr	r3, [r4, #16]
 800e6fc:	b94b      	cbnz	r3, 800e712 <__swsetup_r+0x7a>
 800e6fe:	89a3      	ldrh	r3, [r4, #12]
 800e700:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e704:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e708:	d003      	beq.n	800e712 <__swsetup_r+0x7a>
 800e70a:	4621      	mov	r1, r4
 800e70c:	4628      	mov	r0, r5
 800e70e:	f000 f883 	bl	800e818 <__smakebuf_r>
 800e712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e716:	f013 0201 	ands.w	r2, r3, #1
 800e71a:	d00a      	beq.n	800e732 <__swsetup_r+0x9a>
 800e71c:	2200      	movs	r2, #0
 800e71e:	60a2      	str	r2, [r4, #8]
 800e720:	6962      	ldr	r2, [r4, #20]
 800e722:	4252      	negs	r2, r2
 800e724:	61a2      	str	r2, [r4, #24]
 800e726:	6922      	ldr	r2, [r4, #16]
 800e728:	b942      	cbnz	r2, 800e73c <__swsetup_r+0xa4>
 800e72a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e72e:	d1c5      	bne.n	800e6bc <__swsetup_r+0x24>
 800e730:	bd38      	pop	{r3, r4, r5, pc}
 800e732:	0799      	lsls	r1, r3, #30
 800e734:	bf58      	it	pl
 800e736:	6962      	ldrpl	r2, [r4, #20]
 800e738:	60a2      	str	r2, [r4, #8]
 800e73a:	e7f4      	b.n	800e726 <__swsetup_r+0x8e>
 800e73c:	2000      	movs	r0, #0
 800e73e:	e7f7      	b.n	800e730 <__swsetup_r+0x98>
 800e740:	20000998 	.word	0x20000998

0800e744 <_raise_r>:
 800e744:	291f      	cmp	r1, #31
 800e746:	b538      	push	{r3, r4, r5, lr}
 800e748:	4605      	mov	r5, r0
 800e74a:	460c      	mov	r4, r1
 800e74c:	d904      	bls.n	800e758 <_raise_r+0x14>
 800e74e:	2316      	movs	r3, #22
 800e750:	6003      	str	r3, [r0, #0]
 800e752:	f04f 30ff 	mov.w	r0, #4294967295
 800e756:	bd38      	pop	{r3, r4, r5, pc}
 800e758:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e75a:	b112      	cbz	r2, 800e762 <_raise_r+0x1e>
 800e75c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e760:	b94b      	cbnz	r3, 800e776 <_raise_r+0x32>
 800e762:	4628      	mov	r0, r5
 800e764:	f000 f830 	bl	800e7c8 <_getpid_r>
 800e768:	4622      	mov	r2, r4
 800e76a:	4601      	mov	r1, r0
 800e76c:	4628      	mov	r0, r5
 800e76e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e772:	f000 b817 	b.w	800e7a4 <_kill_r>
 800e776:	2b01      	cmp	r3, #1
 800e778:	d00a      	beq.n	800e790 <_raise_r+0x4c>
 800e77a:	1c59      	adds	r1, r3, #1
 800e77c:	d103      	bne.n	800e786 <_raise_r+0x42>
 800e77e:	2316      	movs	r3, #22
 800e780:	6003      	str	r3, [r0, #0]
 800e782:	2001      	movs	r0, #1
 800e784:	e7e7      	b.n	800e756 <_raise_r+0x12>
 800e786:	2100      	movs	r1, #0
 800e788:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e78c:	4620      	mov	r0, r4
 800e78e:	4798      	blx	r3
 800e790:	2000      	movs	r0, #0
 800e792:	e7e0      	b.n	800e756 <_raise_r+0x12>

0800e794 <raise>:
 800e794:	4b02      	ldr	r3, [pc, #8]	@ (800e7a0 <raise+0xc>)
 800e796:	4601      	mov	r1, r0
 800e798:	6818      	ldr	r0, [r3, #0]
 800e79a:	f7ff bfd3 	b.w	800e744 <_raise_r>
 800e79e:	bf00      	nop
 800e7a0:	20000998 	.word	0x20000998

0800e7a4 <_kill_r>:
 800e7a4:	b538      	push	{r3, r4, r5, lr}
 800e7a6:	4d07      	ldr	r5, [pc, #28]	@ (800e7c4 <_kill_r+0x20>)
 800e7a8:	2300      	movs	r3, #0
 800e7aa:	4604      	mov	r4, r0
 800e7ac:	4608      	mov	r0, r1
 800e7ae:	4611      	mov	r1, r2
 800e7b0:	602b      	str	r3, [r5, #0]
 800e7b2:	f7f5 fb3b 	bl	8003e2c <_kill>
 800e7b6:	1c43      	adds	r3, r0, #1
 800e7b8:	d102      	bne.n	800e7c0 <_kill_r+0x1c>
 800e7ba:	682b      	ldr	r3, [r5, #0]
 800e7bc:	b103      	cbz	r3, 800e7c0 <_kill_r+0x1c>
 800e7be:	6023      	str	r3, [r4, #0]
 800e7c0:	bd38      	pop	{r3, r4, r5, pc}
 800e7c2:	bf00      	nop
 800e7c4:	20001510 	.word	0x20001510

0800e7c8 <_getpid_r>:
 800e7c8:	f7f5 bb28 	b.w	8003e1c <_getpid>

0800e7cc <__swhatbuf_r>:
 800e7cc:	b570      	push	{r4, r5, r6, lr}
 800e7ce:	460c      	mov	r4, r1
 800e7d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7d4:	2900      	cmp	r1, #0
 800e7d6:	b096      	sub	sp, #88	@ 0x58
 800e7d8:	4615      	mov	r5, r2
 800e7da:	461e      	mov	r6, r3
 800e7dc:	da0d      	bge.n	800e7fa <__swhatbuf_r+0x2e>
 800e7de:	89a3      	ldrh	r3, [r4, #12]
 800e7e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e7e4:	f04f 0100 	mov.w	r1, #0
 800e7e8:	bf14      	ite	ne
 800e7ea:	2340      	movne	r3, #64	@ 0x40
 800e7ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e7f0:	2000      	movs	r0, #0
 800e7f2:	6031      	str	r1, [r6, #0]
 800e7f4:	602b      	str	r3, [r5, #0]
 800e7f6:	b016      	add	sp, #88	@ 0x58
 800e7f8:	bd70      	pop	{r4, r5, r6, pc}
 800e7fa:	466a      	mov	r2, sp
 800e7fc:	f000 f848 	bl	800e890 <_fstat_r>
 800e800:	2800      	cmp	r0, #0
 800e802:	dbec      	blt.n	800e7de <__swhatbuf_r+0x12>
 800e804:	9901      	ldr	r1, [sp, #4]
 800e806:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e80a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e80e:	4259      	negs	r1, r3
 800e810:	4159      	adcs	r1, r3
 800e812:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e816:	e7eb      	b.n	800e7f0 <__swhatbuf_r+0x24>

0800e818 <__smakebuf_r>:
 800e818:	898b      	ldrh	r3, [r1, #12]
 800e81a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e81c:	079d      	lsls	r5, r3, #30
 800e81e:	4606      	mov	r6, r0
 800e820:	460c      	mov	r4, r1
 800e822:	d507      	bpl.n	800e834 <__smakebuf_r+0x1c>
 800e824:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e828:	6023      	str	r3, [r4, #0]
 800e82a:	6123      	str	r3, [r4, #16]
 800e82c:	2301      	movs	r3, #1
 800e82e:	6163      	str	r3, [r4, #20]
 800e830:	b003      	add	sp, #12
 800e832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e834:	ab01      	add	r3, sp, #4
 800e836:	466a      	mov	r2, sp
 800e838:	f7ff ffc8 	bl	800e7cc <__swhatbuf_r>
 800e83c:	9f00      	ldr	r7, [sp, #0]
 800e83e:	4605      	mov	r5, r0
 800e840:	4639      	mov	r1, r7
 800e842:	4630      	mov	r0, r6
 800e844:	f7fd fbcc 	bl	800bfe0 <_malloc_r>
 800e848:	b948      	cbnz	r0, 800e85e <__smakebuf_r+0x46>
 800e84a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e84e:	059a      	lsls	r2, r3, #22
 800e850:	d4ee      	bmi.n	800e830 <__smakebuf_r+0x18>
 800e852:	f023 0303 	bic.w	r3, r3, #3
 800e856:	f043 0302 	orr.w	r3, r3, #2
 800e85a:	81a3      	strh	r3, [r4, #12]
 800e85c:	e7e2      	b.n	800e824 <__smakebuf_r+0xc>
 800e85e:	89a3      	ldrh	r3, [r4, #12]
 800e860:	6020      	str	r0, [r4, #0]
 800e862:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e866:	81a3      	strh	r3, [r4, #12]
 800e868:	9b01      	ldr	r3, [sp, #4]
 800e86a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e86e:	b15b      	cbz	r3, 800e888 <__smakebuf_r+0x70>
 800e870:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e874:	4630      	mov	r0, r6
 800e876:	f000 f81d 	bl	800e8b4 <_isatty_r>
 800e87a:	b128      	cbz	r0, 800e888 <__smakebuf_r+0x70>
 800e87c:	89a3      	ldrh	r3, [r4, #12]
 800e87e:	f023 0303 	bic.w	r3, r3, #3
 800e882:	f043 0301 	orr.w	r3, r3, #1
 800e886:	81a3      	strh	r3, [r4, #12]
 800e888:	89a3      	ldrh	r3, [r4, #12]
 800e88a:	431d      	orrs	r5, r3
 800e88c:	81a5      	strh	r5, [r4, #12]
 800e88e:	e7cf      	b.n	800e830 <__smakebuf_r+0x18>

0800e890 <_fstat_r>:
 800e890:	b538      	push	{r3, r4, r5, lr}
 800e892:	4d07      	ldr	r5, [pc, #28]	@ (800e8b0 <_fstat_r+0x20>)
 800e894:	2300      	movs	r3, #0
 800e896:	4604      	mov	r4, r0
 800e898:	4608      	mov	r0, r1
 800e89a:	4611      	mov	r1, r2
 800e89c:	602b      	str	r3, [r5, #0]
 800e89e:	f7f5 fb25 	bl	8003eec <_fstat>
 800e8a2:	1c43      	adds	r3, r0, #1
 800e8a4:	d102      	bne.n	800e8ac <_fstat_r+0x1c>
 800e8a6:	682b      	ldr	r3, [r5, #0]
 800e8a8:	b103      	cbz	r3, 800e8ac <_fstat_r+0x1c>
 800e8aa:	6023      	str	r3, [r4, #0]
 800e8ac:	bd38      	pop	{r3, r4, r5, pc}
 800e8ae:	bf00      	nop
 800e8b0:	20001510 	.word	0x20001510

0800e8b4 <_isatty_r>:
 800e8b4:	b538      	push	{r3, r4, r5, lr}
 800e8b6:	4d06      	ldr	r5, [pc, #24]	@ (800e8d0 <_isatty_r+0x1c>)
 800e8b8:	2300      	movs	r3, #0
 800e8ba:	4604      	mov	r4, r0
 800e8bc:	4608      	mov	r0, r1
 800e8be:	602b      	str	r3, [r5, #0]
 800e8c0:	f7f5 fb24 	bl	8003f0c <_isatty>
 800e8c4:	1c43      	adds	r3, r0, #1
 800e8c6:	d102      	bne.n	800e8ce <_isatty_r+0x1a>
 800e8c8:	682b      	ldr	r3, [r5, #0]
 800e8ca:	b103      	cbz	r3, 800e8ce <_isatty_r+0x1a>
 800e8cc:	6023      	str	r3, [r4, #0]
 800e8ce:	bd38      	pop	{r3, r4, r5, pc}
 800e8d0:	20001510 	.word	0x20001510

0800e8d4 <sqrt>:
 800e8d4:	b538      	push	{r3, r4, r5, lr}
 800e8d6:	ed2d 8b02 	vpush	{d8}
 800e8da:	ec55 4b10 	vmov	r4, r5, d0
 800e8de:	f000 f86b 	bl	800e9b8 <__ieee754_sqrt>
 800e8e2:	4622      	mov	r2, r4
 800e8e4:	462b      	mov	r3, r5
 800e8e6:	4620      	mov	r0, r4
 800e8e8:	4629      	mov	r1, r5
 800e8ea:	eeb0 8a40 	vmov.f32	s16, s0
 800e8ee:	eef0 8a60 	vmov.f32	s17, s1
 800e8f2:	f7f2 f943 	bl	8000b7c <__aeabi_dcmpun>
 800e8f6:	b990      	cbnz	r0, 800e91e <sqrt+0x4a>
 800e8f8:	2200      	movs	r2, #0
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	4620      	mov	r0, r4
 800e8fe:	4629      	mov	r1, r5
 800e900:	f7f2 f914 	bl	8000b2c <__aeabi_dcmplt>
 800e904:	b158      	cbz	r0, 800e91e <sqrt+0x4a>
 800e906:	f7fc fc5d 	bl	800b1c4 <__errno>
 800e90a:	2321      	movs	r3, #33	@ 0x21
 800e90c:	6003      	str	r3, [r0, #0]
 800e90e:	2200      	movs	r2, #0
 800e910:	2300      	movs	r3, #0
 800e912:	4610      	mov	r0, r2
 800e914:	4619      	mov	r1, r3
 800e916:	f7f1 ffc1 	bl	800089c <__aeabi_ddiv>
 800e91a:	ec41 0b18 	vmov	d8, r0, r1
 800e91e:	eeb0 0a48 	vmov.f32	s0, s16
 800e922:	eef0 0a68 	vmov.f32	s1, s17
 800e926:	ecbd 8b02 	vpop	{d8}
 800e92a:	bd38      	pop	{r3, r4, r5, pc}

0800e92c <sinf>:
 800e92c:	ee10 3a10 	vmov	r3, s0
 800e930:	b507      	push	{r0, r1, r2, lr}
 800e932:	4a1f      	ldr	r2, [pc, #124]	@ (800e9b0 <sinf+0x84>)
 800e934:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e938:	4293      	cmp	r3, r2
 800e93a:	d807      	bhi.n	800e94c <sinf+0x20>
 800e93c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800e9b4 <sinf+0x88>
 800e940:	2000      	movs	r0, #0
 800e942:	b003      	add	sp, #12
 800e944:	f85d eb04 	ldr.w	lr, [sp], #4
 800e948:	f000 b964 	b.w	800ec14 <__kernel_sinf>
 800e94c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e950:	d304      	bcc.n	800e95c <sinf+0x30>
 800e952:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e956:	b003      	add	sp, #12
 800e958:	f85d fb04 	ldr.w	pc, [sp], #4
 800e95c:	4668      	mov	r0, sp
 800e95e:	f000 f9a1 	bl	800eca4 <__ieee754_rem_pio2f>
 800e962:	f000 0003 	and.w	r0, r0, #3
 800e966:	2801      	cmp	r0, #1
 800e968:	d00a      	beq.n	800e980 <sinf+0x54>
 800e96a:	2802      	cmp	r0, #2
 800e96c:	d00f      	beq.n	800e98e <sinf+0x62>
 800e96e:	b9c0      	cbnz	r0, 800e9a2 <sinf+0x76>
 800e970:	eddd 0a01 	vldr	s1, [sp, #4]
 800e974:	ed9d 0a00 	vldr	s0, [sp]
 800e978:	2001      	movs	r0, #1
 800e97a:	f000 f94b 	bl	800ec14 <__kernel_sinf>
 800e97e:	e7ea      	b.n	800e956 <sinf+0x2a>
 800e980:	eddd 0a01 	vldr	s1, [sp, #4]
 800e984:	ed9d 0a00 	vldr	s0, [sp]
 800e988:	f000 f8ec 	bl	800eb64 <__kernel_cosf>
 800e98c:	e7e3      	b.n	800e956 <sinf+0x2a>
 800e98e:	eddd 0a01 	vldr	s1, [sp, #4]
 800e992:	ed9d 0a00 	vldr	s0, [sp]
 800e996:	2001      	movs	r0, #1
 800e998:	f000 f93c 	bl	800ec14 <__kernel_sinf>
 800e99c:	eeb1 0a40 	vneg.f32	s0, s0
 800e9a0:	e7d9      	b.n	800e956 <sinf+0x2a>
 800e9a2:	eddd 0a01 	vldr	s1, [sp, #4]
 800e9a6:	ed9d 0a00 	vldr	s0, [sp]
 800e9aa:	f000 f8db 	bl	800eb64 <__kernel_cosf>
 800e9ae:	e7f5      	b.n	800e99c <sinf+0x70>
 800e9b0:	3f490fd8 	.word	0x3f490fd8
 800e9b4:	00000000 	.word	0x00000000

0800e9b8 <__ieee754_sqrt>:
 800e9b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9bc:	4a66      	ldr	r2, [pc, #408]	@ (800eb58 <__ieee754_sqrt+0x1a0>)
 800e9be:	ec55 4b10 	vmov	r4, r5, d0
 800e9c2:	43aa      	bics	r2, r5
 800e9c4:	462b      	mov	r3, r5
 800e9c6:	4621      	mov	r1, r4
 800e9c8:	d110      	bne.n	800e9ec <__ieee754_sqrt+0x34>
 800e9ca:	4622      	mov	r2, r4
 800e9cc:	4620      	mov	r0, r4
 800e9ce:	4629      	mov	r1, r5
 800e9d0:	f7f1 fe3a 	bl	8000648 <__aeabi_dmul>
 800e9d4:	4602      	mov	r2, r0
 800e9d6:	460b      	mov	r3, r1
 800e9d8:	4620      	mov	r0, r4
 800e9da:	4629      	mov	r1, r5
 800e9dc:	f7f1 fc7e 	bl	80002dc <__adddf3>
 800e9e0:	4604      	mov	r4, r0
 800e9e2:	460d      	mov	r5, r1
 800e9e4:	ec45 4b10 	vmov	d0, r4, r5
 800e9e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9ec:	2d00      	cmp	r5, #0
 800e9ee:	dc0e      	bgt.n	800ea0e <__ieee754_sqrt+0x56>
 800e9f0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e9f4:	4322      	orrs	r2, r4
 800e9f6:	d0f5      	beq.n	800e9e4 <__ieee754_sqrt+0x2c>
 800e9f8:	b19d      	cbz	r5, 800ea22 <__ieee754_sqrt+0x6a>
 800e9fa:	4622      	mov	r2, r4
 800e9fc:	4620      	mov	r0, r4
 800e9fe:	4629      	mov	r1, r5
 800ea00:	f7f1 fc6a 	bl	80002d8 <__aeabi_dsub>
 800ea04:	4602      	mov	r2, r0
 800ea06:	460b      	mov	r3, r1
 800ea08:	f7f1 ff48 	bl	800089c <__aeabi_ddiv>
 800ea0c:	e7e8      	b.n	800e9e0 <__ieee754_sqrt+0x28>
 800ea0e:	152a      	asrs	r2, r5, #20
 800ea10:	d115      	bne.n	800ea3e <__ieee754_sqrt+0x86>
 800ea12:	2000      	movs	r0, #0
 800ea14:	e009      	b.n	800ea2a <__ieee754_sqrt+0x72>
 800ea16:	0acb      	lsrs	r3, r1, #11
 800ea18:	3a15      	subs	r2, #21
 800ea1a:	0549      	lsls	r1, r1, #21
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d0fa      	beq.n	800ea16 <__ieee754_sqrt+0x5e>
 800ea20:	e7f7      	b.n	800ea12 <__ieee754_sqrt+0x5a>
 800ea22:	462a      	mov	r2, r5
 800ea24:	e7fa      	b.n	800ea1c <__ieee754_sqrt+0x64>
 800ea26:	005b      	lsls	r3, r3, #1
 800ea28:	3001      	adds	r0, #1
 800ea2a:	02dc      	lsls	r4, r3, #11
 800ea2c:	d5fb      	bpl.n	800ea26 <__ieee754_sqrt+0x6e>
 800ea2e:	1e44      	subs	r4, r0, #1
 800ea30:	1b12      	subs	r2, r2, r4
 800ea32:	f1c0 0420 	rsb	r4, r0, #32
 800ea36:	fa21 f404 	lsr.w	r4, r1, r4
 800ea3a:	4323      	orrs	r3, r4
 800ea3c:	4081      	lsls	r1, r0
 800ea3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ea42:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800ea46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ea4a:	07d2      	lsls	r2, r2, #31
 800ea4c:	bf5c      	itt	pl
 800ea4e:	005b      	lslpl	r3, r3, #1
 800ea50:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800ea54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ea58:	bf58      	it	pl
 800ea5a:	0049      	lslpl	r1, r1, #1
 800ea5c:	2600      	movs	r6, #0
 800ea5e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800ea62:	107f      	asrs	r7, r7, #1
 800ea64:	0049      	lsls	r1, r1, #1
 800ea66:	2016      	movs	r0, #22
 800ea68:	4632      	mov	r2, r6
 800ea6a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800ea6e:	1915      	adds	r5, r2, r4
 800ea70:	429d      	cmp	r5, r3
 800ea72:	bfde      	ittt	le
 800ea74:	192a      	addle	r2, r5, r4
 800ea76:	1b5b      	suble	r3, r3, r5
 800ea78:	1936      	addle	r6, r6, r4
 800ea7a:	0fcd      	lsrs	r5, r1, #31
 800ea7c:	3801      	subs	r0, #1
 800ea7e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800ea82:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ea86:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800ea8a:	d1f0      	bne.n	800ea6e <__ieee754_sqrt+0xb6>
 800ea8c:	4605      	mov	r5, r0
 800ea8e:	2420      	movs	r4, #32
 800ea90:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800ea94:	4293      	cmp	r3, r2
 800ea96:	eb0c 0e00 	add.w	lr, ip, r0
 800ea9a:	dc02      	bgt.n	800eaa2 <__ieee754_sqrt+0xea>
 800ea9c:	d113      	bne.n	800eac6 <__ieee754_sqrt+0x10e>
 800ea9e:	458e      	cmp	lr, r1
 800eaa0:	d811      	bhi.n	800eac6 <__ieee754_sqrt+0x10e>
 800eaa2:	f1be 0f00 	cmp.w	lr, #0
 800eaa6:	eb0e 000c 	add.w	r0, lr, ip
 800eaaa:	da3f      	bge.n	800eb2c <__ieee754_sqrt+0x174>
 800eaac:	2800      	cmp	r0, #0
 800eaae:	db3d      	blt.n	800eb2c <__ieee754_sqrt+0x174>
 800eab0:	f102 0801 	add.w	r8, r2, #1
 800eab4:	1a9b      	subs	r3, r3, r2
 800eab6:	458e      	cmp	lr, r1
 800eab8:	bf88      	it	hi
 800eaba:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800eabe:	eba1 010e 	sub.w	r1, r1, lr
 800eac2:	4465      	add	r5, ip
 800eac4:	4642      	mov	r2, r8
 800eac6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800eaca:	3c01      	subs	r4, #1
 800eacc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800ead0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ead4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800ead8:	d1dc      	bne.n	800ea94 <__ieee754_sqrt+0xdc>
 800eada:	4319      	orrs	r1, r3
 800eadc:	d01b      	beq.n	800eb16 <__ieee754_sqrt+0x15e>
 800eade:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800eb5c <__ieee754_sqrt+0x1a4>
 800eae2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800eb60 <__ieee754_sqrt+0x1a8>
 800eae6:	e9da 0100 	ldrd	r0, r1, [sl]
 800eaea:	e9db 2300 	ldrd	r2, r3, [fp]
 800eaee:	f7f1 fbf3 	bl	80002d8 <__aeabi_dsub>
 800eaf2:	e9da 8900 	ldrd	r8, r9, [sl]
 800eaf6:	4602      	mov	r2, r0
 800eaf8:	460b      	mov	r3, r1
 800eafa:	4640      	mov	r0, r8
 800eafc:	4649      	mov	r1, r9
 800eafe:	f7f2 f81f 	bl	8000b40 <__aeabi_dcmple>
 800eb02:	b140      	cbz	r0, 800eb16 <__ieee754_sqrt+0x15e>
 800eb04:	f1b5 3fff 	cmp.w	r5, #4294967295
 800eb08:	e9da 0100 	ldrd	r0, r1, [sl]
 800eb0c:	e9db 2300 	ldrd	r2, r3, [fp]
 800eb10:	d10e      	bne.n	800eb30 <__ieee754_sqrt+0x178>
 800eb12:	3601      	adds	r6, #1
 800eb14:	4625      	mov	r5, r4
 800eb16:	1073      	asrs	r3, r6, #1
 800eb18:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800eb1c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800eb20:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800eb24:	086b      	lsrs	r3, r5, #1
 800eb26:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800eb2a:	e759      	b.n	800e9e0 <__ieee754_sqrt+0x28>
 800eb2c:	4690      	mov	r8, r2
 800eb2e:	e7c1      	b.n	800eab4 <__ieee754_sqrt+0xfc>
 800eb30:	f7f1 fbd4 	bl	80002dc <__adddf3>
 800eb34:	e9da 8900 	ldrd	r8, r9, [sl]
 800eb38:	4602      	mov	r2, r0
 800eb3a:	460b      	mov	r3, r1
 800eb3c:	4640      	mov	r0, r8
 800eb3e:	4649      	mov	r1, r9
 800eb40:	f7f1 fff4 	bl	8000b2c <__aeabi_dcmplt>
 800eb44:	b120      	cbz	r0, 800eb50 <__ieee754_sqrt+0x198>
 800eb46:	1cab      	adds	r3, r5, #2
 800eb48:	bf08      	it	eq
 800eb4a:	3601      	addeq	r6, #1
 800eb4c:	3502      	adds	r5, #2
 800eb4e:	e7e2      	b.n	800eb16 <__ieee754_sqrt+0x15e>
 800eb50:	1c6b      	adds	r3, r5, #1
 800eb52:	f023 0501 	bic.w	r5, r3, #1
 800eb56:	e7de      	b.n	800eb16 <__ieee754_sqrt+0x15e>
 800eb58:	7ff00000 	.word	0x7ff00000
 800eb5c:	0800f998 	.word	0x0800f998
 800eb60:	0800f990 	.word	0x0800f990

0800eb64 <__kernel_cosf>:
 800eb64:	ee10 3a10 	vmov	r3, s0
 800eb68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eb6c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800eb70:	eef0 6a40 	vmov.f32	s13, s0
 800eb74:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800eb78:	d204      	bcs.n	800eb84 <__kernel_cosf+0x20>
 800eb7a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800eb7e:	ee17 2a90 	vmov	r2, s15
 800eb82:	b342      	cbz	r2, 800ebd6 <__kernel_cosf+0x72>
 800eb84:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800eb88:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800ebf4 <__kernel_cosf+0x90>
 800eb8c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800ebf8 <__kernel_cosf+0x94>
 800eb90:	4a1a      	ldr	r2, [pc, #104]	@ (800ebfc <__kernel_cosf+0x98>)
 800eb92:	eea7 6a27 	vfma.f32	s12, s14, s15
 800eb96:	4293      	cmp	r3, r2
 800eb98:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ec00 <__kernel_cosf+0x9c>
 800eb9c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800eba0:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800ec04 <__kernel_cosf+0xa0>
 800eba4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800eba8:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800ec08 <__kernel_cosf+0xa4>
 800ebac:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ebb0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800ec0c <__kernel_cosf+0xa8>
 800ebb4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ebb8:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800ebbc:	ee26 6a07 	vmul.f32	s12, s12, s14
 800ebc0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ebc4:	eee7 0a06 	vfma.f32	s1, s14, s12
 800ebc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ebcc:	d804      	bhi.n	800ebd8 <__kernel_cosf+0x74>
 800ebce:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ebd2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ebd6:	4770      	bx	lr
 800ebd8:	4a0d      	ldr	r2, [pc, #52]	@ (800ec10 <__kernel_cosf+0xac>)
 800ebda:	4293      	cmp	r3, r2
 800ebdc:	bf9a      	itte	ls
 800ebde:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800ebe2:	ee07 3a10 	vmovls	s14, r3
 800ebe6:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800ebea:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ebee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ebf2:	e7ec      	b.n	800ebce <__kernel_cosf+0x6a>
 800ebf4:	ad47d74e 	.word	0xad47d74e
 800ebf8:	310f74f6 	.word	0x310f74f6
 800ebfc:	3e999999 	.word	0x3e999999
 800ec00:	b493f27c 	.word	0xb493f27c
 800ec04:	37d00d01 	.word	0x37d00d01
 800ec08:	bab60b61 	.word	0xbab60b61
 800ec0c:	3d2aaaab 	.word	0x3d2aaaab
 800ec10:	3f480000 	.word	0x3f480000

0800ec14 <__kernel_sinf>:
 800ec14:	ee10 3a10 	vmov	r3, s0
 800ec18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ec1c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ec20:	d204      	bcs.n	800ec2c <__kernel_sinf+0x18>
 800ec22:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ec26:	ee17 3a90 	vmov	r3, s15
 800ec2a:	b35b      	cbz	r3, 800ec84 <__kernel_sinf+0x70>
 800ec2c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ec30:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800ec88 <__kernel_sinf+0x74>
 800ec34:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800ec8c <__kernel_sinf+0x78>
 800ec38:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ec3c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800ec90 <__kernel_sinf+0x7c>
 800ec40:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ec44:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800ec94 <__kernel_sinf+0x80>
 800ec48:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ec4c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800ec98 <__kernel_sinf+0x84>
 800ec50:	ee60 6a07 	vmul.f32	s13, s0, s14
 800ec54:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ec58:	b930      	cbnz	r0, 800ec68 <__kernel_sinf+0x54>
 800ec5a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800ec9c <__kernel_sinf+0x88>
 800ec5e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ec62:	eea6 0a26 	vfma.f32	s0, s12, s13
 800ec66:	4770      	bx	lr
 800ec68:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ec6c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800ec70:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ec74:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ec78:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800eca0 <__kernel_sinf+0x8c>
 800ec7c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ec80:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ec84:	4770      	bx	lr
 800ec86:	bf00      	nop
 800ec88:	2f2ec9d3 	.word	0x2f2ec9d3
 800ec8c:	b2d72f34 	.word	0xb2d72f34
 800ec90:	3638ef1b 	.word	0x3638ef1b
 800ec94:	b9500d01 	.word	0xb9500d01
 800ec98:	3c088889 	.word	0x3c088889
 800ec9c:	be2aaaab 	.word	0xbe2aaaab
 800eca0:	3e2aaaab 	.word	0x3e2aaaab

0800eca4 <__ieee754_rem_pio2f>:
 800eca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eca6:	ee10 6a10 	vmov	r6, s0
 800ecaa:	4b88      	ldr	r3, [pc, #544]	@ (800eecc <__ieee754_rem_pio2f+0x228>)
 800ecac:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800ecb0:	429d      	cmp	r5, r3
 800ecb2:	b087      	sub	sp, #28
 800ecb4:	4604      	mov	r4, r0
 800ecb6:	d805      	bhi.n	800ecc4 <__ieee754_rem_pio2f+0x20>
 800ecb8:	2300      	movs	r3, #0
 800ecba:	ed80 0a00 	vstr	s0, [r0]
 800ecbe:	6043      	str	r3, [r0, #4]
 800ecc0:	2000      	movs	r0, #0
 800ecc2:	e022      	b.n	800ed0a <__ieee754_rem_pio2f+0x66>
 800ecc4:	4b82      	ldr	r3, [pc, #520]	@ (800eed0 <__ieee754_rem_pio2f+0x22c>)
 800ecc6:	429d      	cmp	r5, r3
 800ecc8:	d83a      	bhi.n	800ed40 <__ieee754_rem_pio2f+0x9c>
 800ecca:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ecce:	2e00      	cmp	r6, #0
 800ecd0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800eed4 <__ieee754_rem_pio2f+0x230>
 800ecd4:	4a80      	ldr	r2, [pc, #512]	@ (800eed8 <__ieee754_rem_pio2f+0x234>)
 800ecd6:	f023 030f 	bic.w	r3, r3, #15
 800ecda:	dd18      	ble.n	800ed0e <__ieee754_rem_pio2f+0x6a>
 800ecdc:	4293      	cmp	r3, r2
 800ecde:	ee70 7a47 	vsub.f32	s15, s0, s14
 800ece2:	bf09      	itett	eq
 800ece4:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800eedc <__ieee754_rem_pio2f+0x238>
 800ece8:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800eee0 <__ieee754_rem_pio2f+0x23c>
 800ecec:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800eee4 <__ieee754_rem_pio2f+0x240>
 800ecf0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800ecf4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800ecf8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ecfc:	ed80 7a00 	vstr	s14, [r0]
 800ed00:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ed04:	edc0 7a01 	vstr	s15, [r0, #4]
 800ed08:	2001      	movs	r0, #1
 800ed0a:	b007      	add	sp, #28
 800ed0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed0e:	4293      	cmp	r3, r2
 800ed10:	ee70 7a07 	vadd.f32	s15, s0, s14
 800ed14:	bf09      	itett	eq
 800ed16:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800eedc <__ieee754_rem_pio2f+0x238>
 800ed1a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800eee0 <__ieee754_rem_pio2f+0x23c>
 800ed1e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800eee4 <__ieee754_rem_pio2f+0x240>
 800ed22:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800ed26:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ed2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed2e:	ed80 7a00 	vstr	s14, [r0]
 800ed32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ed36:	edc0 7a01 	vstr	s15, [r0, #4]
 800ed3a:	f04f 30ff 	mov.w	r0, #4294967295
 800ed3e:	e7e4      	b.n	800ed0a <__ieee754_rem_pio2f+0x66>
 800ed40:	4b69      	ldr	r3, [pc, #420]	@ (800eee8 <__ieee754_rem_pio2f+0x244>)
 800ed42:	429d      	cmp	r5, r3
 800ed44:	d873      	bhi.n	800ee2e <__ieee754_rem_pio2f+0x18a>
 800ed46:	f000 f8dd 	bl	800ef04 <fabsf>
 800ed4a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800eeec <__ieee754_rem_pio2f+0x248>
 800ed4e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ed52:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ed56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ed5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ed5e:	ee17 0a90 	vmov	r0, s15
 800ed62:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800eed4 <__ieee754_rem_pio2f+0x230>
 800ed66:	eea7 0a67 	vfms.f32	s0, s14, s15
 800ed6a:	281f      	cmp	r0, #31
 800ed6c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800eee0 <__ieee754_rem_pio2f+0x23c>
 800ed70:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed74:	eeb1 6a47 	vneg.f32	s12, s14
 800ed78:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ed7c:	ee16 1a90 	vmov	r1, s13
 800ed80:	dc09      	bgt.n	800ed96 <__ieee754_rem_pio2f+0xf2>
 800ed82:	4a5b      	ldr	r2, [pc, #364]	@ (800eef0 <__ieee754_rem_pio2f+0x24c>)
 800ed84:	1e47      	subs	r7, r0, #1
 800ed86:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ed8a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800ed8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ed92:	4293      	cmp	r3, r2
 800ed94:	d107      	bne.n	800eda6 <__ieee754_rem_pio2f+0x102>
 800ed96:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800ed9a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800ed9e:	2a08      	cmp	r2, #8
 800eda0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800eda4:	dc14      	bgt.n	800edd0 <__ieee754_rem_pio2f+0x12c>
 800eda6:	6021      	str	r1, [r4, #0]
 800eda8:	ed94 7a00 	vldr	s14, [r4]
 800edac:	ee30 0a47 	vsub.f32	s0, s0, s14
 800edb0:	2e00      	cmp	r6, #0
 800edb2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800edb6:	ed84 0a01 	vstr	s0, [r4, #4]
 800edba:	daa6      	bge.n	800ed0a <__ieee754_rem_pio2f+0x66>
 800edbc:	eeb1 7a47 	vneg.f32	s14, s14
 800edc0:	eeb1 0a40 	vneg.f32	s0, s0
 800edc4:	ed84 7a00 	vstr	s14, [r4]
 800edc8:	ed84 0a01 	vstr	s0, [r4, #4]
 800edcc:	4240      	negs	r0, r0
 800edce:	e79c      	b.n	800ed0a <__ieee754_rem_pio2f+0x66>
 800edd0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800eedc <__ieee754_rem_pio2f+0x238>
 800edd4:	eef0 6a40 	vmov.f32	s13, s0
 800edd8:	eee6 6a25 	vfma.f32	s13, s12, s11
 800eddc:	ee70 7a66 	vsub.f32	s15, s0, s13
 800ede0:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ede4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800eee4 <__ieee754_rem_pio2f+0x240>
 800ede8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800edec:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800edf0:	ee15 2a90 	vmov	r2, s11
 800edf4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800edf8:	1a5b      	subs	r3, r3, r1
 800edfa:	2b19      	cmp	r3, #25
 800edfc:	dc04      	bgt.n	800ee08 <__ieee754_rem_pio2f+0x164>
 800edfe:	edc4 5a00 	vstr	s11, [r4]
 800ee02:	eeb0 0a66 	vmov.f32	s0, s13
 800ee06:	e7cf      	b.n	800eda8 <__ieee754_rem_pio2f+0x104>
 800ee08:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800eef4 <__ieee754_rem_pio2f+0x250>
 800ee0c:	eeb0 0a66 	vmov.f32	s0, s13
 800ee10:	eea6 0a25 	vfma.f32	s0, s12, s11
 800ee14:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ee18:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800eef8 <__ieee754_rem_pio2f+0x254>
 800ee1c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ee20:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ee24:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ee28:	ed84 7a00 	vstr	s14, [r4]
 800ee2c:	e7bc      	b.n	800eda8 <__ieee754_rem_pio2f+0x104>
 800ee2e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800ee32:	d306      	bcc.n	800ee42 <__ieee754_rem_pio2f+0x19e>
 800ee34:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ee38:	edc0 7a01 	vstr	s15, [r0, #4]
 800ee3c:	edc0 7a00 	vstr	s15, [r0]
 800ee40:	e73e      	b.n	800ecc0 <__ieee754_rem_pio2f+0x1c>
 800ee42:	15ea      	asrs	r2, r5, #23
 800ee44:	3a86      	subs	r2, #134	@ 0x86
 800ee46:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ee4a:	ee07 3a90 	vmov	s15, r3
 800ee4e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ee52:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800eefc <__ieee754_rem_pio2f+0x258>
 800ee56:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ee5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ee5e:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ee62:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ee66:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ee6a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ee6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ee72:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ee76:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ee7a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ee7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee82:	edcd 7a05 	vstr	s15, [sp, #20]
 800ee86:	d11e      	bne.n	800eec6 <__ieee754_rem_pio2f+0x222>
 800ee88:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ee8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee90:	bf0c      	ite	eq
 800ee92:	2301      	moveq	r3, #1
 800ee94:	2302      	movne	r3, #2
 800ee96:	491a      	ldr	r1, [pc, #104]	@ (800ef00 <__ieee754_rem_pio2f+0x25c>)
 800ee98:	9101      	str	r1, [sp, #4]
 800ee9a:	2102      	movs	r1, #2
 800ee9c:	9100      	str	r1, [sp, #0]
 800ee9e:	a803      	add	r0, sp, #12
 800eea0:	4621      	mov	r1, r4
 800eea2:	f000 f89d 	bl	800efe0 <__kernel_rem_pio2f>
 800eea6:	2e00      	cmp	r6, #0
 800eea8:	f6bf af2f 	bge.w	800ed0a <__ieee754_rem_pio2f+0x66>
 800eeac:	edd4 7a00 	vldr	s15, [r4]
 800eeb0:	eef1 7a67 	vneg.f32	s15, s15
 800eeb4:	edc4 7a00 	vstr	s15, [r4]
 800eeb8:	edd4 7a01 	vldr	s15, [r4, #4]
 800eebc:	eef1 7a67 	vneg.f32	s15, s15
 800eec0:	edc4 7a01 	vstr	s15, [r4, #4]
 800eec4:	e782      	b.n	800edcc <__ieee754_rem_pio2f+0x128>
 800eec6:	2303      	movs	r3, #3
 800eec8:	e7e5      	b.n	800ee96 <__ieee754_rem_pio2f+0x1f2>
 800eeca:	bf00      	nop
 800eecc:	3f490fd8 	.word	0x3f490fd8
 800eed0:	4016cbe3 	.word	0x4016cbe3
 800eed4:	3fc90f80 	.word	0x3fc90f80
 800eed8:	3fc90fd0 	.word	0x3fc90fd0
 800eedc:	37354400 	.word	0x37354400
 800eee0:	37354443 	.word	0x37354443
 800eee4:	2e85a308 	.word	0x2e85a308
 800eee8:	43490f80 	.word	0x43490f80
 800eeec:	3f22f984 	.word	0x3f22f984
 800eef0:	0800f9a0 	.word	0x0800f9a0
 800eef4:	2e85a300 	.word	0x2e85a300
 800eef8:	248d3132 	.word	0x248d3132
 800eefc:	43800000 	.word	0x43800000
 800ef00:	0800fa20 	.word	0x0800fa20

0800ef04 <fabsf>:
 800ef04:	ee10 3a10 	vmov	r3, s0
 800ef08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ef0c:	ee00 3a10 	vmov	s0, r3
 800ef10:	4770      	bx	lr
	...

0800ef14 <scalbnf>:
 800ef14:	ee10 3a10 	vmov	r3, s0
 800ef18:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800ef1c:	d02b      	beq.n	800ef76 <scalbnf+0x62>
 800ef1e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ef22:	d302      	bcc.n	800ef2a <scalbnf+0x16>
 800ef24:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ef28:	4770      	bx	lr
 800ef2a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800ef2e:	d123      	bne.n	800ef78 <scalbnf+0x64>
 800ef30:	4b24      	ldr	r3, [pc, #144]	@ (800efc4 <scalbnf+0xb0>)
 800ef32:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800efc8 <scalbnf+0xb4>
 800ef36:	4298      	cmp	r0, r3
 800ef38:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ef3c:	db17      	blt.n	800ef6e <scalbnf+0x5a>
 800ef3e:	ee10 3a10 	vmov	r3, s0
 800ef42:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ef46:	3a19      	subs	r2, #25
 800ef48:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800ef4c:	4288      	cmp	r0, r1
 800ef4e:	dd15      	ble.n	800ef7c <scalbnf+0x68>
 800ef50:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800efcc <scalbnf+0xb8>
 800ef54:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800efd0 <scalbnf+0xbc>
 800ef58:	ee10 3a10 	vmov	r3, s0
 800ef5c:	eeb0 7a67 	vmov.f32	s14, s15
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	bfb8      	it	lt
 800ef64:	eef0 7a66 	vmovlt.f32	s15, s13
 800ef68:	ee27 0a87 	vmul.f32	s0, s15, s14
 800ef6c:	4770      	bx	lr
 800ef6e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800efd4 <scalbnf+0xc0>
 800ef72:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ef76:	4770      	bx	lr
 800ef78:	0dd2      	lsrs	r2, r2, #23
 800ef7a:	e7e5      	b.n	800ef48 <scalbnf+0x34>
 800ef7c:	4410      	add	r0, r2
 800ef7e:	28fe      	cmp	r0, #254	@ 0xfe
 800ef80:	dce6      	bgt.n	800ef50 <scalbnf+0x3c>
 800ef82:	2800      	cmp	r0, #0
 800ef84:	dd06      	ble.n	800ef94 <scalbnf+0x80>
 800ef86:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ef8a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ef8e:	ee00 3a10 	vmov	s0, r3
 800ef92:	4770      	bx	lr
 800ef94:	f110 0f16 	cmn.w	r0, #22
 800ef98:	da09      	bge.n	800efae <scalbnf+0x9a>
 800ef9a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800efd4 <scalbnf+0xc0>
 800ef9e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800efd8 <scalbnf+0xc4>
 800efa2:	ee10 3a10 	vmov	r3, s0
 800efa6:	eeb0 7a67 	vmov.f32	s14, s15
 800efaa:	2b00      	cmp	r3, #0
 800efac:	e7d9      	b.n	800ef62 <scalbnf+0x4e>
 800efae:	3019      	adds	r0, #25
 800efb0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800efb4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800efb8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800efdc <scalbnf+0xc8>
 800efbc:	ee07 3a90 	vmov	s15, r3
 800efc0:	e7d7      	b.n	800ef72 <scalbnf+0x5e>
 800efc2:	bf00      	nop
 800efc4:	ffff3cb0 	.word	0xffff3cb0
 800efc8:	4c000000 	.word	0x4c000000
 800efcc:	7149f2ca 	.word	0x7149f2ca
 800efd0:	f149f2ca 	.word	0xf149f2ca
 800efd4:	0da24260 	.word	0x0da24260
 800efd8:	8da24260 	.word	0x8da24260
 800efdc:	33000000 	.word	0x33000000

0800efe0 <__kernel_rem_pio2f>:
 800efe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efe4:	ed2d 8b04 	vpush	{d8-d9}
 800efe8:	b0d9      	sub	sp, #356	@ 0x164
 800efea:	4690      	mov	r8, r2
 800efec:	9001      	str	r0, [sp, #4]
 800efee:	4ab6      	ldr	r2, [pc, #728]	@ (800f2c8 <__kernel_rem_pio2f+0x2e8>)
 800eff0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800eff2:	f118 0f04 	cmn.w	r8, #4
 800eff6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800effa:	460f      	mov	r7, r1
 800effc:	f103 3bff 	add.w	fp, r3, #4294967295
 800f000:	db26      	blt.n	800f050 <__kernel_rem_pio2f+0x70>
 800f002:	f1b8 0203 	subs.w	r2, r8, #3
 800f006:	bf48      	it	mi
 800f008:	f108 0204 	addmi.w	r2, r8, #4
 800f00c:	10d2      	asrs	r2, r2, #3
 800f00e:	1c55      	adds	r5, r2, #1
 800f010:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f012:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800f2d8 <__kernel_rem_pio2f+0x2f8>
 800f016:	00e8      	lsls	r0, r5, #3
 800f018:	eba2 060b 	sub.w	r6, r2, fp
 800f01c:	9002      	str	r0, [sp, #8]
 800f01e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800f022:	eb0a 0c0b 	add.w	ip, sl, fp
 800f026:	ac1c      	add	r4, sp, #112	@ 0x70
 800f028:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800f02c:	2000      	movs	r0, #0
 800f02e:	4560      	cmp	r0, ip
 800f030:	dd10      	ble.n	800f054 <__kernel_rem_pio2f+0x74>
 800f032:	a91c      	add	r1, sp, #112	@ 0x70
 800f034:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800f038:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800f03c:	2600      	movs	r6, #0
 800f03e:	4556      	cmp	r6, sl
 800f040:	dc24      	bgt.n	800f08c <__kernel_rem_pio2f+0xac>
 800f042:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f046:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800f2d8 <__kernel_rem_pio2f+0x2f8>
 800f04a:	4684      	mov	ip, r0
 800f04c:	2400      	movs	r4, #0
 800f04e:	e016      	b.n	800f07e <__kernel_rem_pio2f+0x9e>
 800f050:	2200      	movs	r2, #0
 800f052:	e7dc      	b.n	800f00e <__kernel_rem_pio2f+0x2e>
 800f054:	42c6      	cmn	r6, r0
 800f056:	bf5d      	ittte	pl
 800f058:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800f05c:	ee07 1a90 	vmovpl	s15, r1
 800f060:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800f064:	eef0 7a47 	vmovmi.f32	s15, s14
 800f068:	ece4 7a01 	vstmia	r4!, {s15}
 800f06c:	3001      	adds	r0, #1
 800f06e:	e7de      	b.n	800f02e <__kernel_rem_pio2f+0x4e>
 800f070:	ecfe 6a01 	vldmia	lr!, {s13}
 800f074:	ed3c 7a01 	vldmdb	ip!, {s14}
 800f078:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f07c:	3401      	adds	r4, #1
 800f07e:	455c      	cmp	r4, fp
 800f080:	ddf6      	ble.n	800f070 <__kernel_rem_pio2f+0x90>
 800f082:	ece9 7a01 	vstmia	r9!, {s15}
 800f086:	3601      	adds	r6, #1
 800f088:	3004      	adds	r0, #4
 800f08a:	e7d8      	b.n	800f03e <__kernel_rem_pio2f+0x5e>
 800f08c:	a908      	add	r1, sp, #32
 800f08e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f092:	9104      	str	r1, [sp, #16]
 800f094:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f096:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800f2d4 <__kernel_rem_pio2f+0x2f4>
 800f09a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800f2d0 <__kernel_rem_pio2f+0x2f0>
 800f09e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800f0a2:	9203      	str	r2, [sp, #12]
 800f0a4:	4654      	mov	r4, sl
 800f0a6:	00a2      	lsls	r2, r4, #2
 800f0a8:	9205      	str	r2, [sp, #20]
 800f0aa:	aa58      	add	r2, sp, #352	@ 0x160
 800f0ac:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800f0b0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800f0b4:	a944      	add	r1, sp, #272	@ 0x110
 800f0b6:	aa08      	add	r2, sp, #32
 800f0b8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800f0bc:	4694      	mov	ip, r2
 800f0be:	4626      	mov	r6, r4
 800f0c0:	2e00      	cmp	r6, #0
 800f0c2:	dc4c      	bgt.n	800f15e <__kernel_rem_pio2f+0x17e>
 800f0c4:	4628      	mov	r0, r5
 800f0c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f0ca:	f7ff ff23 	bl	800ef14 <scalbnf>
 800f0ce:	eeb0 8a40 	vmov.f32	s16, s0
 800f0d2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800f0d6:	ee28 0a00 	vmul.f32	s0, s16, s0
 800f0da:	f000 f9e9 	bl	800f4b0 <floorf>
 800f0de:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800f0e2:	eea0 8a67 	vfms.f32	s16, s0, s15
 800f0e6:	2d00      	cmp	r5, #0
 800f0e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f0ec:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800f0f0:	ee17 9a90 	vmov	r9, s15
 800f0f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f0f8:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f0fc:	dd41      	ble.n	800f182 <__kernel_rem_pio2f+0x1a2>
 800f0fe:	f104 3cff 	add.w	ip, r4, #4294967295
 800f102:	a908      	add	r1, sp, #32
 800f104:	f1c5 0e08 	rsb	lr, r5, #8
 800f108:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800f10c:	fa46 f00e 	asr.w	r0, r6, lr
 800f110:	4481      	add	r9, r0
 800f112:	fa00 f00e 	lsl.w	r0, r0, lr
 800f116:	1a36      	subs	r6, r6, r0
 800f118:	f1c5 0007 	rsb	r0, r5, #7
 800f11c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800f120:	4106      	asrs	r6, r0
 800f122:	2e00      	cmp	r6, #0
 800f124:	dd3c      	ble.n	800f1a0 <__kernel_rem_pio2f+0x1c0>
 800f126:	f04f 0e00 	mov.w	lr, #0
 800f12a:	f109 0901 	add.w	r9, r9, #1
 800f12e:	4670      	mov	r0, lr
 800f130:	4574      	cmp	r4, lr
 800f132:	dc68      	bgt.n	800f206 <__kernel_rem_pio2f+0x226>
 800f134:	2d00      	cmp	r5, #0
 800f136:	dd03      	ble.n	800f140 <__kernel_rem_pio2f+0x160>
 800f138:	2d01      	cmp	r5, #1
 800f13a:	d074      	beq.n	800f226 <__kernel_rem_pio2f+0x246>
 800f13c:	2d02      	cmp	r5, #2
 800f13e:	d07d      	beq.n	800f23c <__kernel_rem_pio2f+0x25c>
 800f140:	2e02      	cmp	r6, #2
 800f142:	d12d      	bne.n	800f1a0 <__kernel_rem_pio2f+0x1c0>
 800f144:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f148:	ee30 8a48 	vsub.f32	s16, s0, s16
 800f14c:	b340      	cbz	r0, 800f1a0 <__kernel_rem_pio2f+0x1c0>
 800f14e:	4628      	mov	r0, r5
 800f150:	9306      	str	r3, [sp, #24]
 800f152:	f7ff fedf 	bl	800ef14 <scalbnf>
 800f156:	9b06      	ldr	r3, [sp, #24]
 800f158:	ee38 8a40 	vsub.f32	s16, s16, s0
 800f15c:	e020      	b.n	800f1a0 <__kernel_rem_pio2f+0x1c0>
 800f15e:	ee60 7a28 	vmul.f32	s15, s0, s17
 800f162:	3e01      	subs	r6, #1
 800f164:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f168:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f16c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800f170:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f174:	ecac 0a01 	vstmia	ip!, {s0}
 800f178:	ed30 0a01 	vldmdb	r0!, {s0}
 800f17c:	ee37 0a80 	vadd.f32	s0, s15, s0
 800f180:	e79e      	b.n	800f0c0 <__kernel_rem_pio2f+0xe0>
 800f182:	d105      	bne.n	800f190 <__kernel_rem_pio2f+0x1b0>
 800f184:	1e60      	subs	r0, r4, #1
 800f186:	a908      	add	r1, sp, #32
 800f188:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800f18c:	11f6      	asrs	r6, r6, #7
 800f18e:	e7c8      	b.n	800f122 <__kernel_rem_pio2f+0x142>
 800f190:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f194:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f19c:	da31      	bge.n	800f202 <__kernel_rem_pio2f+0x222>
 800f19e:	2600      	movs	r6, #0
 800f1a0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f1a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1a8:	f040 8098 	bne.w	800f2dc <__kernel_rem_pio2f+0x2fc>
 800f1ac:	1e60      	subs	r0, r4, #1
 800f1ae:	2200      	movs	r2, #0
 800f1b0:	4550      	cmp	r0, sl
 800f1b2:	da4b      	bge.n	800f24c <__kernel_rem_pio2f+0x26c>
 800f1b4:	2a00      	cmp	r2, #0
 800f1b6:	d065      	beq.n	800f284 <__kernel_rem_pio2f+0x2a4>
 800f1b8:	3c01      	subs	r4, #1
 800f1ba:	ab08      	add	r3, sp, #32
 800f1bc:	3d08      	subs	r5, #8
 800f1be:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d0f8      	beq.n	800f1b8 <__kernel_rem_pio2f+0x1d8>
 800f1c6:	4628      	mov	r0, r5
 800f1c8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f1cc:	f7ff fea2 	bl	800ef14 <scalbnf>
 800f1d0:	1c63      	adds	r3, r4, #1
 800f1d2:	aa44      	add	r2, sp, #272	@ 0x110
 800f1d4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800f2d4 <__kernel_rem_pio2f+0x2f4>
 800f1d8:	0099      	lsls	r1, r3, #2
 800f1da:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f1de:	4623      	mov	r3, r4
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	f280 80a9 	bge.w	800f338 <__kernel_rem_pio2f+0x358>
 800f1e6:	4623      	mov	r3, r4
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	f2c0 80c7 	blt.w	800f37c <__kernel_rem_pio2f+0x39c>
 800f1ee:	aa44      	add	r2, sp, #272	@ 0x110
 800f1f0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800f1f4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800f2cc <__kernel_rem_pio2f+0x2ec>
 800f1f8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800f2d8 <__kernel_rem_pio2f+0x2f8>
 800f1fc:	2000      	movs	r0, #0
 800f1fe:	1ae2      	subs	r2, r4, r3
 800f200:	e0b1      	b.n	800f366 <__kernel_rem_pio2f+0x386>
 800f202:	2602      	movs	r6, #2
 800f204:	e78f      	b.n	800f126 <__kernel_rem_pio2f+0x146>
 800f206:	f852 1b04 	ldr.w	r1, [r2], #4
 800f20a:	b948      	cbnz	r0, 800f220 <__kernel_rem_pio2f+0x240>
 800f20c:	b121      	cbz	r1, 800f218 <__kernel_rem_pio2f+0x238>
 800f20e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800f212:	f842 1c04 	str.w	r1, [r2, #-4]
 800f216:	2101      	movs	r1, #1
 800f218:	f10e 0e01 	add.w	lr, lr, #1
 800f21c:	4608      	mov	r0, r1
 800f21e:	e787      	b.n	800f130 <__kernel_rem_pio2f+0x150>
 800f220:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800f224:	e7f5      	b.n	800f212 <__kernel_rem_pio2f+0x232>
 800f226:	f104 3cff 	add.w	ip, r4, #4294967295
 800f22a:	aa08      	add	r2, sp, #32
 800f22c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f230:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f234:	a908      	add	r1, sp, #32
 800f236:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800f23a:	e781      	b.n	800f140 <__kernel_rem_pio2f+0x160>
 800f23c:	f104 3cff 	add.w	ip, r4, #4294967295
 800f240:	aa08      	add	r2, sp, #32
 800f242:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f246:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800f24a:	e7f3      	b.n	800f234 <__kernel_rem_pio2f+0x254>
 800f24c:	a908      	add	r1, sp, #32
 800f24e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800f252:	3801      	subs	r0, #1
 800f254:	430a      	orrs	r2, r1
 800f256:	e7ab      	b.n	800f1b0 <__kernel_rem_pio2f+0x1d0>
 800f258:	3201      	adds	r2, #1
 800f25a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800f25e:	2e00      	cmp	r6, #0
 800f260:	d0fa      	beq.n	800f258 <__kernel_rem_pio2f+0x278>
 800f262:	9905      	ldr	r1, [sp, #20]
 800f264:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800f268:	eb0d 0001 	add.w	r0, sp, r1
 800f26c:	18e6      	adds	r6, r4, r3
 800f26e:	a91c      	add	r1, sp, #112	@ 0x70
 800f270:	f104 0c01 	add.w	ip, r4, #1
 800f274:	384c      	subs	r0, #76	@ 0x4c
 800f276:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800f27a:	4422      	add	r2, r4
 800f27c:	4562      	cmp	r2, ip
 800f27e:	da04      	bge.n	800f28a <__kernel_rem_pio2f+0x2aa>
 800f280:	4614      	mov	r4, r2
 800f282:	e710      	b.n	800f0a6 <__kernel_rem_pio2f+0xc6>
 800f284:	9804      	ldr	r0, [sp, #16]
 800f286:	2201      	movs	r2, #1
 800f288:	e7e7      	b.n	800f25a <__kernel_rem_pio2f+0x27a>
 800f28a:	9903      	ldr	r1, [sp, #12]
 800f28c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f290:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800f294:	9105      	str	r1, [sp, #20]
 800f296:	ee07 1a90 	vmov	s15, r1
 800f29a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f29e:	2400      	movs	r4, #0
 800f2a0:	ece6 7a01 	vstmia	r6!, {s15}
 800f2a4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800f2d8 <__kernel_rem_pio2f+0x2f8>
 800f2a8:	46b1      	mov	r9, r6
 800f2aa:	455c      	cmp	r4, fp
 800f2ac:	dd04      	ble.n	800f2b8 <__kernel_rem_pio2f+0x2d8>
 800f2ae:	ece0 7a01 	vstmia	r0!, {s15}
 800f2b2:	f10c 0c01 	add.w	ip, ip, #1
 800f2b6:	e7e1      	b.n	800f27c <__kernel_rem_pio2f+0x29c>
 800f2b8:	ecfe 6a01 	vldmia	lr!, {s13}
 800f2bc:	ed39 7a01 	vldmdb	r9!, {s14}
 800f2c0:	3401      	adds	r4, #1
 800f2c2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f2c6:	e7f0      	b.n	800f2aa <__kernel_rem_pio2f+0x2ca>
 800f2c8:	0800fd64 	.word	0x0800fd64
 800f2cc:	0800fd38 	.word	0x0800fd38
 800f2d0:	43800000 	.word	0x43800000
 800f2d4:	3b800000 	.word	0x3b800000
 800f2d8:	00000000 	.word	0x00000000
 800f2dc:	9b02      	ldr	r3, [sp, #8]
 800f2de:	eeb0 0a48 	vmov.f32	s0, s16
 800f2e2:	eba3 0008 	sub.w	r0, r3, r8
 800f2e6:	f7ff fe15 	bl	800ef14 <scalbnf>
 800f2ea:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800f2d0 <__kernel_rem_pio2f+0x2f0>
 800f2ee:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2f6:	db19      	blt.n	800f32c <__kernel_rem_pio2f+0x34c>
 800f2f8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f2d4 <__kernel_rem_pio2f+0x2f4>
 800f2fc:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f300:	aa08      	add	r2, sp, #32
 800f302:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f306:	3508      	adds	r5, #8
 800f308:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f30c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f310:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f314:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f318:	ee10 3a10 	vmov	r3, s0
 800f31c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f320:	ee17 3a90 	vmov	r3, s15
 800f324:	3401      	adds	r4, #1
 800f326:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f32a:	e74c      	b.n	800f1c6 <__kernel_rem_pio2f+0x1e6>
 800f32c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f330:	aa08      	add	r2, sp, #32
 800f332:	ee10 3a10 	vmov	r3, s0
 800f336:	e7f6      	b.n	800f326 <__kernel_rem_pio2f+0x346>
 800f338:	a808      	add	r0, sp, #32
 800f33a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f33e:	9001      	str	r0, [sp, #4]
 800f340:	ee07 0a90 	vmov	s15, r0
 800f344:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f348:	3b01      	subs	r3, #1
 800f34a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f34e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f352:	ed62 7a01 	vstmdb	r2!, {s15}
 800f356:	e743      	b.n	800f1e0 <__kernel_rem_pio2f+0x200>
 800f358:	ecfc 6a01 	vldmia	ip!, {s13}
 800f35c:	ecb5 7a01 	vldmia	r5!, {s14}
 800f360:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f364:	3001      	adds	r0, #1
 800f366:	4550      	cmp	r0, sl
 800f368:	dc01      	bgt.n	800f36e <__kernel_rem_pio2f+0x38e>
 800f36a:	4290      	cmp	r0, r2
 800f36c:	ddf4      	ble.n	800f358 <__kernel_rem_pio2f+0x378>
 800f36e:	a858      	add	r0, sp, #352	@ 0x160
 800f370:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f374:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800f378:	3b01      	subs	r3, #1
 800f37a:	e735      	b.n	800f1e8 <__kernel_rem_pio2f+0x208>
 800f37c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f37e:	2b02      	cmp	r3, #2
 800f380:	dc09      	bgt.n	800f396 <__kernel_rem_pio2f+0x3b6>
 800f382:	2b00      	cmp	r3, #0
 800f384:	dc27      	bgt.n	800f3d6 <__kernel_rem_pio2f+0x3f6>
 800f386:	d040      	beq.n	800f40a <__kernel_rem_pio2f+0x42a>
 800f388:	f009 0007 	and.w	r0, r9, #7
 800f38c:	b059      	add	sp, #356	@ 0x164
 800f38e:	ecbd 8b04 	vpop	{d8-d9}
 800f392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f396:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f398:	2b03      	cmp	r3, #3
 800f39a:	d1f5      	bne.n	800f388 <__kernel_rem_pio2f+0x3a8>
 800f39c:	aa30      	add	r2, sp, #192	@ 0xc0
 800f39e:	1f0b      	subs	r3, r1, #4
 800f3a0:	4413      	add	r3, r2
 800f3a2:	461a      	mov	r2, r3
 800f3a4:	4620      	mov	r0, r4
 800f3a6:	2800      	cmp	r0, #0
 800f3a8:	dc50      	bgt.n	800f44c <__kernel_rem_pio2f+0x46c>
 800f3aa:	4622      	mov	r2, r4
 800f3ac:	2a01      	cmp	r2, #1
 800f3ae:	dc5d      	bgt.n	800f46c <__kernel_rem_pio2f+0x48c>
 800f3b0:	ab30      	add	r3, sp, #192	@ 0xc0
 800f3b2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800f2d8 <__kernel_rem_pio2f+0x2f8>
 800f3b6:	440b      	add	r3, r1
 800f3b8:	2c01      	cmp	r4, #1
 800f3ba:	dc67      	bgt.n	800f48c <__kernel_rem_pio2f+0x4ac>
 800f3bc:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800f3c0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800f3c4:	2e00      	cmp	r6, #0
 800f3c6:	d167      	bne.n	800f498 <__kernel_rem_pio2f+0x4b8>
 800f3c8:	edc7 6a00 	vstr	s13, [r7]
 800f3cc:	ed87 7a01 	vstr	s14, [r7, #4]
 800f3d0:	edc7 7a02 	vstr	s15, [r7, #8]
 800f3d4:	e7d8      	b.n	800f388 <__kernel_rem_pio2f+0x3a8>
 800f3d6:	ab30      	add	r3, sp, #192	@ 0xc0
 800f3d8:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800f2d8 <__kernel_rem_pio2f+0x2f8>
 800f3dc:	440b      	add	r3, r1
 800f3de:	4622      	mov	r2, r4
 800f3e0:	2a00      	cmp	r2, #0
 800f3e2:	da24      	bge.n	800f42e <__kernel_rem_pio2f+0x44e>
 800f3e4:	b34e      	cbz	r6, 800f43a <__kernel_rem_pio2f+0x45a>
 800f3e6:	eef1 7a47 	vneg.f32	s15, s14
 800f3ea:	edc7 7a00 	vstr	s15, [r7]
 800f3ee:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800f3f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f3f6:	aa31      	add	r2, sp, #196	@ 0xc4
 800f3f8:	2301      	movs	r3, #1
 800f3fa:	429c      	cmp	r4, r3
 800f3fc:	da20      	bge.n	800f440 <__kernel_rem_pio2f+0x460>
 800f3fe:	b10e      	cbz	r6, 800f404 <__kernel_rem_pio2f+0x424>
 800f400:	eef1 7a67 	vneg.f32	s15, s15
 800f404:	edc7 7a01 	vstr	s15, [r7, #4]
 800f408:	e7be      	b.n	800f388 <__kernel_rem_pio2f+0x3a8>
 800f40a:	ab30      	add	r3, sp, #192	@ 0xc0
 800f40c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f2d8 <__kernel_rem_pio2f+0x2f8>
 800f410:	440b      	add	r3, r1
 800f412:	2c00      	cmp	r4, #0
 800f414:	da05      	bge.n	800f422 <__kernel_rem_pio2f+0x442>
 800f416:	b10e      	cbz	r6, 800f41c <__kernel_rem_pio2f+0x43c>
 800f418:	eef1 7a67 	vneg.f32	s15, s15
 800f41c:	edc7 7a00 	vstr	s15, [r7]
 800f420:	e7b2      	b.n	800f388 <__kernel_rem_pio2f+0x3a8>
 800f422:	ed33 7a01 	vldmdb	r3!, {s14}
 800f426:	3c01      	subs	r4, #1
 800f428:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f42c:	e7f1      	b.n	800f412 <__kernel_rem_pio2f+0x432>
 800f42e:	ed73 7a01 	vldmdb	r3!, {s15}
 800f432:	3a01      	subs	r2, #1
 800f434:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f438:	e7d2      	b.n	800f3e0 <__kernel_rem_pio2f+0x400>
 800f43a:	eef0 7a47 	vmov.f32	s15, s14
 800f43e:	e7d4      	b.n	800f3ea <__kernel_rem_pio2f+0x40a>
 800f440:	ecb2 7a01 	vldmia	r2!, {s14}
 800f444:	3301      	adds	r3, #1
 800f446:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f44a:	e7d6      	b.n	800f3fa <__kernel_rem_pio2f+0x41a>
 800f44c:	ed72 7a01 	vldmdb	r2!, {s15}
 800f450:	edd2 6a01 	vldr	s13, [r2, #4]
 800f454:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f458:	3801      	subs	r0, #1
 800f45a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f45e:	ed82 7a00 	vstr	s14, [r2]
 800f462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f466:	edc2 7a01 	vstr	s15, [r2, #4]
 800f46a:	e79c      	b.n	800f3a6 <__kernel_rem_pio2f+0x3c6>
 800f46c:	ed73 7a01 	vldmdb	r3!, {s15}
 800f470:	edd3 6a01 	vldr	s13, [r3, #4]
 800f474:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f478:	3a01      	subs	r2, #1
 800f47a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f47e:	ed83 7a00 	vstr	s14, [r3]
 800f482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f486:	edc3 7a01 	vstr	s15, [r3, #4]
 800f48a:	e78f      	b.n	800f3ac <__kernel_rem_pio2f+0x3cc>
 800f48c:	ed33 7a01 	vldmdb	r3!, {s14}
 800f490:	3c01      	subs	r4, #1
 800f492:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f496:	e78f      	b.n	800f3b8 <__kernel_rem_pio2f+0x3d8>
 800f498:	eef1 6a66 	vneg.f32	s13, s13
 800f49c:	eeb1 7a47 	vneg.f32	s14, s14
 800f4a0:	edc7 6a00 	vstr	s13, [r7]
 800f4a4:	ed87 7a01 	vstr	s14, [r7, #4]
 800f4a8:	eef1 7a67 	vneg.f32	s15, s15
 800f4ac:	e790      	b.n	800f3d0 <__kernel_rem_pio2f+0x3f0>
 800f4ae:	bf00      	nop

0800f4b0 <floorf>:
 800f4b0:	ee10 3a10 	vmov	r3, s0
 800f4b4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f4b8:	3a7f      	subs	r2, #127	@ 0x7f
 800f4ba:	2a16      	cmp	r2, #22
 800f4bc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f4c0:	dc2b      	bgt.n	800f51a <floorf+0x6a>
 800f4c2:	2a00      	cmp	r2, #0
 800f4c4:	da12      	bge.n	800f4ec <floorf+0x3c>
 800f4c6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f52c <floorf+0x7c>
 800f4ca:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f4ce:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f4d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4d6:	dd06      	ble.n	800f4e6 <floorf+0x36>
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	da24      	bge.n	800f526 <floorf+0x76>
 800f4dc:	2900      	cmp	r1, #0
 800f4de:	4b14      	ldr	r3, [pc, #80]	@ (800f530 <floorf+0x80>)
 800f4e0:	bf08      	it	eq
 800f4e2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800f4e6:	ee00 3a10 	vmov	s0, r3
 800f4ea:	4770      	bx	lr
 800f4ec:	4911      	ldr	r1, [pc, #68]	@ (800f534 <floorf+0x84>)
 800f4ee:	4111      	asrs	r1, r2
 800f4f0:	420b      	tst	r3, r1
 800f4f2:	d0fa      	beq.n	800f4ea <floorf+0x3a>
 800f4f4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800f52c <floorf+0x7c>
 800f4f8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f4fc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f504:	ddef      	ble.n	800f4e6 <floorf+0x36>
 800f506:	2b00      	cmp	r3, #0
 800f508:	bfbe      	ittt	lt
 800f50a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800f50e:	fa40 f202 	asrlt.w	r2, r0, r2
 800f512:	189b      	addlt	r3, r3, r2
 800f514:	ea23 0301 	bic.w	r3, r3, r1
 800f518:	e7e5      	b.n	800f4e6 <floorf+0x36>
 800f51a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f51e:	d3e4      	bcc.n	800f4ea <floorf+0x3a>
 800f520:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f524:	4770      	bx	lr
 800f526:	2300      	movs	r3, #0
 800f528:	e7dd      	b.n	800f4e6 <floorf+0x36>
 800f52a:	bf00      	nop
 800f52c:	7149f2ca 	.word	0x7149f2ca
 800f530:	bf800000 	.word	0xbf800000
 800f534:	007fffff 	.word	0x007fffff

0800f538 <_init>:
 800f538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f53a:	bf00      	nop
 800f53c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f53e:	bc08      	pop	{r3}
 800f540:	469e      	mov	lr, r3
 800f542:	4770      	bx	lr

0800f544 <_fini>:
 800f544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f546:	bf00      	nop
 800f548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f54a:	bc08      	pop	{r3}
 800f54c:	469e      	mov	lr, r3
 800f54e:	4770      	bx	lr
