INFO-FLOW: Workspace C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3 opened at Sat Oct 14 00:53:48 +0300 2023
Execute     ap_set_clock -name clk -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
Execute     ap_set_clock -name clk -uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
Execute     set_part xa7a12t-csg325-1Q 
Execute       create_platform xa7a12t-csg325-1Q -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xa7a12t-csg325-1Q'
Command       create_platform done; 0.949 sec.
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.112 sec.
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.196 sec.
Execute       ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.16 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.18 sec.
Execute   set_part xa7a12t-csg325-1Q 
INFO: [HLS 200-1510] Running: set_part xa7a12t-csg325-1Q 
Execute     create_platform xa7a12t-csg325-1Q -board  
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute     source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.168 sec.
Execute     ap_part_info -name xa7a12t-csg325-1Q -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.198 sec.
Execute   create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
Execute   set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
Execute   source ./lab3_z2/sol3/directives.tcl 
Execute     set_directive_top -name lab3_z2 lab3_z2 
INFO: [HLS 200-1510] Running: set_directive_top -name lab3_z2 lab3_z2 
Execute     set_directive_interface -mode ap_fifo lab3_z2 out_ar 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo lab3_z2 out_ar 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1011.352 MB.
INFO: [HLS 200-10] Analyzing design file './source/lab3_z2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ./source/lab3_z2.cpp as C++
Execute       ap_part_info -name xa7a12t-csg325-1Q -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang ./source/lab3_z2.cpp -foptimization-record-file=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp -hls-platform-db-name=C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.cpp.clang.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.cpp.clang.err.log 
Command       ap_eval done; 0.291 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top lab3_z2 -name=lab3_z2 
Execute       source C:/Xilinx/VITIS_~1/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp -hls-platform-db-name=C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/clang.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.233 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.135 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/all.directive.json -fix-errors C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.106 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.138 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.127 sec.
Execute         source C:/Xilinx/VITIS_~1/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.193 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.115 sec.
Execute       ap_part_info -name xa7a12t-csg325-1Q -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.bc -hls-platform-db-name=C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp.clang.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.222 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.565 seconds; current allocated memory: 1.077 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/lab3_z2.g.bc -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.0.bc > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2021.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2021.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2021.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.664 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.665 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lab3_z2 -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lab3_z2 -reflow-float-conversion -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.998 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.002 sec.
Execute       run_link_or_opt -out C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2021.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.111 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.113 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lab3_z2 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lab3_z2 -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lab3_z2 -mllvm -hls-db-dir -mllvm C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow > C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.231 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_ar' (./source/lab3_z2.cpp:4:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.324 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.077 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lab3_z2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.0.bc -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.1.bc -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx_trn/HLS2023/lab3_z2/lab3_z2/sol3/.autopilot/db/a.g.2.bc -f -phase syn-check 
ERROR: [SYNCHK 200-91] Port 'out_ar' (./source/lab3_z2.cpp:3) of function 'lab3_z2' cannot be set to a FIFO 
ERROR: [SYNCHK 200-91] as it has both write (./source/lab3_z2.cpp:11:16) and read (./source/lab3_z2.cpp:11:18) operations.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
Command         transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 
Command     elaborate done; error code: 2; 5.942 sec.
Command   csynth_design done; error code: 2; 5.953 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.953 seconds; current allocated memory: 101.047 MB.
Command ap_source done; error code: 1; 7.387 sec.
Execute cleanup_all 
