Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

DESKTOP-AEEFB2I::  Thu Sep 08 11:22:43 2016

par -w -intstyle ise -ol high -t 1 toplevel_map.ncd toplevel.ncd toplevel.pcf 


Constraints file: toplevel.pcf.
Loading device for application Rf_Device from file '3s700a.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "toplevel" is an NCD, version 3.2, device xc3s700a, package fg484, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.42 2013-10-13".


Design Summary Report:

 Number of External IOBs                          73 out of 372    19%

   Number of External Input IOBs                  4

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100%


   Number of External Output IOBs                48

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100%

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100%

      Number of External Output IOBs             46
        Number of LOCed External Output IOBs     46 out of 46    100%


   Number of External Bidir IOBs                 21

      Number of External Bidir DIFFMs             2
        Number of LOCed External Bidir DIFFMs     2 out of 2     100%

      Number of External Bidir DIFFSs             2
        Number of LOCed External Bidir DIFFSs     2 out of 2     100%

      Number of External Bidir IOBs              17
        Number of LOCed External Bidir IOBs      16 out of 17     94%


   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            3 out of 8      37%
   Number of RAMB16BWEs                      2 out of 20     10%
   Number of Slices                       5886 out of 5888   99%
      Number of SLICEMs                     94 out of 2944    3%

   Number of LOCed Slices                   65 out of 5886    1%
      Number of LOCed SLICEMs               43 out of 94     45%



Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ca84d0d6) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 63 IOs, 62 are locked and 1 are not locked. If you would like
   to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:ca84d0d6) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ca84d0d6) REAL time: 5 secs 

Phase 4.2  Initial Clock and IO Placement
......
Phase 4.2  Initial Clock and IO Placement (Checksum:87a946eb) REAL time: 8 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:87a946eb) REAL time: 8 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:87a946eb) REAL time: 8 secs 

Phase 7.8  Global Placement
.............
.......................................................................................................................................
...................................................................
..........................................................................................................................
.................................................................................................................................
.....................................................................................................................
........
....................
Phase 7.8  Global Placement (Checksum:873ddc69) REAL time: 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:873ddc69) REAL time: 24 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:ecf0000a) REAL time: 28 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ecf0000a) REAL time: 28 secs 

Total REAL time to Placer completion: 28 secs 
Total CPU  time to Placer completion: 26 secs 
Writing design to file toplevel.ncd



Starting Router


Phase  1  : 40987 unrouted;      REAL time: 36 secs 

Phase  2  : 39102 unrouted;      REAL time: 42 secs 

Phase  3  : 14738 unrouted;      REAL time: 48 secs 

Phase  4  : 14761 unrouted; (Setup:5212, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Phase  5  : 0 unrouted; (Setup:6552, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Updating file: toplevel.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:6552, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 6 secs 

Phase  7  : 0 unrouted; (Setup:1468, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 37 secs 

Updating file: toplevel.ncd with current fully routed design.

Phase  8  : 0 unrouted; (Setup:826, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 41 secs 

Updating file: toplevel.ncd with current fully routed design.

Updating file: toplevel.ncd with current fully routed design.

Phase  9  : 0 unrouted; (Setup:356, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 23 secs 

Phase 10  : 0 unrouted; (Setup:56, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase 11  : 0 unrouted; (Setup:56, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase 12  : 0 unrouted; (Setup:24, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 
WARNING:Route:455 - CLK Net:clk_tb may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:clk_cpu may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 2 mins 24 secs 
Total CPU time to Router completion: 2 mins 17 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|PROZESSOR/clock_clk_ |              |      |      |            |             |
|                 out |  BUFGMUX_X1Y1| No   |  361 |  0.157     |  1.133      |
+---------------------+--------------+------+------+------------+-------------+
|            clk90_tb |  BUFGMUX_X1Y0| No   |  152 |  0.178     |  1.154      |
+---------------------+--------------+------+------+------------+-------------+
|               clk25 | BUFGMUX_X2Y10| No   |  534 |  0.155     |  1.129      |
+---------------------+--------------+------+------+------------+-------------+
|              clk_tb |  BUFGMUX_X2Y1| No   |  360 |  0.245     |  1.220      |
+---------------------+--------------+------+------+------------+-------------+
|             clk_cpu | BUFGMUX_X1Y11| No   |   19 |  0.023     |  1.011      |
+---------------------+--------------+------+------+------------+-------------+
|INST_DDR2_RAM_CORE/t |              |      |      |            |             |
|op_00/data_path0/dqs |              |      |      |            |             |
|    _delayed_col0<1> |         Local|      |   11 |  0.123     |  1.697      |
+---------------------+--------------+------+------+------------+-------------+
|INST_DDR2_RAM_CORE/t |              |      |      |            |             |
|op_00/data_path0/dqs |              |      |      |            |             |
|    _delayed_col1<1> |         Local|      |   11 |  0.112     |  2.065      |
+---------------------+--------------+------+------+------------+-------------+
|INST_DDR2_RAM_CORE/t |              |      |      |            |             |
|op_00/data_path0/dqs |              |      |      |            |             |
|    _delayed_col0<0> |         Local|      |   11 |  0.066     |  1.712      |
+---------------------+--------------+------+------+------------+-------------+
|INST_DDR2_RAM_CORE/t |              |      |      |            |             |
|op_00/data_path0/dqs |              |      |      |            |             |
|    _delayed_col1<0> |         Local|      |   11 |  0.105     |  2.088      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 24 (Setup: 24, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* NET "INST_DDR2_RAM_CORE/top_00/dqs_div_rs | MAXDELAY    |    -0.024ns|     0.484ns|       1|          24
  t" MAXDELAY = 0.46 ns                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/dqs_int_de | MAXDELAY    |     0.001ns|     0.579ns|       0|           0
  lay_in<0>" MAXDELAY = 0.58 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/infrastructure_to | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  p0/cal_top0/tap_dly0/tap<23>"         MAX |             |            |            |        |            
  DELAY = 0.4 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/infrastructure_to | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  p0/cal_top0/tap_dly0/tap<15>"         MAX |             |            |            |        |            
  DELAY = 0.4 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/infrastructure_to | MAXDELAY    |     0.002ns|     0.398ns|       0|           0
  p0/cal_top0/tap_dly0/tap<7>" MAXDELAY     |             |            |            |        |            
       = 0.4 ns                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  1].dqs_delay_col1/delay2"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  0].dqs_delay_col0/delay2"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  1].dqs_delay_col0/delay2"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  0].dqs_delay_col1/delay2"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  0].dqs_delay_col0/delay1"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  0].dqs_delay_col1/delay1"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  1].dqs_delay_col0/delay1"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  1].dqs_delay_col1/delay1"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/dqs_int_de | MAXDELAY    |     0.027ns|     0.553ns|       0|           0
  lay_in<1>" MAXDELAY = 0.58 ns             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_INST_DDR2_RAM_CORE_infrastructure_top0 | SETUP       |     0.034ns|     7.382ns|       0|           0
  _clk_dcm0_clk0dcm = PERIOD TIMEGRP        | HOLD        |     0.664ns|            |       0|           0
    "INST_DDR2_RAM_CORE_infrastructure_top0 |             |            |            |        |            
  _clk_dcm0_clk0dcm" TS_SYS_CLK         HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  1].dqs_delay_col0/delay5"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  0].dqs_delay_col1/delay5"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  1].dqs_delay_col1/delay5"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  0].dqs_delay_col0/delay5"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.045ns|     0.155ns|       0|           0
  ta_path0/data_read_controller0/rst_dqs_di |             |            |            |        |            
  v_delayed/delay3"         MAXDELAY = 0.2  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  0].dqs_delay_col0/delay3"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  0].dqs_delay_col1/delay3"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  1].dqs_delay_col1/delay3"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  1].dqs_delay_col0/delay3"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  0].dqs_delay_col0/delay4"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  1].dqs_delay_col1/delay4"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  0].dqs_delay_col1/delay4"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ta_path0/data_read_controller0/gen_delay[ |             |            |            |        |            
  1].dqs_delay_col0/delay4"         MAXDELA |             |            |            |        |            
  Y = 0.19 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.095ns|     0.105ns|       0|           0
  ta_path0/data_read_controller0/rst_dqs_di |             |            |            |        |            
  v_delayed/delay2"         MAXDELAY = 0.2  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.126ns|     0.074ns|       0|           0
  ta_path0/data_read_controller0/rst_dqs_di |             |            |            |        |            
  v_delayed/delay5"         MAXDELAY = 0.2  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.154ns|     0.046ns|       0|           0
  ta_path0/data_read_controller0/rst_dqs_di |             |            |            |        |            
  v_delayed/delay4"         MAXDELAY = 0.2  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "INST_DDR2_RAM_CORE/top_00/da | MAXDELAY    |     0.156ns|     0.044ns|       0|           0
  ta_path0/data_read_controller0/rst_dqs_di |             |            |            |        |            
  v_delayed/delay1"         MAXDELAY = 0.2  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     0.291ns|     2.716ns|       0|           0
  /fifo_0_wr_en<0>" MAXDELAY = 3.007        |             |            |            |        |            
    ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_INST_DDR2_RAM_CORE_infrastructure_top0 | SETUP       |     0.677ns|     6.841ns|       0|           0
  _clk_dcm0_clk90dcm = PERIOD TIMEGRP       | HOLD        |     0.665ns|            |       0|           0
     "INST_DDR2_RAM_CORE_infrastructure_top |             |            |            |        |            
  0_clk_dcm0_clk90dcm" TS_SYS_CLK         P |             |            |            |        |            
  HASE 1.879675 ns HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     1.635ns|     1.372ns|       0|           0
  /fifo_1_wr_en<1>" MAXDELAY = 3.007        |             |            |            |        |            
    ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     1.649ns|     1.358ns|       0|           0
  /data_read_controller0/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 3.007 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     1.665ns|     1.342ns|       0|           0
  /fifo_0_wr_en<1>" MAXDELAY = 3.007        |             |            |            |        |            
    ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     1.711ns|     1.296ns|       0|           0
  /fifo_1_wr_en<0>" MAXDELAY = 3.007        |             |            |            |        |            
    ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5 | MINLOWPULSE |     2.718ns|     4.800ns|       0|           0
  187 ns HIGH 50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.075ns|     2.315ns|       0|           0
  /fifo_0_wr_addr<0>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.158ns|     2.232ns|       0|           0
  /fifo_1_wr_addr<0>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.174ns|     2.216ns|       0|           0
  /fifo_0_wr_addr<7>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.273ns|     2.117ns|       0|           0
  /fifo_0_wr_addr<3>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.351ns|     2.039ns|       0|           0
  /fifo_0_wr_addr<4>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.368ns|     2.022ns|       0|           0
  /fifo_1_wr_addr<3>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.470ns|     1.920ns|       0|           0
  /fifo_0_wr_addr<2>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.501ns|     1.889ns|       0|           0
  /fifo_0_wr_addr<5>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.599ns|     1.791ns|       0|           0
  /fifo_0_wr_addr<1>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.704ns|     1.686ns|       0|           0
  /fifo_1_wr_addr<5>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.714ns|     1.676ns|       0|           0
  /fifo_1_wr_addr<2>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     4.923ns|     1.467ns|       0|           0
  /fifo_1_wr_addr<1>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     5.038ns|     1.352ns|       0|           0
  /fifo_1_wr_addr<6>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     5.056ns|     1.334ns|       0|           0
  /fifo_1_wr_addr<7>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     5.131ns|     1.259ns|       0|           0
  /fifo_1_wr_addr<4>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "INST_DDR2_RAM_CORE/top_00/data_path0 | MAXDELAY    |     5.140ns|     1.250ns|       0|           0
  /fifo_0_wr_addr<6>" MAXDELAY = 6.39       |             |            |            |        |            
     ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.519ns|      4.800ns|      7.382ns|            0|            0|            0|         5308|
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      7.382ns|          N/A|            0|            0|         4435|            0|
| ucture_top0_clk_dcm0_clk0dcm  |             |             |             |             |             |             |             |
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      6.841ns|          N/A|            0|            0|          873|            0|
| ucture_top0_clk_dcm0_clk90dcm |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 27 secs 
Total CPU time to PAR completion: 2 mins 19 secs 

Peak Memory Usage:  390 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 1

Writing design to file toplevel.ncd



PAR done!
