// Seed: 1059837388
module module_0;
  supply1 id_1;
  id_2(
      .id_0(id_1),
      .id_1(id_1 == id_1),
      .id_2(1),
      .id_3(1),
      .id_4(id_1),
      .id_5(1 && id_3),
      .id_6(1'b0),
      .id_7(1),
      .id_8(id_1)
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    output wand id_3,
    input tri id_4,
    input wor id_5,
    input wand id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wand id_9,
    output tri1 id_10,
    input uwire id_11,
    input tri0 id_12,
    output tri1 id_13,
    input wor id_14,
    output logic id_15,
    input tri id_16,
    output tri1 id_17,
    input tri id_18,
    output tri0 id_19,
    output tri1 id_20,
    input supply0 id_21
);
  always @(negedge 1 or 1) id_15 <= 1;
  module_0();
endmodule
