ENOMEM	,	V_64
DA850_CLK_ASYNC3	,	V_15
mult	,	V_43
capture_config	,	V_76
DA8XX_LPSC1_EMIF3C	,	V_60
cpupll_reg_base	,	V_61
dev	,	V_53
ddrpsc_reg_base	,	V_68
no_ddrpll_mem	,	V_67
da8xx_syscfg1_base	,	V_81
da850_round_armrate	,	F_21
display_config	,	V_73
cvdd	,	V_22
ddrpsc_num	,	V_59
val	,	V_2
DA8XX_CFGCHIP3_REG	,	V_17
ARRAY_SIZE	,	F_19
platform_device_register	,	F_20
clk	,	V_1
deepsleep_reg	,	V_57
da850_clks	,	V_13
da850_set_async3_src	,	F_6
index	,	V_19
diff	,	V_35
ehrpwm_tblck_disable	,	F_5
clk_set_parent	,	F_7
ddr2_ctlr_base	,	V_56
DA8XX_SYSCFG1_BASE	,	V_82
CFGCHIP3_ASYNC3_CLKSRC	,	V_18
da850_vpif_dev	,	V_71
da850_freq_table	,	V_31
ENODEV	,	V_23
pdata	,	V_52
DA8XX_CFGCHIP1_REG	,	V_3
flags	,	V_14
DA8XX_SYSCFG0_BASE	,	V_80
da850_register_pm	,	F_27
__raw_writel	,	F_10
clk_lookup	,	V_9
ehrpwm_tblck_enable	,	F_1
__raw_readl	,	F_9
table	,	V_38
postdiv	,	V_44
pll0_sysclk2	,	V_8
pll0_clk	,	V_41
c	,	V_10
davinci_cfg_reg	,	F_28
davinci_common_init	,	F_37
da850_regulator_init	,	F_13
i	,	V_29
da8xx_syscfg0_base	,	V_79
da850_register_vpif_capture	,	F_35
"async"	,	L_5
cpufreq_frequency_table	,	V_37
EINVAL	,	V_47
ddrpll_reg_base	,	V_65
" voltage scaling unsupported\n"	,	L_4
pllclk	,	V_40
davinci_soc_info_da850	,	V_78
v	,	V_11
__init	,	T_2
"Unable to obtain voltage regulator for CVDD;"	,	L_3
regulator_get	,	F_14
platform_device	,	V_49
CFGCHIP0_PLL_MASTER_LOCK	,	V_84
da850_cpufreq_device	,	V_30
"DA850: unable to re-parent clock %s"	,	L_1
da850_opp	,	V_20
CPUFREQ_TABLE_END	,	V_39
DA8XX_SYSCFG1_VIRT	,	F_30
frequency	,	V_32
pdev	,	V_50
vpif_display_config	,	V_72
u32	,	T_1
da850_register_cpufreq	,	F_17
freq_table	,	V_25
no_ddrpsc_mem	,	V_70
prediv	,	V_42
cpufreq_info	,	V_24
DA850_PLL1_BASE	,	V_66
da850_set_armrate	,	F_22
ret	,	V_12
DA8XX_SYSCFG0_VIRT	,	F_3
newparent	,	V_6
da850_set_pll0rate	,	F_24
DA8XX_PLL0_BASE	,	V_62
vpif_capture_config	,	V_75
da850_init	,	F_36
DA8XX_EHRPWM_TBCLKSYNC	,	V_4
PTR_ERR	,	F_16
ioremap	,	F_31
WARN	,	F_8
opp	,	V_21
regulator_set_voltage	,	F_12
name	,	V_16
clk_add_alias	,	F_18
davinci_set_pllrate	,	F_25
"Unable to map syscfg0 module"	,	L_6
da850_max_speed	,	V_33
da850_register_vpif_display	,	F_34
clk_set_rate	,	F_23
cvdd_min	,	V_26
pll_data	,	V_45
iounmap	,	F_32
"cvdd"	,	L_2
armrate	,	V_48
DA8XX_CFGCHIP0_REG	,	V_83
best	,	V_36
da850_vpif_capture_dev	,	V_77
da850_vpif_display_dev	,	V_74
SZ_4K	,	V_63
pllnum	,	V_5
rate	,	V_34
DA8XX_PSC1_BASE	,	V_69
pll1_sysclk2	,	V_7
cvdd_max	,	V_27
DA8XX_DEEPSLEEP_REG	,	V_58
da850_register_vpif	,	F_33
davinci_pm_config	,	V_51
readl	,	F_2
async_clk	,	V_28
writel	,	F_4
DA850_RTC_ALARM	,	V_55
CFGCHIP3_PLL1_MASTER_LOCK	,	V_85
WARN_ON	,	F_26
pll	,	V_46
da850_set_voltage	,	F_11
platform_data	,	V_54
IS_ERR	,	F_15
da8xx_get_mem_ctlr	,	F_29
"Unable to map syscfg1 module"	,	L_7
