
*** Running vivado
    with args -log lab6_2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab6_2.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab6_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Documents/清大/大二/硬體設計與實驗/lab6/lab6_template/template/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top lab6_2 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/verilog602/verilog602.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'blk_mem_gen_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/user/verilog602/verilog602.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0.dcp' for cell 'kd/inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 565.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 361 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/user/verilog602/verilog602.srcs/constrs_1/imports/template/lab6_2.xdc]
Finished Parsing XDC File [C:/Users/user/verilog602/verilog602.srcs/constrs_1/imports/template/lab6_2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 688.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 688.746 ; gain = 391.109
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.899 . Memory (MB): peak = 709.719 ; gain = 20.973

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14fe0f503

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1249.547 ; gain = 539.828

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e1dadcc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1442.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16403e072

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 1442.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e42fd816

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1442.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_wiz_0_inst/out[0]_BUFG_inst to drive 89 load(s) on clock net clk_wiz_0_inst/out_BUFG[0]
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: ad7a7368

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1442.430 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ad7a7368

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.540 . Memory (MB): peak = 1442.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ad7a7368

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.564 . Memory (MB): peak = 1442.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1442.430 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 6a0acabd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.670 . Memory (MB): peak = 1442.430 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.397 | TNS=-3208.613 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 24 Total Ports: 54
Ending PowerOpt Patch Enables Task | Checksum: 12c4a6372

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1622.500 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12c4a6372

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1622.500 ; gain = 180.070

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12c4a6372

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1622.500 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1622.500 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1385217c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1622.500 ; gain = 933.754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/verilog602/verilog602.runs/impl_1/lab6_2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab6_2_drc_opted.rpt -pb lab6_2_drc_opted.pb -rpx lab6_2_drc_opted.rpx
Command: report_drc -file lab6_2_drc_opted.rpt -pb lab6_2_drc_opted.pb -rpx lab6_2_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user/verilog602/verilog602.runs/impl_1/lab6_2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1622.500 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cdf30e84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1622.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cf3fab93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eaa8c35e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eaa8c35e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.500 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: eaa8c35e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18cd74fe8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 72 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 75 nets or cells. Created 47 new cells, deleted 28 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.500 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           47  |             28  |                    75  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           47  |             28  |                    75  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 17a845e1c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1622.500 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1d0f38a4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1622.500 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d0f38a4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 276b32d93

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 294b0df81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 282df98b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25706a1f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ed26ea68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2a007ce86

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20e054981

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21c973056

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1de12b92b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1622.500 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1de12b92b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c8368f8c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c8368f8c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.150. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 105b0f2ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1622.500 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 105b0f2ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 105b0f2ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 105b0f2ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.500 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 11f25a915

Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1622.500 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11f25a915

Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1622.500 ; gain = 0.000
Ending Placer Task | Checksum: 1096a0317

Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.372 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/verilog602/verilog602.runs/impl_1/lab6_2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab6_2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file lab6_2_utilization_placed.rpt -pb lab6_2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab6_2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1622.500 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.500 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.150 | TNS=-2363.589 |
Phase 1 Physical Synthesis Initialization | Checksum: f9325949

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.150 | TNS=-2363.589 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: f9325949

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.150 | TNS=-2363.589 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[11][4].  Re-placed instance x_reg[11][4]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[11][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.150 | TNS=-2364.018 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[11][7].  Re-placed instance x_reg[11][7]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[11][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.147 | TNS=-2364.432 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[6][5].  Re-placed instance x_reg[6][5]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[6][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.116 | TNS=-2364.776 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[11][8].  Re-placed instance x_reg[11][8]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[11][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.113 | TNS=-2365.378 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[10][0].  Re-placed instance x_reg[10][0]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[10][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.113 | TNS=-2365.882 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[10][5].  Re-placed instance x_reg[10][5]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[10][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.113 | TNS=-2366.129 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[10][6].  Re-placed instance x_reg[10][6]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[10][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.113 | TNS=-2366.394 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[10][8].  Re-placed instance x_reg[10][8]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[10][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.101 | TNS=-2366.786 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[16][2].  Re-placed instance x_reg[16][2]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[16][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.087 | TNS=-2366.638 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[11][3].  Re-placed instance x_reg[11][3]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[11][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.087 | TNS=-2367.257 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[11][2].  Re-placed instance y_reg[11][2]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[11][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.084 | TNS=-2367.912 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[1][8].  Re-placed instance x_reg[1][8]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[1][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.084 | TNS=-2368.385 |
INFO: [Physopt 32-663] Processed net y_reg[1][8].  Re-placed instance y_reg[1][8]
INFO: [Physopt 32-735] Processed net y_reg[1][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.082 | TNS=-2368.703 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[3][4].  Re-placed instance x_reg[3][4]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[3][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.081 | TNS=-2368.867 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[15][6].  Re-placed instance x_reg[15][6]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[15][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.081 | TNS=-2369.241 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[15][7].  Re-placed instance x_reg[15][7]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[15][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.081 | TNS=-2369.743 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[1][5].  Re-placed instance x_reg[1][5]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.081 | TNS=-2370.424 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[1][6].  Re-placed instance x_reg[1][6]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[1][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.081 | TNS=-2371.070 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[1][9].  Re-placed instance x_reg[1][9]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[1][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.081 | TNS=-2371.625 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[15][7].  Re-placed instance y_reg[15][7]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[15][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.081 | TNS=-2372.002 |
INFO: [Physopt 32-663] Processed net y_reg[1][2].  Re-placed instance y_reg[1][2]
INFO: [Physopt 32-735] Processed net y_reg[1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.079 | TNS=-2372.554 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[10][4].  Re-placed instance x_reg[10][4]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[10][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.077 | TNS=-2372.904 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[7][8].  Re-placed instance x_reg[7][8]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[7][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.077 | TNS=-2373.333 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[7][0].  Re-placed instance y_reg[7][0]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[7][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.077 | TNS=-2373.650 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[7][1].  Re-placed instance y_reg[7][1]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[7][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.077 | TNS=-2374.079 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[7][6].  Re-placed instance y_reg[7][6]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[7][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.076 | TNS=-2374.589 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[1][7].  Re-placed instance x_reg[1][7]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[1][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.076 | TNS=-2375.155 |
INFO: [Physopt 32-663] Processed net y_reg[1][3].  Re-placed instance y_reg[1][3]
INFO: [Physopt 32-735] Processed net y_reg[1][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.076 | TNS=-2375.845 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.076 | TNS=-2375.845 |
Phase 3 Critical Path Optimization | Checksum: f9325949

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.076 | TNS=-2375.845 |
INFO: [Physopt 32-663] Processed net y_reg[1][4].  Re-placed instance y_reg[1][4]
INFO: [Physopt 32-735] Processed net y_reg[1][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.076 | TNS=-2376.592 |
INFO: [Physopt 32-663] Processed net y_reg[1][6].  Re-placed instance y_reg[1][6]
INFO: [Physopt 32-735] Processed net y_reg[1][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.075 | TNS=-2377.508 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[16][3].  Re-placed instance x_reg[16][3]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[16][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.075 | TNS=-2378.089 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[16][4].  Re-placed instance x_reg[16][4]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[16][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.075 | TNS=-2378.687 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[16][9].  Re-placed instance y_reg[16][9]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[16][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.073 | TNS=-2379.270 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[7][7].  Re-placed instance y_reg[7][7]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[7][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.073 | TNS=-2379.810 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[7][9].  Re-placed instance y_reg[7][9]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[7][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.067 | TNS=-2380.461 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[1][2].  Re-placed instance x_reg[1][2]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.065 | TNS=-2381.187 |
INFO: [Physopt 32-702] Processed net v_reg[-_n_0_1111111109]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net kd/last_change[1]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net kd/last_change[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.058 | TNS=-2367.939 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[6][0].  Re-placed instance x_reg[6][0]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[6][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.058 | TNS=-2368.303 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[6][7].  Re-placed instance x_reg[6][7]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[6][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.058 | TNS=-2368.529 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[6][8].  Re-placed instance x_reg[6][8]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[6][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.058 | TNS=-2368.961 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[6][6].  Re-placed instance y_reg[6][6]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[6][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.057 | TNS=-2369.591 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[15][6].  Re-placed instance y_reg[15][6]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[15][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.057 | TNS=-2369.766 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[15][8].  Re-placed instance y_reg[15][8]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[15][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.057 | TNS=-2370.002 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[15][9].  Re-placed instance y_reg[15][9]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[15][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.049 | TNS=-2370.341 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[12][1].  Re-placed instance x_reg[12][1]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[12][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.049 | TNS=-2370.760 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[12][5].  Re-placed instance x_reg[12][5]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[12][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.049 | TNS=-2371.044 |
INFO: [Physopt 32-663] Processed net x_reg_n_0_[16][6].  Re-placed instance x_reg[16][6]
INFO: [Physopt 32-735] Processed net x_reg_n_0_[16][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.049 | TNS=-2371.431 |
INFO: [Physopt 32-663] Processed net y_reg_n_0_[12][0].  Re-placed instance y_reg[12][0]
INFO: [Physopt 32-735] Processed net y_reg_n_0_[12][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.049 | TNS=-2371.738 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.049 | TNS=-2371.738 |
Phase 4 Critical Path Optimization | Checksum: f9325949

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1622.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.049 | TNS=-2371.738 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.101  |         -8.149  |            3  |              0  |                    48  |           0  |           2  |  00:00:05  |
|  Total          |          0.101  |         -8.149  |            3  |              0  |                    48  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.500 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: f9325949

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
235 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1622.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/verilog602/verilog602.runs/impl_1/lab6_2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1545e687 ConstDB: 0 ShapeSum: 827af172 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 94203ec0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1622.500 ; gain = 0.000
Post Restoration Checksum: NetGraph: 158e1394 NumContArr: 7e922b2c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 94203ec0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 94203ec0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 94203ec0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1622.500 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 8fa7b335

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.617 | TNS=-1935.362| WHS=-0.115 | THS=-9.801 |

Phase 2 Router Initialization | Checksum: d829f5f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1622.500 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00055808 %
  Global Horizontal Routing Utilization  = 0.000390422 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2863
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2861
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 152f0e0d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Route 35-580] Design has 36 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                                             x_reg[9][8]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                             y_reg[6][8]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                              pic_reg[9]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                            y_reg[16][7]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                              pic_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1535
 Number of Nodes with overlaps = 644
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.775 | TNS=-3930.727| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c816252e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 629
 Number of Nodes with overlaps = 245
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.607 | TNS=-3640.468| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1169a7c43

Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 768
 Number of Nodes with overlaps = 258
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.326 | TNS=-3503.442| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: eab2390e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:59 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 680
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.549 | TNS=-3612.150| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 114dbede5

Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1622.500 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 114dbede5

Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10b132032

Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.318 | TNS=-3495.391| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1262ad5e6

Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1262ad5e6

Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1622.500 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1262ad5e6

Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f4d79fb6

Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.251 | TNS=-3459.440| WHS=0.149  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f4d79fb6

Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1622.500 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1f4d79fb6

Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.22339 %
  Global Horizontal Routing Utilization  = 2.46161 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y22 -> INT_R_X27Y22
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 11e7f089b

Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11e7f089b

Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17d038fa8

Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1622.500 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.251 | TNS=-3459.440| WHS=0.149  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17d038fa8

Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1622.500 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
256 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:14 . Memory (MB): peak = 1622.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 1622.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/verilog602/verilog602.runs/impl_1/lab6_2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab6_2_drc_routed.rpt -pb lab6_2_drc_routed.pb -rpx lab6_2_drc_routed.rpx
Command: report_drc -file lab6_2_drc_routed.rpt -pb lab6_2_drc_routed.pb -rpx lab6_2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user/verilog602/verilog602.runs/impl_1/lab6_2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab6_2_methodology_drc_routed.rpt -pb lab6_2_methodology_drc_routed.pb -rpx lab6_2_methodology_drc_routed.rpx
Command: report_methodology -file lab6_2_methodology_drc_routed.rpt -pb lab6_2_methodology_drc_routed.pb -rpx lab6_2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/user/verilog602/verilog602.runs/impl_1/lab6_2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab6_2_power_routed.rpt -pb lab6_2_power_summary_routed.pb -rpx lab6_2_power_routed.rpx
Command: report_power -file lab6_2_power_routed.rpt -pb lab6_2_power_summary_routed.pb -rpx lab6_2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
268 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab6_2_route_status.rpt -pb lab6_2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab6_2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab6_2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab6_2_bus_skew_routed.rpt -pb lab6_2_bus_skew_routed.pb -rpx lab6_2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force lab6_2.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10685472 bits.
Writing bitstream ./lab6_2.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
287 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2074.188 ; gain = 430.723
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 17:41:17 2023...
