# Basic Verilog and VHDL Codes

![Typing SVG](https://readme-typing-svg.demolab.com/?lines=Welcome+to+my+Repository!+ğŸš€) 

This Repo contains basic Verilog and VHDL codes! This repository is designed to help you practice and understand fundamental concepts in digital design using Verilog and VHDL languages.

## â„¹ï¸ Introduction

This repository provides simple yet effective examples of Verilog and VHDL code snippets. Whether you're a beginner looking to learn these hardware description languages or a seasoned engineer refreshing your skills, you'll find useful examples and explanations here.

## ğŸ“šTechStack

![My Skills](https://skillicons.dev/icons?i=replit,git,vscode,linux)

## ğŸŒ²Project Structure 

Explore various digital logic circuits and designs implemented in both Verilog and VHDL:
```
Basic-verilog-and-VHDL-codes
â”‚   LICENSE
â”‚   README.md
â”‚
â”œâ”€â”€ ALU
â”‚   â”œâ”€â”€ ALU.v
â”‚   â””â”€â”€ ALU.vhdl
â”‚
â”œâ”€â”€ Arbitrary_seq_counter
â”‚   â”œâ”€â”€ Arbitrary_seq_counter.v
â”‚   â””â”€â”€ Arbitrary_seq_counter.vhdl
â”‚
â”œâ”€â”€ BiDirectional_Buff
â”‚   â”œâ”€â”€ BiDirectional_Buff.v
â”‚   â””â”€â”€ BiDirectional_Buff.vhdl
â”‚
â”œâ”€â”€ binar_counter_4bit
â”‚   â”œâ”€â”€ binar_counter_4bit.v
â”‚   â””â”€â”€ binar_counter_4bit.vhdl
â”‚
â”œâ”€â”€ Binary_to_Gray
â”‚   â”œâ”€â”€ Binary_to_Gray.v
â”‚   â””â”€â”€ Binary_to_Gray.vhdl
â”‚
â”œâ”€â”€ Carry_Look_Ahead_Adder
â”‚   â”œâ”€â”€ Carry_Look_Ahead_Adder.v
â”‚   â””â”€â”€ Carry_Look_Ahead_Adder.vhdl
â”‚
â”œâ”€â”€ D_Flipflop
â”‚   â”œâ”€â”€ D_Flipflop.v
â”‚   â””â”€â”€ D_Flipflop.vhdl
â”‚
â”œâ”€â”€ decade_counter
â”‚   â”œâ”€â”€ decade_counter.v
â”‚   â””â”€â”€ decade_counter.vhdl
â”‚
â”œâ”€â”€ Decoder
â”‚   â”œâ”€â”€ Decoder.v
â”‚   â””â”€â”€ Decoder.vhdl
â”‚
â”œâ”€â”€ Demux_dataflow
â”‚   â”œâ”€â”€ Demux_dataflow.v
â”‚   â””â”€â”€ Demux_dataflow.vhdl
â”‚
â”œâ”€â”€ Dual_Port_ram
â”‚   â”œâ”€â”€ Dual_Port_ram.v
â”‚   â””â”€â”€ Dual_Port_ram.vhdl
â”‚
â”œâ”€â”€ Encoder
â”‚   â”œâ”€â”€ Encoder.v
â”‚   â””â”€â”€ Encoder.vhdl
â”‚
â”œâ”€â”€ Encoder8_3
â”‚   â”œâ”€â”€ Encoder8_3.v
â”‚   â””â”€â”€ Encoder8_3.vhdl
â”‚
â”œâ”€â”€ Even_Parity
â”‚   â”œâ”€â”€ Even_Parity.v
â”‚   â””â”€â”€ Even_Parity.vhdl
â”‚
â”œâ”€â”€ FIFO
â”‚   â”œâ”€â”€ FIFO.v
â”‚   â””â”€â”€ FIFO.vhdl
â”‚
â”œâ”€â”€ Full_adder
â”‚   â”œâ”€â”€ Full_adder.v
â”‚   â””â”€â”€ Full_adder.vhdl
â”‚
â”œâ”€â”€ Full_adder_struct
â”‚   â”œâ”€â”€ Full_adder_struct.v
â”‚   â””â”€â”€ Full_adder_struct.vhdl
â”‚
â”œâ”€â”€ Full_subtractor
â”‚   â”œâ”€â”€ Full_subtractor.v
â”‚   â””â”€â”€ Full_subtractor.vhdl
â”‚
â”œâ”€â”€ Generate_case
â”‚   â”œâ”€â”€ Generate_case.v
â”‚   â””â”€â”€ Generate_case.vhdl
â”‚
â”œâ”€â”€ Generate_if_mux
â”‚   â”œâ”€â”€ Generate_if_mux.v
â”‚   â””â”€â”€ Generate_if_mux.vhdl
â”‚
â”œâ”€â”€ Gray_To_Binary
â”‚   â”œâ”€â”€ Gray_To_Binary.v
â”‚   â””â”€â”€ Gray_To_Binary.vhdl
â”‚
â”œâ”€â”€ Half_adder
â”‚   â”œâ”€â”€ Half_adder.v
â”‚   â””â”€â”€ Half_adder.vhdl
â”‚
â”œâ”€â”€ half_adder_generator
â”‚   â”œâ”€â”€ half_adder_generator.v
â”‚   â””â”€â”€ half_adder_generator.vhdl
â”‚
â”œâ”€â”€ Half_subtractor
â”‚   â”œâ”€â”€ Half_subtractor.v
â”‚   â””â”€â”€ Half_subtractor.vhdl
â”‚
â”œâ”€â”€ JK_Flipflop
â”‚   â”œâ”€â”€ JK_Flipflop.v
â”‚   â””â”€â”€ JK_Flipflop.vhdl
â”‚
â”œâ”€â”€ melay_101_110
â”‚   â”œâ”€â”€ melay_101_110.v
â”‚   â””â”€â”€ melay_101_110.vhdl
â”‚
â”œâ”€â”€ MOD11_Counter_v
â”‚   â”œâ”€â”€ MOD11_Counter_v.v
â”‚   â””â”€â”€ MOD11_Counter_v.vhdl
â”‚
â”œâ”€â”€ Moore_101&110
â”‚   â”œâ”€â”€ Moore_101&110.v
â”‚   â””â”€â”€ Moore_101&110.vhdl
â”‚
â”œâ”€â”€ Multiplexer
â”‚   â”œâ”€â”€ Multiplexer.v
â”‚   â””â”€â”€ Multiplexer.vhdl
â”‚
â”œâ”€â”€ Mux_81
â”‚   â”œâ”€â”€ Mux_81.v
â”‚   â””â”€â”€ Mux_81.vhdl
â”‚
â”œâ”€â”€ Mux_And_Gate
â”‚   â”œâ”€â”€ Mux_And_Gate.v
â”‚   â””â”€â”€ Mux_And_Gate.vhdl
â”‚
â”œâ”€â”€ N_Bit_Comparator
â”‚   â”œâ”€â”€ N_Bit_Comparator.v
â”‚   â””â”€â”€ N_Bit_Comparator.vhdl
â”‚
â”œâ”€â”€ Odd_Parity
â”‚   â”œâ”€â”€ Odd_Parity.v
â”‚   â””â”€â”€ Odd_Parity.vhdl
â”‚
â”œâ”€â”€ PIPO_shift_register
â”‚   â”œâ”€â”€ PIPO_shift_register.v
â”‚   â””â”€â”€ PIPO_shift_register.vhdl
â”‚
â”œâ”€â”€ PISO_Shift_register
â”‚   â”œâ”€â”€ PISO_Shift_register.v
â”‚   â””â”€â”€ PISO_Shift_register.vhdl
â”‚
â”œâ”€â”€ Priority_Encoder_8_3
â”‚   â”œâ”€â”€ Priority_Encoder_8_3.v
â”‚   â””â”€â”€ Priority_Encoder_8_3.vhdl
â”‚
â”œâ”€â”€ priority_encoder
â”‚   â”œâ”€â”€ priority_encoder.v
â”‚   â””â”€â”€ priority_encoder.vhdl
â”‚
â”œâ”€â”€ Ring_counter
â”‚   â”œâ”€â”€ Ring_counter.v
â”‚   â””â”€â”€ Ring_counter.vhdl
â”‚
â”œâ”€â”€ Ripple_Carry_Adder
â”‚   â”œâ”€â”€ Ripple_Carry_Adder.v
â”‚   â””â”€â”€ Ripple_Carry_Adder.vhdl
â”‚
â”œâ”€â”€ Sequence_detector
â”‚   â”œâ”€â”€ Sequence_detector.v
â”‚   â””â”€â”€ Sequence_detector.vhdl
â”‚
â”œâ”€â”€ Single_port_ram
â”‚   â”œâ”€â”€ Single_port_ram.v
â”‚   â””â”€â”€ Single_port_ram.vhdl
â”‚
â”œâ”€â”€ SIPO_Shift_register
â”‚   â”œâ”€â”€ SIPO_Shift_register.v
â”‚   â””â”€â”€ SIPO_Shift_register.vhdl
â”‚
â”œâ”€â”€ SR_Flip_flop
â”‚   â”œâ”€â”€ SR_Flip_flop.v
â”‚   â””â”€â”€ SR_Flip_flop.vhdl
â”‚
â”œâ”€â”€ T_Flipflop
â”‚   â”œâ”€â”€ T_Flipflop.v
â”‚   â””â”€â”€ T_Flipflop.vhdl
â”‚
â”œâ”€â”€ Universal_logical_Shift_register
â”‚   â”œâ”€â”€ Universal_logical_Shift_register.v
â”‚   â””â”€â”€ Universal_logical_Shift_register.vhdl
â”‚
â””â”€â”€ Universal_up_down_counter
    â”œâ”€â”€ Universal_up_down_counter.v
    â””â”€â”€ Universal_up_down_counter.vhdl
```
## ğŸƒâ€â™‚ï¸â€â¡ï¸ Usage
Clone this repository:

```bash
git clone https://github.com/yugeshsivakumar/portfolio
```
Navigate to the project directory:

```bash
cd portfolio
```

## ğŸ“© Contact

Feel free to reach out to me:

- **Email**: contact@yugesh.me

## ğŸ›‚ Contributing
If you'd like to contribute to this project, please fork the repository and create a pull request with your proposed changes.

## ğŸ”‘ License

This portfolio is licensed under the MIT License. See the [LICENSE](LICENSE) file for details.
