{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716775660239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716775660239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 20:07:40 2024 " "Processing started: Sun May 26 20:07:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716775660239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1716775660239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1716775660239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1716775660465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1716775660465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/register_file.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor " "Found entity 1: Microprocessor" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ProgramCounter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665935 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Memory.sv(28) " "Verilog HDL information at Memory.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "Memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Memory.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1716775665935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor_tb " "Found entity 1: Microprocessor_tb" {  } { { "Microprocessor_tb.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ands.sv 1 1 " "Found 1 design units, including 1 entities, in source file ands.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANDS " "Found entity 1: ANDS" {  } { { "ANDS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ANDS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asr.sv 1 1 " "Found 1 design units, including 1 entities, in source file asr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASR " "Found entity 1: ASR" {  } { { "ASR.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ASR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwisenot.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwisenot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseNot " "Found entity 1: BitwiseNot" {  } { { "BitwiseNot.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/BitwiseNot.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul.sv 1 1 " "Found 1 design units, including 1 entities, in source file boothmul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Booth " "Found entity 1: Booth" {  } { { "BoothMul.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Comparator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eors.sv 1 1 " "Found 1 design units, including 1 entities, in source file eors.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EORS " "Found entity 1: EORS" {  } { { "EORS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/EORS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext.sv 1 1 " "Found 1 design units, including 1 entities, in source file ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UXTB " "Found entity 1: UXTB" {  } { { "EXT.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/EXT.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665943 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LSLS LSLS.sv(6) " "Verilog Module Declaration warning at LSLS.sv(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LSLS\"" {  } { { "LSLS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/LSLS.sv" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1716775665943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsls.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSLS " "Found entity 1: LSLS" {  } { { "LSLS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/LSLS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsrs.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsrs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSRS " "Found entity 1: LSRS" {  } { { "LSRS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/LSRS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665944 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND " "Entity \"NAND\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NAND.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/NAND.sv" 3 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1716775665945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand.sv 1 1 " "Found 1 design units, including 1 entities, in source file nand.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orrs.sv 1 1 " "Found 1 design units, including 1 entities, in source file orrs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ORRS " "Found entity 1: ORRS" {  } { { "ORRS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ORRS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.sv 1 1 " "Found 1 design units, including 1 entities, in source file ror.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROR " "Found entity 1: ROR" {  } { { "ROR.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ROR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/FullAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/HalfAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Subtractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractorcarry.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractorcarry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SubtractorCarry " "Found entity 1: SubtractorCarry" {  } { { "SubtractorCarry.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/SubtractorCarry.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716775665949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1716775665949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(47) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(47): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1716775665949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(139) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(139): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 139 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1716775665949 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(175) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(175): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 175 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1716775665950 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control_Unit Control_Unit.sv(47) " "Verilog HDL Parameter Declaration warning at Control_Unit.sv(47): Parameter Declaration in module \"Control_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1716775665950 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control_Unit Control_Unit.sv(52) " "Verilog HDL Parameter Declaration warning at Control_Unit.sv(52): Parameter Declaration in module \"Control_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1716775665950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microprocessor " "Elaborating entity \"Microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1716775665972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Microprocessor.sv(63) " "Verilog HDL assignment warning at Microprocessor.sv(63): truncated value with size 32 to match size of target (6)" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775665973 "|Microprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Microprocessor.sv(151) " "Verilog HDL assignment warning at Microprocessor.sv(151): truncated value with size 9 to match size of target (6)" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775665973 "|Microprocessor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_data Microprocessor.sv(14) " "Output port \"output_data\" at Microprocessor.sv(14) has no driver" {  } { { "Microprocessor.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1716775665974 "|Microprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "Microprocessor.sv" "pc" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:Instruction_Memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:Instruction_Memory\"" {  } { { "Microprocessor.sv" "Instruction_Memory" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665984 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instruction_memory.sv(41) " "Net \"mem.data_a\" at instruction_memory.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1716775665985 "|instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instruction_memory.sv(41) " "Net \"mem.waddr_a\" at instruction_memory.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1716775665985 "|instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instruction_memory.sv(41) " "Net \"mem.we_a\" at instruction_memory.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/instruction_memory.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1716775665985 "|instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RegFile " "Elaborating entity \"register_file\" for hierarchy \"register_file:RegFile\"" {  } { { "Microprocessor.sv" "RegFile" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Data_Memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:Data_Memory\"" {  } { { "Microprocessor.sv" "Data_Memory" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Memory.sv(32) " "Verilog HDL assignment warning at Memory.sv(32): truncated value with size 8 to match size of target (1)" {  } { { "Memory.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Memory.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775665990 "|Microprocessor|Memory:Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:control_unit " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:control_unit\"" {  } { { "Microprocessor.sv" "control_unit" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "destination Control_Unit.sv(55) " "Verilog HDL or VHDL warning at Control_Unit.sv(55): object \"destination\" assigned a value but never read" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1716775665990 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1 Control_Unit.sv(55) " "Verilog HDL or VHDL warning at Control_Unit.sv(55): object \"src1\" assigned a value but never read" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1716775665990 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2 Control_Unit.sv(55) " "Verilog HDL or VHDL warning at Control_Unit.sv(55): object \"src2\" assigned a value but never read" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1716775665990 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Control_Unit.sv(60) " "Verilog HDL assignment warning at Control_Unit.sv(60): truncated value with size 9 to match size of target (6)" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775665990 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Control_Unit.sv(61) " "Verilog HDL assignment warning at Control_Unit.sv(61): truncated value with size 9 to match size of target (6)" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775665990 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Control_Unit.sv(62) " "Verilog HDL assignment warning at Control_Unit.sv(62): truncated value with size 9 to match size of target (6)" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775665990 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alu_src Control_Unit.sv(8) " "Output port \"alu_src\" at Control_Unit.sv(8) has no driver" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1716775665990 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "imm_src Control_Unit.sv(9) " "Output port \"imm_src\" at Control_Unit.sv(9) has no driver" {  } { { "Control_Unit.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Control_Unit.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1716775665990 "|Microprocessor|Control_Unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_Unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_Unit\"" {  } { { "Microprocessor.sv" "ALU_Unit" { Text "D:/Documentos/MiniMicro/Microprocessor/Microprocessor.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665991 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cin_adder ALU.sv(199) " "Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable \"cin_adder\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 199 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1716775665993 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ext_mode ALU.sv(199) " "Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable \"ext_mode\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 199 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1716775665993 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ext_sign ALU.sv(199) " "Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable \"ext_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 199 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1716775665993 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sub_cin ALU.sv(199) " "Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable \"sub_cin\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 199 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1716775665993 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub_cin ALU.sv(199) " "Inferred latch for \"sub_cin\" at ALU.sv(199)" {  } { { "ALU.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1716775665993 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_sign ALU.sv(199) " "Inferred latch for \"ext_sign\" at ALU.sv(199)" {  } { { "ALU.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1716775665993 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_mode ALU.sv(199) " "Inferred latch for \"ext_mode\" at ALU.sv(199)" {  } { { "ALU.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1716775665993 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cin_adder ALU.sv(199) " "Inferred latch for \"cin_adder\" at ALU.sv(199)" {  } { { "ALU.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1716775665993 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDS ALU:ALU_Unit\|ANDS:ANDSModule " "Elaborating entity \"ANDS\" for hierarchy \"ALU:ALU_Unit\|ANDS:ANDSModule\"" {  } { { "ALU.sv" "ANDSModule" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORRS ALU:ALU_Unit\|ORRS:ORRSModule " "Elaborating entity \"ORRS\" for hierarchy \"ALU:ALU_Unit\|ORRS:ORRSModule\"" {  } { { "ALU.sv" "ORRSModule" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseNot ALU:ALU_Unit\|BitwiseNot:MVNSModule " "Elaborating entity \"BitwiseNot\" for hierarchy \"ALU:ALU_Unit\|BitwiseNot:MVNSModule\"" {  } { { "ALU.sv" "MVNSModule" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EORS ALU:ALU_Unit\|EORS:EORSModule " "Elaborating entity \"EORS\" for hierarchy \"ALU:ALU_Unit\|EORS:EORSModule\"" {  } { { "ALU.sv" "EORSModule" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:ALU_Unit\|Adder:MainAdder " "Elaborating entity \"Adder\" for hierarchy \"ALU:ALU_Unit\|Adder:MainAdder\"" {  } { { "ALU.sv" "MainAdder" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:ALU_Unit\|Adder:MainAdder\|FullAdder:full_adder_gen\[0\].FullAdders " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:ALU_Unit\|Adder:MainAdder\|FullAdder:full_adder_gen\[0\].FullAdders\"" {  } { { "Adder.sv" "full_adder_gen\[0\].FullAdders" { Text "D:/Documentos/MiniMicro/Microprocessor/Adder.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder ALU:ALU_Unit\|Adder:MainAdder\|FullAdder:full_adder_gen\[0\].FullAdders\|HalfAdder:Adder1 " "Elaborating entity \"HalfAdder\" for hierarchy \"ALU:ALU_Unit\|Adder:MainAdder\|FullAdder:full_adder_gen\[0\].FullAdders\|HalfAdder:Adder1\"" {  } { { "FullAdder.sv" "Adder1" { Text "D:/Documentos/MiniMicro/Microprocessor/FullAdder.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775665998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor ALU:ALU_Unit\|Subtractor:SubtModule " "Elaborating entity \"Subtractor\" for hierarchy \"ALU:ALU_Unit\|Subtractor:SubtModule\"" {  } { { "ALU.sv" "SubtModule" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775666019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth ALU:ALU_Unit\|Booth:MulMod " "Elaborating entity \"Booth\" for hierarchy \"ALU:ALU_Unit\|Booth:MulMod\"" {  } { { "ALU.sv" "MulMod" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775666040 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "QR BoothMul.sv(10) " "Verilog HDL warning at BoothMul.sv(10): initial value for variable QR should be constant" {  } { { "BoothMul.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1716775666045 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "MQ BoothMul.sv(10) " "Verilog HDL warning at BoothMul.sv(10): initial value for variable MQ should be constant" {  } { { "BoothMul.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1716775666045 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BoothMul.sv(19) " "Verilog HDL Case Statement warning at BoothMul.sv(19): incomplete case statement has no default case item" {  } { { "BoothMul.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1716775666045 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BoothMul.sv(19) " "Verilog HDL Case Statement information at BoothMul.sv(19): all case item expressions in this case statement are onehot" {  } { { "BoothMul.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1716775666045 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 65 BoothMul.sv(28) " "Verilog HDL assignment warning at BoothMul.sv(28): truncated value with size 66 to match size of target (65)" {  } { { "BoothMul.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775666045 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AC BoothMul.sv(18) " "Verilog HDL Always Construct warning at BoothMul.sv(18): inferring latch(es) for variable \"AC\", which holds its previous value in one or more paths through the always construct" {  } { { "BoothMul.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1716775666045 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MQ 0 BoothMul.sv(8) " "Net \"MQ\" at BoothMul.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "BoothMul.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/BoothMul.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1716775666045 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSLS ALU:ALU_Unit\|LSLS:LShiftModule " "Elaborating entity \"LSLS\" for hierarchy \"ALU:ALU_Unit\|LSLS:LShiftModule\"" {  } { { "ALU.sv" "LShiftModule" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775666046 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LSLS.sv(13) " "Verilog HDL Case Statement warning at LSLS.sv(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LSLS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/LSLS.sv" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1716775666047 "|Microprocessor|ALU:ALU_Unit|LSLS:LShiftModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSRS ALU:ALU_Unit\|LSRS:RShiftModule " "Elaborating entity \"LSRS\" for hierarchy \"ALU:ALU_Unit\|LSRS:RShiftModule\"" {  } { { "ALU.sv" "RShiftModule" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775666047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LSRS.sv(11) " "Verilog HDL assignment warning at LSRS.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "LSRS.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/LSRS.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775666048 "|Microprocessor|ALU:ALU_Unit|LSRS:RShiftModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASR ALU:ALU_Unit\|ASR:AsrModule " "Elaborating entity \"ASR\" for hierarchy \"ALU:ALU_Unit\|ASR:AsrModule\"" {  } { { "ALU.sv" "AsrModule" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775666048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ASR.sv(11) " "Verilog HDL assignment warning at ASR.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "ASR.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ASR.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775666050 "|Microprocessor|ALU:ALU_Unit|ASR:AsrModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROR ALU:ALU_Unit\|ROR:RorModule " "Elaborating entity \"ROR\" for hierarchy \"ALU:ALU_Unit\|ROR:RorModule\"" {  } { { "ALU.sv" "RorModule" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775666050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 ROR.sv(12) " "Verilog HDL assignment warning at ROR.sv(12): truncated value with size 33 to match size of target (32)" {  } { { "ROR.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/ROR.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775666051 "|Microprocessor|ALU:ALU_Unit|ROR:RorModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UXTB ALU:ALU_Unit\|UXTB:UxtbModule " "Elaborating entity \"UXTB\" for hierarchy \"ALU:ALU_Unit\|UXTB:UxtbModule\"" {  } { { "ALU.sv" "UxtbModule" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775666052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXT.sv(38) " "Verilog HDL assignment warning at EXT.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "EXT.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/EXT.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775666052 "|Microprocessor|ALU:ALU_Unit|UXTB:UxtbModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXT.sv(43) " "Verilog HDL assignment warning at EXT.sv(43): truncated value with size 32 to match size of target (1)" {  } { { "EXT.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/EXT.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1716775666052 "|Microprocessor|ALU:ALU_Unit|UXTB:UxtbModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator ALU:ALU_Unit\|Comparator:Compare " "Elaborating entity \"Comparator\" for hierarchy \"ALU:ALU_Unit\|Comparator:Compare\"" {  } { { "ALU.sv" "Compare" { Text "D:/Documentos/MiniMicro/Microprocessor/ALU.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1716775666052 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num1 Comparator.sv(33) " "Verilog HDL Always Construct warning at Comparator.sv(33): variable \"num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Comparator.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Comparator.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1716775666053 "|Microprocessor|ALU:ALU_Unit|Comparator:Compare"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num2 Comparator.sv(33) " "Verilog HDL Always Construct warning at Comparator.sv(33): variable \"num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Comparator.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Comparator.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1716775666053 "|Microprocessor|ALU:ALU_Unit|Comparator:Compare"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "status_flag\[2\] Comparator.sv(6) " "Output port \"status_flag\[2\]\" at Comparator.sv(6) has no driver" {  } { { "Comparator.sv" "" { Text "D:/Documentos/MiniMicro/Microprocessor/Comparator.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1716775666053 "|Microprocessor|ALU:ALU_Unit|Comparator:Compare"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1716775666252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/MiniMicro/Microprocessor/output_files/Microprocessor.map.smsg " "Generated suppressed messages file D:/Documentos/MiniMicro/Microprocessor/output_files/Microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1716775666276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716775666282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 20:07:46 2024 " "Processing ended: Sun May 26 20:07:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716775666282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716775666282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716775666282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1716775666282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716775669443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716775669443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 20:07:49 2024 " "Processing started: Sun May 26 20:07:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716775669443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716775669443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Microprocessor -c Microprocessor --netlist_type=sgate " "Command: quartus_npp Microprocessor -c Microprocessor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716775669443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1716775669561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716775669793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 20:07:49 2024 " "Processing ended: Sun May 26 20:07:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716775669793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716775669793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716775669793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716775669793 ""}
