{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 20:03:58 2018 " "Info: Processing started: Wed Nov 07 20:03:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off core -c core " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off core -c core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "key:u5\|key_lg:u1\|ISkeytemp " "Warning: Node \"key:u5\|key_lg:u1\|ISkeytemp\" is a latch" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xns:u4\|xns_pic:u2\|now_state.s0~0 " "Warning: Node \"xns:u4\|xns_pic:u2\|now_state.s0~0\" is a latch" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "xns:u4\|xns_pic:u2\|now_state.s2~1 " "Warning: Node \"xns:u4\|xns_pic:u2\|now_state.s2~1\" is a latch" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dzn:u3\|dzn_lg:u2\|max_path\[3\] " "Warning: Node \"dzn:u3\|dzn_lg:u2\|max_path\[3\]\" is a latch" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[2\]\[2\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[2\]\[2\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[3\]\[2\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[3\]\[2\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[0\]\[2\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[0\]\[2\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[1\]\[2\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[1\]\[2\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[2\]\[3\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[2\]\[3\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[3\]\[3\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[3\]\[3\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[1\]\[3\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[1\]\[3\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[0\]\[3\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[0\]\[3\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[2\]\[4\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[2\]\[4\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[3\]\[4\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[3\]\[4\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[0\]\[4\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[0\]\[4\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[1\]\[4\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[1\]\[4\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[0\]\[5\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[0\]\[5\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[3\]\[5\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[3\]\[5\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[1\]\[5\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[1\]\[5\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|arr\[2\]\[5\] " "Warning: Node \"pic:u2\|pic_p:u3\|arr\[2\]\[5\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num1\[0\] " "Warning: Node \"pic:u2\|pic_st:u2\|num1\[0\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num1\[1\] " "Warning: Node \"pic:u2\|pic_st:u2\|num1\[1\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num2\[1\] " "Warning: Node \"pic:u2\|pic_st:u2\|num2\[1\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num2\[0\] " "Warning: Node \"pic:u2\|pic_st:u2\|num2\[0\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num1\[3\] " "Warning: Node \"pic:u2\|pic_st:u2\|num1\[3\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num1\[2\] " "Warning: Node \"pic:u2\|pic_st:u2\|num1\[2\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num2\[3\] " "Warning: Node \"pic:u2\|pic_st:u2\|num2\[3\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num2\[2\] " "Warning: Node \"pic:u2\|pic_st:u2\|num2\[2\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num3\[1\] " "Warning: Node \"pic:u2\|pic_st:u2\|num3\[1\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num3\[0\] " "Warning: Node \"pic:u2\|pic_st:u2\|num3\[0\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num3\[3\] " "Warning: Node \"pic:u2\|pic_st:u2\|num3\[3\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|num3\[2\] " "Warning: Node \"pic:u2\|pic_st:u2\|num3\[2\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|out_num\[3\] " "Warning: Node \"pic:u2\|pic_st:u2\|out_num\[3\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|out_num\[2\] " "Warning: Node \"pic:u2\|pic_st:u2\|out_num\[2\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|out_num\[0\] " "Warning: Node \"pic:u2\|pic_st:u2\|out_num\[0\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_st:u2\|out_num\[1\] " "Warning: Node \"pic:u2\|pic_st:u2\|out_num\[1\]\" is a latch" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "key:u5\|key_lg:u1\|key_coordinate\[0\] " "Warning: Node \"key:u5\|key_lg:u1\|key_coordinate\[0\]\" is a latch" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "key:u5\|key_lg:u1\|key_coordinate\[3\] " "Warning: Node \"key:u5\|key_lg:u1\|key_coordinate\[3\]\" is a latch" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "key:u5\|key_lg:u1\|key_coordinate\[2\] " "Warning: Node \"key:u5\|key_lg:u1\|key_coordinate\[2\]\" is a latch" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "key:u5\|key_lg:u1\|key_coordinate\[1\] " "Warning: Node \"key:u5\|key_lg:u1\|key_coordinate\[1\]\" is a latch" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic:u2\|pic_p:u3\|mmax_path\[3\] " "Warning: Node \"pic:u2\|pic_p:u3\|mmax_path\[3\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "mainclk " "Info: Assuming node \"mainclk\" is an undefined clock" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "mainclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key_row\[1\] " "Info: Assuming node \"key_row\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key_row\[2\] " "Info: Assuming node \"key_row\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key_row\[3\] " "Info: Assuming node \"key_row\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key_row\[0\] " "Info: Assuming node \"key_row\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rst " "Info: Assuming node \"rst\" is a latch enable. Will not compute fmax for this pin." {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "47 " "Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num3\[2\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num3\[2\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num3\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num3\[3\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num3\[3\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num3\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num3\[0\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num3\[0\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num3\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num3\[1\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num3\[1\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num3\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num2\[2\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num2\[2\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num2\[3\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num2\[3\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num1\[2\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num1\[2\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num1\[3\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num1\[3\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num2\[0\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num2\[0\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num2\[1\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num2\[1\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num1\[1\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num1\[1\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|num1\[0\] " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|num1\[0\]\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key:u5\|key_lg:u1\|Mux7~0 " "Info: Detected gated clock \"key:u5\|key_lg:u1\|Mux7~0\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u5\|key_lg:u1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key:u5\|key_lg:u1\|Selector8~0 " "Info: Detected gated clock \"key:u5\|key_lg:u1\|Selector8~0\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 78 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u5\|key_lg:u1\|Selector8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key:u5\|key_lg:u1\|Mux9~0 " "Info: Detected gated clock \"key:u5\|key_lg:u1\|Mux9~0\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 105 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u5\|key_lg:u1\|Mux9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic:u2\|pic_st:u2\|Equal3~1 " "Info: Detected gated clock \"pic:u2\|pic_st:u2\|Equal3~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|Equal3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic:u2\|pic_st:u2\|Equal4~1 " "Info: Detected gated clock \"pic:u2\|pic_st:u2\|Equal4~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|Equal4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic:u2\|pic_st:u2\|Selector3~2 " "Info: Detected gated clock \"pic:u2\|pic_st:u2\|Selector3~2\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|Selector3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dvdr:u1\|clk_1 " "Info: Detected ripple clock \"dvdr:u1\|clk_1\" as buffer" {  } { { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "dvdr:u1\|clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic:u2\|pic_st:u2\|Selector2~1 " "Info: Detected gated clock \"pic:u2\|pic_st:u2\|Selector2~1\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|Selector2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic:u2\|pic_st:u2\|Equal4~0 " "Info: Detected gated clock \"pic:u2\|pic_st:u2\|Equal4~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic:u2\|pic_st:u2\|num1\[0\]~0 " "Info: Detected gated clock \"pic:u2\|pic_st:u2\|num1\[0\]~0\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|num1\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic:u2\|pic_st:u2\|Equal3~0 " "Info: Detected gated clock \"pic:u2\|pic_st:u2\|Equal3~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic:u2\|pic_st:u2\|Selector8~0 " "Info: Detected gated clock \"pic:u2\|pic_st:u2\|Selector8~0\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 86 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|Selector8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic:u2\|pic_st:u2\|Equal2~1 " "Info: Detected gated clock \"pic:u2\|pic_st:u2\|Equal2~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic:u2\|pic_st:u2\|Equal2~0 " "Info: Detected gated clock \"pic:u2\|pic_st:u2\|Equal2~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|now_state.s3 " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|now_state.s3\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|now_state.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|now_state.s2 " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|now_state.s2\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|now_state.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dvdr:u1\|clk_3 " "Info: Detected ripple clock \"dvdr:u1\|clk_3\" as buffer" {  } { { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 56 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "dvdr:u1\|clk_3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|now_state.s0 " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|now_state.s0\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|now_state.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic:u2\|pic_st:u2\|now_state.s1 " "Info: Detected ripple clock \"pic:u2\|pic_st:u2\|now_state.s1\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|now_state.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key:u5\|key_lg:u1\|Selector10~0 " "Info: Detected gated clock \"key:u5\|key_lg:u1\|Selector10~0\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 78 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u5\|key_lg:u1\|Selector10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic:u2\|pic_st:u2\|Selector8~1 " "Info: Detected gated clock \"pic:u2\|pic_st:u2\|Selector8~1\" as buffer" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 86 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic:u2\|pic_st:u2\|Selector8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "disp:u6\|scan_clk " "Info: Detected ripple clock \"disp:u6\|scan_clk\" as buffer" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "disp:u6\|scan_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dzn:u3\|dzn_st:u1\|state_now.s0 " "Info: Detected ripple clock \"dzn:u3\|dzn_st:u1\|state_now.s0\" as buffer" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 34 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "dzn:u3\|dzn_st:u1\|state_now.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dzn:u3\|comb~0 " "Info: Detected gated clock \"dzn:u3\|comb~0\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "dzn:u3\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u5\|key_st:u2\|IScarry " "Info: Detected ripple clock \"key:u5\|key_st:u2\|IScarry\" as buffer" {  } { { "../key_st/key_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd" 68 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u5\|key_st:u2\|IScarry" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "disp:u6\|disp_clk " "Info: Detected ripple clock \"disp:u6\|disp_clk\" as buffer" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 41 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "disp:u6\|disp_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dzn:u3\|dzn_st:u1\|state_now.s2 " "Info: Detected ripple clock \"dzn:u3\|dzn_st:u1\|state_now.s2\" as buffer" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 34 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "dzn:u3\|dzn_st:u1\|state_now.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xns:u4\|xns_add:u1\|win_cnt\[0\] " "Info: Detected ripple clock \"xns:u4\|xns_add:u1\|win_cnt\[0\]\" as buffer" {  } { { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "xns:u4\|xns_add:u1\|win_cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xns:u4\|xns_add:u1\|win_cnt\[1\] " "Info: Detected ripple clock \"xns:u4\|xns_add:u1\|win_cnt\[1\]\" as buffer" {  } { { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "xns:u4\|xns_add:u1\|win_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u5\|key_lg:u1\|now_state.s0 " "Info: Detected ripple clock \"key:u5\|key_lg:u1\|now_state.s0\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u5\|key_lg:u1\|now_state.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u5\|key_lg:u1\|now_state.s4 " "Info: Detected ripple clock \"key:u5\|key_lg:u1\|now_state.s4\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u5\|key_lg:u1\|now_state.s4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dvdr:u1\|clk_2 " "Info: Detected ripple clock \"dvdr:u1\|clk_2\" as buffer" {  } { { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 42 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "dvdr:u1\|clk_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u5\|key_lg:u1\|now_state.s2 " "Info: Detected ripple clock \"key:u5\|key_lg:u1\|now_state.s2\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u5\|key_lg:u1\|now_state.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:u5\|key_lg:u1\|now_state.s3 " "Info: Detected ripple clock \"key:u5\|key_lg:u1\|now_state.s3\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:u5\|key_lg:u1\|now_state.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "extr:u7\|beep_clk " "Info: Detected ripple clock \"extr:u7\|beep_clk\" as buffer" {  } { { "../extr/extr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr/extr.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "extr:u7\|beep_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "mainclk register pic:u2\|pic_st:u2\|num2\[2\] register pic:u2\|pic_st:u2\|now_state.s0 32.24 MHz 31.02 ns Internal " "Info: Clock \"mainclk\" has Internal fmax of 32.24 MHz between source register \"pic:u2\|pic_st:u2\|num2\[2\]\" and destination register \"pic:u2\|pic_st:u2\|now_state.s0\" (period= 31.02 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.830 ns + Longest register register " "Info: + Longest register to register delay is 5.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pic:u2\|pic_st:u2\|num2\[2\] 1 REG LC_X3_Y5_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N1; Fanout = 3; REG Node = 'pic:u2\|pic_st:u2\|num2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pic:u2|pic_st:u2|num2[2] } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.200 ns) 0.934 ns pic:u2\|pic_st:u2\|Equal2~1 2 COMB LC_X3_Y5_N8 2 " "Info: 2: + IC(0.734 ns) + CELL(0.200 ns) = 0.934 ns; Loc. = LC_X3_Y5_N8; Fanout = 2; COMB Node = 'pic:u2\|pic_st:u2\|Equal2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { pic:u2|pic_st:u2|num2[2] pic:u2|pic_st:u2|Equal2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.914 ns) 2.548 ns pic:u2\|pic_st:u2\|Selector8~0 3 COMB LC_X3_Y5_N5 3 " "Info: 3: + IC(0.700 ns) + CELL(0.914 ns) = 2.548 ns; Loc. = LC_X3_Y5_N5; Fanout = 3; COMB Node = 'pic:u2\|pic_st:u2\|Selector8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { pic:u2|pic_st:u2|Equal2~1 pic:u2|pic_st:u2|Selector8~0 } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.511 ns) 3.845 ns pic:u2\|pic_st:u2\|next_state.s0~0 4 COMB LC_X3_Y5_N9 1 " "Info: 4: + IC(0.786 ns) + CELL(0.511 ns) = 3.845 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; COMB Node = 'pic:u2\|pic_st:u2\|next_state.s0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { pic:u2|pic_st:u2|Selector8~0 pic:u2|pic_st:u2|next_state.s0~0 } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.804 ns) 5.830 ns pic:u2\|pic_st:u2\|now_state.s0 5 REG LC_X4_Y5_N8 7 " "Info: 5: + IC(1.181 ns) + CELL(0.804 ns) = 5.830 ns; Loc. = LC_X4_Y5_N8; Fanout = 7; REG Node = 'pic:u2\|pic_st:u2\|now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { pic:u2|pic_st:u2|next_state.s0~0 pic:u2|pic_st:u2|now_state.s0 } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.429 ns ( 41.66 % ) " "Info: Total cell delay = 2.429 ns ( 41.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.401 ns ( 58.34 % ) " "Info: Total interconnect delay = 3.401 ns ( 58.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.830 ns" { pic:u2|pic_st:u2|num2[2] pic:u2|pic_st:u2|Equal2~1 pic:u2|pic_st:u2|Selector8~0 pic:u2|pic_st:u2|next_state.s0~0 pic:u2|pic_st:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.830 ns" { pic:u2|pic_st:u2|num2[2] {} pic:u2|pic_st:u2|Equal2~1 {} pic:u2|pic_st:u2|Selector8~0 {} pic:u2|pic_st:u2|next_state.s0~0 {} pic:u2|pic_st:u2|now_state.s0 {} } { 0.000ns 0.734ns 0.700ns 0.786ns 1.181ns } { 0.000ns 0.200ns 0.914ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.347 ns - Smallest " "Info: - Smallest clock skew is -9.347 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mainclk destination 8.382 ns + Shortest register " "Info: + Shortest clock path from clock \"mainclk\" to destination register is 8.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns mainclk 1 CLK PIN_18 101 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 101; CLK Node = 'mainclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mainclk } "NODE_NAME" } } { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns dvdr:u1\|clk_3 2 REG LC_X6_Y10_N1 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y10_N1; Fanout = 5; REG Node = 'dvdr:u1\|clk_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { mainclk dvdr:u1|clk_3 } "NODE_NAME" } } { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.269 ns) + CELL(0.918 ns) 8.382 ns pic:u2\|pic_st:u2\|now_state.s0 3 REG LC_X4_Y5_N8 7 " "Info: 3: + IC(3.269 ns) + CELL(0.918 ns) = 8.382 ns; Loc. = LC_X4_Y5_N8; Fanout = 7; REG Node = 'pic:u2\|pic_st:u2\|now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.187 ns" { dvdr:u1|clk_3 pic:u2|pic_st:u2|now_state.s0 } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 40.26 % ) " "Info: Total cell delay = 3.375 ns ( 40.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.007 ns ( 59.74 % ) " "Info: Total interconnect delay = 5.007 ns ( 59.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { mainclk dvdr:u1|clk_3 pic:u2|pic_st:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_3 {} pic:u2|pic_st:u2|now_state.s0 {} } { 0.000ns 0.000ns 1.738ns 3.269ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mainclk source 17.729 ns - Longest register " "Info: - Longest clock path from clock \"mainclk\" to source register is 17.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns mainclk 1 CLK PIN_18 101 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 101; CLK Node = 'mainclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mainclk } "NODE_NAME" } } { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns dvdr:u1\|clk_2 2 REG LC_X6_Y7_N4 26 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y7_N4; Fanout = 26; REG Node = 'dvdr:u1\|clk_2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { mainclk dvdr:u1|clk_2 } "NODE_NAME" } } { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.017 ns) + CELL(1.294 ns) 10.506 ns dzn:u3\|dzn_st:u1\|state_now.s2 3 REG LC_X7_Y5_N8 4 " "Info: 3: + IC(5.017 ns) + CELL(1.294 ns) = 10.506 ns; Loc. = LC_X7_Y5_N8; Fanout = 4; REG Node = 'dzn:u3\|dzn_st:u1\|state_now.s2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { dvdr:u1|clk_2 dzn:u3|dzn_st:u1|state_now.s2 } "NODE_NAME" } } { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(1.294 ns) 13.657 ns xns:u4\|xns_add:u1\|win_cnt\[0\] 4 REG LC_X2_Y5_N4 17 " "Info: 4: + IC(1.857 ns) + CELL(1.294 ns) = 13.657 ns; Loc. = LC_X2_Y5_N4; Fanout = 17; REG Node = 'xns:u4\|xns_add:u1\|win_cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { dzn:u3|dzn_st:u1|state_now.s2 xns:u4|xns_add:u1|win_cnt[0] } "NODE_NAME" } } { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.511 ns) 16.064 ns pic:u2\|pic_st:u2\|Selector2~1 5 COMB LC_X3_Y5_N6 4 " "Info: 5: + IC(1.896 ns) + CELL(0.511 ns) = 16.064 ns; Loc. = LC_X3_Y5_N6; Fanout = 4; COMB Node = 'pic:u2\|pic_st:u2\|Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { xns:u4|xns_add:u1|win_cnt[0] pic:u2|pic_st:u2|Selector2~1 } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.914 ns) 17.729 ns pic:u2\|pic_st:u2\|num2\[2\] 6 REG LC_X3_Y5_N1 3 " "Info: 6: + IC(0.751 ns) + CELL(0.914 ns) = 17.729 ns; Loc. = LC_X3_Y5_N1; Fanout = 3; REG Node = 'pic:u2\|pic_st:u2\|num2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { pic:u2|pic_st:u2|Selector2~1 pic:u2|pic_st:u2|num2[2] } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.470 ns ( 36.49 % ) " "Info: Total cell delay = 6.470 ns ( 36.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.259 ns ( 63.51 % ) " "Info: Total interconnect delay = 11.259 ns ( 63.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.729 ns" { mainclk dvdr:u1|clk_2 dzn:u3|dzn_st:u1|state_now.s2 xns:u4|xns_add:u1|win_cnt[0] pic:u2|pic_st:u2|Selector2~1 pic:u2|pic_st:u2|num2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.729 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_2 {} dzn:u3|dzn_st:u1|state_now.s2 {} xns:u4|xns_add:u1|win_cnt[0] {} pic:u2|pic_st:u2|Selector2~1 {} pic:u2|pic_st:u2|num2[2] {} } { 0.000ns 0.000ns 1.738ns 5.017ns 1.857ns 1.896ns 0.751ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.914ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { mainclk dvdr:u1|clk_3 pic:u2|pic_st:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_3 {} pic:u2|pic_st:u2|now_state.s0 {} } { 0.000ns 0.000ns 1.738ns 3.269ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.729 ns" { mainclk dvdr:u1|clk_2 dzn:u3|dzn_st:u1|state_now.s2 xns:u4|xns_add:u1|win_cnt[0] pic:u2|pic_st:u2|Selector2~1 pic:u2|pic_st:u2|num2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.729 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_2 {} dzn:u3|dzn_st:u1|state_now.s2 {} xns:u4|xns_add:u1|win_cnt[0] {} pic:u2|pic_st:u2|Selector2~1 {} pic:u2|pic_st:u2|num2[2] {} } { 0.000ns 0.000ns 1.738ns 5.017ns 1.857ns 1.896ns 0.751ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.830 ns" { pic:u2|pic_st:u2|num2[2] pic:u2|pic_st:u2|Equal2~1 pic:u2|pic_st:u2|Selector8~0 pic:u2|pic_st:u2|next_state.s0~0 pic:u2|pic_st:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.830 ns" { pic:u2|pic_st:u2|num2[2] {} pic:u2|pic_st:u2|Equal2~1 {} pic:u2|pic_st:u2|Selector8~0 {} pic:u2|pic_st:u2|next_state.s0~0 {} pic:u2|pic_st:u2|now_state.s0 {} } { 0.000ns 0.734ns 0.700ns 0.786ns 1.181ns } { 0.000ns 0.200ns 0.914ns 0.511ns 0.804ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { mainclk dvdr:u1|clk_3 pic:u2|pic_st:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_3 {} pic:u2|pic_st:u2|now_state.s0 {} } { 0.000ns 0.000ns 1.738ns 3.269ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.729 ns" { mainclk dvdr:u1|clk_2 dzn:u3|dzn_st:u1|state_now.s2 xns:u4|xns_add:u1|win_cnt[0] pic:u2|pic_st:u2|Selector2~1 pic:u2|pic_st:u2|num2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.729 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_2 {} dzn:u3|dzn_st:u1|state_now.s2 {} xns:u4|xns_add:u1|win_cnt[0] {} pic:u2|pic_st:u2|Selector2~1 {} pic:u2|pic_st:u2|num2[2] {} } { 0.000ns 0.000ns 1.738ns 5.017ns 1.857ns 1.896ns 0.751ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.914ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "mainclk 141 " "Warning: Circuit may not operate. Detected 141 non-operational path(s) clocked by clock \"mainclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pic:u2\|pic_st:u2\|now_state.s3 pic:u2\|pic_st:u2\|out_num\[1\] mainclk 13.112 ns " "Info: Found hold time violation between source  pin or register \"pic:u2\|pic_st:u2\|now_state.s3\" and destination pin or register \"pic:u2\|pic_st:u2\|out_num\[1\]\" for clock \"mainclk\" (Hold time is 13.112 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.308 ns + Largest " "Info: + Largest clock skew is 17.308 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mainclk destination 25.690 ns + Longest register " "Info: + Longest clock path from clock \"mainclk\" to destination register is 25.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns mainclk 1 CLK PIN_18 101 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 101; CLK Node = 'mainclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mainclk } "NODE_NAME" } } { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns dvdr:u1\|clk_2 2 REG LC_X6_Y7_N4 26 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y7_N4; Fanout = 26; REG Node = 'dvdr:u1\|clk_2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { mainclk dvdr:u1|clk_2 } "NODE_NAME" } } { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.017 ns) + CELL(1.294 ns) 10.506 ns dzn:u3\|dzn_st:u1\|state_now.s2 3 REG LC_X7_Y5_N8 4 " "Info: 3: + IC(5.017 ns) + CELL(1.294 ns) = 10.506 ns; Loc. = LC_X7_Y5_N8; Fanout = 4; REG Node = 'dzn:u3\|dzn_st:u1\|state_now.s2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { dvdr:u1|clk_2 dzn:u3|dzn_st:u1|state_now.s2 } "NODE_NAME" } } { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(1.294 ns) 13.657 ns xns:u4\|xns_add:u1\|win_cnt\[0\] 4 REG LC_X2_Y5_N4 17 " "Info: 4: + IC(1.857 ns) + CELL(1.294 ns) = 13.657 ns; Loc. = LC_X2_Y5_N4; Fanout = 17; REG Node = 'xns:u4\|xns_add:u1\|win_cnt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { dzn:u3|dzn_st:u1|state_now.s2 xns:u4|xns_add:u1|win_cnt[0] } "NODE_NAME" } } { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.511 ns) 15.204 ns pic:u2\|pic_st:u2\|num1\[0\]~0 5 COMB LC_X2_Y5_N9 4 " "Info: 5: + IC(1.036 ns) + CELL(0.511 ns) = 15.204 ns; Loc. = LC_X2_Y5_N9; Fanout = 4; COMB Node = 'pic:u2\|pic_st:u2\|num1\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { xns:u4|xns_add:u1|win_cnt[0] pic:u2|pic_st:u2|num1[0]~0 } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.200 ns) 17.169 ns pic:u2\|pic_st:u2\|num1\[3\] 6 REG LC_X5_Y5_N0 3 " "Info: 6: + IC(1.765 ns) + CELL(0.200 ns) = 17.169 ns; Loc. = LC_X5_Y5_N0; Fanout = 3; REG Node = 'pic:u2\|pic_st:u2\|num1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { pic:u2|pic_st:u2|num1[0]~0 pic:u2|pic_st:u2|num1[3] } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.914 ns) 19.914 ns pic:u2\|pic_st:u2\|Equal2~1 7 COMB LC_X3_Y5_N8 2 " "Info: 7: + IC(1.831 ns) + CELL(0.914 ns) = 19.914 ns; Loc. = LC_X3_Y5_N8; Fanout = 2; COMB Node = 'pic:u2\|pic_st:u2\|Equal2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { pic:u2|pic_st:u2|num1[3] pic:u2|pic_st:u2|Equal2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.914 ns) 21.528 ns pic:u2\|pic_st:u2\|Selector8~0 8 COMB LC_X3_Y5_N5 3 " "Info: 8: + IC(0.700 ns) + CELL(0.914 ns) = 21.528 ns; Loc. = LC_X3_Y5_N5; Fanout = 3; COMB Node = 'pic:u2\|pic_st:u2\|Selector8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { pic:u2|pic_st:u2|Equal2~1 pic:u2|pic_st:u2|Selector8~0 } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.914 ns) 23.604 ns pic:u2\|pic_st:u2\|Selector8~1 9 COMB LC_X4_Y5_N5 23 " "Info: 9: + IC(1.162 ns) + CELL(0.914 ns) = 23.604 ns; Loc. = LC_X4_Y5_N5; Fanout = 23; COMB Node = 'pic:u2\|pic_st:u2\|Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { pic:u2|pic_st:u2|Selector8~0 pic:u2|pic_st:u2|Selector8~1 } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.200 ns) 25.690 ns pic:u2\|pic_st:u2\|out_num\[1\] 10 REG LC_X1_Y5_N0 17 " "Info: 10: + IC(1.886 ns) + CELL(0.200 ns) = 25.690 ns; Loc. = LC_X1_Y5_N0; Fanout = 17; REG Node = 'pic:u2\|pic_st:u2\|out_num\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { pic:u2|pic_st:u2|Selector8~1 pic:u2|pic_st:u2|out_num[1] } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.698 ns ( 33.86 % ) " "Info: Total cell delay = 8.698 ns ( 33.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.992 ns ( 66.14 % ) " "Info: Total interconnect delay = 16.992 ns ( 66.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "25.690 ns" { mainclk dvdr:u1|clk_2 dzn:u3|dzn_st:u1|state_now.s2 xns:u4|xns_add:u1|win_cnt[0] pic:u2|pic_st:u2|num1[0]~0 pic:u2|pic_st:u2|num1[3] pic:u2|pic_st:u2|Equal2~1 pic:u2|pic_st:u2|Selector8~0 pic:u2|pic_st:u2|Selector8~1 pic:u2|pic_st:u2|out_num[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "25.690 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_2 {} dzn:u3|dzn_st:u1|state_now.s2 {} xns:u4|xns_add:u1|win_cnt[0] {} pic:u2|pic_st:u2|num1[0]~0 {} pic:u2|pic_st:u2|num1[3] {} pic:u2|pic_st:u2|Equal2~1 {} pic:u2|pic_st:u2|Selector8~0 {} pic:u2|pic_st:u2|Selector8~1 {} pic:u2|pic_st:u2|out_num[1] {} } { 0.000ns 0.000ns 1.738ns 5.017ns 1.857ns 1.036ns 1.765ns 1.831ns 0.700ns 1.162ns 1.886ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.200ns 0.914ns 0.914ns 0.914ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mainclk source 8.382 ns - Shortest register " "Info: - Shortest clock path from clock \"mainclk\" to source register is 8.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns mainclk 1 CLK PIN_18 101 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 101; CLK Node = 'mainclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mainclk } "NODE_NAME" } } { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns dvdr:u1\|clk_3 2 REG LC_X6_Y10_N1 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y10_N1; Fanout = 5; REG Node = 'dvdr:u1\|clk_3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { mainclk dvdr:u1|clk_3 } "NODE_NAME" } } { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.269 ns) + CELL(0.918 ns) 8.382 ns pic:u2\|pic_st:u2\|now_state.s3 3 REG LC_X4_Y5_N4 8 " "Info: 3: + IC(3.269 ns) + CELL(0.918 ns) = 8.382 ns; Loc. = LC_X4_Y5_N4; Fanout = 8; REG Node = 'pic:u2\|pic_st:u2\|now_state.s3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.187 ns" { dvdr:u1|clk_3 pic:u2|pic_st:u2|now_state.s3 } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 40.26 % ) " "Info: Total cell delay = 3.375 ns ( 40.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.007 ns ( 59.74 % ) " "Info: Total interconnect delay = 5.007 ns ( 59.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { mainclk dvdr:u1|clk_3 pic:u2|pic_st:u2|now_state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_3 {} pic:u2|pic_st:u2|now_state.s3 {} } { 0.000ns 0.000ns 1.738ns 3.269ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "25.690 ns" { mainclk dvdr:u1|clk_2 dzn:u3|dzn_st:u1|state_now.s2 xns:u4|xns_add:u1|win_cnt[0] pic:u2|pic_st:u2|num1[0]~0 pic:u2|pic_st:u2|num1[3] pic:u2|pic_st:u2|Equal2~1 pic:u2|pic_st:u2|Selector8~0 pic:u2|pic_st:u2|Selector8~1 pic:u2|pic_st:u2|out_num[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "25.690 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_2 {} dzn:u3|dzn_st:u1|state_now.s2 {} xns:u4|xns_add:u1|win_cnt[0] {} pic:u2|pic_st:u2|num1[0]~0 {} pic:u2|pic_st:u2|num1[3] {} pic:u2|pic_st:u2|Equal2~1 {} pic:u2|pic_st:u2|Selector8~0 {} pic:u2|pic_st:u2|Selector8~1 {} pic:u2|pic_st:u2|out_num[1] {} } { 0.000ns 0.000ns 1.738ns 5.017ns 1.857ns 1.036ns 1.765ns 1.831ns 0.700ns 1.162ns 1.886ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.200ns 0.914ns 0.914ns 0.914ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { mainclk dvdr:u1|clk_3 pic:u2|pic_st:u2|now_state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_3 {} pic:u2|pic_st:u2|now_state.s3 {} } { 0.000ns 0.000ns 1.738ns 3.269ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.820 ns - Shortest register register " "Info: - Shortest register to register delay is 3.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pic:u2\|pic_st:u2\|now_state.s3 1 REG LC_X4_Y5_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y5_N4; Fanout = 8; REG Node = 'pic:u2\|pic_st:u2\|now_state.s3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pic:u2|pic_st:u2|now_state.s3 } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.511 ns) 2.537 ns pic:u2\|pic_st:u2\|Selector6~1 2 COMB LC_X1_Y5_N7 1 " "Info: 2: + IC(2.026 ns) + CELL(0.511 ns) = 2.537 ns; Loc. = LC_X1_Y5_N7; Fanout = 1; COMB Node = 'pic:u2\|pic_st:u2\|Selector6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { pic:u2|pic_st:u2|now_state.s3 pic:u2|pic_st:u2|Selector6~1 } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.511 ns) 3.820 ns pic:u2\|pic_st:u2\|out_num\[1\] 3 REG LC_X1_Y5_N0 17 " "Info: 3: + IC(0.772 ns) + CELL(0.511 ns) = 3.820 ns; Loc. = LC_X1_Y5_N0; Fanout = 17; REG Node = 'pic:u2\|pic_st:u2\|out_num\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { pic:u2|pic_st:u2|Selector6~1 pic:u2|pic_st:u2|out_num[1] } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.022 ns ( 26.75 % ) " "Info: Total cell delay = 1.022 ns ( 26.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.798 ns ( 73.25 % ) " "Info: Total interconnect delay = 2.798 ns ( 73.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.820 ns" { pic:u2|pic_st:u2|now_state.s3 pic:u2|pic_st:u2|Selector6~1 pic:u2|pic_st:u2|out_num[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.820 ns" { pic:u2|pic_st:u2|now_state.s3 {} pic:u2|pic_st:u2|Selector6~1 {} pic:u2|pic_st:u2|out_num[1] {} } { 0.000ns 2.026ns 0.772ns } { 0.000ns 0.511ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 29 -1 0 } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "25.690 ns" { mainclk dvdr:u1|clk_2 dzn:u3|dzn_st:u1|state_now.s2 xns:u4|xns_add:u1|win_cnt[0] pic:u2|pic_st:u2|num1[0]~0 pic:u2|pic_st:u2|num1[3] pic:u2|pic_st:u2|Equal2~1 pic:u2|pic_st:u2|Selector8~0 pic:u2|pic_st:u2|Selector8~1 pic:u2|pic_st:u2|out_num[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "25.690 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_2 {} dzn:u3|dzn_st:u1|state_now.s2 {} xns:u4|xns_add:u1|win_cnt[0] {} pic:u2|pic_st:u2|num1[0]~0 {} pic:u2|pic_st:u2|num1[3] {} pic:u2|pic_st:u2|Equal2~1 {} pic:u2|pic_st:u2|Selector8~0 {} pic:u2|pic_st:u2|Selector8~1 {} pic:u2|pic_st:u2|out_num[1] {} } { 0.000ns 0.000ns 1.738ns 5.017ns 1.857ns 1.036ns 1.765ns 1.831ns 0.700ns 1.162ns 1.886ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.200ns 0.914ns 0.914ns 0.914ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { mainclk dvdr:u1|clk_3 pic:u2|pic_st:u2|now_state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_3 {} pic:u2|pic_st:u2|now_state.s3 {} } { 0.000ns 0.000ns 1.738ns 3.269ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.820 ns" { pic:u2|pic_st:u2|now_state.s3 pic:u2|pic_st:u2|Selector6~1 pic:u2|pic_st:u2|out_num[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.820 ns" { pic:u2|pic_st:u2|now_state.s3 {} pic:u2|pic_st:u2|Selector6~1 {} pic:u2|pic_st:u2|out_num[1] {} } { 0.000ns 2.026ns 0.772ns } { 0.000ns 0.511ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key:u5\|key_lg:u1\|key_coordinate\[2\] key_row\[0\] key_row\[3\] 4.161 ns register " "Info: tsu for register \"key:u5\|key_lg:u1\|key_coordinate\[2\]\" (data pin = \"key_row\[0\]\", clock pin = \"key_row\[3\]\") is 4.161 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.005 ns + Longest pin register " "Info: + Longest pin to register delay is 7.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns key_row\[0\] 1 CLK PIN_111 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_111; Fanout = 7; CLK Node = 'key_row\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_row[0] } "NODE_NAME" } } { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.844 ns) + CELL(0.914 ns) 4.890 ns key:u5\|key_lg:u1\|Selector6~0 2 COMB LC_X11_Y10_N0 1 " "Info: 2: + IC(2.844 ns) + CELL(0.914 ns) = 4.890 ns; Loc. = LC_X11_Y10_N0; Fanout = 1; COMB Node = 'key:u5\|key_lg:u1\|Selector6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.758 ns" { key_row[0] key:u5|key_lg:u1|Selector6~0 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.914 ns) 7.005 ns key:u5\|key_lg:u1\|key_coordinate\[2\] 3 REG LC_X12_Y10_N8 2 " "Info: 3: + IC(1.201 ns) + CELL(0.914 ns) = 7.005 ns; Loc. = LC_X12_Y10_N8; Fanout = 2; REG Node = 'key:u5\|key_lg:u1\|key_coordinate\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { key:u5|key_lg:u1|Selector6~0 key:u5|key_lg:u1|key_coordinate[2] } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.960 ns ( 42.26 % ) " "Info: Total cell delay = 2.960 ns ( 42.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.045 ns ( 57.74 % ) " "Info: Total interconnect delay = 4.045 ns ( 57.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { key_row[0] key:u5|key_lg:u1|Selector6~0 key:u5|key_lg:u1|key_coordinate[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { key_row[0] {} key_row[0]~combout {} key:u5|key_lg:u1|Selector6~0 {} key:u5|key_lg:u1|key_coordinate[2] {} } { 0.000ns 0.000ns 2.844ns 1.201ns } { 0.000ns 1.132ns 0.914ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.463 ns + " "Info: + Micro setup delay of destination is 3.463 ns" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_row\[3\] destination 6.307 ns - Shortest register " "Info: - Shortest clock path from clock \"key_row\[3\]\" to destination register is 6.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns key_row\[3\] 1 CLK PIN_114 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 3; CLK Node = 'key_row\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_row[3] } "NODE_NAME" } } { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.333 ns) + CELL(0.511 ns) 3.976 ns key:u5\|key_lg:u1\|Mux7~0 2 COMB LC_X11_Y10_N3 1 " "Info: 2: + IC(2.333 ns) + CELL(0.511 ns) = 3.976 ns; Loc. = LC_X11_Y10_N3; Fanout = 1; COMB Node = 'key:u5\|key_lg:u1\|Mux7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { key_row[3] key:u5|key_lg:u1|Mux7~0 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.200 ns) 5.345 ns key:u5\|key_lg:u1\|Selector8~0 3 COMB LC_X12_Y10_N3 4 " "Info: 3: + IC(1.169 ns) + CELL(0.200 ns) = 5.345 ns; Loc. = LC_X12_Y10_N3; Fanout = 4; COMB Node = 'key:u5\|key_lg:u1\|Selector8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { key:u5|key_lg:u1|Mux7~0 key:u5|key_lg:u1|Selector8~0 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.200 ns) 6.307 ns key:u5\|key_lg:u1\|key_coordinate\[2\] 4 REG LC_X12_Y10_N8 2 " "Info: 4: + IC(0.762 ns) + CELL(0.200 ns) = 6.307 ns; Loc. = LC_X12_Y10_N8; Fanout = 2; REG Node = 'key:u5\|key_lg:u1\|key_coordinate\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { key:u5|key_lg:u1|Selector8~0 key:u5|key_lg:u1|key_coordinate[2] } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.043 ns ( 32.39 % ) " "Info: Total cell delay = 2.043 ns ( 32.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.264 ns ( 67.61 % ) " "Info: Total interconnect delay = 4.264 ns ( 67.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.307 ns" { key_row[3] key:u5|key_lg:u1|Mux7~0 key:u5|key_lg:u1|Selector8~0 key:u5|key_lg:u1|key_coordinate[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.307 ns" { key_row[3] {} key_row[3]~combout {} key:u5|key_lg:u1|Mux7~0 {} key:u5|key_lg:u1|Selector8~0 {} key:u5|key_lg:u1|key_coordinate[2] {} } { 0.000ns 0.000ns 2.333ns 1.169ns 0.762ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { key_row[0] key:u5|key_lg:u1|Selector6~0 key:u5|key_lg:u1|key_coordinate[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { key_row[0] {} key_row[0]~combout {} key:u5|key_lg:u1|Selector6~0 {} key:u5|key_lg:u1|key_coordinate[2] {} } { 0.000ns 0.000ns 2.844ns 1.201ns } { 0.000ns 1.132ns 0.914ns 0.914ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.307 ns" { key_row[3] key:u5|key_lg:u1|Mux7~0 key:u5|key_lg:u1|Selector8~0 key:u5|key_lg:u1|key_coordinate[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.307 ns" { key_row[3] {} key_row[3]~combout {} key:u5|key_lg:u1|Mux7~0 {} key:u5|key_lg:u1|Selector8~0 {} key:u5|key_lg:u1|key_coordinate[2] {} } { 0.000ns 0.000ns 2.333ns 1.169ns 0.762ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "mainclk disp_num\[6\] dzn:u3\|dzn_lg:u2\|path\[0\] 73.746 ns register " "Info: tco from clock \"mainclk\" to destination pin \"disp_num\[6\]\" through register \"dzn:u3\|dzn_lg:u2\|path\[0\]\" is 73.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mainclk source 14.452 ns + Longest register " "Info: + Longest clock path from clock \"mainclk\" to source register is 14.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns mainclk 1 CLK PIN_18 101 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 101; CLK Node = 'mainclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mainclk } "NODE_NAME" } } { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns dvdr:u1\|clk_2 2 REG LC_X6_Y7_N4 26 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y7_N4; Fanout = 26; REG Node = 'dvdr:u1\|clk_2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { mainclk dvdr:u1|clk_2 } "NODE_NAME" } } { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.017 ns) + CELL(1.294 ns) 10.506 ns key:u5\|key_st:u2\|IScarry 3 REG LC_X12_Y3_N2 43 " "Info: 3: + IC(5.017 ns) + CELL(1.294 ns) = 10.506 ns; Loc. = LC_X12_Y3_N2; Fanout = 43; REG Node = 'key:u5\|key_st:u2\|IScarry'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { dvdr:u1|clk_2 key:u5|key_st:u2|IScarry } "NODE_NAME" } } { "../key_st/key_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 14.452 ns dzn:u3\|dzn_lg:u2\|path\[0\] 4 REG LC_X9_Y5_N1 1 " "Info: 4: + IC(3.028 ns) + CELL(0.918 ns) = 14.452 ns; Loc. = LC_X9_Y5_N1; Fanout = 1; REG Node = 'dzn:u3\|dzn_lg:u2\|path\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { key:u5|key_st:u2|IScarry dzn:u3|dzn_lg:u2|path[0] } "NODE_NAME" } } { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 32.31 % ) " "Info: Total cell delay = 4.669 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.783 ns ( 67.69 % ) " "Info: Total interconnect delay = 9.783 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.452 ns" { mainclk dvdr:u1|clk_2 key:u5|key_st:u2|IScarry dzn:u3|dzn_lg:u2|path[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.452 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_2 {} key:u5|key_st:u2|IScarry {} dzn:u3|dzn_lg:u2|path[0] {} } { 0.000ns 0.000ns 1.738ns 5.017ns 3.028ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "58.918 ns + Longest register pin " "Info: + Longest register to pin delay is 58.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dzn:u3\|dzn_lg:u2\|path\[0\] 1 REG LC_X9_Y5_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y5_N1; Fanout = 1; REG Node = 'dzn:u3\|dzn_lg:u2\|path\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzn:u3|dzn_lg:u2|path[0] } "NODE_NAME" } } { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.740 ns) 2.567 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[0\] 2 COMB LC_X11_Y5_N0 14 " "Info: 2: + IC(1.827 ns) + CELL(0.740 ns) = 2.567 ns; Loc. = LC_X11_Y5_N0; Fanout = 14; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { dzn:u3|dzn_lg:u2|path[0] disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0] } "NODE_NAME" } } { "db/lpm_abs_pe9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_pe9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.978 ns) 4.756 ns disp:u6\|Add2~37 3 COMB LC_X10_Y5_N0 2 " "Info: 3: + IC(1.211 ns) + CELL(0.978 ns) = 4.756 ns; Loc. = LC_X10_Y5_N0; Fanout = 2; COMB Node = 'disp:u6\|Add2~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0] disp:u6|Add2~37 } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.879 ns disp:u6\|Add2~17 4 COMB LC_X10_Y5_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.879 ns; Loc. = LC_X10_Y5_N1; Fanout = 2; COMB Node = 'disp:u6\|Add2~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|Add2~37 disp:u6|Add2~17 } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.002 ns disp:u6\|Add2~22 5 COMB LC_X10_Y5_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.002 ns; Loc. = LC_X10_Y5_N2; Fanout = 2; COMB Node = 'disp:u6\|Add2~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|Add2~17 disp:u6|Add2~22 } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.125 ns disp:u6\|Add2~12 6 COMB LC_X10_Y5_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.125 ns; Loc. = LC_X10_Y5_N3; Fanout = 2; COMB Node = 'disp:u6\|Add2~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|Add2~22 disp:u6|Add2~12 } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 5.386 ns disp:u6\|Add2~7 7 COMB LC_X10_Y5_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.261 ns) = 5.386 ns; Loc. = LC_X10_Y5_N4; Fanout = 3; COMB Node = 'disp:u6\|Add2~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { disp:u6|Add2~12 disp:u6|Add2~7 } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 6.361 ns disp:u6\|Add2~0 8 COMB LC_X10_Y5_N7 26 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 6.361 ns; Loc. = LC_X10_Y5_N7; Fanout = 26; COMB Node = 'disp:u6\|Add2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { disp:u6|Add2~7 disp:u6|Add2~0 } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.866 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[0\]~0 9 COMB LC_X10_Y5_N8 2 " "Info: 9: + IC(0.305 ns) + CELL(0.200 ns) = 6.866 ns; Loc. = LC_X10_Y5_N8; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { disp:u6|Add2~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~0 } "NODE_NAME" } } { "db/lpm_abs_pe9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_pe9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.978 ns) 8.954 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[0\]~COUT 10 COMB LC_X11_Y5_N0 2 " "Info: 10: + IC(1.110 ns) + CELL(0.978 ns) = 8.954 ns; Loc. = LC_X11_Y5_N0; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[0\]~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~COUT } "NODE_NAME" } } { "db/lpm_abs_pe9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_pe9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.077 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[1\]~COUT 11 COMB LC_X11_Y5_N1 2 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 9.077 ns; Loc. = LC_X11_Y5_N1; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[1\]~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[1]~COUT } "NODE_NAME" } } { "db/lpm_abs_pe9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_pe9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.200 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[2\]~COUT 12 COMB LC_X11_Y5_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.123 ns) = 9.200 ns; Loc. = LC_X11_Y5_N2; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[2\]~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[1]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[2]~COUT } "NODE_NAME" } } { "db/lpm_abs_pe9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_pe9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.323 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[3\]~COUT 13 COMB LC_X11_Y5_N3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.123 ns) = 9.323 ns; Loc. = LC_X11_Y5_N3; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[3\]~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[2]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[3]~COUT } "NODE_NAME" } } { "db/lpm_abs_pe9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_pe9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 9.584 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[4\]~COUT 14 COMB LC_X11_Y5_N4 5 " "Info: 14: + IC(0.000 ns) + CELL(0.261 ns) = 9.584 ns; Loc. = LC_X11_Y5_N4; Fanout = 5; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|cs2a\[4\]~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[3]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[4]~COUT } "NODE_NAME" } } { "db/lpm_abs_pe9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_pe9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 10.559 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|result_tmp\[5\] 15 COMB LC_X11_Y5_N5 5 " "Info: 15: + IC(0.000 ns) + CELL(0.975 ns) = 10.559 ns; Loc. = LC_X11_Y5_N5; Fanout = 5; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|lpm_abs_pe9:my_abs_num\|result_tmp\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[4]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|result_tmp[5] } "NODE_NAME" } } { "db/lpm_abs_pe9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_pe9.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.978 ns) 12.700 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[1\]~COUT 16 COMB LC_X12_Y5_N0 1 " "Info: 16: + IC(1.163 ns) + CELL(0.978 ns) = 12.700 ns; Loc. = LC_X12_Y5_N0; Fanout = 1; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[1\]~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|result_tmp[5] disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.515 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[2\]~22 17 COMB LC_X12_Y5_N1 2 " "Info: 17: + IC(0.000 ns) + CELL(0.815 ns) = 13.515 ns; Loc. = LC_X12_Y5_N1; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[2\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[1]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.747 ns) 14.974 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[2\]~13 18 COMB LC_X12_Y5_N6 2 " "Info: 18: + IC(0.712 ns) + CELL(0.747 ns) = 14.974 ns; Loc. = LC_X12_Y5_N6; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[2\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~22 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.097 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[2\]~2 19 COMB LC_X12_Y5_N7 1 " "Info: 19: + IC(0.000 ns) + CELL(0.123 ns) = 15.097 ns; Loc. = LC_X12_Y5_N7; Fanout = 1; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[2\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~13 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~2 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 15.912 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[2\]~5 20 COMB LC_X12_Y5_N8 3 " "Info: 20: + IC(0.000 ns) + CELL(0.815 ns) = 15.912 ns; Loc. = LC_X12_Y5_N8; Fanout = 3; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~2 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~5 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.747 ns) 17.801 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[3\]~COUT 21 COMB LC_X11_Y5_N8 1 " "Info: 21: + IC(1.142 ns) + CELL(0.747 ns) = 17.801 ns; Loc. = LC_X11_Y5_N8; Fanout = 1; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[3\]~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~5 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 18.616 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[3\]~17 22 COMB LC_X11_Y5_N9 9 " "Info: 22: + IC(0.000 ns) + CELL(0.815 ns) = 18.616 ns; Loc. = LC_X11_Y5_N9; Fanout = 9; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_27\|add_sub_cella\[3\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.200 ns) 20.687 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|StageOut\[163\]~15 23 COMB LC_X13_Y5_N8 3 " "Info: 23: + IC(1.871 ns) + CELL(0.200 ns) = 20.687 ns; Loc. = LC_X13_Y5_N8; Fanout = 3; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|StageOut\[163\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[163]~15 } "NODE_NAME" } } { "db/alt_u_div_dle.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/alt_u_div_dle.tdf" 86 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.978 ns) 22.378 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_28\|add_sub_cella\[2\]~17 24 COMB LC_X13_Y5_N1 2 " "Info: 24: + IC(0.713 ns) + CELL(0.978 ns) = 22.378 ns; Loc. = LC_X13_Y5_N1; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_28\|add_sub_cella\[2\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[163]~15 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 22.501 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_28\|add_sub_cella\[2\]~12 25 COMB LC_X13_Y5_N2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.123 ns) = 22.501 ns; Loc. = LC_X13_Y5_N2; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_28\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 22.624 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_28\|add_sub_cella\[2\]~7 26 COMB LC_X13_Y5_N3 1 " "Info: 26: + IC(0.000 ns) + CELL(0.123 ns) = 22.624 ns; Loc. = LC_X13_Y5_N3; Fanout = 1; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_28\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 23.439 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_28\|add_sub_cella\[2\]~0 27 COMB LC_X13_Y5_N4 13 " "Info: 27: + IC(0.000 ns) + CELL(0.815 ns) = 23.439 ns; Loc. = LC_X13_Y5_N4; Fanout = 13; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_28\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~7 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.732 ns) + CELL(0.200 ns) 26.371 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|StageOut\[169\]~23 28 COMB LC_X13_Y8_N7 3 " "Info: 28: + IC(2.732 ns) + CELL(0.200 ns) = 26.371 ns; Loc. = LC_X13_Y8_N7; Fanout = 3; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|StageOut\[169\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[169]~23 } "NODE_NAME" } } { "db/alt_u_div_dle.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/alt_u_div_dle.tdf" 86 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.978 ns) 28.466 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_29\|add_sub_cella\[2\]~22 29 COMB LC_X12_Y8_N2 2 " "Info: 29: + IC(1.117 ns) + CELL(0.978 ns) = 28.466 ns; Loc. = LC_X12_Y8_N2; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_29\|add_sub_cella\[2\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[169]~23 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 28.589 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_29\|add_sub_cella\[2\]~17 30 COMB LC_X12_Y8_N3 2 " "Info: 30: + IC(0.000 ns) + CELL(0.123 ns) = 28.589 ns; Loc. = LC_X12_Y8_N3; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_29\|add_sub_cella\[2\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~22 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 28.850 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_29\|add_sub_cella\[2\]~12 31 COMB LC_X12_Y8_N4 1 " "Info: 31: + IC(0.000 ns) + CELL(0.261 ns) = 28.850 ns; Loc. = LC_X12_Y8_N4; Fanout = 1; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_29\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 29.825 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_29\|add_sub_cella\[2\]~0 32 COMB LC_X12_Y8_N6 16 " "Info: 32: + IC(0.000 ns) + CELL(0.975 ns) = 29.825 ns; Loc. = LC_X12_Y8_N6; Fanout = 16; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_29\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.200 ns) 32.122 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|StageOut\[178\]~5 33 COMB LC_X12_Y5_N4 2 " "Info: 33: + IC(2.097 ns) + CELL(0.200 ns) = 32.122 ns; Loc. = LC_X12_Y5_N4; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|StageOut\[178\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[178]~5 } "NODE_NAME" } } { "db/alt_u_div_dle.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/alt_u_div_dle.tdf" 86 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.978 ns) 35.126 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_30\|add_sub_cella\[2\]~7 34 COMB LC_X11_Y8_N5 1 " "Info: 34: + IC(2.026 ns) + CELL(0.978 ns) = 35.126 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_30\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[178]~5 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 35.941 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_30\|add_sub_cella\[2\]~0 35 COMB LC_X11_Y8_N6 15 " "Info: 35: + IC(0.000 ns) + CELL(0.815 ns) = 35.941 ns; Loc. = LC_X11_Y8_N6; Fanout = 15; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_30\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~7 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.200 ns) 38.015 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|StageOut\[180\]~31 36 COMB LC_X15_Y8_N7 2 " "Info: 36: + IC(1.874 ns) + CELL(0.200 ns) = 38.015 ns; Loc. = LC_X15_Y8_N7; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|StageOut\[180\]~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[180]~31 } "NODE_NAME" } } { "db/alt_u_div_dle.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/alt_u_div_dle.tdf" 86 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.978 ns) 40.128 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_31\|add_sub_cella\[2\]~27 37 COMB LC_X14_Y8_N1 1 " "Info: 37: + IC(1.135 ns) + CELL(0.978 ns) = 40.128 ns; Loc. = LC_X14_Y8_N1; Fanout = 1; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_31\|add_sub_cella\[2\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[180]~31 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 40.251 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_31\|add_sub_cella\[2\]~22 38 COMB LC_X14_Y8_N2 1 " "Info: 38: + IC(0.000 ns) + CELL(0.123 ns) = 40.251 ns; Loc. = LC_X14_Y8_N2; Fanout = 1; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_31\|add_sub_cella\[2\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~27 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 40.374 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_31\|add_sub_cella\[2\]~17 39 COMB LC_X14_Y8_N3 1 " "Info: 39: + IC(0.000 ns) + CELL(0.123 ns) = 40.374 ns; Loc. = LC_X14_Y8_N3; Fanout = 1; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_31\|add_sub_cella\[2\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~22 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 40.635 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_31\|add_sub_cella\[2\]~12 40 COMB LC_X14_Y8_N4 1 " "Info: 40: + IC(0.000 ns) + CELL(0.261 ns) = 40.635 ns; Loc. = LC_X14_Y8_N4; Fanout = 1; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_31\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 41.610 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_31\|add_sub_cella\[2\]~0 41 COMB LC_X14_Y8_N6 5 " "Info: 41: + IC(0.000 ns) + CELL(0.975 ns) = 41.610 ns; Loc. = LC_X14_Y8_N6; Fanout = 5; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_dle:divider\|add_sub_j7c:add_sub_31\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.747 ns) 44.265 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|add_sub_p0f:compl_add_quot\|add_sub_cella\[0\]~COUT 42 COMB LC_X13_Y7_N5 1 " "Info: 42: + IC(1.908 ns) + CELL(0.747 ns) = 44.265 ns; Loc. = LC_X13_Y7_N5; Fanout = 1; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|add_sub_p0f:compl_add_quot\|add_sub_cella\[0\]~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_p0f.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_p0f.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 45.080 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|add_sub_p0f:compl_add_quot\|add_sub_cella\[1\]~17 43 COMB LC_X13_Y7_N6 3 " "Info: 43: + IC(0.000 ns) + CELL(0.815 ns) = 45.080 ns; Loc. = LC_X13_Y7_N6; Fanout = 3; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|add_sub_p0f:compl_add_quot\|add_sub_cella\[1\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[0]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_p0f.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_p0f.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.978 ns) 46.774 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|add_sub_p0f:compl_add_quot\|add_sub_cella\[1\]~12 44 COMB LC_X13_Y7_N1 2 " "Info: 44: + IC(0.716 ns) + CELL(0.978 ns) = 46.774 ns; Loc. = LC_X13_Y7_N1; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|add_sub_p0f:compl_add_quot\|add_sub_cella\[1\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_p0f.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_p0f.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 47.589 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|add_sub_p0f:compl_add_quot\|add_sub_cella\[1\]~5 45 COMB LC_X13_Y7_N2 2 " "Info: 45: + IC(0.000 ns) + CELL(0.815 ns) = 47.589 ns; Loc. = LC_X13_Y7_N2; Fanout = 2; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|add_sub_p0f:compl_add_quot\|add_sub_cella\[1\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~5 } "NODE_NAME" } } { "db/add_sub_p0f.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_p0f.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.200 ns) 48.939 ns disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|quotient\[2\]~1 46 COMB LC_X14_Y7_N7 5 " "Info: 46: + IC(1.150 ns) + CELL(0.200 ns) = 48.939 ns; Loc. = LC_X14_Y7_N7; Fanout = 5; COMB Node = 'disp:u6\|lpm_divide:Div0\|lpm_divide_0fo:auto_generated\|abs_divider_kbg:divider\|quotient\[2\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~5 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|quotient[2]~1 } "NODE_NAME" } } { "db/abs_divider_kbg.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/abs_divider_kbg.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.740 ns) 51.507 ns disp:u6\|Selector16~1 47 COMB LC_X10_Y7_N7 1 " "Info: 47: + IC(1.828 ns) + CELL(0.740 ns) = 51.507 ns; Loc. = LC_X10_Y7_N7; Fanout = 1; COMB Node = 'disp:u6\|Selector16~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|quotient[2]~1 disp:u6|Selector16~1 } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 52.779 ns disp:u6\|Selector16~2 48 COMB LC_X10_Y7_N0 1 " "Info: 48: + IC(0.761 ns) + CELL(0.511 ns) = 52.779 ns; Loc. = LC_X10_Y7_N0; Fanout = 1; COMB Node = 'disp:u6\|Selector16~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { disp:u6|Selector16~1 disp:u6|Selector16~2 } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.511 ns) 54.532 ns disp:u6\|Selector16~4 49 COMB LC_X9_Y7_N5 1 " "Info: 49: + IC(1.242 ns) + CELL(0.511 ns) = 54.532 ns; Loc. = LC_X9_Y7_N5; Fanout = 1; COMB Node = 'disp:u6\|Selector16~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { disp:u6|Selector16~2 disp:u6|Selector16~4 } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(2.322 ns) 58.918 ns disp_num\[6\] 50 PIN PIN_62 0 " "Info: 50: + IC(2.064 ns) + CELL(2.322 ns) = 58.918 ns; Loc. = PIN_62; Fanout = 0; PIN Node = 'disp_num\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.386 ns" { disp:u6|Selector16~4 disp_num[6] } "NODE_NAME" } } { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.214 ns ( 47.89 % ) " "Info: Total cell delay = 28.214 ns ( 47.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "30.704 ns ( 52.11 % ) " "Info: Total interconnect delay = 30.704 ns ( 52.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "58.918 ns" { dzn:u3|dzn_lg:u2|path[0] disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0] disp:u6|Add2~37 disp:u6|Add2~17 disp:u6|Add2~22 disp:u6|Add2~12 disp:u6|Add2~7 disp:u6|Add2~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[1]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[2]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[3]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[4]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|result_tmp[5] disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[1]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~22 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~13 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~2 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~5 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[163]~15 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~7 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[169]~23 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~22 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[178]~5 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~7 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[180]~31 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~27 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~22 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[0]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~5 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|quotient[2]~1 disp:u6|Selector16~1 disp:u6|Selector16~2 disp:u6|Selector16~4 disp_num[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "58.918 ns" { dzn:u3|dzn_lg:u2|path[0] {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0] {} disp:u6|Add2~37 {} disp:u6|Add2~17 {} disp:u6|Add2~22 {} disp:u6|Add2~12 {} disp:u6|Add2~7 {} disp:u6|Add2~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[1]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[2]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[3]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[4]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|result_tmp[5] {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[1]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~22 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~13 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~2 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~5 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~17 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[163]~15 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~17 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~12 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~7 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[169]~23 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~22 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~17 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~12 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[178]~5 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~7 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[180]~31 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~27 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~22 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~17 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~12 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[0]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~17 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~12 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~5 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|quotient[2]~1 {} disp:u6|Selector16~1 {} disp:u6|Selector16~2 {} disp:u6|Selector16~4 {} disp_num[6] {} } { 0.000ns 1.827ns 1.211ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.305ns 1.110ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.163ns 0.000ns 0.712ns 0.000ns 0.000ns 1.142ns 0.000ns 1.871ns 0.713ns 0.000ns 0.000ns 0.000ns 2.732ns 1.117ns 0.000ns 0.000ns 0.000ns 2.097ns 2.026ns 0.000ns 1.874ns 1.135ns 0.000ns 0.000ns 0.000ns 0.000ns 1.908ns 0.000ns 0.716ns 0.000ns 1.150ns 1.828ns 0.761ns 1.242ns 2.064ns } { 0.000ns 0.740ns 0.978ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.978ns 0.815ns 0.747ns 0.123ns 0.815ns 0.747ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.261ns 0.975ns 0.200ns 0.978ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.747ns 0.815ns 0.978ns 0.815ns 0.200ns 0.740ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.452 ns" { mainclk dvdr:u1|clk_2 key:u5|key_st:u2|IScarry dzn:u3|dzn_lg:u2|path[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.452 ns" { mainclk {} mainclk~combout {} dvdr:u1|clk_2 {} key:u5|key_st:u2|IScarry {} dzn:u3|dzn_lg:u2|path[0] {} } { 0.000ns 0.000ns 1.738ns 5.017ns 3.028ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "58.918 ns" { dzn:u3|dzn_lg:u2|path[0] disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0] disp:u6|Add2~37 disp:u6|Add2~17 disp:u6|Add2~22 disp:u6|Add2~12 disp:u6|Add2~7 disp:u6|Add2~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[1]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[2]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[3]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[4]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|result_tmp[5] disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[1]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~22 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~13 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~2 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~5 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[163]~15 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~7 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[169]~23 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~22 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[178]~5 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~7 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[180]~31 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~27 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~22 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~0 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[0]~COUT disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~17 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~12 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~5 disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|quotient[2]~1 disp:u6|Selector16~1 disp:u6|Selector16~2 disp:u6|Selector16~4 disp_num[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "58.918 ns" { dzn:u3|dzn_lg:u2|path[0] {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0] {} disp:u6|Add2~37 {} disp:u6|Add2~17 {} disp:u6|Add2~22 {} disp:u6|Add2~12 {} disp:u6|Add2~7 {} disp:u6|Add2~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[0]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[1]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[2]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[3]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|cs2a[4]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num|result_tmp[5] {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[1]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~22 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~13 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~2 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[2]~5 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27|add_sub_cella[3]~17 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[163]~15 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~17 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~12 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~7 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28|add_sub_cella[2]~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[169]~23 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~22 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~17 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~12 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29|add_sub_cella[2]~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[178]~5 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~7 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30|add_sub_cella[2]~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|StageOut[180]~31 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~27 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~22 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~17 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~12 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31|add_sub_cella[2]~0 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[0]~COUT {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~17 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~12 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot|add_sub_cella[1]~5 {} disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|quotient[2]~1 {} disp:u6|Selector16~1 {} disp:u6|Selector16~2 {} disp:u6|Selector16~4 {} disp_num[6] {} } { 0.000ns 1.827ns 1.211ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.305ns 1.110ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.163ns 0.000ns 0.712ns 0.000ns 0.000ns 1.142ns 0.000ns 1.871ns 0.713ns 0.000ns 0.000ns 0.000ns 2.732ns 1.117ns 0.000ns 0.000ns 0.000ns 2.097ns 2.026ns 0.000ns 1.874ns 1.135ns 0.000ns 0.000ns 0.000ns 0.000ns 1.908ns 0.000ns 0.716ns 0.000ns 1.150ns 1.828ns 0.761ns 1.242ns 2.064ns } { 0.000ns 0.740ns 0.978ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.978ns 0.815ns 0.747ns 0.123ns 0.815ns 0.747ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.261ns 0.975ns 0.200ns 0.978ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.747ns 0.815ns 0.978ns 0.815ns 0.200ns 0.740ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "disp:u6\|state_now.ss2 rst mainclk 17.134 ns register " "Info: th for register \"disp:u6\|state_now.ss2\" (data pin = \"rst\", clock pin = \"mainclk\") is 17.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mainclk destination 22.599 ns + Longest register " "Info: + Longest clock path from clock \"mainclk\" to destination register is 22.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns mainclk 1 CLK PIN_18 101 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 101; CLK Node = 'mainclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mainclk } "NODE_NAME" } } { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns disp:u6\|disp_clk 2 REG LC_X11_Y6_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y6_N6; Fanout = 5; REG Node = 'disp:u6\|disp_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { mainclk disp:u6|disp_clk } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(17.486 ns) + CELL(0.918 ns) 22.599 ns disp:u6\|state_now.ss2 3 REG LC_X11_Y6_N2 10 " "Info: 3: + IC(17.486 ns) + CELL(0.918 ns) = 22.599 ns; Loc. = LC_X11_Y6_N2; Fanout = 10; REG Node = 'disp:u6\|state_now.ss2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.404 ns" { disp:u6|disp_clk disp:u6|state_now.ss2 } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 14.93 % ) " "Info: Total cell delay = 3.375 ns ( 14.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.224 ns ( 85.07 % ) " "Info: Total interconnect delay = 19.224 ns ( 85.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.599 ns" { mainclk disp:u6|disp_clk disp:u6|state_now.ss2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.599 ns" { mainclk {} mainclk~combout {} disp:u6|disp_clk {} disp:u6|state_now.ss2 {} } { 0.000ns 0.000ns 1.738ns 17.486ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.686 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 CLK PIN_124 164 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 164; CLK Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.750 ns) + CELL(0.804 ns) 5.686 ns disp:u6\|state_now.ss2 2 REG LC_X11_Y6_N2 10 " "Info: 2: + IC(3.750 ns) + CELL(0.804 ns) = 5.686 ns; Loc. = LC_X11_Y6_N2; Fanout = 10; REG Node = 'disp:u6\|state_now.ss2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { rst disp:u6|state_now.ss2 } "NODE_NAME" } } { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 34.05 % ) " "Info: Total cell delay = 1.936 ns ( 34.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.750 ns ( 65.95 % ) " "Info: Total interconnect delay = 3.750 ns ( 65.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.686 ns" { rst disp:u6|state_now.ss2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.686 ns" { rst {} rst~combout {} disp:u6|state_now.ss2 {} } { 0.000ns 0.000ns 3.750ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.599 ns" { mainclk disp:u6|disp_clk disp:u6|state_now.ss2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.599 ns" { mainclk {} mainclk~combout {} disp:u6|disp_clk {} disp:u6|state_now.ss2 {} } { 0.000ns 0.000ns 1.738ns 17.486ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.686 ns" { rst disp:u6|state_now.ss2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.686 ns" { rst {} rst~combout {} disp:u6|state_now.ss2 {} } { 0.000ns 0.000ns 3.750ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 45 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 20:04:00 2018 " "Info: Processing ended: Wed Nov 07 20:04:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
