snippet entity
	library ieee;
	use ieee.std_logic_1164.all;

	entity ${1:name} is
		port (
			);
	end entity;

	architecture rtl of $1 is
	begin
	end architecture;
