{
  "main": {
    "id": "7c622b760869cacf",
    "type": "split",
    "children": [
      {
        "id": "8c5c47884966523c",
        "type": "tabs",
        "children": [
          {
            "id": "72da9fb2104172d2",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Programming languages/Verilog/Modules.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "872290db05a99f57",
    "type": "split",
    "children": [
      {
        "id": "d1a4135a4c009f1e",
        "type": "tabs",
        "children": [
          {
            "id": "9da67dfcce4e8838",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "164bc4146780d259",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          },
          {
            "id": "0560cc7b85081e0b",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Flet-notes/2023-10-19.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "d7fc0ef080d6fe69",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "line profiler",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 276.5
  },
  "right": {
    "id": "82c60f36bf5d1248",
    "type": "split",
    "children": [
      {
        "id": "5a7fd81b344858e5",
        "type": "tabs",
        "children": [
          {
            "id": "771263d918e8f811",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Programming languages/Verilog/Modules.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "dca6e99bcf1287bb",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Programming languages/Verilog/Modules.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "00218455365598d3",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "6e5df4667b59128a",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Programming languages/Verilog/Modules.md"
              }
            }
          },
          {
            "id": "781c5962ef8a8e55",
            "type": "leaf",
            "state": {
              "type": "advanced-tables-toolbar",
              "state": {}
            }
          }
        ],
        "currentTab": 4
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "audio-recorder:Start/stop recording": false,
      "random-note:Open random note": false,
      "table-editor-obsidian:Advanced Tables Toolbar": false
    }
  },
  "active": "72da9fb2104172d2",
  "lastOpenFiles": [
    "Programming languages/Verilog/Verilog.md",
    "Programming languages/Verilog/Introduction.md",
    "Programming languages/Verilog/Modules.md",
    "Programming languages/Verilog/Syntax.md",
    "Programming languages/Programming languages.md",
    "Programming languages/Python/Images.md",
    "Programming languages/Python/Matrix.md",
    "Programming languages/Python/Python.md",
    "Programming languages/Python/Line-Profiler.md",
    "Programming languages/Python/Lambda.md",
    "Programming languages/Python/Pack and Unpack operator.md",
    "Flet-notes/2023-11-21.md",
    "Programming languages/Python/Native Functions.md",
    "Programming languages/Python/Special Variables.md",
    "Flet-notes/2023-10-19.md",
    "Flet-notes/2023-11-02.md",
    "conflict-files-obsidian-git.md",
    "Flet-notes/2023-11-07.md",
    "Flet-notes/2023-11-09.md",
    "Flet-notes/2023-10-31.md",
    "Flet-notes/2023-10-26.md",
    "Flet-notes/2023-11-16.md",
    "Files/sistema riferimento rgb.png",
    "Files/matrix rgb.png",
    "Programming languages/Python/Shallow and Deep Copy.md",
    "Programming languages/Python/list.md",
    "Files/matrix.jpg",
    "Files/MatrixLabelled.svg.jpg",
    "Files/matrix.png",
    "Programming languages/Python/Files.md",
    "Programming languages/Python/Sliding Window.md",
    "Files/employee 2.png",
    "Files/employee 1.png",
    "Files/oop employee.png",
    "Files/oop int.png",
    "Files/verilog module.png",
    "Files",
    "Nuova cartella",
    "Programming languages/Verilog",
    "Programming languages/Python/Untitled",
    "Uni/Untitled",
    "Uni",
    "Programming languages/Uni",
    "Untitled.canvas",
    "Flet-notes",
    "Programming languages/Python",
    "test"
  ]
}