$date
	Wed Jul 30 20:55:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! Y $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module dut $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
1!
$end
#10
b1100 #
b1100 %
b1100 "
b1100 $
#20
0!
b1001 #
b1001 %
b1011 "
b1011 $
#30
b1010 #
b1010 %
b1101 "
b1101 $
#40
1!
b1011 #
b1011 %
b1011 "
b1011 $
#50
0!
b101 #
b101 %
b100 "
b100 $
#60
b1111 #
b1111 %
b1001 "
b1001 $
#70
1!
b101 #
b101 %
b101 "
b101 $
#80
