INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.sim/sim_1/synth/timing/xsim/testGeneral_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INPUT
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sim_1/new/aluTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sim_1/new/testInput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testInput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sim_1/new/testGeneral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testGeneral
