M:main
S:Lmain.main$i$1$84({2}SI:U),R,0,0,[xl,xh]
S:Lmain.main$adc_value$1$84({2}SI:U),R,0,0,[xl,xh]
T:Fmain$TIM1_struct[({0}S:S$CR1$0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0$0({1}SC:U),Z,0,0)({4}S:S$IER$0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM2_struct[({0}S:S$CR1$0$0({1}SC:U),Z,0,0)({1}S:S$IER$0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0$0({1}SC:U),Z,0,0)({7}S:S$CCMR3$0$0({1}SC:U),Z,0,0)({8}S:S$CCER1$0$0({1}SC:U),Z,0,0)({9}S:S$CCER2$0$0({1}SC:U),Z,0,0)({10}S:S$CNTRH$0$0({1}SC:U),Z,0,0)({11}S:S$CNTRL$0$0({1}SC:U),Z,0,0)({12}S:S$PSCR$0$0({1}SC:U),Z,0,0)({13}S:S$ARRH$0$0({1}SC:U),Z,0,0)({14}S:S$ARRL$0$0({1}SC:U),Z,0,0)({15}S:S$CCR1H$0$0({1}SC:U),Z,0,0)({16}S:S$CCR1L$0$0({1}SC:U),Z,0,0)({17}S:S$CCR2H$0$0({1}SC:U),Z,0,0)({18}S:S$CCR2L$0$0({1}SC:U),Z,0,0)({19}S:S$CCR3H$0$0({1}SC:U),Z,0,0)({20}S:S$CCR3L$0$0({1}SC:U),Z,0,0)]
T:Fmain$BEEP_struct[({0}S:S$CSR$0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM3_struct[({0}S:S$CR1$0$0({1}SC:U),Z,0,0)({1}S:S$IER$0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM4_struct[({0}S:S$CR1$0$0({1}SC:U),Z,0,0)({1}S:S$IER$0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0$0({1}SC:U),Z,0,0)({3}S:S$EGR$0$0({1}SC:U),Z,0,0)({4}S:S$CNTR$0$0({1}SC:U),Z,0,0)({5}S:S$PSCR$0$0({1}SC:U),Z,0,0)({6}S:S$ARR$0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM5_struct[({0}S:S$CR1$0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0$0({1}SC:U),Z,0,0)({3}S:S$IER$0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM6_struct[({0}S:S$CR1$0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0$0({1}SC:U),Z,0,0)({3}S:S$IER$0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0$0({1}SC:U),Z,0,0)]
T:Fmain$IWDG_struct[({0}S:S$KR$0$0({1}SC:U),Z,0,0)({1}S:S$PR$0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0$0({1}SC:U),Z,0,0)]
T:Fmain$GPIO_struct[({0}S:S$ODR$0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0$0({1}SC:U),Z,0,0)]
T:Fmain$WWDG_struct[({0}S:S$CR$0$0({1}SC:U),Z,0,0)({1}S:S$WR$0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000000[({0}S:S$MCR$0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0$0({1}SC:U),Z,0,0)({5}S:S$IER$0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0$0({1}SC:U),Z,0,0)({8}S:S$Page$0$0({16}ST__00000001:S),Z,0,0)]
T:Fmain$EXTI_struct[({0}S:S$CR1$0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000001[({0}S:S$TxMailbox$0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0$0({16}ST__00000008:S),Z,0,0)]
T:Fmain$__00000002[({0}S:S$MCSR$0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000003[({0}S:S$FR01$0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000004[({0}S:S$F0R1$0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000005[({0}S:S$F2R1$0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000006[({0}S:S$F4R1$0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000007[({0}S:S$ESR$0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0$0({3}DA3d,SC:U),Z,0,0)]
T:Fmain$__00000008[({0}S:S$MFMI$0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0$0({1}SC:U),Z,0,0)]
T:Fmain$UART1_struct[({0}S:S$SR$0$0({1}SC:U),Z,0,0)({1}S:S$DR$0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0$0({1}SC:U),Z,0,0)]
T:Fmain$UART2_struct[({0}S:S$SR$0$0({1}SC:U),Z,0,0)({1}S:S$DR$0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0$0({1}SC:U),Z,0,0)]
T:Fmain$FLASH_struct[({0}S:S$CR1$0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0$0({1}SC:U),Z,0,0)]
T:Fmain$UART3_struct[({0}S:S$SR$0$0({1}SC:U),Z,0,0)({1}S:S$DR$0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0$0({1}SC:U),Z,0,0)]
T:Fmain$I2C_struct[({0}S:S$CR1$0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0$0({1}SC:U),Z,0,0)({6}S:S$DR$0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0$0({1}SC:U),Z,0,0)]
T:Fmain$CFG_struct[({0}S:S$GCR$0$0({1}SC:U),Z,0,0)]
T:Fmain$CLK_struct[({0}S:S$ICKR$0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0$0({1}SC:U),Z,0,0)]
T:Fmain$ITC_struct[({0}S:S$ISPR1$0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0$0({1}SC:U),Z,0,0)]
T:Fmain$SPI_struct[({0}S:S$CR1$0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0$0({1}SC:U),Z,0,0)({3}S:S$SR$0$0({1}SC:U),Z,0,0)({4}S:S$DR$0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0$0({1}SC:U),Z,0,0)]
T:Fmain$AWU_struct[({0}S:S$CSR$0$0({1}SC:U),Z,0,0)({1}S:S$APR$0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0$0({1}SC:U),Z,0,0)]
T:Fmain$OPT_struct[({0}S:S$OPT0$0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0$0({1}SC:U),Z,0,0)]
T:Fmain$RST_struct[({0}S:S$SR$0$0({1}SC:U),Z,0,0)]
T:Fmain$ADC1_struct[({0}S:S$DB0RH$0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0$0({1}SC:U),Z,0,0)]
S:G$CLK_DeInit$0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_DeInit$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0$0({2}DF,SV:S),C,0,0
S:G$UART2_DeInit$0$0({2}DF,SV:S),C,0,0
S:G$UART2_Init$0$0({2}DF,SV:S),C,0,0
S:G$UART2_Cmd$0$0({2}DF,SV:S),C,0,0
S:G$UART2_ITConfig$0$0({2}DF,SV:S),C,0,0
S:G$UART2_HalfDuplexCmd$0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDAConfig$0$0({2}DF,SV:S),C,0,0
S:G$UART2_IrDACmd$0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINBreakDetectionConfig$0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINConfig$0$0({2}DF,SV:S),C,0,0
S:G$UART2_LINCmd$0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardCmd$0$0({2}DF,SV:S),C,0,0
S:G$UART2_SmartCardNACKCmd$0$0({2}DF,SV:S),C,0,0
S:G$UART2_WakeUpConfig$0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiverWakeUpCmd$0$0({2}DF,SV:S),C,0,0
S:G$UART2_ReceiveData8$0$0({2}DF,SC:U),C,0,0
S:G$UART2_ReceiveData9$0$0({2}DF,SI:U),C,0,0
S:G$UART2_SendData8$0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendData9$0$0({2}DF,SV:S),C,0,0
S:G$UART2_SendBreak$0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetAddress$0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetGuardTime$0$0({2}DF,SV:S),C,0,0
S:G$UART2_SetPrescaler$0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetFlagStatus$0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearFlag$0$0({2}DF,SV:S),C,0,0
S:G$UART2_GetITStatus$0$0({2}DF,SC:U),C,0,0
S:G$UART2_ClearITPendingBit$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DeInit$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0$0({2}DF,SV:S),C,0,0
S:G$main$0$0({2}DF,SI:S),C,0,0
