
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035641                       # Number of seconds simulated
sim_ticks                                 35641046712                       # Number of ticks simulated
final_tick                               565205426649                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 265610                       # Simulator instruction rate (inst/s)
host_op_rate                                   341666                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2186386                       # Simulator tick rate (ticks/s)
host_mem_usage                               16954764                       # Number of bytes of host memory used
host_seconds                                 16301.35                       # Real time elapsed on the host
sim_insts                                  4329801138                       # Number of instructions simulated
sim_ops                                    5569615469                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       764544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1345024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1515264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       234880                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3866752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1684096                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1684096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5973                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10508                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11838                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1835                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30209                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13157                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13157                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21451222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37738061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     42514576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        57462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6590154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               108491539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39505                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53870                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46688                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        57462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             197525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47251586                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47251586                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47251586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21451222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37738061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     42514576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        57462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6590154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              155743125                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85470137                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31001087                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25428552                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017816                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13062994                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12086860                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158281                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87172                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32035356                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170330125                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31001087                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245141                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36598271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10812302                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6494135                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671034                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83889960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47291689     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658130      4.36%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196588      3.81%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441107      4.10%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2996381      3.57%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574356      1.88%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025924      1.22%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716943      3.24%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17988842     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83889960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362712                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.992861                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33696670                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6076700                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34814734                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546111                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8755736                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079215                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6576                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202009650                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51131                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8755736                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35367328                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2587744                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       783035                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33655884                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2740225                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195157214                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11519                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1716439                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           62                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271113590                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910011943                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910011943                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102854331                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33848                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17801                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7260886                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19233614                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240927                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3145189                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183967539                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147794375                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286872                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61066486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186636422                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1769                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83889960                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761765                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909442                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29674331     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17856695     21.29%     56.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11955709     14.25%     70.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7642805      9.11%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7546895      9.00%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4425158      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3388232      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745995      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654140      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83889960                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084020     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204779     13.22%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260113     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121584931     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017641      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15738231     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8437550      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147794375                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729193                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548954                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010480                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381314532                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245068902                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143649538                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149343329                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261905                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7021485                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          434                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1074                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284665                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8755736                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1849701                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156993                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184001352                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       308440                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19233614                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026338                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17791                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        113062                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6660                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1074                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128917                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363308                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145213241                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14788535                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581130                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22982984                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585730                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8194449                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.698994                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143795983                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143649538                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93712215                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261783492                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.680699                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357976                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61582665                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042888                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75134224                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629376                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172478                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29813358     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20456816     27.23%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8388865     11.17%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293399      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3680034      4.90%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806683      2.40%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1999212      2.66%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008502      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687355      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75134224                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687355                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255451454                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376773244                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1580177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854701                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854701                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169999                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169999                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655629636                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197063215                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189448761                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85470137                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30520040                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26686793                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1929858                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15333266                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14690322                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2192215                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        60957                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35991188                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169816317                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30520040                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16882537                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34965856                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9469257                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4119847                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17743500                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       766031                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82605343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.366100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47639487     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1733144      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3178980      3.85%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2970546      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4900664      5.93%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5095977      6.17%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1207394      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          910335      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14968816     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82605343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357084                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.986850                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37116323                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3991557                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33839434                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       135157                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7522871                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3315933                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5562                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     189969268                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7522871                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38667681                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1430699                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       452255                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32405261                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2126575                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     184982541                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        736361                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       841479                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    245532281                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841946608                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841946608                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160024435                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        85507788                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21817                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10650                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5729682                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28493204                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6185645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       101813                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1822171                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175090393                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147872969                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       196741                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52386495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    143776324                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82605343                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790114                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842649                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28573156     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15466996     18.72%     53.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13308054     16.11%     69.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8253683      9.99%     79.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8660812     10.48%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5091334      6.16%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2242530      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       596506      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       412272      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82605343                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         582279     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186921     21.28%     87.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109371     12.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115949908     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1164164      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10640      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25480235     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5268022      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147872969                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730113                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             878571                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005941                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379426593                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227498627                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143063996                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148751540                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       360640                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8098066                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          981                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1512172                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7522871                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         847203                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57297                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175111685                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28493204                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6185645                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10650                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          229                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          452                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1029795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1134827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2164622                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145119243                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24496783                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2753726                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29633732                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21940982                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5136949                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697894                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143224116                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143063996                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87909926                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214400646                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673848                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410026                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107545501                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122142854                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     52969398                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21276                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1934963                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75082472                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626783                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322419                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34461230     45.90%     45.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15946784     21.24%     67.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8929468     11.89%     79.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3020698      4.02%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2885100      3.84%     86.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1195575      1.59%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3228033      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       936105      1.25%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4479479      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75082472                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107545501                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122142854                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25068576                       # Number of memory references committed
system.switch_cpus1.commit.loads             20395122                       # Number of loads committed
system.switch_cpus1.commit.membars              10638                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19129964                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106616274                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1649016                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4479479                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245715245                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          357753933                       # The number of ROB writes
system.switch_cpus1.timesIdled                  27836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2864794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107545501                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122142854                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107545501                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.794735                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.794735                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.258282                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.258282                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671378083                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187455921                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195898475                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21276                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85470137                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30253451                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24587585                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2066298                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12800742                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11807948                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3195912                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87405                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30383549                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167780820                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30253451                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15003860                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36909132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11092455                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6851768                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14881557                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       889293                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83124581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46215449     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3243704      3.90%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2617644      3.15%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6374824      7.67%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1720590      2.07%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2226762      2.68%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1609400      1.94%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          898133      1.08%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18218075     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83124581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.353965                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.963034                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31784413                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6668422                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35493614                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       238859                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8939264                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5167812                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41178                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     200617013                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80157                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8939264                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34112115                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1387949                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1854155                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33350055                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3481035                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193510291                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        28055                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1445374                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1082174                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          611                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    270941956                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    903398026                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    903398026                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166072754                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104869179                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39858                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22529                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9542724                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18050884                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9181965                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       144268                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3133343                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183011102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38395                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145358293                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285827                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63237147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193250612                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6223                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83124581                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748680                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.884631                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29231726     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17743181     21.35%     56.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11710710     14.09%     70.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8612222     10.36%     80.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7388398      8.89%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3843162      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3278117      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       617598      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       699467      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83124581                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         851335     71.28%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        172213     14.42%     85.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170883     14.31%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121117296     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2067788      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16086      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14438355      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7718768      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145358293                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.700691                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1194437                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008217                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    375321430                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    246287259                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141659455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146552730                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       542673                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7121163                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2812                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          617                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2346502                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8939264                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         611658                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80009                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183049499                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       399762                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18050884                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9181965                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22309                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          617                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1238206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1159732                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2397938                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143050524                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13541498                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2307768                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21061360                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20178506                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7519862                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.673690                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141754094                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141659455                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92308917                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        260656604                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.657415                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354140                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97291439                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119483272                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63567102                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2071102                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74185317                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.610605                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.134554                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29189449     39.35%     39.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20400488     27.50%     66.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8304008     11.19%     78.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4659935      6.28%     84.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3817115      5.15%     89.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1554460      2.10%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1850196      2.49%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       924301      1.25%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3485365      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74185317                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97291439                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119483272                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17765181                       # Number of memory references committed
system.switch_cpus2.commit.loads             10929718                       # Number of loads committed
system.switch_cpus2.commit.membars              16086                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17167524                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107658684                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2432489                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3485365                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           253750326                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          375045850                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2345556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97291439                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119483272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97291439                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.878496                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.878496                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.138309                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.138309                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       643542534                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195814119                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185089107                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32172                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85470137                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32208334                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26278673                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2149114                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13639309                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12688224                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3330231                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94578                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33371127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             174966282                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32208334                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16018455                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37928196                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11212932                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4840549                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16248402                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       830984                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85185928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.539683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.339267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47257732     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3118771      3.66%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4648560      5.46%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3232700      3.79%     68.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2260693      2.65%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2204131      2.59%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1339916      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2859087      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18264338     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85185928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376837                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.047104                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34316592                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5075342                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36219526                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       528697                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9045765                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5424255                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     209557052                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9045765                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36237454                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         499730                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1798197                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34788400                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2816377                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     203338568                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1176094                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       958071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    285250141                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    946505733                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    946505733                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175627015                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109623047                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36723                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17509                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8363321                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18642477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9542161                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       114466                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3097958                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189509253                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34952                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        151399019                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       300462                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63156831                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    193272274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85185928                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777277                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.915863                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30355744     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16988263     19.94%     55.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12480798     14.65%     70.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8194731      9.62%     79.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8216516      9.65%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3965273      4.65%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3522639      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       659008      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       802956      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85185928                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         825317     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        163589     14.12%     85.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       169961     14.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126650244     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1911404      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17446      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14878684      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7941241      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     151399019                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.771367                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1158867                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007654                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389443291                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252701439                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    147214459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152557886                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       476136                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7230441                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2285205                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9045765                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         257679                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        49439                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189544207                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       657003                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18642477                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9542161                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17506                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42052                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1309350                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1169611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2478961                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148618877                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13904399                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2780138                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21655408                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21121911                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7751009                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.738840                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             147277957                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            147214459                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95384279                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        271010768                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.722408                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351958                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102114267                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125870258                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63674093                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34892                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2166342                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76140163                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.653139                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.175416                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29028206     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21847759     28.69%     66.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8253027     10.84%     77.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4624198      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3922005      5.15%     88.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1753082      2.30%     91.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1680933      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1142801      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3888152      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76140163                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102114267                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125870258                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18668983                       # Number of memory references committed
system.switch_cpus3.commit.loads             11412031                       # Number of loads committed
system.switch_cpus3.commit.membars              17446                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18262414                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113315630                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2603344                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3888152                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261796362                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          388140335                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 284209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102114267                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125870258                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102114267                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.837005                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.837005                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.194736                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.194736                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       667477323                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204807898                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      192607178                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34892                       # number of misc regfile writes
system.l20.replacements                          5984                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1072636                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38752                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.679500                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11948.788990                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.996731                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3053.376622                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088136                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17750.749521                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364648                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000336                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093182                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.541710                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89097                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89097                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           36750                       # number of Writeback hits
system.l20.Writeback_hits::total                36750                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89097                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89097                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89097                       # number of overall hits
system.l20.overall_hits::total                  89097                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5973                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5984                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5973                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5984                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5973                       # number of overall misses
system.l20.overall_misses::total                 5984                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1023702011                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1024936774                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1023702011                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1024936774                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1023702011                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1024936774                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95070                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95081                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        36750                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            36750                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95070                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95081                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95070                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95081                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062827                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062936                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062827                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062936                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062827                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062936                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 171388.248954                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 171279.541110                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 171388.248954                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 171279.541110                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 171388.248954                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 171279.541110                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4299                       # number of writebacks
system.l20.writebacks::total                     4299                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5973                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5984                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5973                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5984                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5973                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5984                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    955627831                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    956737964                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    955627831                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    956737964                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    955627831                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    956737964                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062827                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062936                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062827                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062936                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062827                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062936                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 159991.265863                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 159882.681150                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 159991.265863                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 159882.681150                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 159991.265863                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 159882.681150                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10523                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          272030                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43291                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.283754                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6149.572101                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.993491                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5333.943432                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.223987                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21266.266989                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.187670                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.162779                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000098                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.648995                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42609                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42609                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15650                       # number of Writeback hits
system.l21.Writeback_hits::total                15650                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42609                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42609                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42609                       # number of overall hits
system.l21.overall_hits::total                  42609                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10508                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10523                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10508                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10523                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10508                       # number of overall misses
system.l21.overall_misses::total                10523                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2504234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1598766683                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1601270917                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2504234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1598766683                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1601270917                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2504234                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1598766683                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1601270917                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53117                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53132                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15650                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15650                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53117                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53132                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53117                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53132                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197827                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.198054                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197827                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.198054                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197827                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.198054                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152147.571660                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152168.670246                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152147.571660                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152168.670246                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152147.571660                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152168.670246                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3268                       # number of writebacks
system.l21.writebacks::total                     3268                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10508                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10523                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10508                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10523                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10508                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10523                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1476148218                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1478477252                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1476148218                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1478477252                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1476148218                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1478477252                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197827                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.198054                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197827                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.198054                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197827                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.198054                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140478.513323                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140499.596313                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140478.513323                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140499.596313                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140478.513323                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140499.596313                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         11851                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          912481                       # Total number of references to valid blocks.
system.l22.sampled_refs                         44619                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.450503                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         6780.148992                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.040465                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5003.450010                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            73.388645                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         20898.971888                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.206914                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000367                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.152693                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.002240                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.637786                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        58982                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  58982                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           23332                       # number of Writeback hits
system.l22.Writeback_hits::total                23332                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        58982                       # number of demand (read+write) hits
system.l22.demand_hits::total                   58982                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        58982                       # number of overall hits
system.l22.overall_hits::total                  58982                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        11838                       # number of ReadReq misses
system.l22.ReadReq_misses::total                11851                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        11838                       # number of demand (read+write) misses
system.l22.demand_misses::total                 11851                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        11838                       # number of overall misses
system.l22.overall_misses::total                11851                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2194075                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1921204845                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1923398920                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2194075                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1921204845                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1923398920                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2194075                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1921204845                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1923398920                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        70820                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              70833                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        23332                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            23332                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        70820                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               70833                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        70820                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              70833                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.167156                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.167309                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.167156                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.167309                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.167156                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.167309                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       168775                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162291.336797                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162298.449076                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       168775                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162291.336797                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162298.449076                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       168775                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162291.336797                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162298.449076                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3867                       # number of writebacks
system.l22.writebacks::total                     3867                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        11838                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           11851                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        11838                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            11851                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        11838                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           11851                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2045438                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1786275088                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1788320526                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2045438                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1786275088                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1788320526                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2045438                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1786275088                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1788320526                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.167156                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.167309                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.167156                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.167309                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.167156                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.167309                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157341.384615                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150893.317114                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 150900.390347                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 157341.384615                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 150893.317114                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 150900.390347                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 157341.384615                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 150893.317114                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 150900.390347                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1851                       # number of replacements
system.l23.tagsinuse                            32768                       # Cycle average of tags in use
system.l23.total_refs                          395628                       # Total number of references to valid blocks.
system.l23.sampled_refs                         34619                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.428060                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         9565.923513                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.015818                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   933.526524                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           159.681787                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         22093.852358                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.291929                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000458                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.028489                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.004873                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.674251                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31878                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31879                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10723                       # number of Writeback hits
system.l23.Writeback_hits::total                10723                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31878                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31879                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31878                       # number of overall hits
system.l23.overall_hits::total                  31879                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1835                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1851                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1835                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1851                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1835                       # number of overall misses
system.l23.overall_misses::total                 1851                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3513340                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    284593736                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      288107076                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3513340                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    284593736                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       288107076                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3513340                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    284593736                       # number of overall miss cycles
system.l23.overall_miss_latency::total      288107076                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33713                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33730                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10723                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10723                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33713                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33730                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33713                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33730                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.941176                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.054430                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.054877                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.941176                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.054430                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.054877                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.941176                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.054430                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.054877                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 219583.750000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 155091.954223                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 155649.419773                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 219583.750000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 155091.954223                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 155649.419773                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 219583.750000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 155091.954223                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 155649.419773                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1723                       # number of writebacks
system.l23.writebacks::total                     1723                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1835                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1851                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1835                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1851                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1835                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1851                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3332060                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    263669637                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    267001697                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3332060                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    263669637                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    267001697                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3332060                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    263669637                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    267001697                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054430                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.054877                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.941176                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.054430                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.054877                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.941176                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.054430                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.054877                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 208253.750000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 143689.175477                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 144247.270124                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 208253.750000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 143689.175477                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 144247.270124                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 208253.750000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 143689.175477                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 144247.270124                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996728                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015678684                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843336.994555                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996728                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671023                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671023                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671023                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671023                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671023                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671023                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671034                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671034                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671034                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671034                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95070                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191898063                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95326                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2013.071596                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.488314                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.511686                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11633860                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11633860                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709395                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709395                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16964                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16964                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19343255                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19343255                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19343255                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19343255                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       348546                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       348546                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          130                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          130                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       348676                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        348676                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       348676                       # number of overall misses
system.cpu0.dcache.overall_misses::total       348676                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10908055099                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10908055099                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     17579696                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     17579696                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10925634795                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10925634795                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10925634795                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10925634795                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11982406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11982406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19691931                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19691931                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19691931                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19691931                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029088                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029088                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017707                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017707                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017707                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017707                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31295.883754                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31295.883754                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 135228.430769                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 135228.430769                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31334.633858                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31334.633858                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31334.633858                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31334.633858                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36750                       # number of writebacks
system.cpu0.dcache.writebacks::total            36750                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       253476                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       253476                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          130                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       253606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       253606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       253606                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       253606                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95070                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95070                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95070                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95070                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95070                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95070                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1856280135                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1856280135                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1856280135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1856280135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1856280135                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1856280135                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007934                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007934                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004828                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004828                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004828                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004828                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19525.403755                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19525.403755                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19525.403755                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19525.403755                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19525.403755                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19525.403755                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993486                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929209474                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714408.623616                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993486                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868579                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17743484                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17743484                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17743484                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17743484                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17743484                       # number of overall hits
system.cpu1.icache.overall_hits::total       17743484                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688833                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688833                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17743500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17743500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17743500                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17743500                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17743500                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17743500                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53117                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231905434                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53373                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4344.995297                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.118926                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.881074                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828590                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171410                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22262785                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22262785                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4652158                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4652158                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10649                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10649                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10638                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10638                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26914943                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26914943                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26914943                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26914943                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153099                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153099                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153099                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153099                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153099                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153099                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11586633936                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11586633936                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11586633936                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11586633936                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11586633936                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11586633936                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22415884                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22415884                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4652158                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4652158                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10638                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10638                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27068042                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27068042                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27068042                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27068042                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006830                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006830                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005656                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005656                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005656                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005656                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 75680.663727                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75680.663727                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 75680.663727                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75680.663727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 75680.663727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75680.663727                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15650                       # number of writebacks
system.cpu1.dcache.writebacks::total            15650                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        99982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        99982                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        99982                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        99982                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        99982                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        99982                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53117                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53117                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53117                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53117                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1898056020                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1898056020                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1898056020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1898056020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1898056020                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1898056020                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35733.494362                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35733.494362                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35733.494362                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35733.494362                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35733.494362                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35733.494362                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996655                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019962294                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056375.592742                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996655                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14881539                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14881539                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14881539                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14881539                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14881539                       # number of overall hits
system.cpu2.icache.overall_hits::total       14881539                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2776954                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2776954                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2776954                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2776954                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2776954                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2776954                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14881557                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14881557                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14881557                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14881557                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14881557                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14881557                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154275.222222                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154275.222222                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154275.222222                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154275.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154275.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154275.222222                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2218745                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2218745                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2218745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2218745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2218745                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2218745                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 170672.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 170672.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 170672.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 170672.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 170672.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 170672.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 70820                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180861231                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71076                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2544.617466                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.681281                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.318719                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901099                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098901                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10286304                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10286304                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6803291                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6803291                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21990                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21990                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16086                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16086                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17089595                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17089595                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17089595                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17089595                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       153951                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       153951                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       153951                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        153951                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       153951                       # number of overall misses
system.cpu2.dcache.overall_misses::total       153951                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7879810810                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7879810810                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7879810810                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7879810810                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7879810810                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7879810810                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10440255                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10440255                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6803291                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6803291                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17243546                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17243546                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17243546                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17243546                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014746                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014746                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008928                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008928                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008928                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008928                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 51183.888445                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51183.888445                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 51183.888445                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51183.888445                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 51183.888445                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51183.888445                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23332                       # number of writebacks
system.cpu2.dcache.writebacks::total            23332                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        83131                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        83131                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83131                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83131                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83131                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83131                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        70820                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        70820                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        70820                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70820                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        70820                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70820                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2386769704                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2386769704                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2386769704                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2386769704                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2386769704                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2386769704                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004107                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004107                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 33701.916182                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 33701.916182                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 33701.916182                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33701.916182                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 33701.916182                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 33701.916182                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.015734                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022598947                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208637.034557                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.015734                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025666                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740410                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16248382                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16248382                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16248382                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16248382                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16248382                       # number of overall hits
system.cpu3.icache.overall_hits::total       16248382                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4171360                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4171360                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4171360                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4171360                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4171360                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4171360                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16248402                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16248402                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16248402                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16248402                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16248402                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16248402                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       208568                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       208568                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       208568                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       208568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       208568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       208568                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3533991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3533991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3533991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3533991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3533991                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3533991                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 207881.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 207881.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33713                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164979848                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33969                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4856.776708                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.037423                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.962577                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902490                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097510                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10582163                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10582163                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7222060                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7222060                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17477                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17477                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17446                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17446                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17804223                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17804223                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17804223                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17804223                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        67789                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        67789                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67789                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67789                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67789                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67789                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1928359708                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1928359708                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1928359708                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1928359708                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1928359708                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1928359708                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10649952                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10649952                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7222060                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7222060                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17446                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17446                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17872012                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17872012                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17872012                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17872012                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006365                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006365                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003793                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003793                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003793                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003793                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28446.498812                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28446.498812                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28446.498812                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28446.498812                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28446.498812                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28446.498812                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10723                       # number of writebacks
system.cpu3.dcache.writebacks::total            10723                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        34076                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        34076                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        34076                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        34076                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        34076                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        34076                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33713                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33713                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33713                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33713                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33713                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33713                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    541105904                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    541105904                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    541105904                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    541105904                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    541105904                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    541105904                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001886                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16050.363480                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16050.363480                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16050.363480                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16050.363480                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16050.363480                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16050.363480                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
