# Version 2.36
# Generated 28/01/2022 GMT

# Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

# Syntax: config setting mapping
# <config macro>:<#pragma config setting>
# Syntax: null mapping
# <config macro>:
PLLDIV_12:PLLDIV=12
PLLDIV_10:PLLDIV=10
PLLDIV_6:PLLDIV=6
PLLDIV_5:PLLDIV=5
PLLDIV_4:PLLDIV=4
PLLDIV_3:PLLDIV=3
PLLDIV_2:PLLDIV=2
PLLDIV_1:PLLDIV=1
CPUDIV_OSC4_PLL6:CPUDIV=OSC4_PLL6
CPUDIV_OSC3_PLL4:CPUDIV=OSC3_PLL4
CPUDIV_OSC2_PLL3:CPUDIV=OSC2_PLL3
CPUDIV_OSC1_PLL2:CPUDIV=OSC1_PLL2
USBDIV_2:USBDIV=2
USBDIV_1:USBDIV=1
FOSC_HSPLL_HS:FOSC=HSPLL_HS
FOSC_HS:FOSC=HS
FOSC_INTOSC_HS:FOSC=INTOSC_HS
FOSC_INTOSC_XT:FOSC=INTOSC_XT
FOSC_INTOSC_EC:FOSC=INTOSC_EC
FOSC_INTOSCIO_EC:FOSC=INTOSCIO_EC
FOSC_ECPLL_EC:FOSC=ECPLL_EC
FOSC_ECPLLIO_EC:FOSC=ECPLLIO_EC
FOSC_EC_EC:FOSC=EC_EC
FOSC_ECIO_EC:FOSC=ECIO_EC
FOSC_XTPLL_XT:FOSC=XTPLL_XT
FOSC_XT_XT:FOSC=XT_XT
FCMEN_ON:FCMEN=ON
FCMEN_OFF:FCMEN=OFF
IESO_ON:IESO=ON
IESO_OFF:IESO=OFF
PWRT_OFF:PWRT=OFF
PWRT_ON:PWRT=ON
BOR_ON:BOR=ON
BOR_ON_ACTIVE:BOR=ON_ACTIVE
BOR_SOFT:BOR=SOFT
BOR_OFF:BOR=OFF
BORV_3:BORV=3
BORV_2:BORV=2
BORV_1:BORV=1
BORV_0:BORV=0
VREGEN_ON:VREGEN=ON
VREGEN_OFF:VREGEN=OFF
WDT_ON:WDT=ON
WDT_OFF:WDT=OFF
WDTPS_32768:WDTPS=32768
WDTPS_16384:WDTPS=16384
WDTPS_8192:WDTPS=8192
WDTPS_4096:WDTPS=4096
WDTPS_2048:WDTPS=2048
WDTPS_1024:WDTPS=1024
WDTPS_512:WDTPS=512
WDTPS_256:WDTPS=256
WDTPS_128:WDTPS=128
WDTPS_64:WDTPS=64
WDTPS_32:WDTPS=32
WDTPS_16:WDTPS=16
WDTPS_8:WDTPS=8
WDTPS_4:WDTPS=4
WDTPS_2:WDTPS=2
WDTPS_1:WDTPS=1
CCP2MX_ON:CCP2MX=ON
CCP2MX_OFF:CCP2MX=OFF
PBADEN_ON:PBADEN=ON
PBADEN_OFF:PBADEN=OFF
LPT1OSC_ON:LPT1OSC=ON
LPT1OSC_OFF:LPT1OSC=OFF
MCLRE_ON:MCLRE=ON
MCLRE_OFF:MCLRE=OFF
STVREN_ON:STVREN=ON
STVREN_OFF:STVREN=OFF
LVP_ON:LVP=ON
LVP_OFF:LVP=OFF
ICPRT_ON:ICPRT=ON
ICPRT_OFF:ICPRT=OFF
XINST_ON:XINST=ON
XINST_OFF:XINST=OFF
DEBUG_OFF:DEBUG=OFF
DEBUG_ON:DEBUG=ON
CP0_OFF:CP0=OFF
CP0_ON:CP0=ON
CP1_OFF:CP1=OFF
CP1_ON:CP1=ON
CP2_OFF:CP2=OFF
CP2_ON:CP2=ON
CPB_OFF:CPB=OFF
CPB_ON:CPB=ON
CPD_OFF:CPD=OFF
CPD_ON:CPD=ON
WRT0_OFF:WRT0=OFF
WRT0_ON:WRT0=ON
WRT1_OFF:WRT1=OFF
WRT1_ON:WRT1=ON
WRT2_OFF:WRT2=OFF
WRT2_ON:WRT2=ON
WRTC_OFF:WRTC=OFF
WRTC_ON:WRTC=ON
WRTB_OFF:WRTB=OFF
WRTB_ON:WRTB=ON
WRTD_OFF:WRTD=OFF
WRTD_ON:WRTD=ON
EBTR0_OFF:EBTR0=OFF
EBTR0_ON:EBTR0=ON
EBTR1_OFF:EBTR1=OFF
EBTR1_ON:EBTR1=ON
EBTR2_OFF:EBTR2=OFF
EBTR2_ON:EBTR2=ON
EBTRB_OFF:EBTRB=OFF
EBTRB_ON:EBTRB=ON
