# CEPARCO-Case-Project Group 5
This is a simulator for a simplified RISC-V processor, μRISCV. The μRISCV processor offers the following subset of RISC-V instructions:<br><br>
Group 5: LW, SW, AND, OR, ORI, BLT, BGE<br>
Minimum directive: .word
---
## Source Code

```
CEPARCO-Case-Project/main/
├── CEPARCO-Case-Project.py          # Final implementation (MAIN ENTRY POINT)
└── README.md                        # Project documentation
```

## Execution
insert screenshots here

## Discussion

We based our design on RARS, also known as the RISC-V Assembler, Simulator, and Runtime. 

## Final Presentation Video
insert link here

## Project Updates
### Milestone #1
- [x] Program Input
- [x] Error Checking
- [x] Opcode
- [x] Basic GUI  
# Video Demo:
https://drive.google.com/file/d/11MM2coCsVog75gngo4BsEMJZ_NPTL_fR/view?usp=sharing
---
### Milestone 2
- [x] GUI (registers, memory)
- [x] Initial execution draft (step and full execution added)
# Video Demo:
https://drive.google.com/file/d/14tkBBiv5gQm1CpLOTHKn6AXlTAyt5T0J/view?usp=sharing
---
### Milestone 3
- [x] Updating registers and memory
- [x] Pipeline Map
- [x] Completed project
