# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab4_111060013_Scan_Chain_Design.v" \
"../../../../Lab4_111060013_Scan_Chain_Design_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
