;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -17, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @127, @106
	SUB -0, 0
	SUB @1, @2
	JMP @12, #201
	SUB @127, 106
	SLT 130, 9
	SLT 130, 9
	SUB @127, @106
	SUB @127, @106
	SUB @1, @2
	CMP @121, 106
	JMP -17, @-20
	SUB @121, 103
	MOV -7, <-20
	SUB 0, 900
	SUB 11, <60
	CMP 12, @10
	ADD 271, 60
	CMP @127, @106
	JMP @172, #200
	MOV -7, <-20
	SUB @121, 106
	SUB @127, 106
	SUB @127, @106
	ADD 130, 9
	SUB 300, 90
	JMZ 211, 0
	SUB @121, 103
	JMN 1, <2
	JMN 1, <2
	MOV -7, <-20
	MOV -1, <-20
	SUB 42, 0
	JMP 211, #0
	ADD #5, -90
	ADD #5, -90
	SUB 300, 90
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	SUB #72, @200
	DJN -1, @-20
