{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444145339850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444145339852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 16:28:59 2015 " "Processing started: Tue Oct  6 16:28:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444145339852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444145339852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off old_scambler_resource_analysis -c old_scambler_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off old_scambler_resource_analysis -c old_scambler_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444145339853 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Stratix V 5SGXEA7H3F35C3 " "Auto device selection is not supported for Stratix V device family. The default device, 5SGXEA7H3F35C3, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1444145340349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1444145340420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old_scrambler_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file old_scrambler_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 old_scrambler_top-a " "Found design unit 1: old_scrambler_top-a" {  } { { "old_scrambler_top.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/old_scrambler_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444145340861 ""} { "Info" "ISGN_ENTITY_NAME" "1 old_scrambler_top " "Found entity 1: old_scrambler_top" {  } { { "old_scrambler_top.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/old_scrambler_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444145340861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444145340861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old_scrambling.vhd 2 1 " "Found 2 design units, including 1 entities, in source file old_scrambling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scrambler-scramble_arch " "Found design unit 1: scrambler-scramble_arch" {  } { { "old_scrambling.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/old_scrambling.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444145340862 ""} { "Info" "ISGN_ENTITY_NAME" "1 scrambler " "Found entity 1: scrambler" {  } { { "old_scrambling.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/old_scrambling.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444145340862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444145340862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file writer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 the_writer-w " "Found design unit 1: the_writer-w" {  } { { "writer.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/writer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444145340863 ""} { "Info" "ISGN_ENTITY_NAME" "1 the_writer " "Found entity 1: the_writer" {  } { { "writer.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/writer.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444145340863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444145340863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_in_30_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_in_30_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 the_reader-r " "Found design unit 1: the_reader-r" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444145340864 ""} { "Info" "ISGN_ENTITY_NAME" "1 the_reader " "Found entity 1: the_reader" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444145340864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444145340864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "old_scrambler_top " "Elaborating entity \"old_scrambler_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444145340917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "the_reader the_reader:read_inst1 " "Elaborating entity \"the_reader\" for hierarchy \"the_reader:read_inst1\"" {  } { { "old_scrambler_top.vhd" "read_inst1" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/old_scrambler_top.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444145340923 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pixel_read read_in_30_bit.vhd(40) " "VHDL Process Statement warning at read_in_30_bit.vhd(40): inferring latch(es) for signal or variable \"pixel_read\", which holds its previous value in one or more paths through the process" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[0\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[0\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[1\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[1\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[2\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[2\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[3\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[3\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[4\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[4\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[5\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[5\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[6\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[6\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[7\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[7\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[8\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[8\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[9\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[9\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[10\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[10\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[11\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[11\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[12\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[12\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340924 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[13\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[13\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[14\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[14\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[15\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[15\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[16\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[16\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[17\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[17\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[18\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[18\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[19\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[19\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[20\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[20\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[21\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[21\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[22\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[22\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[23\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[23\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[24\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[24\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[25\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[25\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[26\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[26\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[27\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[27\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[28\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[28\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_read\[29\] read_in_30_bit.vhd(40) " "Inferred latch for \"pixel_read\[29\]\" at read_in_30_bit.vhd(40)" {  } { { "read_in_30_bit.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/read_in_30_bit.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444145340925 "|old_scrambler_top|the_reader:read_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrambler scrambler:RX_inst1 " "Elaborating entity \"scrambler\" for hierarchy \"scrambler:RX_inst1\"" {  } { { "old_scrambler_top.vhd" "RX_inst1" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/old_scrambler_top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444145340927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "the_writer the_writer:write_inst1 " "Elaborating entity \"the_writer\" for hierarchy \"the_writer:write_inst1\"" {  } { { "old_scrambler_top.vhd" "write_inst1" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/old_scrambler_top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444145340928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444145341466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444145341466 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rsi_Reset " "No output dependent on input pin \"rsi_Reset\"" {  } { { "old_scrambler_top.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/old_scrambler_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444145341525 "|old_scrambler_top|rsi_Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "csi_Clock_160MHz " "No output dependent on input pin \"csi_Clock_160MHz\"" {  } { { "old_scrambler_top.vhd" "" { Text "/home/velo/Documents/B_N_T/old_scrambler_resource_analysis/quartus/old_scrambler_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444145341525 "|old_scrambler_top|csi_Clock_160MHz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1444145341525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444145341526 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444145341526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444145341526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "849 " "Peak virtual memory: 849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444145341535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 16:29:01 2015 " "Processing ended: Tue Oct  6 16:29:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444145341535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444145341535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444145341535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444145341535 ""}
