Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Aug 17 03:43:40 2024
| Host         : max running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_drc -file interpolator_drc_opted.rpt -pb interpolator_drc_opted.pb -rpx interpolator_drc_opted.rpx
| Design       : interpolator
| Device       : xc7a200tifbg484-1L
| Speed File   : -1L
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT PIX_CNT_DISPLAY/t_cnt[2]_i_2 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    CONVERTER_CNT_DISPLAY/t_cnt_reg[0] {FDCE}
    CONVERTER_CNT_DISPLAY/t_cnt_reg[1] {FDCE}
    CONVERTER_CNT_DISPLAY/t_cnt_reg[2] {FDCE}

Related violations: <none>


