Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Fri Dec 29 21:12:40 2023
| Host              : DESKTOP-1LQGH74 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 432 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: display/m_reg[15]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: display/m_reg[16]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: display/m_reg[17]/C (HIGH)

 There are 9 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 988 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.090      -44.022                     16                  273       -0.002       -0.002                      1                  273        6.751        0.000                       0                   155  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
music/recoder/uclk_wiz/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0                 {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0                 {0.000 44.286}       88.571          11.290          
  clk_out3_clk_wiz_0                 {0.000 40.714}       81.429          12.281          
  clkfbout_clk_wiz_0                 {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
music/recoder/uclk_wiz/inst/clk_in1                                                                                                                                                    6.751        0.000                       0                     1  
  clk_out1_clk_wiz_0                      14.698        0.000                      0                  108        0.158        0.000                      0                  108        9.500        0.000                       0                    51  
  clk_out2_clk_wiz_0                      83.796        0.000                      0                   74        0.151        0.000                      0                   74       43.786        0.000                       0                    60  
  clk_out3_clk_wiz_0                      76.402        0.000                      0                   75        0.227        0.000                      0                   75       40.214        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                                  37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0       -3.090      -44.022                     16                   16       -0.002       -0.002                      1                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  music/recoder/uclk_wiz/inst/clk_in1
  To Clock:  music/recoder/uclk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         music/recoder/uclk_wiz/inst/clk_in1
Waveform:           { 0 4 }
Period:             8.000
Sources:            { music/recoder/uclk_wiz/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                               
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     8.000   6.751   MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.698ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 1.654ns (32.190%)  route 3.484ns (67.810%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           1.098     3.421    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X110Y87        LUT5 (Prop_lut5_I3_O)        0.152     3.573 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.824     4.397    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.360     4.757 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.977     5.734    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X110Y90        LUT2 (Prop_lut2_I0_O)        0.354     6.088 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_i_2/O
                         net (fo=1, routed)           0.585     6.673    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_clock_en_i_2
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.332     7.005 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_i_1/O
                         net (fo=1, routed)           0.000     7.005    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_clock_en_i_1
    SLICE_X111Y90        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    21.612    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X111Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)        0.031    21.703    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg
  -------------------------------------------------------------------
                         required time                         21.703    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 14.698    

Slack (MET) :             14.811ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.418ns (28.654%)  route 3.531ns (71.346%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 21.691 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           1.098     3.421    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X110Y87        LUT5 (Prop_lut5_I3_O)        0.152     3.573 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.824     4.397    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.360     4.757 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.338     5.095    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X110Y89        LUT6 (Prop_lut6_I1_O)        0.326     5.421 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[0]_i_2/O
                         net (fo=1, routed)           0.798     6.219    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[0]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.124     6.343 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[0]_i_1/O
                         net (fo=1, routed)           0.473     6.816    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_acks[0]_i_1
    SLICE_X110Y91        FDSE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    21.612    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.688    21.691    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y91                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/C
                         clock pessimism              0.154    21.845    
                         clock uncertainty           -0.172    21.673    
    SLICE_X110Y91        FDSE (Setup_fdse_C_D)       -0.047    21.626    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]
  -------------------------------------------------------------------
                         required time                         21.626    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                 14.811    

Slack (MET) :             15.018ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.446ns (29.737%)  route 3.417ns (70.263%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           1.098     3.421    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X110Y87        LUT5 (Prop_lut5_I3_O)        0.152     3.573 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.824     4.397    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.360     4.757 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.830     5.587    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X111Y90        LUT6 (Prop_lut6_I1_O)        0.326     5.913 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[2]_i_2/O
                         net (fo=1, routed)           0.665     6.578    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[2]
    SLICE_X111Y90        LUT3 (Prop_lut3_I0_O)        0.152     6.730 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[2]_i_1/O
                         net (fo=1, routed)           0.000     6.730    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_acks[2]_i_1
    SLICE_X111Y90        FDSE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    21.612    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X111Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X111Y90        FDSE (Setup_fdse_C_D)        0.075    21.747    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]
  -------------------------------------------------------------------
                         required time                         21.747    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                 15.018    

Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.294ns (28.937%)  route 3.178ns (71.063%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           1.098     3.421    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X110Y87        LUT5 (Prop_lut5_I3_O)        0.152     3.573 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.824     4.397    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.360     4.757 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.838     5.594    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X110Y89        LUT6 (Prop_lut6_I5_O)        0.326     5.920 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_1/O
                         net (fo=5, routed)           0.418     6.339    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1
    SLICE_X111Y89        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    21.612    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X111Y89                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[1]/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205    21.467    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[1]
  -------------------------------------------------------------------
                         required time                         21.467    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                 15.129    

Slack (MET) :             15.216ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.294ns (29.516%)  route 3.090ns (70.484%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           1.098     3.421    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X110Y87        LUT5 (Prop_lut5_I3_O)        0.152     3.573 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.824     4.397    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.360     4.757 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.838     5.594    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X110Y89        LUT6 (Prop_lut6_I5_O)        0.326     5.920 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_1/O
                         net (fo=5, routed)           0.331     6.251    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1
    SLICE_X110Y90        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    21.612    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[0]/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X110Y90        FDRE (Setup_fdre_C_CE)      -0.205    21.467    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[0]
  -------------------------------------------------------------------
                         required time                         21.467    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 15.216    

Slack (MET) :             15.216ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.294ns (29.516%)  route 3.090ns (70.484%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           1.098     3.421    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X110Y87        LUT5 (Prop_lut5_I3_O)        0.152     3.573 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.824     4.397    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.360     4.757 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.838     5.594    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X110Y89        LUT6 (Prop_lut6_I5_O)        0.326     5.920 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_1/O
                         net (fo=5, routed)           0.331     6.251    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1
    SLICE_X110Y90        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    21.612    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[2]/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X110Y90        FDRE (Setup_fdre_C_CE)      -0.205    21.467    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[2]
  -------------------------------------------------------------------
                         required time                         21.467    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 15.216    

Slack (MET) :             15.216ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.294ns (29.516%)  route 3.090ns (70.484%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           1.098     3.421    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X110Y87        LUT5 (Prop_lut5_I3_O)        0.152     3.573 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.824     4.397    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.360     4.757 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.838     5.594    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X110Y89        LUT6 (Prop_lut6_I5_O)        0.326     5.920 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_1/O
                         net (fo=5, routed)           0.331     6.251    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1
    SLICE_X110Y90        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    21.612    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[3]/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X110Y90        FDRE (Setup_fdre_C_CE)      -0.205    21.467    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[3]
  -------------------------------------------------------------------
                         required time                         21.467    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 15.216    

Slack (MET) :             15.216ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.294ns (29.516%)  route 3.090ns (70.484%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           1.098     3.421    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X110Y87        LUT5 (Prop_lut5_I3_O)        0.152     3.573 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.824     4.397    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.360     4.757 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.838     5.594    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X110Y89        LUT6 (Prop_lut6_I5_O)        0.326     5.920 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_1/O
                         net (fo=5, routed)           0.331     6.251    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_1
    SLICE_X110Y90        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    21.612    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[4]/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X110Y90        FDRE (Setup_fdre_C_CE)      -0.205    21.467    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[4]
  -------------------------------------------------------------------
                         required time                         21.467    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 15.216    

Slack (MET) :             15.424ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.418ns (32.147%)  route 2.993ns (67.853%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           1.098     3.421    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X110Y87        LUT5 (Prop_lut5_I3_O)        0.152     3.573 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.824     4.397    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.360     4.757 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_3/O
                         net (fo=5, routed)           0.602     5.359    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_3
    SLICE_X111Y90        LUT6 (Prop_lut6_I1_O)        0.326     5.685 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[1]_i_2/O
                         net (fo=1, routed)           0.469     6.154    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[1]
    SLICE_X111Y90        LUT3 (Prop_lut3_I0_O)        0.124     6.278 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks[1]_i_1/O
                         net (fo=1, routed)           0.000     6.278    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_acks[1]_i_1
    SLICE_X111Y90        FDSE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    21.612    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.687    21.690    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X111Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/C
                         clock pessimism              0.154    21.844    
                         clock uncertainty           -0.172    21.672    
    SLICE_X111Y90        FDSE (Setup_fdse_C_D)        0.029    21.701    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                 15.424    

Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.188ns (28.857%)  route 2.929ns (71.143%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 21.691 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.864     1.867    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.456     2.323 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/Q
                         net (fo=6, routed)           1.098     3.421    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[2]
    SLICE_X110Y87        LUT5 (Prop_lut5_I3_O)        0.152     3.573 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage[4]_i_4/O
                         net (fo=2, routed)           0.824     4.397    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_stage[4]_i_4
    SLICE_X110Y88        LUT3 (Prop_lut3_I1_O)        0.332     4.729 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_i_8/O
                         net (fo=1, routed)           0.563     5.292    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sdat_i_8
    SLICE_X110Y91        LUT5 (Prop_lut5_I4_O)        0.124     5.416 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_i_4/O
                         net (fo=1, routed)           0.444     5.860    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sdat_i_4
    SLICE_X110Y91        LUT5 (Prop_lut5_I3_O)        0.124     5.984 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_i_1/O
                         net (fo=1, routed)           0.000     5.984    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sdat_i_1
    SLICE_X110Y91        FDSE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    21.612    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          1.688    21.691    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y91                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_reg/C
                         clock pessimism              0.154    21.845    
                         clock uncertainty           -0.172    21.673    
    SLICE_X110Y91        FDSE (Setup_fdse_C_D)        0.029    21.702    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_reg
  -------------------------------------------------------------------
                         required time                         21.702    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                 15.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.636     0.638    music/recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X107Y91                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.128     0.766 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[9]/Q
                         net (fo=1, routed)           0.065     0.831    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/D[8]
    SLICE_X106Y91        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.906     0.908    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X106Y91                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[9]/C
                         clock pessimism             -0.257     0.651    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.022     0.673    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.636     0.638    music/recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X106Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[2]/Q
                         net (fo=1, routed)           0.114     0.893    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/D[2]
    SLICE_X106Y91        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.906     0.908    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X106Y91                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[2]/C
                         clock pessimism             -0.254     0.654    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.066     0.720    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.635     0.637    music/recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X107Y89                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[0]/Q
                         net (fo=1, routed)           0.122     0.900    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/D[0]
    SLICE_X106Y89        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.905     0.907    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X106Y89                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[0]/C
                         clock pessimism             -0.257     0.650    
    SLICE_X106Y89        FDRE (Hold_fdre_C_D)         0.070     0.720    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.635     0.637    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X111Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[0]/Q
                         net (fo=8, routed)           0.103     0.880    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[0]
    SLICE_X110Y87        LUT6 (Prop_lut6_I3_O)        0.045     0.925 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     0.925    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[5]
    SLICE_X110Y87        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.906     0.908    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[5]/C
                         clock pessimism             -0.258     0.650    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092     0.742    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.635     0.637    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X111Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[1]/Q
                         net (fo=7, routed)           0.131     0.909    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[1]
    SLICE_X110Y87        LUT4 (Prop_lut4_I1_O)        0.048     0.957 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000     0.957    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[3]
    SLICE_X110Y87        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.906     0.908    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[3]/C
                         clock pessimism             -0.258     0.650    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.757    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.635     0.637    music/recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X108Y89                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.148     0.785 r  music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/Q
                         net (fo=4, routed)           0.086     0.870    music/recoder/i2c_top_inst/i2c_config_inst/n_0_FSM_onehot_control_state_reg[2]
    SLICE_X108Y89        LUT2 (Prop_lut2_I0_O)        0.098     0.968 r  music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.968    music/recoder/i2c_top_inst/i2c_config_inst/n_0_FSM_onehot_control_state[3]_i_1
    SLICE_X108Y89        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.905     0.907    music/recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X108Y89                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/C
                         clock pessimism             -0.270     0.637    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121     0.758    music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.636     0.638    music/recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X106Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.128     0.766 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[4]/Q
                         net (fo=1, routed)           0.116     0.881    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/D[4]
    SLICE_X106Y91        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.906     0.908    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X106Y91                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[4]/C
                         clock pessimism             -0.254     0.654    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.016     0.670    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.635     0.637    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X111Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[1]/Q
                         net (fo=7, routed)           0.131     0.909    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_sclk_divider_reg[1]
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.045     0.954 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000     0.954    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider[2]
    SLICE_X110Y87        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.906     0.908    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y87                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]/C
                         clock pessimism             -0.258     0.650    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.091     0.741    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sclk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.203%)  route 0.134ns (41.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.637     0.639    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X110Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141     0.780 f  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[2]/Q
                         net (fo=15, routed)          0.134     0.913    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg__0[2]
    SLICE_X111Y90        LUT6 (Prop_lut6_I1_O)        0.045     0.958 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_i_1/O
                         net (fo=1, routed)           0.000     0.958    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/n_0_clock_en_i_1
    SLICE_X111Y90        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.909     0.911    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X111Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/C
                         clock pessimism             -0.259     0.652    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.092     0.744    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.945%)  route 0.123ns (49.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.636     0.638    music/recoder/i2c_top_inst/i2c_config_inst/clk_50MHz
    SLICE_X106Y90                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.128     0.766 r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_data_reg[7]/Q
                         net (fo=1, routed)           0.123     0.889    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/D[7]
    SLICE_X106Y91        FDRE                                         r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout1_buf/O
                         net (fo=49, routed)          0.906     0.908    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clk_50MHz
    SLICE_X106Y91                                                     r  music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[7]/C
                         clock pessimism             -0.254     0.654    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.019     0.673    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                            
Min Period        n/a     BUFG/I              n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1    music/recoder/uclk_wiz/inst/clkout1_buf/I                                      
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     20.000  18.751   MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0                              
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X108Y89    music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[1]/C   
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X108Y89    music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/C   
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X108Y89    music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/C   
Min Period        n/a     FDSE/C              n/a            1.000     20.000  19.000   SLICE_X110Y91    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/C   
Min Period        n/a     FDSE/C              n/a            1.000     20.000  19.000   SLICE_X111Y90    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/C   
Min Period        n/a     FDSE/C              n/a            1.000     20.000  19.000   SLICE_X111Y90    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]/C   
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X111Y90    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/C  
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X106Y89    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[0]/C   
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT0                              
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X107Y88    music/recoder/i2c_top_inst/i2c_config_inst/lut_index_reg[0]/C                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X107Y88    music/recoder/i2c_top_inst/i2c_config_inst/lut_index_reg[1]/C                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X107Y88    music/recoder/i2c_top_inst/i2c_config_inst/lut_index_reg[2]/C                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X107Y88    music/recoder/i2c_top_inst/i2c_config_inst/lut_index_reg[3]/C                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X108Y89    music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[1]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X108Y89    music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[2]/C   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X108Y89    music/recoder/i2c_top_inst/i2c_config_inst/FSM_onehot_control_state_reg[3]/C   
Low Pulse Width   Fast    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X110Y91    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/C   
Low Pulse Width   Slow    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X111Y90    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/C   
Low Pulse Width   Fast    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X111Y90    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/C   
High Pulse Width  Fast    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X110Y91    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[0]/C   
High Pulse Width  Fast    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X111Y90    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[1]/C   
High Pulse Width  Fast    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X111Y90    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/acks_reg[2]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X111Y90    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/clock_en_reg/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X110Y89    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[10]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X110Y89    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[11]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X110Y89    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/data_reg[12]/C  
High Pulse Width  Fast    FDSE/C              n/a            0.500     10.000  9.500    SLICE_X110Y91    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/sdat_reg/C      
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X110Y90    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[0]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X111Y89    music/recoder/i2c_top_inst/i2c_config_inst/i2c_controller_inst/stage_reg[1]/C  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       83.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       43.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.796ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.126ns (25.811%)  route 3.237ns (74.189%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 90.230 - 88.571 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.754     1.757    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X12Y46                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/Q
                         net (fo=7, routed)           0.827     3.102    music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[0]
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.153     3.255 f  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider[6]_i_2/O
                         net (fo=2, routed)           0.844     4.099    music/recoder/i2c_top_inst/audio_codec_inst/n_0_lrck_divider[6]_i_2
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.331     4.430 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=50, routed)          0.306     4.736    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X12Y47         LUT4 (Prop_lut4_I2_O)        0.124     4.860 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[15]_i_1/O
                         net (fo=16, routed)          1.259     6.120    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[15]_i_1
    SLICE_X7Y46          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    90.184    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.655    90.230    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X7Y46                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[10]/C
                         clock pessimism              0.115    90.344    
                         clock uncertainty           -0.224    90.121    
    SLICE_X7Y46          FDRE (Setup_fdre_C_CE)      -0.205    89.916    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[10]
  -------------------------------------------------------------------
                         required time                         89.916    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 83.796    

Slack (MET) :             83.796ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.126ns (25.811%)  route 3.237ns (74.189%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 90.230 - 88.571 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.754     1.757    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X12Y46                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/Q
                         net (fo=7, routed)           0.827     3.102    music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[0]
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.153     3.255 f  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider[6]_i_2/O
                         net (fo=2, routed)           0.844     4.099    music/recoder/i2c_top_inst/audio_codec_inst/n_0_lrck_divider[6]_i_2
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.331     4.430 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=50, routed)          0.306     4.736    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X12Y47         LUT4 (Prop_lut4_I2_O)        0.124     4.860 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[15]_i_1/O
                         net (fo=16, routed)          1.259     6.120    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[15]_i_1
    SLICE_X7Y46          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    90.184    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.655    90.230    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X7Y46                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[9]/C
                         clock pessimism              0.115    90.344    
                         clock uncertainty           -0.224    90.121    
    SLICE_X7Y46          FDRE (Setup_fdre_C_CE)      -0.205    89.916    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[9]
  -------------------------------------------------------------------
                         required time                         89.916    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 83.796    

Slack (MET) :             83.834ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.002ns (23.171%)  route 3.322ns (76.829%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 90.230 - 88.571 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.754     1.757    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X12Y46                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/Q
                         net (fo=7, routed)           0.827     3.102    music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[0]
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.153     3.255 f  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider[6]_i_2/O
                         net (fo=2, routed)           0.844     4.099    music/recoder/i2c_top_inst/audio_codec_inst/n_0_lrck_divider[6]_i_2
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.331     4.430 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=50, routed)          1.651     6.081    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X7Y44          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    90.184    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.655    90.230    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X7Y44                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]/C
                         clock pessimism              0.115    90.344    
                         clock uncertainty           -0.224    90.121    
    SLICE_X7Y44          FDRE (Setup_fdre_C_CE)      -0.205    89.916    music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         89.916    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 83.834    

Slack (MET) :             83.917ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.126ns (25.586%)  route 3.275ns (74.414%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 90.153 - 88.571 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.754     1.757    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X12Y46                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/Q
                         net (fo=7, routed)           0.827     3.102    music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[0]
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.153     3.255 f  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider[6]_i_2/O
                         net (fo=2, routed)           0.844     4.099    music/recoder/i2c_top_inst/audio_codec_inst/n_0_lrck_divider[6]_i_2
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.331     4.430 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=50, routed)          1.604     6.034    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X11Y43         LUT5 (Prop_lut5_I1_O)        0.124     6.158 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[5]_i_1/O
                         net (fo=1, routed)           0.000     6.158    music/recoder/i2c_top_inst/audio_codec_inst/p_1_in[5]
    SLICE_X11Y43         FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    90.184    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.578    90.153    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X11Y43                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]/C
                         clock pessimism              0.115    90.267    
                         clock uncertainty           -0.224    90.044    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.031    90.075    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]
  -------------------------------------------------------------------
                         required time                         90.075    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                 83.917    

Slack (MET) :             83.931ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.126ns (24.969%)  route 3.384ns (75.031%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 90.230 - 88.571 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.754     1.757    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X12Y46                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/Q
                         net (fo=7, routed)           0.827     3.102    music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[0]
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.153     3.255 f  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider[6]_i_2/O
                         net (fo=2, routed)           0.844     4.099    music/recoder/i2c_top_inst/audio_codec_inst/n_0_lrck_divider[6]_i_2
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.331     4.430 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=50, routed)          1.713     6.143    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.267 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[10]_i_1/O
                         net (fo=1, routed)           0.000     6.267    music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[10]
    SLICE_X6Y46          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    90.184    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.655    90.230    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X6Y46                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]/C
                         clock pessimism              0.115    90.344    
                         clock uncertainty           -0.224    90.121    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.077    90.198    music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         90.198    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                 83.931    

Slack (MET) :             83.994ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.126ns (27.544%)  route 2.962ns (72.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 90.153 - 88.571 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.754     1.757    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X12Y46                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/Q
                         net (fo=7, routed)           0.827     3.102    music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[0]
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.153     3.255 f  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider[6]_i_2/O
                         net (fo=2, routed)           0.844     4.099    music/recoder/i2c_top_inst/audio_codec_inst/n_0_lrck_divider[6]_i_2
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.331     4.430 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=50, routed)          0.306     4.736    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X12Y47         LUT4 (Prop_lut4_I2_O)        0.124     4.860 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[15]_i_1/O
                         net (fo=16, routed)          0.985     5.845    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[15]_i_1
    SLICE_X11Y43         FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    90.184    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.578    90.153    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X11Y43                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[3]/C
                         clock pessimism              0.115    90.267    
                         clock uncertainty           -0.224    90.044    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.205    89.839    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[3]
  -------------------------------------------------------------------
                         required time                         89.839    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 83.994    

Slack (MET) :             83.994ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.126ns (27.544%)  route 2.962ns (72.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 90.153 - 88.571 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.754     1.757    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X12Y46                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/Q
                         net (fo=7, routed)           0.827     3.102    music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[0]
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.153     3.255 f  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider[6]_i_2/O
                         net (fo=2, routed)           0.844     4.099    music/recoder/i2c_top_inst/audio_codec_inst/n_0_lrck_divider[6]_i_2
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.331     4.430 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=50, routed)          0.306     4.736    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X12Y47         LUT4 (Prop_lut4_I2_O)        0.124     4.860 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[15]_i_1/O
                         net (fo=16, routed)          0.985     5.845    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[15]_i_1
    SLICE_X11Y43         FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    90.184    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.578    90.153    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X11Y43                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]/C
                         clock pessimism              0.115    90.267    
                         clock uncertainty           -0.224    90.044    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.205    89.839    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]
  -------------------------------------------------------------------
                         required time                         89.839    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 83.994    

Slack (MET) :             83.994ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.126ns (27.544%)  route 2.962ns (72.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 90.153 - 88.571 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.754     1.757    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X12Y46                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/Q
                         net (fo=7, routed)           0.827     3.102    music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[0]
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.153     3.255 f  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider[6]_i_2/O
                         net (fo=2, routed)           0.844     4.099    music/recoder/i2c_top_inst/audio_codec_inst/n_0_lrck_divider[6]_i_2
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.331     4.430 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=50, routed)          0.306     4.736    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X12Y47         LUT4 (Prop_lut4_I2_O)        0.124     4.860 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[15]_i_1/O
                         net (fo=16, routed)          0.985     5.845    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[15]_i_1
    SLICE_X11Y43         FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    90.184    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.578    90.153    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X11Y43                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]/C
                         clock pessimism              0.115    90.267    
                         clock uncertainty           -0.224    90.044    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.205    89.839    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]
  -------------------------------------------------------------------
                         required time                         89.839    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 83.994    

Slack (MET) :             83.994ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.126ns (27.544%)  route 2.962ns (72.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 90.153 - 88.571 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.754     1.757    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X12Y46                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/Q
                         net (fo=7, routed)           0.827     3.102    music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[0]
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.153     3.255 f  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider[6]_i_2/O
                         net (fo=2, routed)           0.844     4.099    music/recoder/i2c_top_inst/audio_codec_inst/n_0_lrck_divider[6]_i_2
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.331     4.430 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=50, routed)          0.306     4.736    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X12Y47         LUT4 (Prop_lut4_I2_O)        0.124     4.860 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[15]_i_1/O
                         net (fo=16, routed)          0.985     5.845    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[15]_i_1
    SLICE_X11Y43         FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    90.184    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.578    90.153    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X11Y43                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[6]/C
                         clock pessimism              0.115    90.267    
                         clock uncertainty           -0.224    90.044    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.205    89.839    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[6]
  -------------------------------------------------------------------
                         required time                         89.839    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 83.994    

Slack (MET) :             84.000ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out2_clk_wiz_0 rise@88.571ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.126ns (27.354%)  route 2.990ns (72.646%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 90.152 - 88.571 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.754     1.757    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X12Y46                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 r  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/Q
                         net (fo=7, routed)           0.827     3.102    music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg__0[0]
    SLICE_X12Y46         LUT5 (Prop_lut5_I3_O)        0.153     3.255 f  music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider[6]_i_2/O
                         net (fo=2, routed)           0.844     4.099    music/recoder/i2c_top_inst/audio_codec_inst/n_0_lrck_divider[6]_i_2
    SLICE_X12Y47         LUT3 (Prop_lut3_I2_O)        0.331     4.430 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[15]_i_3/O
                         net (fo=50, routed)          0.306     4.736    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp[15]_i_1
    SLICE_X12Y47         LUT4 (Prop_lut4_I2_O)        0.124     4.860 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[15]_i_1/O
                         net (fo=16, routed)          1.013     5.873    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_out[15]_i_1
    SLICE_X8Y44          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    88.571 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    90.184    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    86.758 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    88.483    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.574 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.577    90.152    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X8Y44                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[7]/C
                         clock pessimism              0.115    90.266    
                         clock uncertainty           -0.224    90.043    
    SLICE_X8Y44          FDRE (Setup_fdre_C_CE)      -0.169    89.874    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[7]
  -------------------------------------------------------------------
                         required time                         89.874    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 84.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.595     0.597    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X9Y47                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[13]/Q
                         net (fo=2, routed)           0.098     0.836    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[13]
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.045     0.881 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[13]_i_1/O
                         net (fo=1, routed)           0.000     0.881    music/recoder/i2c_top_inst/audio_codec_inst/p_1_in[13]
    SLICE_X8Y47          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.864     0.866    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X8Y47                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[13]/C
                         clock pessimism             -0.256     0.610    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.120     0.730    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.594     0.596    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X9Y44                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[7]/Q
                         net (fo=2, routed)           0.098     0.835    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[7]
    SLICE_X8Y44          LUT5 (Prop_lut5_I2_O)        0.045     0.880 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.880    music/recoder/i2c_top_inst/audio_codec_inst/p_1_in[7]
    SLICE_X8Y44          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.863     0.865    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X8Y44                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[7]/C
                         clock pessimism             -0.256     0.609    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.120     0.729    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.623     0.625    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X6Y45                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     0.789 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[0]/Q
                         net (fo=1, routed)           0.083     0.872    music/recoder/i2c_top_inst/audio_codec_inst/shift_out[0]
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.045     0.917 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.917    music/recoder/i2c_top_inst/audio_codec_inst/p_1_in[1]
    SLICE_X7Y45          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.892     0.894    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X7Y45                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[1]/C
                         clock pessimism             -0.256     0.638    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.092     0.730    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.943%)  route 0.114ns (38.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.594     0.596    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X11Y44                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[5]/Q
                         net (fo=2, routed)           0.114     0.851    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[5]
    SLICE_X11Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.896 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.896    music/recoder/i2c_top_inst/audio_codec_inst/p_1_in[5]
    SLICE_X11Y43         FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.863     0.865    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X11Y43                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]/C
                         clock pessimism             -0.253     0.612    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.092     0.704    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.623     0.625    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X6Y46                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     0.789 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]/Q
                         net (fo=2, routed)           0.094     0.883    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[10]
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.045     0.928 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.928    music/recoder/i2c_top_inst/audio_codec_inst/p_1_in[10]
    SLICE_X7Y46          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.892     0.894    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X7Y46                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[10]/C
                         clock pessimism             -0.256     0.638    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.092     0.730    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.594     0.596    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X10Y43                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[4]/Q
                         net (fo=2, routed)           0.094     0.854    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[4]
    SLICE_X11Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.899 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.899    music/recoder/i2c_top_inst/audio_codec_inst/p_1_in[4]
    SLICE_X11Y43         FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.863     0.865    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X11Y43                                                      r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]/C
                         clock pessimism             -0.256     0.609    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.092     0.701    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.488%)  route 0.149ns (44.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.595     0.597    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X9Y47                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[15]/Q
                         net (fo=2, routed)           0.149     0.887    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[15]
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.045     0.932 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[15]_i_2/O
                         net (fo=1, routed)           0.000     0.932    music/recoder/i2c_top_inst/audio_codec_inst/p_1_in[15]
    SLICE_X8Y47          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.864     0.866    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X8Y47                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[15]/C
                         clock pessimism             -0.256     0.610    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.121     0.731    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.595     0.597    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X9Y47                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[14]/Q
                         net (fo=2, routed)           0.150     0.888    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[14]
    SLICE_X8Y47          LUT5 (Prop_lut5_I2_O)        0.045     0.933 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.933    music/recoder/i2c_top_inst/audio_codec_inst/p_1_in[14]
    SLICE_X8Y47          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.864     0.866    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X8Y47                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[14]/C
                         clock pessimism             -0.256     0.610    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.121     0.731    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.594     0.596    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X9Y45                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[8]/Q
                         net (fo=2, routed)           0.150     0.887    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[8]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.045     0.932 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.932    music/recoder/i2c_top_inst/audio_codec_inst/p_1_in[8]
    SLICE_X8Y45          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.863     0.865    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X8Y45                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[8]/C
                         clock pessimism             -0.256     0.609    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.121     0.730    music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.623     0.625    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X6Y46                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     0.789 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]/Q
                         net (fo=2, routed)           0.149     0.938    music/recoder/i2c_top_inst/audio_codec_inst/n_0_shift_temp_reg[0]
    SLICE_X6Y46          LUT4 (Prop_lut4_I2_O)        0.045     0.983 r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.983    music/recoder/i2c_top_inst/audio_codec_inst/shift_temp[0]
    SLICE_X6Y46          FDRE                                         r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.892     0.894    music/recoder/i2c_top_inst/audio_codec_inst/CLK
    SLICE_X6Y46                                                       r  music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]/C
                         clock pessimism             -0.269     0.625    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.121     0.746    music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform:           { 0 44.2857 }
Period:             88.571
Sources:            { music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                
Min Period        n/a     BUFG/I              n/a            2.155     88.571  86.416   BUFGCTRL_X0Y0    music/recoder/uclk_wiz/inst/clkout2_buf/I                          
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     88.571  87.322   MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1                  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X12Y47     music/recoder/i2c_top_inst/audio_codec_inst/bclk_divider_reg[0]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X12Y47     music/recoder/i2c_top_inst/audio_codec_inst/bclk_divider_reg[1]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X12Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X12Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[1]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X12Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[2]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X12Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[3]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X13Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C  
Min Period        n/a     FDRE/C              n/a            1.000     88.571  87.571   SLICE_X12Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[5]/C  
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   88.571  124.789  MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X12Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[0]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X12Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X12Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[2]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X12Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[3]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X13Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[4]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X12Y46     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[5]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X12Y45     music/recoder/i2c_top_inst/audio_codec_inst/lrck_divider_reg[7]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X8Y45      music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[12]/C    
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X11Y43     music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[3]/C     
Low Pulse Width   Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X11Y43     music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[4]/C     
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X6Y45      music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[0]/C     
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X7Y46      music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[10]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X7Y45      music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[11]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X7Y45      music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[1]/C     
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X7Y45      music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[2]/C     
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X7Y46      music/recoder/i2c_top_inst/audio_codec_inst/shift_out_reg[9]/C     
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X6Y46      music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[0]/C    
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X6Y46      music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[10]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X6Y44      music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[11]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     44.286  43.786   SLICE_X6Y44      music/recoder/i2c_top_inst/audio_codec_inst/shift_temp_reg[1]/C    



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       76.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.402ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.620%)  route 3.392ns (80.380%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 83.005 - 81.429 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.750     1.753    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/Q
                         net (fo=2, routed)           0.973     3.182    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[12]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_10__0/O
                         net (fo=1, routed)           0.466     3.772    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_10__0
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.896 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_5/O
                         net (fo=2, routed)           0.962     4.858    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_5
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.982 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1__0/O
                         net (fo=31, routed)          0.991     5.973    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1__0
    SLICE_X10Y36         FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    83.041    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.573    83.005    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X10Y36                                                      r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/C
                         clock pessimism              0.115    83.120    
                         clock uncertainty           -0.221    82.899    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    82.375    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         82.375    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 76.402    

Slack (MET) :             76.562ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.828ns (19.739%)  route 3.367ns (80.261%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 83.009 - 81.429 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.750     1.753    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/Q
                         net (fo=2, routed)           0.973     3.182    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[12]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_10__0/O
                         net (fo=1, routed)           0.466     3.772    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_10__0
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.896 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_5/O
                         net (fo=2, routed)           0.962     4.858    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_5
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.982 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1__0/O
                         net (fo=31, routed)          0.966     5.948    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1__0
    SLICE_X9Y43          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    83.041    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.577    83.009    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y43                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/C
                         clock pessimism              0.151    83.160    
                         clock uncertainty           -0.221    82.939    
    SLICE_X9Y43          FDRE (Setup_fdre_C_R)       -0.429    82.510    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         82.510    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                 76.562    

Slack (MET) :             76.562ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.828ns (19.739%)  route 3.367ns (80.261%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 83.009 - 81.429 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.750     1.753    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/Q
                         net (fo=2, routed)           0.973     3.182    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[12]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_10__0/O
                         net (fo=1, routed)           0.466     3.772    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_10__0
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.896 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_5/O
                         net (fo=2, routed)           0.962     4.858    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_5
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.982 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1__0/O
                         net (fo=31, routed)          0.966     5.948    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1__0
    SLICE_X9Y43          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    83.041    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.577    83.009    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y43                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[30]/C
                         clock pessimism              0.151    83.160    
                         clock uncertainty           -0.221    82.939    
    SLICE_X9Y43          FDRE (Setup_fdre_C_R)       -0.429    82.510    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         82.510    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                 76.562    

Slack (MET) :             76.645ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.159%)  route 3.279ns (79.841%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 83.004 - 81.429 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.750     1.753    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/Q
                         net (fo=2, routed)           0.973     3.182    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[12]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_10__0/O
                         net (fo=1, routed)           0.466     3.772    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_10__0
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.896 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_5/O
                         net (fo=2, routed)           0.962     4.858    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_5
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.982 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1__0/O
                         net (fo=31, routed)          0.878     5.860    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1__0
    SLICE_X9Y36          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    83.041    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.572    83.004    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y36                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[1]/C
                         clock pessimism              0.151    83.155    
                         clock uncertainty           -0.221    82.934    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    82.505    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         82.505    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                 76.645    

Slack (MET) :             76.645ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.159%)  route 3.279ns (79.841%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 83.004 - 81.429 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.750     1.753    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/Q
                         net (fo=2, routed)           0.973     3.182    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[12]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_10__0/O
                         net (fo=1, routed)           0.466     3.772    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_10__0
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.896 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_5/O
                         net (fo=2, routed)           0.962     4.858    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_5
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.982 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1__0/O
                         net (fo=31, routed)          0.878     5.860    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1__0
    SLICE_X9Y36          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    83.041    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.572    83.004    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y36                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[2]/C
                         clock pessimism              0.151    83.155    
                         clock uncertainty           -0.221    82.934    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    82.505    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         82.505    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                 76.645    

Slack (MET) :             76.645ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.159%)  route 3.279ns (79.841%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 83.004 - 81.429 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.750     1.753    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/Q
                         net (fo=2, routed)           0.973     3.182    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[12]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_10__0/O
                         net (fo=1, routed)           0.466     3.772    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_10__0
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.896 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_5/O
                         net (fo=2, routed)           0.962     4.858    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_5
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.982 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1__0/O
                         net (fo=31, routed)          0.878     5.860    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1__0
    SLICE_X9Y36          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    83.041    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.572    83.004    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y36                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[3]/C
                         clock pessimism              0.151    83.155    
                         clock uncertainty           -0.221    82.934    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    82.505    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         82.505    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                 76.645    

Slack (MET) :             76.645ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.828ns (20.159%)  route 3.279ns (79.841%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 83.004 - 81.429 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.750     1.753    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/Q
                         net (fo=2, routed)           0.973     3.182    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[12]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_10__0/O
                         net (fo=1, routed)           0.466     3.772    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_10__0
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.896 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_5/O
                         net (fo=2, routed)           0.962     4.858    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_5
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.982 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1__0/O
                         net (fo=31, routed)          0.878     5.860    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1__0
    SLICE_X9Y36          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    83.041    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.572    83.004    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y36                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]/C
                         clock pessimism              0.151    83.155    
                         clock uncertainty           -0.221    82.934    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    82.505    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         82.505    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                 76.645    

Slack (MET) :             76.695ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.403%)  route 3.230ns (79.597%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 83.005 - 81.429 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.750     1.753    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/Q
                         net (fo=2, routed)           0.973     3.182    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[12]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_10__0/O
                         net (fo=1, routed)           0.466     3.772    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_10__0
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.896 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_5/O
                         net (fo=2, routed)           0.962     4.858    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_5
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.982 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1__0/O
                         net (fo=31, routed)          0.829     5.811    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1__0
    SLICE_X9Y37          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    83.041    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.573    83.005    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y37                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[5]/C
                         clock pessimism              0.151    83.156    
                         clock uncertainty           -0.221    82.935    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    82.506    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         82.506    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 76.695    

Slack (MET) :             76.695ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.403%)  route 3.230ns (79.597%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 83.005 - 81.429 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.750     1.753    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/Q
                         net (fo=2, routed)           0.973     3.182    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[12]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_10__0/O
                         net (fo=1, routed)           0.466     3.772    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_10__0
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.896 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_5/O
                         net (fo=2, routed)           0.962     4.858    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_5
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.982 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1__0/O
                         net (fo=31, routed)          0.829     5.811    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1__0
    SLICE_X9Y37          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    83.041    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.573    83.005    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y37                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[6]/C
                         clock pessimism              0.151    83.156    
                         clock uncertainty           -0.221    82.935    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    82.506    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[6]
  -------------------------------------------------------------------
                         required time                         82.506    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 76.695    

Slack (MET) :             76.695ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (clk_out3_clk_wiz_0 rise@81.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.403%)  route 3.230ns (79.597%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 83.005 - 81.429 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.435ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806     1.806    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.750     1.753    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     2.209 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/Q
                         net (fo=2, routed)           0.973     3.182    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[12]
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124     3.306 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_10__0/O
                         net (fo=1, routed)           0.466     3.772    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_10__0
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.896 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_5/O
                         net (fo=2, routed)           0.962     4.858    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_5
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.982 r  music/recoder/i2c_top_inst/freq_div_inst/count1[30]_i_1__0/O
                         net (fo=31, routed)          0.829     5.811    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1[30]_i_1__0
    SLICE_X9Y37          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     81.429    81.429 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.429 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612    83.041    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    79.615 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    81.341    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    81.432 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.573    83.005    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y37                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[7]/C
                         clock pessimism              0.151    83.156    
                         clock uncertainty           -0.221    82.935    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    82.506    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[7]
  -------------------------------------------------------------------
                         required time                         82.506    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 76.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.338%)  route 0.199ns (51.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.591     0.593    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y37                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[7]/Q
                         net (fo=3, routed)           0.199     0.932    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[7]
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.045     0.977 r  music/recoder/i2c_top_inst/freq_div_inst/clk_48kHz_i_1/O
                         net (fo=1, routed)           0.000     0.977    music/recoder/i2c_top_inst/freq_div_inst/n_0_clk_48kHz_i_1
    SLICE_X10Y40         FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.862     0.864    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X10Y40                                                      r  music/recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C
                         clock pessimism             -0.233     0.631    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.120     0.751    music/recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.593     0.595    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y40                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[20]/Q
                         net (fo=2, routed)           0.118     0.854    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[20]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.962 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.962    music/recoder/i2c_top_inst/freq_div_inst/count10[20]
    SLICE_X9Y40          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.862     0.864    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y40                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[20]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X9Y40          FDRE (Hold_fdre_C_D)         0.105     0.700    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.593     0.595    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y42                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/Q
                         net (fo=2, routed)           0.118     0.854    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[28]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.962 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.962    music/recoder/i2c_top_inst/freq_div_inst/count10[28]
    SLICE_X9Y42          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.862     0.864    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y42                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[28]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.105     0.700    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.590     0.592    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y36                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]/Q
                         net (fo=2, routed)           0.120     0.853    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[4]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.961 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.961    music/recoder/i2c_top_inst/freq_div_inst/count10[4]
    SLICE_X9Y36          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.858     0.860    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y36                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]/C
                         clock pessimism             -0.268     0.592    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.105     0.697    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.591     0.593    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y37                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[8]/Q
                         net (fo=2, routed)           0.120     0.854    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[8]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.962 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.962    music/recoder/i2c_top_inst/freq_div_inst/count10[8]
    SLICE_X9Y37          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.859     0.861    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y37                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[8]/C
                         clock pessimism             -0.268     0.593    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.105     0.698    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.592     0.594    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/Q
                         net (fo=2, routed)           0.120     0.855    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[12]
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.963 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.963    music/recoder/i2c_top_inst/freq_div_inst/count10[12]
    SLICE_X9Y38          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.861     0.863    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y38                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C
                         clock pessimism             -0.269     0.594    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.105     0.699    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.592     0.594    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y39                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[16]/Q
                         net (fo=3, routed)           0.120     0.855    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[16]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.963 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.963    music/recoder/i2c_top_inst/freq_div_inst/count10[16]
    SLICE_X9Y39          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.861     0.863    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y39                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[16]/C
                         clock pessimism             -0.269     0.594    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.105     0.699    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.593     0.595    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y41                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[24]/Q
                         net (fo=3, routed)           0.120     0.856    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[24]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.964 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.964    music/recoder/i2c_top_inst/freq_div_inst/count10[24]
    SLICE_X9Y41          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.862     0.864    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y41                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[24]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.105     0.700    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.593     0.595    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y40                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[17]/Q
                         net (fo=3, routed)           0.115     0.851    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[17]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.966 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.966    music/recoder/i2c_top_inst/freq_div_inst/count10[17]
    SLICE_X9Y40          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.862     0.864    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y40                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[17]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X9Y40          FDRE (Hold_fdre_C_D)         0.105     0.700    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.594     0.596    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y43                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/Q
                         net (fo=2, routed)           0.115     0.852    music/recoder/i2c_top_inst/freq_div_inst/n_0_count1_reg[29]
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.967 r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[30]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     0.967    music/recoder/i2c_top_inst/freq_div_inst/count10[29]
    SLICE_X9Y43          FDRE                                         r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.863     0.865    music/recoder/i2c_top_inst/freq_div_inst/clk_12MHz
    SLICE_X9Y43                                                       r  music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/C
                         clock pessimism             -0.269     0.596    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.105     0.701    music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform:           { 0 40.7143 }
Period:             81.429
Sources:            { music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                        
Min Period        n/a     BUFG/I              n/a            2.155     81.429  79.273   BUFGCTRL_X0Y2    music/recoder/uclk_wiz/inst/clkout3_buf/I                  
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     81.429  80.180   MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2          
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X10Y40     music/recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C   
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X10Y36     music/recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/C   
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X9Y38      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[10]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X9Y38      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[11]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X9Y38      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X9Y39      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[13]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X9Y39      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[14]/C  
Min Period        n/a     FDRE/C              n/a            1.000     81.429  80.429   SLICE_X9Y39      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[15]/C  
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   81.429  131.931  MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X10Y36     music/recoder/i2c_top_inst/freq_div_inst/count1_reg[0]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y36      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[1]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y43      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[29]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y36      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[2]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y43      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[30]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y36      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[3]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y36      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[4]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y38      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[10]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y38      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[11]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y38      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[12]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X5Y43      music/recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X5Y43      music/recoder/i2c_top_inst/sine_wave_inst/index_reg[1]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X5Y43      music/recoder/i2c_top_inst/sine_wave_inst/index_reg[2]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X5Y43      music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X5Y43      music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X10Y40     music/recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C   
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X10Y40     music/recoder/i2c_top_inst/freq_div_inst/clk_48kHz_reg/C   
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y38      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[10]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y38      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[10]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.714  40.214   SLICE_X9Y38      music/recoder/i2c_top_inst/freq_div_inst/count1_reg[11]/C  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                 
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y4    music/recoder/uclk_wiz/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           16  Failing Endpoints,  Worst Slack       -3.090ns,  Total Violation      -44.022ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.002ns,  Total Violation       -0.002ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.884ns  (logic 1.816ns (46.751%)  route 2.068ns (53.249%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 2038.801 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 2037.551 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806  2037.520    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.834  2037.551    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456  2038.007 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          1.252  2039.260    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124  2039.384 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b5/O
                         net (fo=2, routed)           0.816  2040.200    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b5
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.124  2040.324 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_7/O
                         net (fo=1, routed)           0.000  2040.324    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_7
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2040.874 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.874    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2040.988 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.988    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2041.102 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2041.102    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[11]_i_1
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2041.436 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000  2041.436    music/recoder/i2c_top_inst/n_2_sine_wave_inst
    SLICE_X7Y43          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612  2038.755    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.655  2038.801    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y43                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[13]/C
                         clock pessimism             -0.174  2038.627    
                         clock uncertainty           -0.344  2038.283    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.062  2038.345    music/recoder/i2c_top_inst/audio_selection_reg[13]
  -------------------------------------------------------------------
                         required time                       2038.345    
                         arrival time                       -2041.436    
  -------------------------------------------------------------------
                         slack                                 -3.090    

Slack (VIOLATED) :        -3.067ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.861ns  (logic 1.793ns (46.433%)  route 2.068ns (53.567%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 2038.801 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 2037.551 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806  2037.520    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.834  2037.551    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456  2038.007 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          1.252  2039.260    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124  2039.384 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b5/O
                         net (fo=2, routed)           0.816  2040.200    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b5
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.124  2040.324 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_7/O
                         net (fo=1, routed)           0.000  2040.324    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_7
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2040.874 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.874    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2040.988 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.988    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2041.102 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2041.102    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[11]_i_1
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311  2041.413 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000  2041.413    music/recoder/i2c_top_inst/n_0_sine_wave_inst
    SLICE_X7Y43          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612  2038.755    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.655  2038.801    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y43                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[15]/C
                         clock pessimism             -0.174  2038.627    
                         clock uncertainty           -0.344  2038.283    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.062  2038.345    music/recoder/i2c_top_inst/audio_selection_reg[15]
  -------------------------------------------------------------------
                         required time                       2038.345    
                         arrival time                       -2041.413    
  -------------------------------------------------------------------
                         slack                                 -3.067    

Slack (VIOLATED) :        -2.995ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.789ns  (logic 1.721ns (45.416%)  route 2.068ns (54.584%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 2038.801 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 2037.551 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806  2037.520    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.834  2037.551    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456  2038.007 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          1.252  2039.260    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124  2039.384 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b5/O
                         net (fo=2, routed)           0.816  2040.200    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b5
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.124  2040.324 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_7/O
                         net (fo=1, routed)           0.000  2040.324    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_7
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2040.874 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.874    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2040.988 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.988    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2041.102 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2041.102    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[11]_i_1
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2041.341 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000  2041.341    music/recoder/i2c_top_inst/n_1_sine_wave_inst
    SLICE_X7Y43          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612  2038.755    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.655  2038.801    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y43                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[14]/C
                         clock pessimism             -0.174  2038.627    
                         clock uncertainty           -0.344  2038.283    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.062  2038.345    music/recoder/i2c_top_inst/audio_selection_reg[14]
  -------------------------------------------------------------------
                         required time                       2038.345    
                         arrival time                       -2041.341    
  -------------------------------------------------------------------
                         slack                                 -2.995    

Slack (VIOLATED) :        -2.979ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.773ns  (logic 1.705ns (45.184%)  route 2.068ns (54.816%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 2038.801 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 2037.551 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806  2037.520    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.834  2037.551    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456  2038.007 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          1.252  2039.260    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124  2039.384 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b5/O
                         net (fo=2, routed)           0.816  2040.200    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b5
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.124  2040.324 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_7/O
                         net (fo=1, routed)           0.000  2040.324    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_7
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2040.874 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.874    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2040.988 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.988    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2041.102 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2041.102    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[11]_i_1
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223  2041.325 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000  2041.325    music/recoder/i2c_top_inst/n_3_sine_wave_inst
    SLICE_X7Y43          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612  2038.755    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.655  2038.801    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y43                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[12]/C
                         clock pessimism             -0.174  2038.627    
                         clock uncertainty           -0.344  2038.283    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.062  2038.345    music/recoder/i2c_top_inst/audio_selection_reg[12]
  -------------------------------------------------------------------
                         required time                       2038.345    
                         arrival time                       -2041.325    
  -------------------------------------------------------------------
                         slack                                 -2.979    

Slack (VIOLATED) :        -2.977ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.770ns  (logic 1.702ns (45.141%)  route 2.068ns (54.860%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 2038.800 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 2037.551 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806  2037.520    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.834  2037.551    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456  2038.007 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          1.252  2039.260    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124  2039.384 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b5/O
                         net (fo=2, routed)           0.816  2040.200    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b5
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.124  2040.324 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_7/O
                         net (fo=1, routed)           0.000  2040.324    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_7
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2040.874 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.874    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2040.988 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.988    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2041.322 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000  2041.322    music/recoder/i2c_top_inst/n_6_sine_wave_inst
    SLICE_X7Y42          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612  2038.755    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.654  2038.800    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y42                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[9]/C
                         clock pessimism             -0.174  2038.626    
                         clock uncertainty           -0.344  2038.282    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)        0.062  2038.344    music/recoder/i2c_top_inst/audio_selection_reg[9]
  -------------------------------------------------------------------
                         required time                       2038.344    
                         arrival time                       -2041.322    
  -------------------------------------------------------------------
                         slack                                 -2.977    

Slack (VIOLATED) :        -2.954ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.747ns  (logic 1.679ns (44.804%)  route 2.068ns (55.196%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 2038.800 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 2037.551 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806  2037.520    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.834  2037.551    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456  2038.007 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          1.252  2039.260    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124  2039.384 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b5/O
                         net (fo=2, routed)           0.816  2040.200    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b5
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.124  2040.324 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_7/O
                         net (fo=1, routed)           0.000  2040.324    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_7
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2040.874 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.874    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2040.988 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.988    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311  2041.299 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000  2041.299    music/recoder/i2c_top_inst/n_4_sine_wave_inst
    SLICE_X7Y42          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612  2038.755    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.654  2038.800    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y42                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[11]/C
                         clock pessimism             -0.174  2038.626    
                         clock uncertainty           -0.344  2038.282    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)        0.062  2038.344    music/recoder/i2c_top_inst/audio_selection_reg[11]
  -------------------------------------------------------------------
                         required time                       2038.344    
                         arrival time                       -2041.299    
  -------------------------------------------------------------------
                         slack                                 -2.954    

Slack (VIOLATED) :        -2.882ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.675ns  (logic 1.607ns (43.723%)  route 2.068ns (56.277%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 2038.800 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 2037.551 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806  2037.520    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.834  2037.551    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456  2038.007 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          1.252  2039.260    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124  2039.384 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b5/O
                         net (fo=2, routed)           0.816  2040.200    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b5
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.124  2040.324 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_7/O
                         net (fo=1, routed)           0.000  2040.324    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_7
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2040.874 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.874    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2040.988 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.988    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  2041.227 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000  2041.227    music/recoder/i2c_top_inst/n_5_sine_wave_inst
    SLICE_X7Y42          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612  2038.755    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.654  2038.800    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y42                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[10]/C
                         clock pessimism             -0.174  2038.626    
                         clock uncertainty           -0.344  2038.282    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)        0.062  2038.344    music/recoder/i2c_top_inst/audio_selection_reg[10]
  -------------------------------------------------------------------
                         required time                       2038.344    
                         arrival time                       -2041.227    
  -------------------------------------------------------------------
                         slack                                 -2.882    

Slack (VIOLATED) :        -2.866ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.659ns  (logic 1.591ns (43.476%)  route 2.068ns (56.524%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 2038.800 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 2037.551 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806  2037.520    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.834  2037.551    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456  2038.007 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          1.252  2039.260    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124  2039.384 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b5/O
                         net (fo=2, routed)           0.816  2040.200    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b5
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.124  2040.324 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_7/O
                         net (fo=1, routed)           0.000  2040.324    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_7
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2040.874 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.874    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2040.988 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.988    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[7]_i_1
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223  2041.211 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000  2041.211    music/recoder/i2c_top_inst/n_7_sine_wave_inst
    SLICE_X7Y42          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612  2038.755    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.654  2038.800    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y42                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[8]/C
                         clock pessimism             -0.174  2038.626    
                         clock uncertainty           -0.344  2038.282    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)        0.062  2038.344    music/recoder/i2c_top_inst/audio_selection_reg[8]
  -------------------------------------------------------------------
                         required time                       2038.344    
                         arrival time                       -2041.211    
  -------------------------------------------------------------------
                         slack                                 -2.866    

Slack (VIOLATED) :        -2.863ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.656ns  (logic 1.588ns (43.430%)  route 2.068ns (56.570%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 2038.800 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 2037.551 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806  2037.520    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.834  2037.551    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456  2038.007 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          1.252  2039.260    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124  2039.384 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b5/O
                         net (fo=2, routed)           0.816  2040.200    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b5
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.124  2040.324 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_7/O
                         net (fo=1, routed)           0.000  2040.324    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_7
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2040.874 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.874    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2041.208 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000  2041.208    music/recoder/i2c_top_inst/n_10_sine_wave_inst
    SLICE_X7Y41          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612  2038.755    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.654  2038.800    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y41                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[5]/C
                         clock pessimism             -0.174  2038.626    
                         clock uncertainty           -0.344  2038.282    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.062  2038.344    music/recoder/i2c_top_inst/audio_selection_reg[5]
  -------------------------------------------------------------------
                         required time                       2038.344    
                         arrival time                       -2041.208    
  -------------------------------------------------------------------
                         slack                                 -2.863    

Slack (VIOLATED) :        -2.840ns  (required time - arrival time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out2_clk_wiz_0 rise@2037.143ns - clk_out3_clk_wiz_0 rise@2035.714ns)
  Data Path Delay:        3.633ns  (logic 1.565ns (43.072%)  route 2.068ns (56.928%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 2038.800 - 2037.143 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 2037.551 - 2035.714 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   2035.714  2035.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2035.714 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.806  2037.520    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  2033.727 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  2035.616    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  2035.717 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          1.834  2037.551    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456  2038.007 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[3]/Q
                         net (fo=19, routed)          1.252  2039.260    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124  2039.384 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b5/O
                         net (fo=2, routed)           0.816  2040.200    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b5
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.124  2040.324 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_7/O
                         net (fo=1, routed)           0.000  2040.324    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_7
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2040.874 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000  2040.874    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection_reg[3]_i_1
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311  2041.185 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000  2041.185    music/recoder/i2c_top_inst/n_8_sine_wave_inst
    SLICE_X7Y41          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   2037.143  2037.143 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2037.143 r  clk_BUFG_inst/O
                         net (fo=439, routed)         1.612  2038.755    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  2035.330 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  2037.055    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2037.146 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          1.654  2038.800    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y41                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[7]/C
                         clock pessimism             -0.174  2038.626    
                         clock uncertainty           -0.344  2038.282    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.062  2038.344    music/recoder/i2c_top_inst/audio_selection_reg[7]
  -------------------------------------------------------------------
                         required time                       2038.344    
                         arrival time                       -2041.185    
  -------------------------------------------------------------------
                         slack                                 -2.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.002ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.231ns (30.639%)  route 0.523ns (69.361%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.623     0.625    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X3Y44                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/Q
                         net (fo=18, routed)          0.320     1.085    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[4]
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.045     1.130 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b4/O
                         net (fo=2, routed)           0.203     1.334    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b4
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.379 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[0]_i_1/O
                         net (fo=1, routed)           0.000     1.379    music/recoder/i2c_top_inst/n_15_sine_wave_inst
    SLICE_X3Y43          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.893     0.895    music/recoder/i2c_top_inst/CLK
    SLICE_X3Y43                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[0]/C
                         clock pessimism              0.050     0.945    
                         clock uncertainty            0.344     1.289    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.092     1.381    music/recoder/i2c_top_inst/audio_selection_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.294ns (36.073%)  route 0.521ns (63.927%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.623     0.625    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[0]/Q
                         net (fo=22, routed)          0.249     1.014    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[0]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.045     1.059 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b19/O
                         net (fo=1, routed)           0.272     1.332    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b19
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.377 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[15]_i_5/O
                         net (fo=1, routed)           0.000     1.377    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[15]_i_5
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.440 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.440    music/recoder/i2c_top_inst/n_0_sine_wave_inst
    SLICE_X7Y43          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.892     0.894    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y43                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[15]/C
                         clock pessimism              0.050     0.944    
                         clock uncertainty            0.344     1.288    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.105     1.393    music/recoder/i2c_top_inst/audio_selection_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.297ns (36.276%)  route 0.522ns (63.724%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.623     0.625    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X3Y44                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/Q
                         net (fo=18, routed)          0.212     0.978    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[4]
    SLICE_X4Y44          LUT6 (Prop_lut6_I4_O)        0.045     1.023 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b14/O
                         net (fo=2, routed)           0.309     1.332    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b14
    SLICE_X7Y42          LUT2 (Prop_lut2_I0_O)        0.045     1.377 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[11]_i_7/O
                         net (fo=1, routed)           0.000     1.377    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[11]_i_7
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.443 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.443    music/recoder/i2c_top_inst/n_5_sine_wave_inst
    SLICE_X7Y42          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.891     0.893    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y42                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[10]/C
                         clock pessimism              0.050     0.943    
                         clock uncertainty            0.344     1.287    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.105     1.392    music/recoder/i2c_top_inst/audio_selection_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.297ns (36.093%)  route 0.526ns (63.907%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.623     0.625    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X3Y44                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/Q
                         net (fo=18, routed)          0.235     1.001    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[4]
    SLICE_X4Y44          LUT6 (Prop_lut6_I4_O)        0.045     1.046 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b18/O
                         net (fo=2, routed)           0.291     1.336    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b18
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.381 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[15]_i_6/O
                         net (fo=1, routed)           0.000     1.381    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[15]_i_6
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.447 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.447    music/recoder/i2c_top_inst/n_1_sine_wave_inst
    SLICE_X7Y43          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.892     0.894    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y43                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[14]/C
                         clock pessimism              0.050     0.944    
                         clock uncertainty            0.344     1.288    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.105     1.393    music/recoder/i2c_top_inst/audio_selection_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.296ns (35.764%)  route 0.532ns (64.236%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.623     0.625    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X3Y44                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/Q
                         net (fo=18, routed)          0.266     1.032    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[4]
    SLICE_X7Y44          LUT6 (Prop_lut6_I4_O)        0.045     1.077 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b13/O
                         net (fo=2, routed)           0.265     1.342    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b13
    SLICE_X7Y42          LUT2 (Prop_lut2_I0_O)        0.045     1.387 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[11]_i_8/O
                         net (fo=1, routed)           0.000     1.387    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[11]_i_8
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.452 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.452    music/recoder/i2c_top_inst/n_6_sine_wave_inst
    SLICE_X7Y42          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.891     0.893    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y42                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[9]/C
                         clock pessimism              0.050     0.943    
                         clock uncertainty            0.344     1.287    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.105     1.392    music/recoder/i2c_top_inst/audio_selection_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.301ns (35.741%)  route 0.541ns (64.259%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.623     0.625    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/Q
                         net (fo=17, routed)          0.237     1.003    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.045     1.048 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b8/O
                         net (fo=2, routed)           0.304     1.352    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b8
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.045     1.397 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[7]_i_9/O
                         net (fo=1, routed)           0.000     1.397    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[7]_i_9
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.467 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.467    music/recoder/i2c_top_inst/n_11_sine_wave_inst
    SLICE_X7Y41          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.891     0.893    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y41                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[4]/C
                         clock pessimism              0.050     0.943    
                         clock uncertainty            0.344     1.287    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.105     1.392    music/recoder/i2c_top_inst/audio_selection_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.297ns (34.881%)  route 0.554ns (65.119%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.623     0.625    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/Q
                         net (fo=17, routed)          0.287     1.053    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[5]
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.098 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b6/O
                         net (fo=2, routed)           0.267     1.365    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b6
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.045     1.410 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_6/O
                         net (fo=1, routed)           0.000     1.410    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_6
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.476 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.476    music/recoder/i2c_top_inst/n_13_sine_wave_inst
    SLICE_X7Y40          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.891     0.893    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y40                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[2]/C
                         clock pessimism              0.050     0.943    
                         clock uncertainty            0.344     1.287    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.105     1.392    music/recoder/i2c_top_inst/audio_selection_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.330ns (38.745%)  route 0.522ns (61.255%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.623     0.625    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X3Y44                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[4]/Q
                         net (fo=18, routed)          0.212     0.978    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[4]
    SLICE_X4Y44          LUT6 (Prop_lut6_I4_O)        0.045     1.023 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b14/O
                         net (fo=2, routed)           0.309     1.332    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b14
    SLICE_X7Y42          LUT2 (Prop_lut2_I0_O)        0.045     1.377 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[11]_i_7/O
                         net (fo=1, routed)           0.000     1.377    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[11]_i_7
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.476 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.476    music/recoder/i2c_top_inst/n_4_sine_wave_inst
    SLICE_X7Y42          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.891     0.893    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y42                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[11]/C
                         clock pessimism              0.050     0.943    
                         clock uncertainty            0.344     1.287    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.105     1.392    music/recoder/i2c_top_inst/audio_selection_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.294ns (34.364%)  route 0.562ns (65.636%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.623     0.625    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/Q
                         net (fo=17, routed)          0.274     1.040    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I5_O)        0.045     1.085 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b11/O
                         net (fo=2, routed)           0.287     1.372    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b11
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.045     1.417 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[7]_i_6/O
                         net (fo=1, routed)           0.000     1.417    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[7]_i_6
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.480 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.480    music/recoder/i2c_top_inst/n_8_sine_wave_inst
    SLICE_X7Y41          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.891     0.893    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y41                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[7]/C
                         clock pessimism              0.050     0.943    
                         clock uncertainty            0.344     1.287    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.105     1.392    music/recoder/i2c_top_inst/audio_selection_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            music/recoder/i2c_top_inst/audio_selection_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.296ns (34.560%)  route 0.560ns (65.440%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.597     0.597    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.149    -0.553 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music/recoder/uclk_wiz/inst/clkout3_buf/O
                         net (fo=38, routed)          0.623     0.625    music/recoder/i2c_top_inst/sine_wave_inst/clk_12MHz
    SLICE_X5Y43                                                       r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  music/recoder/i2c_top_inst/sine_wave_inst/index_reg[5]/Q
                         net (fo=17, routed)          0.296     1.062    music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[5]
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.107 r  music/recoder/i2c_top_inst/sine_wave_inst/g0_b5/O
                         net (fo=2, routed)           0.264     1.371    music/recoder/i2c_top_inst/sine_wave_inst/n_0_g0_b5
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.045     1.416 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection[3]_i_7/O
                         net (fo=1, routed)           0.000     1.416    music/recoder/i2c_top_inst/sine_wave_inst/n_0_audio_selection[3]_i_7
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.481 r  music/recoder/i2c_top_inst/sine_wave_inst/audio_selection_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.481    music/recoder/i2c_top_inst/n_14_sine_wave_inst
    SLICE_X7Y40          FDRE                                         r  music/recoder/i2c_top_inst/audio_selection_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=439, routed)         0.864     0.864    music/recoder/uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  music/recoder/uclk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music/recoder/uclk_wiz/inst/clkout2_buf/O
                         net (fo=59, routed)          0.891     0.893    music/recoder/i2c_top_inst/CLK
    SLICE_X7Y40                                                       r  music/recoder/i2c_top_inst/audio_selection_reg[1]/C
                         clock pessimism              0.050     0.943    
                         clock uncertainty            0.344     1.287    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.105     1.392    music/recoder/i2c_top_inst/audio_selection_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.089    





