package Processor

import chisel3._
import chisel3.util._

class InstMem extends Module{
	val io = IO(new Bundle {
		val addrI = Input(UInt(32.W))
		val instruc = Output(UInt(32.W))
})

io.instruc:=0.U

/*
 addi x1,x0,1
 addi x1,x0,1
 addi x2,x0,2
*/

PYTHON_REPLACE

}


