Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  1 18:17:43 2019
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_wrapper_timing_summary_routed.rpt -pb CPU_wrapper_timing_summary_routed.pb -rpx CPU_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.290        0.000                      0                26031        0.039        0.000                      0                26031        9.020        0.000                       0                 11967  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.290        0.000                      0                26031        0.039        0.000                      0                26031        9.020        0.000                       0                 11967  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1588]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.415ns  (logic 0.580ns (3.533%)  route 15.835ns (96.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 22.866 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.843     3.137    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y107        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/Q
                         net (fo=1091, routed)       15.835    19.428    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/axi_addr_reg[2]_rep
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.552 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf[1588]_i_1/O
                         net (fo=1, routed)           0.000    19.552    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf0[1588]
    SLICE_X28Y121        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1588]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.687    22.866    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s00_axi_aclk
    SLICE_X28Y121        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1588]/C
                         clock pessimism              0.247    23.113    
                         clock uncertainty           -0.302    22.811    
    SLICE_X28Y121        FDRE (Setup_fdre_C_D)        0.031    22.842    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1588]
  -------------------------------------------------------------------
                         required time                         22.842    
                         arrival time                         -19.552    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1599]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.431ns  (logic 0.580ns (3.530%)  route 15.851ns (96.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 22.867 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.843     3.137    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y107        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/Q
                         net (fo=1091, routed)       15.851    19.444    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/axi_addr_reg[2]_rep
    SLICE_X26Y116        LUT6 (Prop_lut6_I0_O)        0.124    19.568 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf[1599]_i_2/O
                         net (fo=1, routed)           0.000    19.568    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf0[1599]
    SLICE_X26Y116        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1599]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.688    22.867    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s00_axi_aclk
    SLICE_X26Y116        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1599]/C
                         clock pessimism              0.247    23.114    
                         clock uncertainty           -0.302    22.812    
    SLICE_X26Y116        FDRE (Setup_fdre_C_D)        0.079    22.891    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1599]
  -------------------------------------------------------------------
                         required time                         22.891    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1598]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.412ns  (logic 0.580ns (3.534%)  route 15.832ns (96.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 22.867 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.843     3.137    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y107        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/Q
                         net (fo=1091, routed)       15.832    19.425    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/axi_addr_reg[2]_rep
    SLICE_X26Y116        LUT6 (Prop_lut6_I0_O)        0.124    19.549 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf[1598]_i_1/O
                         net (fo=1, routed)           0.000    19.549    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf0[1598]
    SLICE_X26Y116        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1598]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.688    22.867    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s00_axi_aclk
    SLICE_X26Y116        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1598]/C
                         clock pessimism              0.247    23.114    
                         clock uncertainty           -0.302    22.812    
    SLICE_X26Y116        FDRE (Setup_fdre_C_D)        0.079    22.891    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1598]
  -------------------------------------------------------------------
                         required time                         22.891    
                         arrival time                         -19.549    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1744]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.262ns  (logic 0.580ns (3.567%)  route 15.682ns (96.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 22.867 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.843     3.137    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y107        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/Q
                         net (fo=1091, routed)       15.682    19.275    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/axi_addr_reg[2]_rep
    SLICE_X29Y120        LUT6 (Prop_lut6_I0_O)        0.124    19.399 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf[1744]_i_1/O
                         net (fo=1, routed)           0.000    19.399    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf0[1744]
    SLICE_X29Y120        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1744]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.688    22.867    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s00_axi_aclk
    SLICE_X29Y120        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1744]/C
                         clock pessimism              0.247    23.114    
                         clock uncertainty           -0.302    22.812    
    SLICE_X29Y120        FDRE (Setup_fdre_C_D)        0.029    22.841    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1744]
  -------------------------------------------------------------------
                         required time                         22.841    
                         arrival time                         -19.399    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1662]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.256ns  (logic 0.580ns (3.568%)  route 15.676ns (96.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.843     3.137    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y107        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/Q
                         net (fo=1091, routed)       15.676    19.269    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/axi_addr_reg[2]_rep
    SLICE_X27Y118        LUT6 (Prop_lut6_I0_O)        0.124    19.393 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf[1662]_i_1/O
                         net (fo=1, routed)           0.000    19.393    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf0[1662]
    SLICE_X27Y118        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1662]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.685    22.864    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s00_axi_aclk
    SLICE_X27Y118        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1662]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X27Y118        FDRE (Setup_fdre_C_D)        0.031    22.840    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1662]
  -------------------------------------------------------------------
                         required time                         22.840    
                         arrival time                         -19.393    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1584]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.200ns  (logic 0.580ns (3.580%)  route 15.620ns (96.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 22.866 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.843     3.137    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y107        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/Q
                         net (fo=1091, routed)       15.620    19.213    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/axi_addr_reg[2]_rep
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124    19.337 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf[1584]_i_1/O
                         net (fo=1, routed)           0.000    19.337    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf0[1584]
    SLICE_X28Y121        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1584]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.687    22.866    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s00_axi_aclk
    SLICE_X28Y121        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1584]/C
                         clock pessimism              0.247    23.113    
                         clock uncertainty           -0.302    22.811    
    SLICE_X28Y121        FDRE (Setup_fdre_C_D)        0.029    22.840    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1584]
  -------------------------------------------------------------------
                         required time                         22.840    
                         arrival time                         -19.337    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1652]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.074ns  (logic 0.580ns (3.608%)  route 15.494ns (96.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 22.863 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.843     3.137    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y107        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/Q
                         net (fo=1091, routed)       15.494    19.087    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/axi_addr_reg[2]_rep
    SLICE_X27Y120        LUT6 (Prop_lut6_I0_O)        0.124    19.211 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf[1652]_i_1/O
                         net (fo=1, routed)           0.000    19.211    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf0[1652]
    SLICE_X27Y120        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1652]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.684    22.863    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s00_axi_aclk
    SLICE_X27Y120        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1652]/C
                         clock pessimism              0.247    23.110    
                         clock uncertainty           -0.302    22.808    
    SLICE_X27Y120        FDRE (Setup_fdre_C_D)        0.031    22.839    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1652]
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                         -19.211    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1712]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.050ns  (logic 0.580ns (3.614%)  route 15.470ns (96.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 22.867 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.843     3.137    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y107        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/Q
                         net (fo=1091, routed)       15.470    19.063    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/axi_addr_reg[2]_rep
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.124    19.187 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf[1712]_i_1/O
                         net (fo=1, routed)           0.000    19.187    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf0[1712]
    SLICE_X28Y120        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1712]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.688    22.867    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s00_axi_aclk
    SLICE_X28Y120        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1712]/C
                         clock pessimism              0.247    23.114    
                         clock uncertainty           -0.302    22.812    
    SLICE_X28Y120        FDRE (Setup_fdre_C_D)        0.029    22.841    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1712]
  -------------------------------------------------------------------
                         required time                         22.841    
                         arrival time                         -19.187    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1658]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.023ns  (logic 0.580ns (3.620%)  route 15.443ns (96.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.843     3.137    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y107        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/Q
                         net (fo=1091, routed)       15.443    19.036    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/axi_addr_reg[2]_rep
    SLICE_X27Y118        LUT6 (Prop_lut6_I0_O)        0.124    19.160 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf[1658]_i_1/O
                         net (fo=1, routed)           0.000    19.160    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf0[1658]
    SLICE_X27Y118        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1658]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.685    22.864    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s00_axi_aclk
    SLICE_X27Y118        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1658]/C
                         clock pessimism              0.247    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X27Y118        FDRE (Setup_fdre_C_D)        0.029    22.838    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1658]
  -------------------------------------------------------------------
                         required time                         22.838    
                         arrival time                         -19.160    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1651]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.906ns  (logic 0.580ns (3.646%)  route 15.326ns (96.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 22.863 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.843     3.137    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y107        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/axi_addr_reg[2]_rep/Q
                         net (fo=1091, routed)       15.326    18.919    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/axi_addr_reg[2]_rep
    SLICE_X27Y120        LUT6 (Prop_lut6_I0_O)        0.124    19.043 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf[1651]_i_1/O
                         net (fo=1, routed)           0.000    19.043    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf0[1651]
    SLICE_X27Y120        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1651]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       1.684    22.863    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/s00_axi_aclk
    SLICE_X27Y120        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1651]/C
                         clock pessimism              0.247    23.110    
                         clock uncertainty           -0.302    22.808    
    SLICE_X27Y120        FDRE (Setup_fdre_C_D)        0.031    22.839    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/reg_clk_i2c_wr_buf_reg[1651]
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                         -19.043    
  -------------------------------------------------------------------
                         slack                                  3.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/sdaOutOri_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_i2c_master_inst_s_40/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.430%)  route 0.199ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.665     1.001    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/s00_axi_aclk
    SLICE_X87Y103        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/sdaOutOri_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.141     1.142 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/sdaOutOri_reg/Q
                         net (fo=1, routed)           0.199     1.341    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/sdaOutOri
    SLICE_X86Y98         SRL16E                                       r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_i2c_master_inst_s_40/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.854     1.220    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/s00_axi_aclk
    SLICE_X86Y98         SRL16E                                       r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_i2c_master_inst_s_40/CLK
                         clock pessimism             -0.035     1.185    
    SLICE_X86Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.302    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_i2c_master_inst_s_40
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.715%)  route 0.111ns (40.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.656     0.992    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.111     1.267    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][31]
    SLICE_X27Y99         FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.844     1.210    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.047     1.222    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.261%)  route 0.140ns (49.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.656     0.992    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.140     1.273    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][24]
    SLICE_X27Y99         FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.844     1.210    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.047     1.222    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.392ns (77.197%)  route 0.116ns (22.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.607     0.943    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/s00_axi_aclk
    SLICE_X93Y99         FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[4]/Q
                         net (fo=2, routed)           0.115     1.199    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[4]
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.396 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.396    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[4]_i_1__2_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.450 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.450    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[8]_i_1__2_n_7
    SLICE_X93Y100        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.963     1.329    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/s00_axi_aclk
    SLICE_X93Y100        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[8]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X93Y100        FDRE (Hold_fdre_C_D)         0.105     1.399    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[1].udeb04/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.609     0.945    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/s00_axi_aclk
    SLICE_X105Y99        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[8]/Q
                         net (fo=2, routed)           0.116     1.202    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[8]
    SLICE_X105Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.399 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[8]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001     1.400    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[8]_i_1__13_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.454 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[12]_i_1__13/O[0]
                         net (fo=1, routed)           0.000     1.454    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[12]_i_1__13_n_7
    SLICE_X105Y100       FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.966     1.332    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/s00_axi_aclk
    SLICE_X105Y100       FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[12]/C
                         clock pessimism             -0.035     1.297    
    SLICE_X105Y100       FDRE (Hold_fdre_C_D)         0.105     1.402    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u08[2].udeb08/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.656     0.992    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.172     1.305    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][29]
    SLICE_X27Y99         FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.844     1.210    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.078     1.253    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.637     0.973    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/s00_axi_aclk
    SLICE_X112Y98        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.263    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[10]
    SLICE_X112Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.419 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.419    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[8]_i_1__8_n_0
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.459 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.460    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[12]_i_1__8_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.513 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[16]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.513    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[16]_i_1__8_n_7
    SLICE_X112Y100       FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.995     1.361    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/s00_axi_aclk
    SLICE_X112Y100       FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[16]/C
                         clock pessimism             -0.035     1.326    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     1.460    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u07[1].udeb07/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.636     0.972    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/s00_axi_aclk
    SLICE_X108Y98        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[22]/Q
                         net (fo=2, routed)           0.126     1.261    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[22]
    SLICE_X108Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.417 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[20]_i_1__17/CO[3]
                         net (fo=1, routed)           0.000     1.417    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[20]_i_1__17_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.457 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[24]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.458    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[24]_i_1__17_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.511 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[28]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     1.511    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[28]_i_1__17_n_7
    SLICE_X108Y100       FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.992     1.358    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/s00_axi_aclk
    SLICE_X108Y100       FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[28]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134     1.457    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u10[2].udeb10/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.584     0.920    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/s00_axi_aclk
    SLICE_X82Y98         FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.210    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[2]
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.366 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[0]_i_2__1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.406 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.407    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[4]_i_1__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.460 r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.460    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[8]_i_1__1_n_7
    SLICE_X82Y100        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.939     1.305    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/s00_axi_aclk
    SLICE_X82Y100        FDRE                                         r  CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[8]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.134     1.404    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/indeb_inst/u04[0].udeb04/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.806%)  route 0.174ns (55.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.656     0.992    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.174     1.307    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][26]
    SLICE_X27Y99         FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11967, routed)       0.844     1.210    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.075     1.250    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DNA_PORT/CLK  n/a            10.000        20.000      10.000     DNA_PORT_X0Y0   CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/u_dna_master/u_dna_port/CLK
Min Period        n/a     BUFG/I        n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C        n/a            1.000         20.000      19.000     SLICE_X57Y92    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/AC_PWR_reg_write[0].reg_ac_pwr_al_reg[0]/C
Min Period        n/a     FDSE/C        n/a            1.000         20.000      19.000     SLICE_X57Y92    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/AC_PWR_reg_write[0].reg_ac_pwr_al_reg[10]/C
Min Period        n/a     FDRE/C        n/a            1.000         20.000      19.000     SLICE_X58Y91    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/AC_PWR_reg_write[0].reg_ac_pwr_al_reg[11]/C
Min Period        n/a     FDRE/C        n/a            1.000         20.000      19.000     SLICE_X61Y91    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/AC_PWR_reg_write[0].reg_ac_pwr_al_reg[12]/C
Min Period        n/a     FDSE/C        n/a            1.000         20.000      19.000     SLICE_X61Y91    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/AC_PWR_reg_write[0].reg_ac_pwr_al_reg[13]/C
Min Period        n/a     FDSE/C        n/a            1.000         20.000      19.000     SLICE_X59Y92    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/AC_PWR_reg_write[0].reg_ac_pwr_al_reg[14]/C
Min Period        n/a     FDSE/C        n/a            1.000         20.000      19.000     SLICE_X58Y91    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/AC_PWR_reg_write[0].reg_ac_pwr_al_reg[15]/C
Min Period        n/a     FDSE/C        n/a            1.000         20.000      19.000     SLICE_X58Y90    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/AC_PWR_reg_write[0].reg_ac_pwr_al_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK   n/a            0.980         10.000      9.020      SLICE_X32Y92    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK   n/a            0.980         10.000      9.020      SLICE_X32Y92    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK   n/a            0.980         10.000      9.020      SLICE_X32Y92    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.980         10.000      9.020      SLICE_X58Y120   CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/clk_i2c_master_inst/mutexStaDly_reg[3]_srl4___inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_clk_i2c_master_inst_mutexStaDly_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.980         10.000      9.020      SLICE_X66Y89    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].cf_i2c_master_inst/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_i2c_master_inst_s_24/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.980         10.000      9.020      SLICE_X100Y67   CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[0].u_cur_meas/u_i2cm/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_ac_pwr_current_measure_inst_s_42/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.980         10.000      9.020      SLICE_X50Y128   CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/clk_i2c_master_inst/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_clk_i2c_master_inst_sdaOutDly_reg_s_4/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.980         10.000      9.020      SLICE_X66Y84    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].cf_i2c_master_inst/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_i2c_master_inst_s_16/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.980         10.000      9.020      SLICE_X100Y67   CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[1].u_cur_meas/u_i2cm/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_ac_pwr_current_measure_inst_s_42/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.980         10.000      9.020      SLICE_X66Y96    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].cf_i2c_master_inst/mutexStaDly_reg[3]_srl4___inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_i2c_master_inst_r_21/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.980         10.000      9.020      SLICE_X66Y89    CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].cf_i2c_master_inst/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_i2c_master_inst_s_24/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.980         10.000      9.020      SLICE_X66Y100   CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].pf_i2c_master_inst/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_i2c_master_inst_s_32/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.980         10.000      9.020      SLICE_X50Y128   CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/clk_i2c_master_inst/sdaOutDly_reg[1]_srl2____inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_clk_i2c_master_inst_sdaOutDly_reg_s_4/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.980         10.000      9.020      SLICE_X66Y100   CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[1].pf_i2c_master_inst/mutexStaDly_reg[3]_srl4___inst_AXI4_DEV_v1_0_S00_AXI_inst_AXI4_REG_inst_i2c_master_inst_r_37/CLK
High Pulse Width  Fast    SRLC32E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y93    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y93    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y93    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y97    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y93    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y97    CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



