// Seed: 2915396343
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd31,
    parameter id_7 = 32'd2
) (
    input  supply1 id_0,
    input  uwire   id_1,
    output logic   id_2,
    input  supply0 id_3
);
  parameter id_5 = 1;
  assign id_2 = -1;
  assign id_2 = id_3;
  assign id_2 = 1;
  always @(id_5) id_2 = -1;
  wand _id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  parameter id_7 = id_5;
  logic [7:0] id_8;
  logic id_9;
  logic id_10 = id_5;
  parameter id_11 = 1;
  assign id_8[1 : id_6] = -1;
  tri0 [id_7 : 1] id_12;
  wire id_13;
  logic id_14, id_15;
  assign id_12 = -1;
  tri0 id_16 = 1;
endmodule
