ena_eth_io_tx_meta_desc	,	V_50
"ena q_id: %d packets were completed. first desc idx %u descs# %d\n"	,	L_2
l4_proto	,	V_78
ENA_ETH_IO_TX_META_DESC_L3_HDR_OFF_MASK	,	V_70
req_id	,	V_113
max_bufs	,	V_148
ENA_ETH_IO_TX_META_DESC_L3_HDR_LEN_MASK	,	V_67
"header size is too large %d max header: %d\n"	,	L_6
len	,	V_136
ena_com_io_sq	,	V_17
ena_com_copy_curr_sq_desc_to_dev	,	F_6
q_depth	,	V_9
ENA_ETH_IO_TX_DESC_COMP_REQ_MASK	,	V_111
"Invalid req id %d\n"	,	L_10
num_bufs	,	V_97
ENA_ETH_IO_TX_META_DESC_META_DESC_MASK	,	V_53
ENA_ETH_IO_TX_DESC_L4_CSUM_PARTIAL_MASK	,	V_135
ENA_ETH_IO_TX_DESC_REQ_ID_LO_SHIFT	,	V_114
unlikely	,	F_4
ENA_ETH_IO_TX_DESC_REQ_ID_HI_SHIFT	,	V_119
first_cdesc_idx	,	V_35
ena_com_cq_inc_head	,	F_3
rc	,	V_45
paddr	,	V_138
ENA_ETH_IO_TX_META_DESC_ETH_META_TYPE_MASK	,	V_61
pr_err	,	F_10
ctrl	,	V_154
ena_eth_io_rx_desc	,	V_153
ena_com_rx_cdesc_idx_to_ptr	,	F_11
ENA_ETH_IO_RX_DESC_COMP_REQ_MASK	,	V_158
ENA_ETH_IO_TX_CDESC_PHASE_MASK	,	V_164
l4_csum_partial	,	V_133
ena_com_meta_desc_changed	,	F_14
ENA_ETH_IO_TX_DESC_REQ_ID_HI_MASK	,	V_120
meta_ctrl	,	V_112
memcpy_toio	,	F_7
ENA_ETH_IO_RX_DESC_LAST_MASK	,	V_156
desc_entry_size	,	V_22
u8	,	T_3
ena_com_tx_comp_req_id_get	,	F_25
ena_com_io_cq	,	V_2
nb_hw_desc	,	V_91
tail	,	V_21
i	,	V_99
ena_com_rx_set_flags	,	F_16
ENA_ETH_IO_TX_DESC_PHASE_MASK	,	V_110
ENA_ETH_IO_TX_DESC_L4_PROTO_IDX_SHIFT	,	V_125
cdesc_idx	,	V_145
ENA_ETH_IO_RX_CDESC_BASE_L4_PROTO_IDX_SHIFT	,	V_80
ena_com_write_header	,	F_9
l3_csum_err	,	V_81
ENA_COM_IO_QUEUE_DIRECTION_TX	,	V_103
max_t	,	F_22
have_meta	,	V_100
ENA_ETH_IO_RX_CDESC_BASE_LAST_MASK	,	V_38
ENA_ETH_IO_TX_META_DESC_PHASE_SHIFT	,	V_63
ENA_ETH_IO_TX_META_DESC_EXT_VALID_MASK	,	V_54
ENA_ETH_IO_TX_DESC_TSO_EN_SHIFT	,	V_122
tso_enable	,	V_121
header_len	,	V_29
df	,	V_116
ena_buf	,	V_144
pbuf_dev_addr	,	V_27
head_src	,	V_28
ena_rx_ctx	,	V_75
__iomem	,	T_4
"[%s][QID#%d] Updating SQ head to: %d\n"	,	L_9
desc_addr	,	V_24
ENA_ETH_IO_RX_CDESC_BASE_IPV4_FRAG_SHIFT	,	V_90
ENA_ETH_IO_TX_DESC_HEADER_LENGTH_SHIFT	,	V_107
ena_com_sq_empty_space	,	F_19
ENA_ETH_IO_RX_CDESC_BASE_PHASE_SHIFT	,	V_16
ENA_ETH_IO_TX_DESC_LAST_MASK	,	V_142
ENA_ETH_IO_RX_CDESC_BASE_PHASE_MASK	,	V_15
ENA_ETH_IO_TX_DESC_L3_CSUM_EN_SHIFT	,	V_128
l4_csum_enable	,	V_130
dev_head_addr	,	V_30
last	,	V_37
ENA_ETH_IO_TX_META_DESC_FIRST_MASK	,	V_65
len_ctrl	,	V_52
count	,	V_36
ena_com_buf	,	V_94
word2	,	V_55
ENA_ETH_IO_TX_META_DESC_L3_HDR_OFF_SHIFT	,	V_69
"wrong Q type"	,	L_4
WARN	,	F_18
expected_phase	,	V_5
next_to_comp	,	V_151
ena_meta	,	V_48
ENA_ETH_IO_TX_DESC_L4_CSUM_PARTIAL_SHIFT	,	V_134
meta_desc	,	V_51
ENA_ETH_IO_TX_DESC_LENGTH_MASK	,	V_137
cur_rx_pkt_cdesc_start_idx	,	V_40
ENA_ETH_IO_RX_CDESC_BASE_L3_CSUM_ERR_SHIFT	,	V_83
ENA_COM_IO_QUEUE_DIRECTION_RX	,	V_146
idx	,	V_34
desc	,	V_93
ena_eth_io_tx_cdesc	,	V_161
GENMASK_ULL	,	F_21
ena_com_tx_meta	,	V_49
ENA_ETH_IO_RX_DESC_FIRST_MASK	,	V_155
ena_bufs	,	V_95
ENA_ETH_IO_TX_DESC_PHASE_SHIFT	,	V_109
cdesc	,	V_4
ENA_ETH_IO_TX_META_DESC_MSS_LO_SHIFT	,	V_57
tail_masked	,	V_19
ena_eth_io_rx_cdesc_base	,	V_1
masked_head	,	V_162
cdesc_entry_size_in_bytes	,	V_13
l4_csum_err	,	V_84
length	,	V_150
header_addr	,	V_31
READ_ONCE	,	F_2
ENA_ADMIN_PLACEMENT_POLICY_HOST	,	V_26
ENA_ETH_IO_TX_DESC_DF_SHIFT	,	V_117
ENA_ETH_IO_TX_META_DESC_MSS_HI_SHIFT	,	V_59
ENA_ETH_IO_TX_DESC_HEADER_LENGTH_MASK	,	V_108
pr_debug	,	F_13
ENOMEM	,	V_104
ena_eth_io_tx_desc	,	V_92
head_masked	,	V_6
ena_com_rx_pkt	,	F_23
meta_valid	,	V_46
ENA_ETH_IO_TX_DESC_L3_CSUM_EN_MASK	,	V_129
cached_tx_meta	,	V_47
buff_addr_hi	,	V_159
desc_phase	,	V_7
ena_com_rx_buf_info	,	V_143
phase	,	V_10
likely	,	F_20
ena_com_tx_ctx	,	V_43
push_header	,	V_96
ENA_ETH_IO_TX_DESC_FIRST_MASK	,	V_105
ENOSPC	,	V_149
cur_rx_pkt_cdesc_count	,	V_41
__func__	,	V_152
cdesc_phase	,	V_160
ENA_ETH_IO_TX_DESC_L4_PROTO_IDX_MASK	,	V_126
ena_com_sq_update_tail	,	F_8
ENA_ETH_IO_TX_META_DESC_MSS_HI_MASK	,	V_60
hash	,	V_87
status	,	V_14
total_desc	,	V_98
l4_hdr_len	,	V_71
flags	,	V_163
qid	,	V_42
ENA_ETH_IO_RX_CDESC_BASE_L4_PROTO_IDX_MASK	,	V_79
ENA_ETH_IO_TX_META_DESC_META_STORE_MASK	,	V_62
ENA_ETH_IO_RX_CDESC_BASE_L4_CSUM_ERR_SHIFT	,	V_86
ENA_ETH_IO_TX_DESC_L4_CSUM_EN_MASK	,	V_132
"fetch rx packet: queue %d completed desc: %d\n"	,	L_7
u16	,	T_1
ena_com_rx_ctx	,	V_74
tx_max_header_size	,	V_32
cdesc_addr	,	V_11
EAGAIN	,	V_165
ENA_ETH_IO_TX_DESC_TSO_EN_MASK	,	V_123
EINVAL	,	V_33
ENA_ETH_IO_TX_DESC_L4_CSUM_EN_SHIFT	,	V_131
dma_addr_bits	,	V_139
buff_addr_hi_hdr_sz	,	V_106
virt_addr	,	V_12
mem_queue_type	,	V_25
"Not enough space in the tx queue\n"	,	L_5
ena_com_get_next_rx_cdesc	,	F_1
mss	,	V_56
l3_csum_enable	,	V_127
buff_addr_lo	,	V_140
ENA_ETH_IO_RX_CDESC_BASE_L3_PROTO_IDX_MASK	,	V_77
u32	,	T_2
addr_hi	,	V_101
l3_hdr_len	,	V_66
ena_com_cdesc_rx_pkt_get	,	F_12
ENA_ETH_IO_TX_DESC_DF_MASK	,	V_118
offset	,	V_20
l3_proto	,	V_76
uintptr_t	,	V_23
ENA_ETH_IO_TX_DESC_L3_PROTO_IDX_MASK	,	V_124
descs	,	V_147
ena_com_add_single_rx_desc	,	F_24
frag	,	V_88
ENA_ETH_IO_RX_CDESC_BASE_L3_CSUM_ERR_MASK	,	V_82
head	,	V_8
get_sq_desc	,	F_5
ENA_ETH_IO_RX_DESC_PHASE_MASK	,	V_157
ENA_ETH_IO_TX_META_DESC_MSS_LO_MASK	,	V_58
ENA_ETH_IO_TX_META_DESC_L4_HDR_LEN_IN_WORDS_MASK	,	V_73
"ena_rx_ctx-&gt;l3_proto %d ena_rx_ctx-&gt;l4_proto %d\nena_rx_ctx-&gt;l3_csum_err %d ena_rx_ctx-&gt;l4_csum_err %d\nhash frag %d frag: %d cdesc_status: %x\n"	,	L_3
ENA_ETH_IO_RX_CDESC_BASE_LAST_SHIFT	,	V_39
ENA_ETH_IO_RX_CDESC_BASE_IPV4_FRAG_MASK	,	V_89
ENA_ETH_IO_TX_META_DESC_L4_HDR_LEN_IN_WORDS_SHIFT	,	V_72
io_cq	,	V_3
direction	,	V_102
ENA_ETH_IO_RX_CDESC_BASE_L4_CSUM_ERR_MASK	,	V_85
"Too many RX cdescs (%d) &gt; MAX(%d)\n"	,	L_8
io_sq	,	V_18
ena_tx_ctx	,	V_44
ENA_ETH_IO_TX_DESC_REQ_ID_LO_MASK	,	V_115
ENA_ETH_IO_TX_DESC_ADDR_HI_MASK	,	V_141
u64	,	T_5
l3_hdr_offset	,	V_68
ENA_ETH_IO_TX_META_DESC_PHASE_MASK	,	V_64
"Push buffer header ptr is NULL\n"	,	L_1
ena_com_prepare_tx	,	F_17
ena_com_create_and_store_tx_meta_desc	,	F_15
