[INF:CM0023] Creating log file ../../build/regression/VarType/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<69> s<68> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<66> c<2> s<23> l<1:1> el<1:14>
n<> u<7> t<NonIntType_Real> p<8> l<2:1> el<2:5>
n<> u<8> t<Data_type> p<16> c<7> s<15> l<2:1> el<2:5>
n<a> u<9> t<StringConst> p<14> s<13> l<2:6> el<2:7>
n<4.76> u<10> t<RealConst> p<11> l<2:10> el<2:14>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:10> el<2:14>
n<> u<12> t<Primary> p<13> c<11> l<2:10> el<2:14>
n<> u<13> t<Expression> p<14> c<12> l<2:10> el<2:14>
n<> u<14> t<Variable_decl_assignment> p<15> c<9> l<2:6> el<2:14>
n<> u<15> t<List_of_variable_decl_assignments> p<16> c<14> l<2:6> el<2:14>
n<> u<16> t<Variable_declaration> p<17> c<8> l<2:1> el<2:15>
n<> u<17> t<Data_declaration> p<18> c<16> l<2:1> el<2:15>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:1> el<2:15>
n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<2:1> el<2:15>
n<> u<20> t<Module_common_item> p<21> c<19> l<2:1> el<2:15>
n<> u<21> t<Module_or_generate_item> p<22> c<20> l<2:1> el<2:15>
n<> u<22> t<Non_port_module_item> p<23> c<21> l<2:1> el<2:15>
n<> u<23> t<Module_item> p<66> c<22> s<40> l<2:1> el<2:15>
n<> u<24> t<NonIntType_Real> p<25> l<3:1> el<3:5>
n<> u<25> t<Data_type> p<33> c<24> s<32> l<3:1> el<3:5>
n<b> u<26> t<StringConst> p<31> s<30> l<3:6> el<3:7>
n<0.74> u<27> t<RealConst> p<28> l<3:10> el<3:14>
n<> u<28> t<Primary_literal> p<29> c<27> l<3:10> el<3:14>
n<> u<29> t<Primary> p<30> c<28> l<3:10> el<3:14>
n<> u<30> t<Expression> p<31> c<29> l<3:10> el<3:14>
n<> u<31> t<Variable_decl_assignment> p<32> c<26> l<3:6> el<3:14>
n<> u<32> t<List_of_variable_decl_assignments> p<33> c<31> l<3:6> el<3:14>
n<> u<33> t<Variable_declaration> p<34> c<25> l<3:1> el<3:15>
n<> u<34> t<Data_declaration> p<35> c<33> l<3:1> el<3:15>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<3:1> el<3:15>
n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<3:1> el<3:15>
n<> u<37> t<Module_common_item> p<38> c<36> l<3:1> el<3:15>
n<> u<38> t<Module_or_generate_item> p<39> c<37> l<3:1> el<3:15>
n<> u<39> t<Non_port_module_item> p<40> c<38> l<3:1> el<3:15>
n<> u<40> t<Module_item> p<66> c<39> s<65> l<3:1> el<3:15>
n<> u<41> t<Var_type> p<59> s<58> l<4:1> el<4:4>
n<a> u<42> t<StringConst> p<43> l<4:10> el<4:11>
n<> u<43> t<Primary_literal> p<44> c<42> l<4:10> el<4:11>
n<> u<44> t<Primary> p<45> c<43> l<4:10> el<4:11>
n<> u<45> t<Expression> p<51> c<44> s<50> l<4:10> el<4:11>
n<b> u<46> t<StringConst> p<47> l<4:12> el<4:13>
n<> u<47> t<Primary_literal> p<48> c<46> l<4:12> el<4:13>
n<> u<48> t<Primary> p<49> c<47> l<4:12> el<4:13>
n<> u<49> t<Expression> p<51> c<48> l<4:12> el<4:13>
n<> u<50> t<BinOp_Plus> p<51> s<49> l<4:11> el<4:12>
n<> u<51> t<Expression> p<52> c<45> l<4:10> el<4:13>
n<> u<52> t<Type_reference> p<53> c<51> l<4:5> el<4:14>
n<> u<53> t<Data_type> p<54> c<52> l<4:5> el<4:14>
n<> u<54> t<Data_type_or_implicit> p<58> c<53> s<57> l<4:5> el<4:14>
n<c> u<55> t<StringConst> p<56> l<4:15> el<4:16>
n<> u<56> t<Variable_decl_assignment> p<57> c<55> l<4:15> el<4:16>
n<> u<57> t<List_of_variable_decl_assignments> p<58> c<56> l<4:15> el<4:16>
n<> u<58> t<Variable_impl_declaration> p<59> c<54> l<4:5> el<4:17>
n<> u<59> t<Data_declaration> p<60> c<41> l<4:1> el<4:17>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<4:1> el<4:17>
n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<4:1> el<4:17>
n<> u<62> t<Module_common_item> p<63> c<61> l<4:1> el<4:17>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<4:1> el<4:17>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<4:1> el<4:17>
n<> u<65> t<Module_item> p<66> c<64> l<4:1> el<4:17>
n<> u<66> t<Module_declaration> p<67> c<6> l<1:1> el<5:10>
n<> u<67> t<Description> p<68> c<66> l<1:1> el<5:10>
n<> u<68> t<Source_text> p<69> c<67> l<1:1> el<5:10>
n<> u<69> t<Top_level_rule> c<1> l<1:1> el<6:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/VarType/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/VarType/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/VarType/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:13
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), id:14 dut.sv:1:1: , endln:5:10, parent:work@top, parID:13
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), id:15, line:2:6, endln:2:7, parent:work@top, parID:14
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiParent:
    \_module: work@top (work@top), id:14 dut.sv:1:1: , endln:5:10, parent:work@top, parID:13
  |vpiNet:
  \_logic_net: (work@top.b), id:16, line:3:6, endln:3:7, parent:work@top, parID:14
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiParent:
    \_module: work@top (work@top), id:14 dut.sv:1:1: , endln:5:10, parent:work@top, parID:13
  |vpiNet:
  \_logic_net: (work@top.c), id:17, line:4:15, endln:4:16, parent:work@top, parID:14
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiParent:
    \_module: work@top (work@top), id:14 dut.sv:1:1: , endln:5:10, parent:work@top, parID:13
  |vpiParent:
  \_design: (work@top), id:13
|uhdmtopModules:
\_module: work@top (work@top), id:18 dut.sv:1:1: , endln:5:10
  |vpiName:work@top
  |vpiVariables:
  \_real_var: (work@top.a), id:2, line:2:6, endln:2:14, parent:work@top, parID:18
    |vpiTypespec:
    \_real_typespec: , id:0, line:2:1, endln:2:5
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , id:1, line:2:10, endln:2:14, parID:8
      |vpiDecompile:4.76
      |vpiSize:32
      |REAL:4.760000
      |vpiParent:
      \_operation: , id:8, line:4:10, endln:4:13
      |vpiConstType:2
    |vpiParent:
    \_module: work@top (work@top), id:18 dut.sv:1:1: , endln:5:10
  |vpiVariables:
  \_real_var: (work@top.b), id:6, line:3:6, endln:3:14, parent:work@top, parID:18
    |vpiTypespec:
    \_real_typespec: , id:4, line:3:1, endln:3:5
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , id:5, line:3:10, endln:3:14, parID:8
      |vpiDecompile:0.74
      |vpiSize:32
      |REAL:0.740000
      |vpiParent:
      \_operation: , id:8, line:4:10, endln:4:13
      |vpiConstType:2
    |vpiParent:
    \_module: work@top (work@top), id:18 dut.sv:1:1: , endln:5:10
  |vpiVariables:
  \_real_var: (work@top.c), id:12, line:4:15, endln:4:16, parent:work@top, parID:18
    |vpiTypespec:
    \_real_typespec: , id:11, line:4:5, endln:4:14
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top), id:18 dut.sv:1:1: , endln:5:10
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/VarType/dut.sv | ${SURELOG_DIR}/build/regression/VarType/roundtrip/dut_000.sv | 1 | 5 | 

