Time resolution is 1 ps
$stop called at time : 50 ns : File "C:/Users/GUNA/OneDrive/Desktop/verilog examplesa/Half_adder.srcs/sim_1/new/testbench.v" Line 45
