

Implementation tool: Xilinx Vivado v.2015.1
Device target:       xc7z020clg484-1
Report date:         Fri Oct 30 17:00:35 -0500 2015

#=== Resource usage ===
SLICE:         3587
LUT:           9696
FF:            9338
DSP:             23
BRAM:             4
SRL:           2282
#=== Final timing ===
CP required:    10.000
CP achieved:    9.716
Timing met
