# Sequential-Signed-Multiplier
The objective of this project is to design a sequential 8-bit signed multiplier (8x8) using Logisim-Evolution then implement it using the Artix 7 FPGA on the Basys 3 FPGA board. 

## The below diagram gives an overview of the the circuit's structure <br>
![image](https://user-images.githubusercontent.com/63240173/236754484-fbc2b4d8-bfc5-44c6-b3d5-e2f4dda0c1aa.png)
