<dec f='tvm/include/tvm/tir/usmp/transform.h' l='57' type='tvm::tir::usmp::transform::Pass tvm::tir::usmp::transform::AssignPoolInfo()'/>
<def f='tvm/src/tir/usmp/transform/assign_pool_info.cc' l='179' ll='184' type='tvm::transform::Pass tvm::tir::usmp::transform::AssignPoolInfo()'/>
<use f='tvm/src/tir/usmp/transform/assign_pool_info.cc' l='186' u='r'/>
<use f='tvm/src/tir/usmp/unified_static_memory_planner.cc' l='64' u='c' c='_ZN3tvm3tir4usmp10PlanMemoryERKNS_8IRModuleENS_7runtime6StringEbNS5_8OptionalIS6_EE'/>
