ram_2048x8.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/ram_2048x8/sim/ram_2048x8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
