// Verilog model of circuit of Figure 3.35 IEEE
1364-1995 Syntax
module Simple_Circuit (A,B,C,D,E);
output D,E;
input A,B,C;
wire w1;
and G1(w1,A,B);
not G2(E,C); or G3(D,w1,E);

initial begin
	$dumpfile("inv_tb.vcd");
	$dumpvars(0, inv_tb);
end

endmodule
