0.7
2020.2
May 22 2025
00:13:55
C:/Xilinx/VGA/VGA.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Xilinx/VGA/src/Vertical_Counter.sv,1755745998,systemVerilog,,,,Vertical_Counter,,uvm,../../../../../2025.1/Vivado/data/rsb/busdef,,,,,
