
Blitter_Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000b02  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a8e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000003  00800100  00800100  00000b02  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b02  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b34  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000180  00000000  00000000  00000b74  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000022e1  00000000  00000000  00000cf4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d3a  00000000  00000000  00002fd5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000fcd  00000000  00000000  00003d0f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003d0  00000000  00000000  00004cdc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000760  00000000  00000000  000050ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f0d  00000000  00000000  0000580c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000130  00000000  00000000  00006719  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
   4:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   8:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  10:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  14:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  18:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  1c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  20:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  24:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  28:	0c 94 af 02 	jmp	0x55e	; 0x55e <__vector_10>
  2c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  30:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  34:	0c 94 b9 02 	jmp	0x572	; 0x572 <__vector_13>
  38:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  3c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  40:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  44:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  48:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  4c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  50:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  54:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  58:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	ee e8       	ldi	r30, 0x8E	; 142
  70:	fa e0       	ldi	r31, 0x0A	; 10
  72:	02 c0       	rjmp	.+4      	; 0x78 <__do_copy_data+0x10>
  74:	05 90       	lpm	r0, Z+
  76:	0d 92       	st	X+, r0
  78:	a0 30       	cpi	r26, 0x00	; 0
  7a:	b1 07       	cpc	r27, r17
  7c:	d9 f7       	brne	.-10     	; 0x74 <__do_copy_data+0xc>

0000007e <__do_clear_bss>:
  7e:	21 e0       	ldi	r18, 0x01	; 1
  80:	a0 e0       	ldi	r26, 0x00	; 0
  82:	b1 e0       	ldi	r27, 0x01	; 1
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	a3 30       	cpi	r26, 0x03	; 3
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	0e 94 59 02 	call	0x4b2	; 0x4b2 <main>
  92:	0c 94 45 05 	jmp	0xa8a	; 0xa8a <_exit>

00000096 <__bad_interrupt>:
  96:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000009a <wrSignal>:
	DC_HIGH;
	WR_BLT_CLK_HIGH;
	data = readDataLines();
	transmitUART((char)data);
	return data;
}
  9a:	85 b1       	in	r24, 0x05	; 5
  9c:	8f 7e       	andi	r24, 0xEF	; 239
  9e:	85 b9       	out	0x05, r24	; 5
  a0:	85 b1       	in	r24, 0x05	; 5
  a2:	80 61       	ori	r24, 0x10	; 16
  a4:	85 b9       	out	0x05, r24	; 5
  a6:	08 95       	ret

000000a8 <writeIndex>:
  a8:	9e b1       	in	r25, 0x0e	; 14
  aa:	9f 77       	andi	r25, 0x7F	; 127
  ac:	9e b9       	out	0x0e, r25	; 14
  ae:	9e b1       	in	r25, 0x0e	; 14
  b0:	90 64       	ori	r25, 0x40	; 64
  b2:	9e b9       	out	0x0e, r25	; 14
  b4:	82 b9       	out	0x02, r24	; 2
  b6:	0e 94 4d 00 	call	0x9a	; 0x9a <wrSignal>
  ba:	08 95       	ret

000000bc <writeData>:
  bc:	2e b1       	in	r18, 0x0e	; 14
  be:	20 68       	ori	r18, 0x80	; 128
  c0:	2e b9       	out	0x0e, r18	; 14
  c2:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <lData>
  c6:	90 93 02 01 	sts	0x0102, r25	; 0x800102 <hData>
  ca:	82 b9       	out	0x02, r24	; 2
  cc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <hData>
  d0:	88 b9       	out	0x08, r24	; 8
  d2:	0e 94 4d 00 	call	0x9a	; 0x9a <wrSignal>
  d6:	08 95       	ret

000000d8 <writeToRegister>:
  d8:	cf 93       	push	r28
  da:	df 93       	push	r29
  dc:	eb 01       	movw	r28, r22
  de:	25 b1       	in	r18, 0x05	; 5
  e0:	2f 7b       	andi	r18, 0xBF	; 191
  e2:	25 b9       	out	0x05, r18	; 5
  e4:	0e 94 54 00 	call	0xa8	; 0xa8 <writeIndex>
  e8:	ce 01       	movw	r24, r28
  ea:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
  ee:	85 b1       	in	r24, 0x05	; 5
  f0:	80 64       	ori	r24, 0x40	; 64
  f2:	85 b9       	out	0x05, r24	; 5
  f4:	df 91       	pop	r29
  f6:	cf 91       	pop	r28
  f8:	08 95       	ret

000000fa <setIOtoOutput>:
  fa:	8f ef       	ldi	r24, 0xFF	; 255
  fc:	81 b9       	out	0x01, r24	; 1
  fe:	87 b9       	out	0x07, r24	; 7
 100:	08 95       	ret

00000102 <setIOtoInput>:
 102:	11 b8       	out	0x01, r1	; 1
 104:	17 b8       	out	0x07, r1	; 7
 106:	2f ef       	ldi	r18, 0xFF	; 255
 108:	8f e3       	ldi	r24, 0x3F	; 63
 10a:	92 e0       	ldi	r25, 0x02	; 2
 10c:	21 50       	subi	r18, 0x01	; 1
 10e:	80 40       	sbci	r24, 0x00	; 0
 110:	90 40       	sbci	r25, 0x00	; 0
 112:	e1 f7       	brne	.-8      	; 0x10c <setIOtoInput+0xa>
 114:	00 c0       	rjmp	.+0      	; 0x116 <setIOtoInput+0x14>
 116:	00 00       	nop
 118:	08 95       	ret

0000011a <fillScreen>:
 11a:	cf 92       	push	r12
 11c:	df 92       	push	r13
 11e:	ef 92       	push	r14
 120:	ff 92       	push	r15
 122:	cf 93       	push	r28
 124:	df 93       	push	r29
 126:	ec 01       	movw	r28, r24
 128:	85 b1       	in	r24, 0x05	; 5
 12a:	8f 7b       	andi	r24, 0xBF	; 191
 12c:	85 b9       	out	0x05, r24	; 5
 12e:	82 e2       	ldi	r24, 0x22	; 34
 130:	90 e0       	ldi	r25, 0x00	; 0
 132:	0e 94 54 00 	call	0xa8	; 0xa8 <writeIndex>
 136:	c1 2c       	mov	r12, r1
 138:	d1 2c       	mov	r13, r1
 13a:	76 01       	movw	r14, r12
 13c:	08 c0       	rjmp	.+16     	; 0x14e <fillScreen+0x34>
 13e:	ce 01       	movw	r24, r28
 140:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
 144:	8f ef       	ldi	r24, 0xFF	; 255
 146:	c8 1a       	sub	r12, r24
 148:	d8 0a       	sbc	r13, r24
 14a:	e8 0a       	sbc	r14, r24
 14c:	f8 0a       	sbc	r15, r24
 14e:	c1 14       	cp	r12, r1
 150:	8c e2       	ldi	r24, 0x2C	; 44
 152:	d8 06       	cpc	r13, r24
 154:	81 e0       	ldi	r24, 0x01	; 1
 156:	e8 06       	cpc	r14, r24
 158:	f1 04       	cpc	r15, r1
 15a:	88 f3       	brcs	.-30     	; 0x13e <fillScreen+0x24>
 15c:	85 b1       	in	r24, 0x05	; 5
 15e:	80 64       	ori	r24, 0x40	; 64
 160:	85 b9       	out	0x05, r24	; 5
 162:	df 91       	pop	r29
 164:	cf 91       	pop	r28
 166:	ff 90       	pop	r15
 168:	ef 90       	pop	r14
 16a:	df 90       	pop	r13
 16c:	cf 90       	pop	r12
 16e:	08 95       	ret

00000170 <colorTest>:
 170:	cf 93       	push	r28
 172:	df 93       	push	r29
 174:	85 b1       	in	r24, 0x05	; 5
 176:	8f 7b       	andi	r24, 0xBF	; 191
 178:	85 b9       	out	0x05, r24	; 5
 17a:	82 e2       	ldi	r24, 0x22	; 34
 17c:	90 e0       	ldi	r25, 0x00	; 0
 17e:	0e 94 54 00 	call	0xa8	; 0xa8 <writeIndex>
 182:	c0 e0       	ldi	r28, 0x00	; 0
 184:	d0 e0       	ldi	r29, 0x00	; 0
 186:	05 c0       	rjmp	.+10     	; 0x192 <colorTest+0x22>
 188:	8f ef       	ldi	r24, 0xFF	; 255
 18a:	9f ef       	ldi	r25, 0xFF	; 255
 18c:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
 190:	21 96       	adiw	r28, 0x01	; 1
 192:	c1 15       	cp	r28, r1
 194:	8e e1       	ldi	r24, 0x1E	; 30
 196:	d8 07       	cpc	r29, r24
 198:	bc f3       	brlt	.-18     	; 0x188 <colorTest+0x18>
 19a:	c0 e0       	ldi	r28, 0x00	; 0
 19c:	d0 e0       	ldi	r29, 0x00	; 0
 19e:	05 c0       	rjmp	.+10     	; 0x1aa <colorTest+0x3a>
 1a0:	80 e0       	ldi	r24, 0x00	; 0
 1a2:	90 e0       	ldi	r25, 0x00	; 0
 1a4:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
 1a8:	21 96       	adiw	r28, 0x01	; 1
 1aa:	c1 15       	cp	r28, r1
 1ac:	8e e1       	ldi	r24, 0x1E	; 30
 1ae:	d8 07       	cpc	r29, r24
 1b0:	bc f3       	brlt	.-18     	; 0x1a0 <colorTest+0x30>
 1b2:	c0 e0       	ldi	r28, 0x00	; 0
 1b4:	d0 e0       	ldi	r29, 0x00	; 0
 1b6:	05 c0       	rjmp	.+10     	; 0x1c2 <colorTest+0x52>
 1b8:	8e ed       	ldi	r24, 0xDE	; 222
 1ba:	97 ef       	ldi	r25, 0xF7	; 247
 1bc:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
 1c0:	21 96       	adiw	r28, 0x01	; 1
 1c2:	c1 15       	cp	r28, r1
 1c4:	8e e1       	ldi	r24, 0x1E	; 30
 1c6:	d8 07       	cpc	r29, r24
 1c8:	bc f3       	brlt	.-18     	; 0x1b8 <colorTest+0x48>
 1ca:	c0 e0       	ldi	r28, 0x00	; 0
 1cc:	d0 e0       	ldi	r29, 0x00	; 0
 1ce:	05 c0       	rjmp	.+10     	; 0x1da <colorTest+0x6a>
 1d0:	80 e0       	ldi	r24, 0x00	; 0
 1d2:	98 ef       	ldi	r25, 0xF8	; 248
 1d4:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
 1d8:	21 96       	adiw	r28, 0x01	; 1
 1da:	c1 15       	cp	r28, r1
 1dc:	8e e1       	ldi	r24, 0x1E	; 30
 1de:	d8 07       	cpc	r29, r24
 1e0:	bc f3       	brlt	.-18     	; 0x1d0 <colorTest+0x60>
 1e2:	c0 e0       	ldi	r28, 0x00	; 0
 1e4:	d0 e0       	ldi	r29, 0x00	; 0
 1e6:	05 c0       	rjmp	.+10     	; 0x1f2 <colorTest+0x82>
 1e8:	87 ee       	ldi	r24, 0xE7	; 231
 1ea:	9c ef       	ldi	r25, 0xFC	; 252
 1ec:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
 1f0:	21 96       	adiw	r28, 0x01	; 1
 1f2:	c1 15       	cp	r28, r1
 1f4:	8e e1       	ldi	r24, 0x1E	; 30
 1f6:	d8 07       	cpc	r29, r24
 1f8:	bc f3       	brlt	.-18     	; 0x1e8 <colorTest+0x78>
 1fa:	c0 e0       	ldi	r28, 0x00	; 0
 1fc:	d0 e0       	ldi	r29, 0x00	; 0
 1fe:	05 c0       	rjmp	.+10     	; 0x20a <__EEPROM_REGION_LENGTH__+0xa>
 200:	8f e1       	ldi	r24, 0x1F	; 31
 202:	90 e0       	ldi	r25, 0x00	; 0
 204:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
 208:	21 96       	adiw	r28, 0x01	; 1
 20a:	c1 15       	cp	r28, r1
 20c:	8e e1       	ldi	r24, 0x1E	; 30
 20e:	d8 07       	cpc	r29, r24
 210:	bc f3       	brlt	.-18     	; 0x200 <__EEPROM_REGION_LENGTH__>
 212:	c0 e0       	ldi	r28, 0x00	; 0
 214:	d0 e0       	ldi	r29, 0x00	; 0
 216:	05 c0       	rjmp	.+10     	; 0x222 <__EEPROM_REGION_LENGTH__+0x22>
 218:	8f e1       	ldi	r24, 0x1F	; 31
 21a:	98 ef       	ldi	r25, 0xF8	; 248
 21c:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
 220:	21 96       	adiw	r28, 0x01	; 1
 222:	c1 15       	cp	r28, r1
 224:	8e e1       	ldi	r24, 0x1E	; 30
 226:	d8 07       	cpc	r29, r24
 228:	bc f3       	brlt	.-18     	; 0x218 <__EEPROM_REGION_LENGTH__+0x18>
 22a:	c0 e0       	ldi	r28, 0x00	; 0
 22c:	d0 e0       	ldi	r29, 0x00	; 0
 22e:	05 c0       	rjmp	.+10     	; 0x23a <__EEPROM_REGION_LENGTH__+0x3a>
 230:	80 ee       	ldi	r24, 0xE0	; 224
 232:	97 e0       	ldi	r25, 0x07	; 7
 234:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
 238:	21 96       	adiw	r28, 0x01	; 1
 23a:	c1 15       	cp	r28, r1
 23c:	8e e1       	ldi	r24, 0x1E	; 30
 23e:	d8 07       	cpc	r29, r24
 240:	bc f3       	brlt	.-18     	; 0x230 <__EEPROM_REGION_LENGTH__+0x30>
 242:	c0 e0       	ldi	r28, 0x00	; 0
 244:	d0 e0       	ldi	r29, 0x00	; 0
 246:	05 c0       	rjmp	.+10     	; 0x252 <__EEPROM_REGION_LENGTH__+0x52>
 248:	80 ee       	ldi	r24, 0xE0	; 224
 24a:	9f ef       	ldi	r25, 0xFF	; 255
 24c:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
 250:	21 96       	adiw	r28, 0x01	; 1
 252:	c1 15       	cp	r28, r1
 254:	8e e1       	ldi	r24, 0x1E	; 30
 256:	d8 07       	cpc	r29, r24
 258:	bc f3       	brlt	.-18     	; 0x248 <__EEPROM_REGION_LENGTH__+0x48>
 25a:	c0 e0       	ldi	r28, 0x00	; 0
 25c:	d0 e0       	ldi	r29, 0x00	; 0
 25e:	05 c0       	rjmp	.+10     	; 0x26a <__EEPROM_REGION_LENGTH__+0x6a>
 260:	8f e1       	ldi	r24, 0x1F	; 31
 262:	95 e0       	ldi	r25, 0x05	; 5
 264:	0e 94 5e 00 	call	0xbc	; 0xbc <writeData>
 268:	21 96       	adiw	r28, 0x01	; 1
 26a:	c1 15       	cp	r28, r1
 26c:	8e e1       	ldi	r24, 0x1E	; 30
 26e:	d8 07       	cpc	r29, r24
 270:	bc f3       	brlt	.-18     	; 0x260 <__EEPROM_REGION_LENGTH__+0x60>
 272:	85 b1       	in	r24, 0x05	; 5
 274:	80 64       	ori	r24, 0x40	; 64
 276:	85 b9       	out	0x05, r24	; 5
 278:	df 91       	pop	r29
 27a:	cf 91       	pop	r28
 27c:	08 95       	ret

0000027e <initHY32D>:
 27e:	2f ef       	ldi	r18, 0xFF	; 255
 280:	8f e3       	ldi	r24, 0x3F	; 63
 282:	92 e0       	ldi	r25, 0x02	; 2
 284:	21 50       	subi	r18, 0x01	; 1
 286:	80 40       	sbci	r24, 0x00	; 0
 288:	90 40       	sbci	r25, 0x00	; 0
 28a:	e1 f7       	brne	.-8      	; 0x284 <initHY32D+0x6>
 28c:	00 c0       	rjmp	.+0      	; 0x28e <initHY32D+0x10>
 28e:	00 00       	nop
 290:	85 b1       	in	r24, 0x05	; 5
 292:	81 60       	ori	r24, 0x01	; 1
 294:	85 b9       	out	0x05, r24	; 5
 296:	8f ef       	ldi	r24, 0xFF	; 255
 298:	93 e2       	ldi	r25, 0x23	; 35
 29a:	01 97       	sbiw	r24, 0x01	; 1
 29c:	f1 f7       	brne	.-4      	; 0x29a <initHY32D+0x1c>
 29e:	00 c0       	rjmp	.+0      	; 0x2a0 <initHY32D+0x22>
 2a0:	00 00       	nop
 2a2:	85 b1       	in	r24, 0x05	; 5
 2a4:	8e 7f       	andi	r24, 0xFE	; 254
 2a6:	85 b9       	out	0x05, r24	; 5
 2a8:	8f ef       	ldi	r24, 0xFF	; 255
 2aa:	9b e6       	ldi	r25, 0x6B	; 107
 2ac:	01 97       	sbiw	r24, 0x01	; 1
 2ae:	f1 f7       	brne	.-4      	; 0x2ac <initHY32D+0x2e>
 2b0:	00 c0       	rjmp	.+0      	; 0x2b2 <initHY32D+0x34>
 2b2:	00 00       	nop
 2b4:	85 b1       	in	r24, 0x05	; 5
 2b6:	81 60       	ori	r24, 0x01	; 1
 2b8:	85 b9       	out	0x05, r24	; 5
 2ba:	8f ef       	ldi	r24, 0xFF	; 255
 2bc:	9b e6       	ldi	r25, 0x6B	; 107
 2be:	01 97       	sbiw	r24, 0x01	; 1
 2c0:	f1 f7       	brne	.-4      	; 0x2be <initHY32D+0x40>
 2c2:	00 c0       	rjmp	.+0      	; 0x2c4 <initHY32D+0x46>
 2c4:	00 00       	nop
 2c6:	61 e2       	ldi	r22, 0x21	; 33
 2c8:	70 e0       	ldi	r23, 0x00	; 0
 2ca:	87 e0       	ldi	r24, 0x07	; 7
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	0e 94 6c 00 	call	0xd8	; 0xd8 <writeToRegister>
 2d2:	61 e0       	ldi	r22, 0x01	; 1
 2d4:	70 e0       	ldi	r23, 0x00	; 0
 2d6:	80 e0       	ldi	r24, 0x00	; 0
 2d8:	90 e0       	ldi	r25, 0x00	; 0
 2da:	0e 94 6c 00 	call	0xd8	; 0xd8 <writeToRegister>
 2de:	63 e2       	ldi	r22, 0x23	; 35
 2e0:	70 e0       	ldi	r23, 0x00	; 0
 2e2:	87 e0       	ldi	r24, 0x07	; 7
 2e4:	90 e0       	ldi	r25, 0x00	; 0
 2e6:	0e 94 6c 00 	call	0xd8	; 0xd8 <writeToRegister>
 2ea:	60 e0       	ldi	r22, 0x00	; 0
 2ec:	70 e0       	ldi	r23, 0x00	; 0
 2ee:	80 e1       	ldi	r24, 0x10	; 16
 2f0:	90 e0       	ldi	r25, 0x00	; 0
 2f2:	0e 94 6c 00 	call	0xd8	; 0xd8 <writeToRegister>
 2f6:	8f ef       	ldi	r24, 0xFF	; 255
 2f8:	97 ed       	ldi	r25, 0xD7	; 215
 2fa:	01 97       	sbiw	r24, 0x01	; 1
 2fc:	f1 f7       	brne	.-4      	; 0x2fa <initHY32D+0x7c>
 2fe:	00 c0       	rjmp	.+0      	; 0x300 <initHY32D+0x82>
 300:	00 00       	nop
 302:	63 e3       	ldi	r22, 0x33	; 51
 304:	70 e0       	ldi	r23, 0x00	; 0
 306:	87 e0       	ldi	r24, 0x07	; 7
 308:	90 e0       	ldi	r25, 0x00	; 0
 30a:	0e 94 6c 00 	call	0xd8	; 0xd8 <writeToRegister>
 30e:	60 e3       	ldi	r22, 0x30	; 48
 310:	78 e6       	ldi	r23, 0x68	; 104
 312:	81 e1       	ldi	r24, 0x11	; 17
 314:	90 e0       	ldi	r25, 0x00	; 0
 316:	0e 94 6c 00 	call	0xd8	; 0xd8 <writeToRegister>
 31a:	60 e0       	ldi	r22, 0x00	; 0
 31c:	70 e0       	ldi	r23, 0x00	; 0
 31e:	82 e0       	ldi	r24, 0x02	; 2
 320:	90 e0       	ldi	r25, 0x00	; 0
 322:	0e 94 6c 00 	call	0xd8	; 0xd8 <writeToRegister>
 326:	0e 94 b8 00 	call	0x170	; 0x170 <colorTest>
 32a:	60 e0       	ldi	r22, 0x00	; 0
 32c:	70 e1       	ldi	r23, 0x10	; 16
 32e:	82 e0       	ldi	r24, 0x02	; 2
 330:	90 e0       	ldi	r25, 0x00	; 0
 332:	0e 94 6c 00 	call	0xd8	; 0xd8 <writeToRegister>
 336:	08 95       	ret

00000338 <screenTest>:
 338:	85 b1       	in	r24, 0x05	; 5
 33a:	8f 7b       	andi	r24, 0xBF	; 191
 33c:	85 b9       	out	0x05, r24	; 5
 33e:	0e 94 7d 00 	call	0xfa	; 0xfa <setIOtoOutput>
 342:	8f ef       	ldi	r24, 0xFF	; 255
 344:	9f ef       	ldi	r25, 0xFF	; 255
 346:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 34a:	80 e0       	ldi	r24, 0x00	; 0
 34c:	90 e0       	ldi	r25, 0x00	; 0
 34e:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 352:	8e ed       	ldi	r24, 0xDE	; 222
 354:	97 ef       	ldi	r25, 0xF7	; 247
 356:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 35a:	8f e1       	ldi	r24, 0x1F	; 31
 35c:	90 e0       	ldi	r25, 0x00	; 0
 35e:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 362:	8f e1       	ldi	r24, 0x1F	; 31
 364:	95 e0       	ldi	r25, 0x05	; 5
 366:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 36a:	80 e0       	ldi	r24, 0x00	; 0
 36c:	98 ef       	ldi	r25, 0xF8	; 248
 36e:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 372:	8f e1       	ldi	r24, 0x1F	; 31
 374:	98 ef       	ldi	r25, 0xF8	; 248
 376:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 37a:	80 ee       	ldi	r24, 0xE0	; 224
 37c:	97 e0       	ldi	r25, 0x07	; 7
 37e:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 382:	80 ee       	ldi	r24, 0xE0	; 224
 384:	9f ef       	ldi	r25, 0xFF	; 255
 386:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 38a:	8f ef       	ldi	r24, 0xFF	; 255
 38c:	9f e7       	ldi	r25, 0x7F	; 127
 38e:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 392:	87 ee       	ldi	r24, 0xE7	; 231
 394:	9c ef       	ldi	r25, 0xFC	; 252
 396:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 39a:	0e 94 b8 00 	call	0x170	; 0x170 <colorTest>
 39e:	85 b1       	in	r24, 0x05	; 5
 3a0:	80 64       	ori	r24, 0x40	; 64
 3a2:	85 b9       	out	0x05, r24	; 5
 3a4:	08 95       	ret

000003a6 <readDataLines>:
 3a6:	cf 93       	push	r28
 3a8:	df 93       	push	r29
 3aa:	0e 94 81 00 	call	0x102	; 0x102 <setIOtoInput>
 3ae:	8e b1       	in	r24, 0x0e	; 14
 3b0:	8f 7b       	andi	r24, 0xBF	; 191
 3b2:	8e b9       	out	0x0e, r24	; 14
 3b4:	86 b1       	in	r24, 0x06	; 6
 3b6:	80 b1       	in	r24, 0x00	; 0
 3b8:	c6 b1       	in	r28, 0x06	; 6
 3ba:	d0 e0       	ldi	r29, 0x00	; 0
 3bc:	dc 2f       	mov	r29, r28
 3be:	cc 27       	eor	r28, r28
 3c0:	80 b1       	in	r24, 0x00	; 0
 3c2:	c8 2b       	or	r28, r24
 3c4:	8e b1       	in	r24, 0x0e	; 14
 3c6:	80 64       	ori	r24, 0x40	; 64
 3c8:	8e b9       	out	0x0e, r24	; 14
 3ca:	0e 94 7d 00 	call	0xfa	; 0xfa <setIOtoOutput>
 3ce:	ce 01       	movw	r24, r28
 3d0:	df 91       	pop	r29
 3d2:	cf 91       	pop	r28
 3d4:	08 95       	ret

000003d6 <lcdStatusRead>:

void lcdStatusRead(void){ // reads SR register
 3d6:	1f 93       	push	r17
 3d8:	cf 93       	push	r28
 3da:	df 93       	push	r29
	unsigned short data;
	CS_LOW;
 3dc:	85 b1       	in	r24, 0x05	; 5
 3de:	8f 7b       	andi	r24, 0xBF	; 191
 3e0:	85 b9       	out	0x05, r24	; 5
	DC_LOW;
 3e2:	8e b1       	in	r24, 0x0e	; 14
 3e4:	8f 77       	andi	r24, 0x7F	; 127
 3e6:	8e b9       	out	0x0e, r24	; 14
	data = readDataLines();// read data coming through IO lines
 3e8:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <readDataLines>
 3ec:	c8 2f       	mov	r28, r24
 3ee:	d9 2f       	mov	r29, r25
	uint8_t udata = (uint8_t)(data >> 8);
	uint8_t ldata = (uint8_t)(data & 0xFF);
	transmitUART(CR);
 3f0:	8d e0       	ldi	r24, 0x0D	; 13
 3f2:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('S'); 	transmitUART('C'); 	transmitUART('R'); transmitUART('E'); 	transmitUART('E');
 3f6:	83 e5       	ldi	r24, 0x53	; 83
 3f8:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 3fc:	83 e4       	ldi	r24, 0x43	; 67
 3fe:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 402:	82 e5       	ldi	r24, 0x52	; 82
 404:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 408:	85 e4       	ldi	r24, 0x45	; 69
 40a:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 40e:	85 e4       	ldi	r24, 0x45	; 69
 410:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('N'); 	transmitUART(' '); transmitUART('S'); 	transmitUART('T'); transmitUART('A');
 414:	8e e4       	ldi	r24, 0x4E	; 78
 416:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 41a:	80 e2       	ldi	r24, 0x20	; 32
 41c:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 420:	83 e5       	ldi	r24, 0x53	; 83
 422:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 426:	84 e5       	ldi	r24, 0x54	; 84
 428:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 42c:	81 e4       	ldi	r24, 0x41	; 65
 42e:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('T'); 	transmitUART('U'); transmitUART('S'); 	transmitUART(':'); transmitUART(' ');
 432:	84 e5       	ldi	r24, 0x54	; 84
 434:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 438:	85 e5       	ldi	r24, 0x55	; 85
 43a:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 43e:	83 e5       	ldi	r24, 0x53	; 83
 440:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 444:	8a e3       	ldi	r24, 0x3A	; 58
 446:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 44a:	80 e2       	ldi	r24, 0x20	; 32
 44c:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('0');
 450:	80 e3       	ldi	r24, 0x30	; 48
 452:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('x');
 456:	88 e7       	ldi	r24, 0x78	; 120
 458:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	uint8_t udatauhex = ((udata >> 4) & 0x0F);
	uint8_t udatalhex = (udata & 0x0F); // xxxx xxxx & 0000 1111 => xxxx 1001
 45c:	1d 2f       	mov	r17, r29
 45e:	1f 70       	andi	r17, 0x0F	; 15
	transmitUART(toHex(udatauhex));
 460:	8d 2f       	mov	r24, r29
 462:	82 95       	swap	r24
 464:	8f 70       	andi	r24, 0x0F	; 15
 466:	0e 94 ad 04 	call	0x95a	; 0x95a <toHex>
 46a:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART(toHex(udatalhex));
 46e:	81 2f       	mov	r24, r17
 470:	0e 94 ad 04 	call	0x95a	; 0x95a <toHex>
 474:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	uint8_t ldatauhex = ((ldata >> 4) & 0x0F);
	uint8_t ldatalhex = (ldata & 0x0F); // xxxx xxxx & 0000 1111 => xxxx 1001
 478:	dc 2f       	mov	r29, r28
 47a:	df 70       	andi	r29, 0x0F	; 15
	transmitUART(toHex(ldatauhex));
 47c:	8c 2f       	mov	r24, r28
 47e:	82 95       	swap	r24
 480:	8f 70       	andi	r24, 0x0F	; 15
 482:	0e 94 ad 04 	call	0x95a	; 0x95a <toHex>
 486:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART(toHex(ldatalhex));
 48a:	8d 2f       	mov	r24, r29
 48c:	0e 94 ad 04 	call	0x95a	; 0x95a <toHex>
 490:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART(CR);
 494:	8d e0       	ldi	r24, 0x0D	; 13
 496:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	CS_HIGH;
 49a:	85 b1       	in	r24, 0x05	; 5
 49c:	80 64       	ori	r24, 0x40	; 64
 49e:	85 b9       	out	0x05, r24	; 5
}
 4a0:	df 91       	pop	r29
 4a2:	cf 91       	pop	r28
 4a4:	1f 91       	pop	r17
 4a6:	08 95       	ret

000004a8 <initTimers>:
uint8_t remoteEcho = 0;

void initTimers(){
	// CS02,01,00 controls prescaling. Set CS00 to 1, so it's direct clocked (fastest possible).
	// Set COM0A1 so PB4 port is overridden and outputs the counter interrupts as clocks. (see page 104)
	disable_counter_PB4;
 4a8:	14 bc       	out	0x24, r1	; 36
	TIMSK0 = 0x00 | (1 << OCIE0A); // Enable interrupts for timer output compare match.
 4aa:	82 e0       	ldi	r24, 0x02	; 2
 4ac:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7fc06e>
 4b0:	08 95       	ret

000004b2 <main>:

int main(void)
{	
	// Init IO:
	// PORT B to output
	DDRB |= (1 << RESET);
 4b2:	84 b1       	in	r24, 0x04	; 4
 4b4:	81 60       	ori	r24, 0x01	; 1
 4b6:	84 b9       	out	0x04, r24	; 4
	DDRB |= (1 << CS);
 4b8:	84 b1       	in	r24, 0x04	; 4
 4ba:	80 64       	ori	r24, 0x40	; 64
 4bc:	84 b9       	out	0x04, r24	; 4
	DDRB |= (1 << BL_PWM);
 4be:	84 b1       	in	r24, 0x04	; 4
 4c0:	80 62       	ori	r24, 0x20	; 32
 4c2:	84 b9       	out	0x04, r24	; 4
	DDRB |= (1 << WR_BLT_CLK); // set to input, so it's disabled for now.
 4c4:	84 b1       	in	r24, 0x04	; 4
 4c6:	80 61       	ori	r24, 0x10	; 16
 4c8:	84 b9       	out	0x04, r24	; 4
	DDRB |= (1 << BLT_EN); // Setting BLT_EN to output;
 4ca:	84 b1       	in	r24, 0x04	; 4
 4cc:	80 68       	ori	r24, 0x80	; 128
 4ce:	84 b9       	out	0x04, r24	; 4
	// PORT E to output
	DDRE |= (1 << SRAM_OE); // Port 4 to output (/SRAM OE)	(D16)
 4d0:	8d b1       	in	r24, 0x0d	; 13
 4d2:	80 61       	ori	r24, 0x10	; 16
 4d4:	8d b9       	out	0x0d, r24	; 13
	DDRE |= (1 << SRAM_WE); // Port 5 to output (/SRAM WE)	(D17)
 4d6:	8d b1       	in	r24, 0x0d	; 13
 4d8:	80 62       	ori	r24, 0x20	; 32
 4da:	8d b9       	out	0x0d, r24	; 13
	DDRE |= (1 << RD); // Port 6 to output (RD)			(D18)
 4dc:	8d b1       	in	r24, 0x0d	; 13
 4de:	80 64       	ori	r24, 0x40	; 64
 4e0:	8d b9       	out	0x0d, r24	; 13
	DDRE |= (1 << DC); // Port 7 to output (DC)			(D19)
 4e2:	8d b1       	in	r24, 0x0d	; 13
 4e4:	80 68       	ori	r24, 0x80	; 128
 4e6:	8d b9       	out	0x0d, r24	; 13
	DDRE |= (1 << LOAD); // Setting LOAD to output;
 4e8:	8d b1       	in	r24, 0x0d	; 13
 4ea:	88 60       	ori	r24, 0x08	; 8
 4ec:	8d b9       	out	0x0d, r24	; 13
	// Set outlines
	BLT_EN_LOW; // Setting BLT_EN to low.
 4ee:	85 b1       	in	r24, 0x05	; 5
 4f0:	8f 77       	andi	r24, 0x7F	; 127
 4f2:	85 b9       	out	0x05, r24	; 5
	// All are set to High (disabled). DC doesn't matter.
	CS_HIGH;
 4f4:	85 b1       	in	r24, 0x05	; 5
 4f6:	80 64       	ori	r24, 0x40	; 64
 4f8:	85 b9       	out	0x05, r24	; 5
	WR_BLT_CLK_HIGH;
 4fa:	85 b1       	in	r24, 0x05	; 5
 4fc:	80 61       	ori	r24, 0x10	; 16
 4fe:	85 b9       	out	0x05, r24	; 5
	RD_HIGH;
 500:	8e b1       	in	r24, 0x0e	; 14
 502:	80 64       	ori	r24, 0x40	; 64
 504:	8e b9       	out	0x0e, r24	; 14
	DC_HIGH;
 506:	8e b1       	in	r24, 0x0e	; 14
 508:	80 68       	ori	r24, 0x80	; 128
 50a:	8e b9       	out	0x0e, r24	; 14
	LOAD_HIGH; // Setting LOAD to high (disabled)
 50c:	8e b1       	in	r24, 0x0e	; 14
 50e:	88 60       	ori	r24, 0x08	; 8
 510:	8e b9       	out	0x0e, r24	; 14
	//PORTB |= (1 << BL_PWM); // Not enabled rn as it turns off display. Handle this pin later (Pwm control)
	
	// Set IO (D0-D15) to output
	DDRA = 0xFF; // D0 - D7
 512:	8f ef       	ldi	r24, 0xFF	; 255
 514:	81 b9       	out	0x01, r24	; 1
	DDRC = 0xFF; // D8 - D15
 516:	87 b9       	out	0x07, r24	; 7
	
    initUART(); // initialize the UART
 518:	0e 94 7d 04 	call	0x8fa	; 0x8fa <initUART>
	initHY32D(); // initialize HY32D screen
 51c:	0e 94 3f 01 	call	0x27e	; 0x27e <initHY32D>
	initTimers(); // init counters for blitting
 520:	0e 94 54 02 	call	0x4a8	; 0x4a8 <initTimers>

	sei(); //Enable global interrupt
 524:	78 94       	sei
	systemCheck();
 526:	0e 94 e7 04 	call	0x9ce	; 0x9ce <systemCheck>
	startupMessage();
 52a:	0e 94 1a 05 	call	0xa34	; 0xa34 <startupMessage>
	
	writeSRAM(Magenta, Yellow, Light_Blue, 0);
 52e:	00 e0       	ldi	r16, 0x00	; 0
 530:	10 e0       	ldi	r17, 0x00	; 0
 532:	98 01       	movw	r18, r16
 534:	47 ee       	ldi	r20, 0xE7	; 231
 536:	5c ef       	ldi	r21, 0xFC	; 252
 538:	6f e1       	ldi	r22, 0x1F	; 31
 53a:	75 e0       	ldi	r23, 0x05	; 5
 53c:	8f e1       	ldi	r24, 0x1F	; 31
 53e:	98 ef       	ldi	r25, 0xF8	; 248
 540:	0e 94 f5 03 	call	0x7ea	; 0x7ea <writeSRAM>
	writeSRAM(Black, White, Black, pixels);
 544:	00 e0       	ldi	r16, 0x00	; 0
 546:	1c e2       	ldi	r17, 0x2C	; 44
 548:	21 e0       	ldi	r18, 0x01	; 1
 54a:	30 e0       	ldi	r19, 0x00	; 0
 54c:	40 e0       	ldi	r20, 0x00	; 0
 54e:	50 e0       	ldi	r21, 0x00	; 0
 550:	6f ef       	ldi	r22, 0xFF	; 255
 552:	7f ef       	ldi	r23, 0xFF	; 255
 554:	80 e0       	ldi	r24, 0x00	; 0
 556:	90 e0       	ldi	r25, 0x00	; 0
 558:	0e 94 f5 03 	call	0x7ea	; 0x7ea <writeSRAM>
 55c:	ff cf       	rjmp	.-2      	; 0x55c <__stack+0x5d>

0000055e <__vector_10>:
/*
	Interrupt kjører 1 gang hver 256. opptelling, som inkrementerer memCounter og sjekker om den er over memTarget
	og skal stoppe blittingen.
	Kan endre på target slik (memTarget %(modulus) TIMER0_COMP_Target) = 0. Da får vi ingen overshoot.
*/
ISR(TIMER0_COMP_vect){
 55e:	1f 92       	push	r1
 560:	0f 92       	push	r0
 562:	0f b6       	in	r0, 0x3f	; 63
 564:	0f 92       	push	r0
 566:	11 24       	eor	r1, r1
		CS_HIGH; // deselect LCD and SRAM
		BLT_EN_LOW; // counters disabled
		SRAMOutputDisable(); // disable SRAM OE, WE
		setIOtoOutput();
	}*/
}
 568:	0f 90       	pop	r0
 56a:	0f be       	out	0x3f, r0	; 63
 56c:	0f 90       	pop	r0
 56e:	1f 90       	pop	r1
 570:	18 95       	reti

00000572 <__vector_13>:


ISR(USART0_RX_vect){
 572:	1f 92       	push	r1
 574:	0f 92       	push	r0
 576:	0f b6       	in	r0, 0x3f	; 63
 578:	0f 92       	push	r0
 57a:	11 24       	eor	r1, r1
 57c:	0f 93       	push	r16
 57e:	1f 93       	push	r17
 580:	2f 93       	push	r18
 582:	3f 93       	push	r19
 584:	4f 93       	push	r20
 586:	5f 93       	push	r21
 588:	6f 93       	push	r22
 58a:	7f 93       	push	r23
 58c:	8f 93       	push	r24
 58e:	9f 93       	push	r25
 590:	af 93       	push	r26
 592:	bf 93       	push	r27
 594:	cf 93       	push	r28
 596:	ef 93       	push	r30
 598:	ff 93       	push	r31
	// UART avbrudd inspirert av Ingulf sin eksempelkode fra Øving 3.
	// Read received data to variable. This also clears the interrupt flag. If data isn't read a new interrupt will immediately happen. See 19.7.3 datasheet.
	// When the receive complete interrupt enable (RXCIEn) in UCSRnB is set, the USART receive complete interrupt will be executed as long as the RXCn flag is set.
	uint8_t receivedByte = UARTBuffer; // local temporary variable for received byte
 59a:	c0 91 c6 00 	lds	r28, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7fc0c6>
	if (receivedByte){
 59e:	cc 23       	and	r28, r28
 5a0:	09 f4       	brne	.+2      	; 0x5a4 <__vector_13+0x32>
 5a2:	4f c0       	rjmp	.+158    	; 0x642 <__vector_13+0xd0>
		if (receivedByte == 45) { // that's the '-' sign.
 5a4:	cd 32       	cpi	r28, 0x2D	; 45
 5a6:	31 f4       	brne	.+12     	; 0x5b4 <__vector_13+0x42>
			remoteEcho = ~remoteEcho;
 5a8:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 5ac:	80 95       	com	r24
 5ae:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 5b2:	47 c0       	rjmp	.+142    	; 0x642 <__vector_13+0xd0>
		}else if(receivedByte == 's'){
 5b4:	c3 37       	cpi	r28, 0x73	; 115
 5b6:	19 f4       	brne	.+6      	; 0x5be <__vector_13+0x4c>
			systemCheck();
 5b8:	0e 94 e7 04 	call	0x9ce	; 0x9ce <systemCheck>
 5bc:	42 c0       	rjmp	.+132    	; 0x642 <__vector_13+0xd0>
		}else if(receivedByte == 'l'){
 5be:	cc 36       	cpi	r28, 0x6C	; 108
 5c0:	19 f4       	brne	.+6      	; 0x5c8 <__vector_13+0x56>
			lcdStatusRead();
 5c2:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <lcdStatusRead>
 5c6:	3d c0       	rjmp	.+122    	; 0x642 <__vector_13+0xd0>
		}else if(receivedByte == 'b'){
 5c8:	c2 36       	cpi	r28, 0x62	; 98
 5ca:	29 f4       	brne	.+10     	; 0x5d6 <__vector_13+0x64>
			fillScreen(Blue);
 5cc:	80 e0       	ldi	r24, 0x00	; 0
 5ce:	98 ef       	ldi	r25, 0xF8	; 248
 5d0:	0e 94 8d 00 	call	0x11a	; 0x11a <fillScreen>
 5d4:	36 c0       	rjmp	.+108    	; 0x642 <__vector_13+0xd0>
		}else if(receivedByte == 'w'){
 5d6:	c7 37       	cpi	r28, 0x77	; 119
 5d8:	69 f4       	brne	.+26     	; 0x5f4 <__vector_13+0x82>
			writeSRAM(Red, Blue, Green, pixels);
 5da:	00 e0       	ldi	r16, 0x00	; 0
 5dc:	1c e2       	ldi	r17, 0x2C	; 44
 5de:	21 e0       	ldi	r18, 0x01	; 1
 5e0:	30 e0       	ldi	r19, 0x00	; 0
 5e2:	40 ee       	ldi	r20, 0xE0	; 224
 5e4:	57 e0       	ldi	r21, 0x07	; 7
 5e6:	60 e0       	ldi	r22, 0x00	; 0
 5e8:	78 ef       	ldi	r23, 0xF8	; 248
 5ea:	8f e1       	ldi	r24, 0x1F	; 31
 5ec:	90 e0       	ldi	r25, 0x00	; 0
 5ee:	0e 94 f5 03 	call	0x7ea	; 0x7ea <writeSRAM>
 5f2:	27 c0       	rjmp	.+78     	; 0x642 <__vector_13+0xd0>
		}else if(receivedByte == '1'){
 5f4:	c1 33       	cpi	r28, 0x31	; 49
 5f6:	31 f4       	brne	.+12     	; 0x604 <__vector_13+0x92>
			readSRAM(0);
 5f8:	60 e0       	ldi	r22, 0x00	; 0
 5fa:	70 e0       	ldi	r23, 0x00	; 0
 5fc:	cb 01       	movw	r24, r22
 5fe:	0e 94 b2 03 	call	0x764	; 0x764 <readSRAM>
 602:	1f c0       	rjmp	.+62     	; 0x642 <__vector_13+0xd0>
		}else if(receivedByte == '2'){
 604:	c2 33       	cpi	r28, 0x32	; 50
 606:	39 f4       	brne	.+14     	; 0x616 <__vector_13+0xa4>
			readSRAM(pixels);
 608:	60 e0       	ldi	r22, 0x00	; 0
 60a:	7c e2       	ldi	r23, 0x2C	; 44
 60c:	81 e0       	ldi	r24, 0x01	; 1
 60e:	90 e0       	ldi	r25, 0x00	; 0
 610:	0e 94 b2 03 	call	0x764	; 0x764 <readSRAM>
 614:	16 c0       	rjmp	.+44     	; 0x642 <__vector_13+0xd0>
		}else if(receivedByte == '3'){
 616:	c3 33       	cpi	r28, 0x33	; 51
 618:	39 f4       	brne	.+14     	; 0x628 <__vector_13+0xb6>
			readSRAM(pixels*2);
 61a:	60 e0       	ldi	r22, 0x00	; 0
 61c:	78 e5       	ldi	r23, 0x58	; 88
 61e:	82 e0       	ldi	r24, 0x02	; 2
 620:	90 e0       	ldi	r25, 0x00	; 0
 622:	0e 94 b2 03 	call	0x764	; 0x764 <readSRAM>
 626:	0d c0       	rjmp	.+26     	; 0x642 <__vector_13+0xd0>
		}else if(receivedByte == 'T'){
 628:	c4 35       	cpi	r28, 0x54	; 84
 62a:	19 f4       	brne	.+6      	; 0x632 <__vector_13+0xc0>
			screenTest();
 62c:	0e 94 9c 01 	call	0x338	; 0x338 <screenTest>
 630:	08 c0       	rjmp	.+16     	; 0x642 <__vector_13+0xd0>
		}else if(receivedByte == 'o'){
 632:	cf 36       	cpi	r28, 0x6F	; 111
 634:	31 f4       	brne	.+12     	; 0x642 <__vector_13+0xd0>
			presetCounters(1000);
 636:	68 ee       	ldi	r22, 0xE8	; 232
 638:	73 e0       	ldi	r23, 0x03	; 3
 63a:	80 e0       	ldi	r24, 0x00	; 0
 63c:	90 e0       	ldi	r25, 0x00	; 0
 63e:	0e 94 5f 03 	call	0x6be	; 0x6be <presetCounters>
		}
	}
	if (remoteEcho && ((receivedByte > 31) || (receivedByte == Bell) || (receivedByte == CR) || (receivedByte == LF) || (receivedByte == backspace))){
 642:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 646:	88 23       	and	r24, r24
 648:	69 f0       	breq	.+26     	; 0x664 <__vector_13+0xf2>
 64a:	c0 32       	cpi	r28, 0x20	; 32
 64c:	40 f4       	brcc	.+16     	; 0x65e <__vector_13+0xec>
 64e:	c7 30       	cpi	r28, 0x07	; 7
 650:	31 f0       	breq	.+12     	; 0x65e <__vector_13+0xec>
 652:	cd 30       	cpi	r28, 0x0D	; 13
 654:	21 f0       	breq	.+8      	; 0x65e <__vector_13+0xec>
 656:	ca 30       	cpi	r28, 0x0A	; 10
 658:	11 f0       	breq	.+4      	; 0x65e <__vector_13+0xec>
 65a:	c8 30       	cpi	r28, 0x08	; 8
 65c:	19 f4       	brne	.+6      	; 0x664 <__vector_13+0xf2>
		transmitUART(receivedByte);
 65e:	8c 2f       	mov	r24, r28
 660:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	}
 664:	ff 91       	pop	r31
 666:	ef 91       	pop	r30
 668:	cf 91       	pop	r28
 66a:	bf 91       	pop	r27
 66c:	af 91       	pop	r26
 66e:	9f 91       	pop	r25
 670:	8f 91       	pop	r24
 672:	7f 91       	pop	r23
 674:	6f 91       	pop	r22
 676:	5f 91       	pop	r21
 678:	4f 91       	pop	r20
 67a:	3f 91       	pop	r19
 67c:	2f 91       	pop	r18
 67e:	1f 91       	pop	r17
 680:	0f 91       	pop	r16
 682:	0f 90       	pop	r0
 684:	0f be       	out	0x3f, r0	; 63
 686:	0f 90       	pop	r0
 688:	1f 90       	pop	r1
 68a:	18 95       	reti

0000068c <wrSignalSRAM>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 68c:	8e b1       	in	r24, 0x0e	; 14
 68e:	8f 7d       	andi	r24, 0xDF	; 223
 690:	8e b9       	out	0x0e, r24	; 14
 692:	82 e0       	ldi	r24, 0x02	; 2
 694:	8a 95       	dec	r24
 696:	f1 f7       	brne	.-4      	; 0x694 <wrSignalSRAM+0x8>
 698:	00 c0       	rjmp	.+0      	; 0x69a <wrSignalSRAM+0xe>
 69a:	8e b1       	in	r24, 0x0e	; 14
 69c:	80 62       	ori	r24, 0x20	; 32
 69e:	8e b9       	out	0x0e, r24	; 14
 6a0:	08 95       	ret

000006a2 <rdSignalSRAM>:
 6a2:	8e b1       	in	r24, 0x0e	; 14
 6a4:	8f 7e       	andi	r24, 0xEF	; 239
 6a6:	8e b9       	out	0x0e, r24	; 14
 6a8:	8e b1       	in	r24, 0x0e	; 14
 6aa:	80 61       	ori	r24, 0x10	; 16
 6ac:	8e b9       	out	0x0e, r24	; 14
 6ae:	08 95       	ret

000006b0 <SRAMOutputDisable>:
 6b0:	8e b1       	in	r24, 0x0e	; 14
 6b2:	80 61       	ori	r24, 0x10	; 16
 6b4:	8e b9       	out	0x0e, r24	; 14
 6b6:	8e b1       	in	r24, 0x0e	; 14
 6b8:	80 62       	ori	r24, 0x20	; 32
 6ba:	8e b9       	out	0x0e, r24	; 14
 6bc:	08 95       	ret

000006be <presetCounters>:
	_delay_us(10);
	RESET_HIGH;
	_delay_ms(10);
}

void presetCounters(uint32_t value){	
 6be:	8f 92       	push	r8
 6c0:	9f 92       	push	r9
 6c2:	af 92       	push	r10
 6c4:	bf 92       	push	r11
 6c6:	cf 92       	push	r12
 6c8:	df 92       	push	r13
 6ca:	ef 92       	push	r14
 6cc:	ff 92       	push	r15
 6ce:	cf 93       	push	r28
 6d0:	6b 01       	movw	r12, r22
 6d2:	7c 01       	movw	r14, r24
	CS_HIGH; // Deselect LCD and SRAM
 6d4:	85 b1       	in	r24, 0x05	; 5
 6d6:	80 64       	ori	r24, 0x40	; 64
 6d8:	85 b9       	out	0x05, r24	; 5
	SRAMOutputDisable(); // Disable SRAM
 6da:	0e 94 58 03 	call	0x6b0	; 0x6b0 <SRAMOutputDisable>
	setIOtoOutput(); // Set all lines to output
 6de:	0e 94 7d 00 	call	0xfa	; 0xfa <setIOtoOutput>
	
	// Calculate the Bytes for the preset
	// TODO: Idk why but it prints not the expected hex numbers ...
	uint8_t uByte = ((value >> 16) & 0x0F); // only get the first 4 bits.
 6e2:	ce 2d       	mov	r28, r14
 6e4:	cf 70       	andi	r28, 0x0F	; 15
	uint8_t mByte = ((value >> 8) & 0xFF);
 6e6:	8d 2c       	mov	r8, r13
 6e8:	9e 2c       	mov	r9, r14
 6ea:	af 2c       	mov	r10, r15
 6ec:	bb 24       	eor	r11, r11
	uint8_t lByte = value & 0xFF;
	transmitUART(CR);
 6ee:	8d e0       	ldi	r24, 0x0D	; 13
 6f0:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmit8BitAsHex(uByte);
 6f4:	8c 2f       	mov	r24, r28
 6f6:	0e 94 ca 04 	call	0x994	; 0x994 <transmit8BitAsHex>
	transmit8BitAsHex(mByte);
 6fa:	88 2d       	mov	r24, r8
 6fc:	0e 94 ca 04 	call	0x994	; 0x994 <transmit8BitAsHex>
	transmit8BitAsHex(lByte);
 700:	8c 2d       	mov	r24, r12
 702:	0e 94 ca 04 	call	0x994	; 0x994 <transmit8BitAsHex>
	transmitUART(CR);
 706:	8d e0       	ldi	r24, 0x0D	; 13
 708:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>

	D0_D7 = lByte;
 70c:	c2 b8       	out	0x02, r12	; 2
	D8_D15 = mByte;
 70e:	88 b8       	out	0x08, r8	; 8
	// PORTE, set 4 - 7 to correct bits (these are the extra datalines going to counters)
	PORTE &= 0x0F; // clear upper bytes.
 710:	8e b1       	in	r24, 0x0e	; 14
 712:	8f 70       	andi	r24, 0x0F	; 15
 714:	8e b9       	out	0x0e, r24	; 14
	PORTE |= (uByte << 4); // shifts the bytes up to the upper level and 'or' them
 716:	2e b1       	in	r18, 0x0e	; 14
 718:	30 e1       	ldi	r19, 0x10	; 16
 71a:	c3 9f       	mul	r28, r19
 71c:	c0 01       	movw	r24, r0
 71e:	11 24       	eor	r1, r1
 720:	82 2b       	or	r24, r18
 722:	8e b9       	out	0x0e, r24	; 14
 724:	8f ef       	ldi	r24, 0xFF	; 255
 726:	97 e4       	ldi	r25, 0x47	; 71
 728:	01 97       	sbiw	r24, 0x01	; 1
 72a:	f1 f7       	brne	.-4      	; 0x728 <presetCounters+0x6a>
 72c:	00 c0       	rjmp	.+0      	; 0x72e <presetCounters+0x70>
 72e:	00 00       	nop
	
	_delay_ms(10);
	// Counter(s) signal lines (For Preset data: (CLR: H, LOAD: L))
	RESET_HIGH; // Set CLR (BLT_RST)(PB0)(RESET) to HIGH
 730:	85 b1       	in	r24, 0x05	; 5
 732:	81 60       	ori	r24, 0x01	; 1
 734:	85 b9       	out	0x05, r24	; 5
	LOAD_LOW; // Set LOAD (PE3) to LOW, so the counters will accept the data.
 736:	8e b1       	in	r24, 0x0e	; 14
 738:	87 7f       	andi	r24, 0xF7	; 247
 73a:	8e b9       	out	0x0e, r24	; 14
 73c:	8f ef       	ldi	r24, 0xFF	; 255
 73e:	97 e4       	ldi	r25, 0x47	; 71
 740:	01 97       	sbiw	r24, 0x01	; 1
 742:	f1 f7       	brne	.-4      	; 0x740 <presetCounters+0x82>
 744:	00 c0       	rjmp	.+0      	; 0x746 <presetCounters+0x88>
 746:	00 00       	nop
	_delay_ms(10);
	wrSignal();// Send blitsignal (aka a clk)
 748:	0e 94 4d 00 	call	0x9a	; 0x9a <wrSignal>
	SRAMOutputDisable(); // SRAM Output disable (PE4 & PE5 are HIGH)
 74c:	0e 94 58 03 	call	0x6b0	; 0x6b0 <SRAMOutputDisable>
}
 750:	cf 91       	pop	r28
 752:	ff 90       	pop	r15
 754:	ef 90       	pop	r14
 756:	df 90       	pop	r13
 758:	cf 90       	pop	r12
 75a:	bf 90       	pop	r11
 75c:	af 90       	pop	r10
 75e:	9f 90       	pop	r9
 760:	8f 90       	pop	r8
 762:	08 95       	ret

00000764 <readSRAM>:

void readSRAM(uint32_t memStart){
 764:	cf 92       	push	r12
 766:	df 92       	push	r13
 768:	ef 92       	push	r14
 76a:	ff 92       	push	r15
 76c:	6b 01       	movw	r12, r22
 76e:	7c 01       	movw	r14, r24
	SRAMOutputDisable(); // disable SRAM OE, WE
 770:	0e 94 58 03 	call	0x6b0	; 0x6b0 <SRAMOutputDisable>
	presetCounters(memStart); // set counters to 0
 774:	c7 01       	movw	r24, r14
 776:	b6 01       	movw	r22, r12
 778:	0e 94 5f 03 	call	0x6be	; 0x6be <presetCounters>
	
	//BLT_RST (PB0), BLT_LD, BLT_EN should all be HIGH
	//Then do BLT_CLK for it to count
	BLT_EN_HIGH; // counters enabled
 77c:	85 b1       	in	r24, 0x05	; 5
 77e:	80 68       	ori	r24, 0x80	; 128
 780:	85 b9       	out	0x05, r24	; 5
	RESET_HIGH; // for counter BLT_RST
 782:	85 b1       	in	r24, 0x05	; 5
 784:	81 60       	ori	r24, 0x01	; 1
 786:	85 b9       	out	0x05, r24	; 5
	LOAD_HIGH; // for counter BLT_LD
 788:	8e b1       	in	r24, 0x0e	; 14
 78a:	88 60       	ori	r24, 0x08	; 8
 78c:	8e b9       	out	0x0e, r24	; 14
	CS_LOW; // Select screen and SRAM
 78e:	85 b1       	in	r24, 0x05	; 5
 790:	8f 7b       	andi	r24, 0xBF	; 191
 792:	85 b9       	out	0x05, r24	; 5
	
	writeIndex(0x22); // ensure writing to screenbuffer
 794:	82 e2       	ldi	r24, 0x22	; 34
 796:	90 e0       	ldi	r25, 0x00	; 0
 798:	0e 94 54 00 	call	0xa8	; 0xa8 <writeIndex>
	DC_HIGH; // So it can write to screen!
 79c:	8e b1       	in	r24, 0x0e	; 14
 79e:	80 68       	ori	r24, 0x80	; 128
 7a0:	8e b9       	out	0x0e, r24	; 14
	setIOtoInput(); // Set D0-D15 to input so it doesn't interfere with SRAM to Screen lines
 7a2:	0e 94 81 00 	call	0x102	; 0x102 <setIOtoInput>
	
	// using this for loop if not using blitting with the integrated counters.
	for(unsigned long int i = 0; i < (pixels); i++){
 7a6:	c1 2c       	mov	r12, r1
 7a8:	d1 2c       	mov	r13, r1
 7aa:	76 01       	movw	r14, r12
 7ac:	09 c0       	rjmp	.+18     	; 0x7c0 <readSRAM+0x5c>
		rdSignalSRAM(); // SRAM OE goes LOW-HIGH reading the SRAM values on the address specified by the counters to the screen.
 7ae:	0e 94 51 03 	call	0x6a2	; 0x6a2 <rdSignalSRAM>
		// PE4 flip fast as f
		wrSignal(); // counters increment by one and screen updates. BLT_EN and WR
 7b2:	0e 94 4d 00 	call	0x9a	; 0x9a <wrSignal>
	writeIndex(0x22); // ensure writing to screenbuffer
	DC_HIGH; // So it can write to screen!
	setIOtoInput(); // Set D0-D15 to input so it doesn't interfere with SRAM to Screen lines
	
	// using this for loop if not using blitting with the integrated counters.
	for(unsigned long int i = 0; i < (pixels); i++){
 7b6:	8f ef       	ldi	r24, 0xFF	; 255
 7b8:	c8 1a       	sub	r12, r24
 7ba:	d8 0a       	sbc	r13, r24
 7bc:	e8 0a       	sbc	r14, r24
 7be:	f8 0a       	sbc	r15, r24
 7c0:	c1 14       	cp	r12, r1
 7c2:	8c e2       	ldi	r24, 0x2C	; 44
 7c4:	d8 06       	cpc	r13, r24
 7c6:	81 e0       	ldi	r24, 0x01	; 1
 7c8:	e8 06       	cpc	r14, r24
 7ca:	f1 04       	cpc	r15, r1
 7cc:	80 f3       	brcs	.-32     	; 0x7ae <readSRAM+0x4a>
	//memTarget = (memStart + pixels);
	//memCounter = memStart;
	//TCCR0A = 0x00 | (0 << FOC0A) | (0 << WGM00) | (0 << COM0A1) | (1 << COM0A0) | (0 << WGM01) | (0 << CS02) | (0 << CS01) | (1 << CS00);

	// Interrupt in main.c takes over
}
 7ce:	ff 90       	pop	r15
 7d0:	ef 90       	pop	r14
 7d2:	df 90       	pop	r13
 7d4:	cf 90       	pop	r12
 7d6:	08 95       	ret

000007d8 <loadDataToOutputLines>:

void loadDataToOutputLines(unsigned short data){
	lData = (data & 0xFF);
 7d8:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <lData>
	hData = ((data >> 8) & 0xFF);
 7dc:	90 93 02 01 	sts	0x0102, r25	; 0x800102 <hData>
	D0_D7 = lData; // Write data to GPIO lines (lines should by default be output)
 7e0:	82 b9       	out	0x02, r24	; 2
	D8_D15 = hData;
 7e2:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <hData>
 7e6:	88 b9       	out	0x08, r24	; 8
 7e8:	08 95       	ret

000007ea <writeSRAM>:
}

void writeSRAM(uint16_t color1, uint16_t color2, uint16_t color3, uint32_t memStart){
 7ea:	4f 92       	push	r4
 7ec:	5f 92       	push	r5
 7ee:	6f 92       	push	r6
 7f0:	7f 92       	push	r7
 7f2:	af 92       	push	r10
 7f4:	bf 92       	push	r11
 7f6:	cf 92       	push	r12
 7f8:	df 92       	push	r13
 7fa:	ef 92       	push	r14
 7fc:	ff 92       	push	r15
 7fe:	0f 93       	push	r16
 800:	1f 93       	push	r17
 802:	cf 93       	push	r28
 804:	df 93       	push	r29
 806:	7c 01       	movw	r14, r24
 808:	5b 01       	movw	r10, r22
 80a:	ea 01       	movw	r28, r20
 80c:	28 01       	movw	r4, r16
 80e:	39 01       	movw	r6, r18
	SRAMOutputDisable(); // Disable SRAM
 810:	0e 94 58 03 	call	0x6b0	; 0x6b0 <SRAMOutputDisable>
	presetCounters(memStart); // Set counters to your desired value (up to 2^20, or about 1 million). Also sets IO to output.
 814:	c3 01       	movw	r24, r6
 816:	b2 01       	movw	r22, r4
 818:	0e 94 5f 03 	call	0x6be	; 0x6be <presetCounters>
	//setIOtoOutput();
	BLT_EN_HIGH; // counters enabled
 81c:	85 b1       	in	r24, 0x05	; 5
 81e:	80 68       	ori	r24, 0x80	; 128
 820:	85 b9       	out	0x05, r24	; 5
	LOAD_HIGH; // blt LOAD
 822:	8e b1       	in	r24, 0x0e	; 14
 824:	88 60       	ori	r24, 0x08	; 8
 826:	8e b9       	out	0x0e, r24	; 14
	RESET_HIGH; // for counters
 828:	85 b1       	in	r24, 0x05	; 5
 82a:	81 60       	ori	r24, 0x01	; 1
 82c:	85 b9       	out	0x05, r24	; 5
	
	CS_LOW; // Select LCD and SRAM
 82e:	85 b1       	in	r24, 0x05	; 5
 830:	8f 7b       	andi	r24, 0xBF	; 191
 832:	85 b9       	out	0x05, r24	; 5
	SRAM_OE_HIGH; // Set output enable to disabled.
 834:	8e b1       	in	r24, 0x0e	; 14
 836:	80 61       	ori	r24, 0x10	; 16
 838:	8e b9       	out	0x0e, r24	; 14
	writeIndex(0x22); // Set display to write to video ram to avoid it writing to any other register.
 83a:	82 e2       	ldi	r24, 0x22	; 34
 83c:	90 e0       	ldi	r25, 0x00	; 0
 83e:	0e 94 54 00 	call	0xa8	; 0xa8 <writeIndex>
	DC_HIGH;
 842:	8e b1       	in	r24, 0x0e	; 14
 844:	80 68       	ori	r24, 0x80	; 128
 846:	8e b9       	out	0x0e, r24	; 14
	// Loops with data to transfer. This is hardcoded for now

	for(unsigned long int i = 0; i < (pixels/3); i++){
 848:	41 2c       	mov	r4, r1
 84a:	51 2c       	mov	r5, r1
 84c:	32 01       	movw	r6, r4
 84e:	0c c0       	rjmp	.+24     	; 0x868 <writeSRAM+0x7e>
		loadDataToOutputLines(color1);
 850:	c7 01       	movw	r24, r14
 852:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <loadDataToOutputLines>
		wrSignalSRAM(); // WriteEnable to SRAM
 856:	0e 94 46 03 	call	0x68c	; 0x68c <wrSignalSRAM>
		wrSignal(); // CLK sends write signal to display, and increment counters by 1.
 85a:	0e 94 4d 00 	call	0x9a	; 0x9a <wrSignal>
	SRAM_OE_HIGH; // Set output enable to disabled.
	writeIndex(0x22); // Set display to write to video ram to avoid it writing to any other register.
	DC_HIGH;
	// Loops with data to transfer. This is hardcoded for now

	for(unsigned long int i = 0; i < (pixels/3); i++){
 85e:	8f ef       	ldi	r24, 0xFF	; 255
 860:	48 1a       	sub	r4, r24
 862:	58 0a       	sbc	r5, r24
 864:	68 0a       	sbc	r6, r24
 866:	78 0a       	sbc	r7, r24
 868:	41 14       	cp	r4, r1
 86a:	84 e6       	ldi	r24, 0x64	; 100
 86c:	58 06       	cpc	r5, r24
 86e:	61 04       	cpc	r6, r1
 870:	71 04       	cpc	r7, r1
 872:	70 f3       	brcs	.-36     	; 0x850 <writeSRAM+0x66>
 874:	c1 2c       	mov	r12, r1
 876:	d1 2c       	mov	r13, r1
 878:	76 01       	movw	r14, r12
 87a:	0c c0       	rjmp	.+24     	; 0x894 <writeSRAM+0xaa>
		loadDataToOutputLines(color1);
		wrSignalSRAM(); // WriteEnable to SRAM
		wrSignal(); // CLK sends write signal to display, and increment counters by 1.
	}
	for(unsigned long int i = 0; i < (pixels/3); i++){
		loadDataToOutputLines(color2);
 87c:	c5 01       	movw	r24, r10
 87e:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <loadDataToOutputLines>
		wrSignalSRAM(); // WriteEnable to SRAM
 882:	0e 94 46 03 	call	0x68c	; 0x68c <wrSignalSRAM>
		wrSignal(); // counters increment by one.
 886:	0e 94 4d 00 	call	0x9a	; 0x9a <wrSignal>
	for(unsigned long int i = 0; i < (pixels/3); i++){
		loadDataToOutputLines(color1);
		wrSignalSRAM(); // WriteEnable to SRAM
		wrSignal(); // CLK sends write signal to display, and increment counters by 1.
	}
	for(unsigned long int i = 0; i < (pixels/3); i++){
 88a:	8f ef       	ldi	r24, 0xFF	; 255
 88c:	c8 1a       	sub	r12, r24
 88e:	d8 0a       	sbc	r13, r24
 890:	e8 0a       	sbc	r14, r24
 892:	f8 0a       	sbc	r15, r24
 894:	c1 14       	cp	r12, r1
 896:	84 e6       	ldi	r24, 0x64	; 100
 898:	d8 06       	cpc	r13, r24
 89a:	e1 04       	cpc	r14, r1
 89c:	f1 04       	cpc	r15, r1
 89e:	70 f3       	brcs	.-36     	; 0x87c <writeSRAM+0x92>
 8a0:	c1 2c       	mov	r12, r1
 8a2:	d1 2c       	mov	r13, r1
 8a4:	76 01       	movw	r14, r12
 8a6:	0c c0       	rjmp	.+24     	; 0x8c0 <writeSRAM+0xd6>
		loadDataToOutputLines(color2);
		wrSignalSRAM(); // WriteEnable to SRAM
		wrSignal(); // counters increment by one.
	}
	for(unsigned long int i = 0; i < (pixels/3); i++){
		loadDataToOutputLines(color3);
 8a8:	ce 01       	movw	r24, r28
 8aa:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <loadDataToOutputLines>
		wrSignalSRAM(); // WriteEnable to SRAM
 8ae:	0e 94 46 03 	call	0x68c	; 0x68c <wrSignalSRAM>
		wrSignal(); // counters increment by one.
 8b2:	0e 94 4d 00 	call	0x9a	; 0x9a <wrSignal>
	for(unsigned long int i = 0; i < (pixels/3); i++){
		loadDataToOutputLines(color2);
		wrSignalSRAM(); // WriteEnable to SRAM
		wrSignal(); // counters increment by one.
	}
	for(unsigned long int i = 0; i < (pixels/3); i++){
 8b6:	8f ef       	ldi	r24, 0xFF	; 255
 8b8:	c8 1a       	sub	r12, r24
 8ba:	d8 0a       	sbc	r13, r24
 8bc:	e8 0a       	sbc	r14, r24
 8be:	f8 0a       	sbc	r15, r24
 8c0:	c1 14       	cp	r12, r1
 8c2:	84 e6       	ldi	r24, 0x64	; 100
 8c4:	d8 06       	cpc	r13, r24
 8c6:	e1 04       	cpc	r14, r1
 8c8:	f1 04       	cpc	r15, r1
 8ca:	70 f3       	brcs	.-36     	; 0x8a8 <writeSRAM+0xbe>
		loadDataToOutputLines(color3);
		wrSignalSRAM(); // WriteEnable to SRAM
		wrSignal(); // counters increment by one.
	}
	
	CS_HIGH; // deselect LCD and SRAM
 8cc:	85 b1       	in	r24, 0x05	; 5
 8ce:	80 64       	ori	r24, 0x40	; 64
 8d0:	85 b9       	out	0x05, r24	; 5
	BLT_EN_LOW; // counters disabled
 8d2:	85 b1       	in	r24, 0x05	; 5
 8d4:	8f 77       	andi	r24, 0x7F	; 127
 8d6:	85 b9       	out	0x05, r24	; 5
	SRAMOutputDisable(); // disable SRAM
 8d8:	0e 94 58 03 	call	0x6b0	; 0x6b0 <SRAMOutputDisable>
 8dc:	df 91       	pop	r29
 8de:	cf 91       	pop	r28
 8e0:	1f 91       	pop	r17
 8e2:	0f 91       	pop	r16
 8e4:	ff 90       	pop	r15
 8e6:	ef 90       	pop	r14
 8e8:	df 90       	pop	r13
 8ea:	cf 90       	pop	r12
 8ec:	bf 90       	pop	r11
 8ee:	af 90       	pop	r10
 8f0:	7f 90       	pop	r7
 8f2:	6f 90       	pop	r6
 8f4:	5f 90       	pop	r5
 8f6:	4f 90       	pop	r4
 8f8:	08 95       	ret

000008fa <initUART>:

void initUART (void){
	// calculating the baud rate clock division registers at compile time and setting the baud rate registers properly at run time.
	const uint8_t baudRateReg_low = (uint8_t) ((( F_CPU / ( 16 * uart_bps )) - 1 ) & 0xFF);
	const uint8_t baudRateReg_high = (uint8_t) ((( F_CPU / ( 16 * uart_bps )) - 1 ) >> 8);
	UBRR0L = baudRateReg_low;
 8fa:	8f e2       	ldi	r24, 0x2F	; 47
 8fc:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7fc0c4>
	UBRR0H = baudRateReg_high;
 900:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7fc0c5>
	
	// Alternative way of calculating the baud rate register, with casting
	//	const uint8_t UBRR_reg_val = (uint8_t) ((sysClk / 16.0 * (float) uart_bps) - 1.0);

	// Setting up the USART control registers. All bits are included for sake of overview. Compiler will optimize.
	UCSR0A = 0x00 | (0 << RXC0) | (0 << TXC0) | (0 << UDRE0) | (0 << FE0) | (0 << DOR0) | (0 << UPE0) | (0 << U2X0) | (0 << MPCM0);  // NOT running 2x mode
 904:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7fc0c0>
	UCSR0B = 0x00 | (1 << RXCIE0) | (0 << TXCIE0) | (0 << UDRIE0) | (1 << RXEN0) | (1 << TXEN0) | (0 << UCSZ02);  // Enable Rx and Tx setting the ports mux correctly
 908:	88 e9       	ldi	r24, 0x98	; 152
 90a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7fc0c1>
	UCSR0C = 0x00 | (0 << UMSEL0) | (0 << UPM01) | (0 << UPM00) | (0 << USBS0) | (1 << UCSZ01) | (1 << UCSZ00); // Selecting 8-bit character for the USART
 90e:	86 e0       	ldi	r24, 0x06	; 6
 910:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7fc0c2>
 914:	08 95       	ret

00000916 <puttyCompatibleCheck>:
}

uint8_t puttyCompatibleCheck(uint8_t byte){
	if((byte > 31) || (byte == Bell) || (byte == CR) || (byte == LF) || (byte == backspace)){
 916:	80 32       	cpi	r24, 0x20	; 32
 918:	48 f4       	brcc	.+18     	; 0x92c <puttyCompatibleCheck+0x16>
 91a:	87 30       	cpi	r24, 0x07	; 7
 91c:	39 f0       	breq	.+14     	; 0x92c <puttyCompatibleCheck+0x16>
 91e:	8d 30       	cpi	r24, 0x0D	; 13
 920:	29 f0       	breq	.+10     	; 0x92c <puttyCompatibleCheck+0x16>
 922:	8a 30       	cpi	r24, 0x0A	; 10
 924:	19 f0       	breq	.+6      	; 0x92c <puttyCompatibleCheck+0x16>
 926:	88 30       	cpi	r24, 0x08	; 8
 928:	09 f0       	breq	.+2      	; 0x92c <puttyCompatibleCheck+0x16>
		return byte;
		}else{
		return (uint8_t)64; // this is a kinda derpy error message. Should change this to something like 'ERROR'
 92a:	80 e4       	ldi	r24, 0x40	; 64
	}
}
 92c:	08 95       	ret

0000092e <transmitUART>:

int transmitUART (char data){
	short timeoutLimit = 1000; // after 1000 tries, just skip it and try next char. This is about 136 microseconds of time at 7.37 Mhz
	short timeout = 0;
 92e:	20 e0       	ldi	r18, 0x00	; 0
 930:	30 e0       	ldi	r19, 0x00	; 0
	while(1){
		if(UCSR0A & (1 << UDRE0)){
 932:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7fc0c0>
 936:	95 ff       	sbrs	r25, 5
 938:	07 c0       	rjmp	.+14     	; 0x948 <transmitUART+0x1a>
			UARTBuffer = puttyCompatibleCheck(data);
 93a:	0e 94 8b 04 	call	0x916	; 0x916 <puttyCompatibleCheck>
 93e:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7fc0c6>
			return 1;
 942:	81 e0       	ldi	r24, 0x01	; 1
 944:	90 e0       	ldi	r25, 0x00	; 0
 946:	08 95       	ret
			}else{
			timeout++;
 948:	2f 5f       	subi	r18, 0xFF	; 255
 94a:	3f 4f       	sbci	r19, 0xFF	; 255
			if(timeout > timeoutLimit){
 94c:	29 3e       	cpi	r18, 0xE9	; 233
 94e:	93 e0       	ldi	r25, 0x03	; 3
 950:	39 07       	cpc	r19, r25
 952:	7c f3       	brlt	.-34     	; 0x932 <transmitUART+0x4>
				return 0;
 954:	80 e0       	ldi	r24, 0x00	; 0
 956:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
	}
}
 958:	08 95       	ret

0000095a <toHex>:

// four bit to Hex
uint8_t toHex(uint8_t number) {
	uint8_t num = '0'+number;
 95a:	80 5d       	subi	r24, 0xD0	; 208
	if(num < 58){
 95c:	8a 33       	cpi	r24, 0x3A	; 58
 95e:	c8 f0       	brcs	.+50     	; 0x992 <toHex+0x38>
		return num;
	}
	else if(num == 58){
 960:	8a 33       	cpi	r24, 0x3A	; 58
 962:	61 f0       	breq	.+24     	; 0x97c <toHex+0x22>
		return 'A';
	}
	else if(num == 59){
 964:	8b 33       	cpi	r24, 0x3B	; 59
 966:	61 f0       	breq	.+24     	; 0x980 <toHex+0x26>
		return 'B';
	}
	else if(num == 60){
 968:	8c 33       	cpi	r24, 0x3C	; 60
 96a:	61 f0       	breq	.+24     	; 0x984 <toHex+0x2a>
		return 'C';
	}
	else if(num == 61){
 96c:	8d 33       	cpi	r24, 0x3D	; 61
 96e:	61 f0       	breq	.+24     	; 0x988 <toHex+0x2e>
		return 'D';
	}
	else if(num == 62){
 970:	8e 33       	cpi	r24, 0x3E	; 62
 972:	61 f0       	breq	.+24     	; 0x98c <toHex+0x32>
		return 'E';
	}
	else if(num == 63){
 974:	8f 33       	cpi	r24, 0x3F	; 63
 976:	61 f4       	brne	.+24     	; 0x990 <toHex+0x36>
		return 'F';
 978:	86 e4       	ldi	r24, 0x46	; 70
 97a:	08 95       	ret
	uint8_t num = '0'+number;
	if(num < 58){
		return num;
	}
	else if(num == 58){
		return 'A';
 97c:	81 e4       	ldi	r24, 0x41	; 65
 97e:	08 95       	ret
	}
	else if(num == 59){
		return 'B';
 980:	82 e4       	ldi	r24, 0x42	; 66
 982:	08 95       	ret
	}
	else if(num == 60){
		return 'C';
 984:	83 e4       	ldi	r24, 0x43	; 67
 986:	08 95       	ret
	}
	else if(num == 61){
		return 'D';
 988:	84 e4       	ldi	r24, 0x44	; 68
 98a:	08 95       	ret
	}
	else if(num == 62){
		return 'E';
 98c:	85 e4       	ldi	r24, 0x45	; 69
 98e:	08 95       	ret
	}
	else if(num == 63){
		return 'F';
		}else{
		return 0;
 990:	80 e0       	ldi	r24, 0x00	; 0
	}
}
 992:	08 95       	ret

00000994 <transmit8BitAsHex>:

void transmit8BitAsHex(uint8_t data){
 994:	cf 93       	push	r28
 996:	df 93       	push	r29
 998:	c8 2f       	mov	r28, r24
	transmitUART('0');
 99a:	80 e3       	ldi	r24, 0x30	; 48
 99c:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('x');
 9a0:	88 e7       	ldi	r24, 0x78	; 120
 9a2:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	uint8_t uhex = ((data >> 4) & 0x0F);
	uint8_t lhex = (data & 0x0F); // xxxx xxxx & 0000 1111 => xxxx 1001
 9a6:	dc 2f       	mov	r29, r28
 9a8:	df 70       	andi	r29, 0x0F	; 15
	transmitUART(toHex(uhex));
 9aa:	8c 2f       	mov	r24, r28
 9ac:	82 95       	swap	r24
 9ae:	8f 70       	andi	r24, 0x0F	; 15
 9b0:	0e 94 ad 04 	call	0x95a	; 0x95a <toHex>
 9b4:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART(toHex(lhex));
 9b8:	8d 2f       	mov	r24, r29
 9ba:	0e 94 ad 04 	call	0x95a	; 0x95a <toHex>
 9be:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART(' ');
 9c2:	80 e2       	ldi	r24, 0x20	; 32
 9c4:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 9c8:	df 91       	pop	r29
 9ca:	cf 91       	pop	r28
 9cc:	08 95       	ret

000009ce <systemCheck>:
#include "UART.h"
#include "HY32D.h"

// Type S for system check:
void systemCheck(void){
	transmitUART(CR);
 9ce:	8d e0       	ldi	r24, 0x0D	; 13
 9d0:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('-');
 9d4:	8d e2       	ldi	r24, 0x2D	; 45
 9d6:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART(CR);
 9da:	8d e0       	ldi	r24, 0x0D	; 13
 9dc:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('S');	transmitUART('y'); 	transmitUART('s'); 	transmitUART('t'); 	transmitUART('e');
 9e0:	83 e5       	ldi	r24, 0x53	; 83
 9e2:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 9e6:	89 e7       	ldi	r24, 0x79	; 121
 9e8:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 9ec:	83 e7       	ldi	r24, 0x73	; 115
 9ee:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 9f2:	84 e7       	ldi	r24, 0x74	; 116
 9f4:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 9f8:	85 e6       	ldi	r24, 0x65	; 101
 9fa:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('m');	transmitUART(' '); 	transmitUART('c'); 	transmitUART('h'); 	transmitUART('e');
 9fe:	8d e6       	ldi	r24, 0x6D	; 109
 a00:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a04:	80 e2       	ldi	r24, 0x20	; 32
 a06:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a0a:	83 e6       	ldi	r24, 0x63	; 99
 a0c:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a10:	88 e6       	ldi	r24, 0x68	; 104
 a12:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a16:	85 e6       	ldi	r24, 0x65	; 101
 a18:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('c');	transmitUART('k'); 	transmitUART(':');
 a1c:	83 e6       	ldi	r24, 0x63	; 99
 a1e:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a22:	8b e6       	ldi	r24, 0x6B	; 107
 a24:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a28:	8a e3       	ldi	r24, 0x3A	; 58
 a2a:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	lcdStatusRead();
 a2e:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <lcdStatusRead>
 a32:	08 95       	ret

00000a34 <startupMessage>:
	// Check and print results of various components on the blitter board:
}

void startupMessage(void){
	transmitUART('B');	transmitUART('l'); 	transmitUART('i'); 	transmitUART('t'); 	transmitUART('t');
 a34:	82 e4       	ldi	r24, 0x42	; 66
 a36:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a3a:	8c e6       	ldi	r24, 0x6C	; 108
 a3c:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a40:	89 e6       	ldi	r24, 0x69	; 105
 a42:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a46:	84 e7       	ldi	r24, 0x74	; 116
 a48:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a4c:	84 e7       	ldi	r24, 0x74	; 116
 a4e:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('e');	transmitUART('r'); 	transmitUART(' '); 	transmitUART('r'); 	transmitUART('e');
 a52:	85 e6       	ldi	r24, 0x65	; 101
 a54:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a58:	82 e7       	ldi	r24, 0x72	; 114
 a5a:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a5e:	80 e2       	ldi	r24, 0x20	; 32
 a60:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a64:	82 e7       	ldi	r24, 0x72	; 114
 a66:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a6a:	85 e6       	ldi	r24, 0x65	; 101
 a6c:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART('a');	transmitUART('d'); 	transmitUART('y');
 a70:	81 e6       	ldi	r24, 0x61	; 97
 a72:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a76:	84 e6       	ldi	r24, 0x64	; 100
 a78:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a7c:	89 e7       	ldi	r24, 0x79	; 121
 a7e:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
	transmitUART(CR);
 a82:	8d e0       	ldi	r24, 0x0D	; 13
 a84:	0e 94 97 04 	call	0x92e	; 0x92e <transmitUART>
 a88:	08 95       	ret

00000a8a <_exit>:
 a8a:	f8 94       	cli

00000a8c <__stop_program>:
 a8c:	ff cf       	rjmp	.-2      	; 0xa8c <__stop_program>
