
LED_BLINKING.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00802800  00802800  00000270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000021c  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000270  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000002a0  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000148  00000000  00000000  000002e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003caf  00000000  00000000  00000428  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000026e4  00000000  00000000  000040d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000a4c  00000000  00000000  000067bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001c4  00000000  00000000  00007208  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001711  00000000  00000000  000073cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000026c  00000000  00000000  00008add  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000b8  00000000  00000000  00008d49  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 48 00 	jmp	0x90	; 0x90 <__ctors_end>
   4:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
   8:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
   c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  10:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  14:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  18:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  1c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  20:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  24:	0c 94 57 00 	jmp	0xae	; 0xae <__vector_9>
  28:	0c 94 66 00 	jmp	0xcc	; 0xcc <__vector_10>
  2c:	0c 94 75 00 	jmp	0xea	; 0xea <__vector_11>
  30:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  34:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  38:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  3c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  40:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  44:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  48:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  4c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  50:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  54:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  58:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  5c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  60:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  64:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  68:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  6c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  70:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  74:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  78:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  7c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  80:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  84:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  88:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  8c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>

00000090 <__ctors_end>:
  90:	11 24       	eor	r1, r1
  92:	1f be       	out	0x3f, r1	; 63
  94:	cf ef       	ldi	r28, 0xFF	; 255
  96:	cd bf       	out	0x3d, r28	; 61
  98:	df e3       	ldi	r29, 0x3F	; 63
  9a:	de bf       	out	0x3e, r29	; 62
  9c:	0e 94 84 00 	call	0x108	; 0x108 <main>
  a0:	0c 94 0c 01 	jmp	0x218	; 0x218 <_exit>

000000a4 <__bad_interrupt>:
  a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a8 <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
	system_init();
  a8:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <system_init>
  ac:	08 95       	ret

000000ae <__vector_9>:

#include <driver_init.h>
#include <compiler.h>

ISR(TCA0_CMP0_vect)
{
  ae:	1f 92       	push	r1
  b0:	0f 92       	push	r0
  b2:	0f b6       	in	r0, 0x3f	; 63
  b4:	0f 92       	push	r0
  b6:	11 24       	eor	r1, r1
  b8:	8f 93       	push	r24
	/* Insert your TCA Compare 0 Interrupt handling code here */

	/* The interrupt flag has to be cleared manually */
	TCA0.SINGLE.INTFLAGS = TCA_SINGLE_CMP0_bm;
  ba:	80 e1       	ldi	r24, 0x10	; 16
  bc:	80 93 0b 0a 	sts	0x0A0B, r24	; 0x800a0b <__TEXT_REGION_LENGTH__+0x7f4a0b>
}
  c0:	8f 91       	pop	r24
  c2:	0f 90       	pop	r0
  c4:	0f be       	out	0x3f, r0	; 63
  c6:	0f 90       	pop	r0
  c8:	1f 90       	pop	r1
  ca:	18 95       	reti

000000cc <__vector_10>:

ISR(TCA0_CMP1_vect)
{
  cc:	1f 92       	push	r1
  ce:	0f 92       	push	r0
  d0:	0f b6       	in	r0, 0x3f	; 63
  d2:	0f 92       	push	r0
  d4:	11 24       	eor	r1, r1
  d6:	8f 93       	push	r24
	/* Insert your TCA Compare 1 Interrupt handling code here */

	/* The interrupt flag has to be cleared manually */
	TCA0.SINGLE.INTFLAGS = TCA_SINGLE_CMP1_bm;
  d8:	80 e2       	ldi	r24, 0x20	; 32
  da:	80 93 0b 0a 	sts	0x0A0B, r24	; 0x800a0b <__TEXT_REGION_LENGTH__+0x7f4a0b>
}
  de:	8f 91       	pop	r24
  e0:	0f 90       	pop	r0
  e2:	0f be       	out	0x3f, r0	; 63
  e4:	0f 90       	pop	r0
  e6:	1f 90       	pop	r1
  e8:	18 95       	reti

000000ea <__vector_11>:

ISR(TCA0_CMP2_vect)
{
  ea:	1f 92       	push	r1
  ec:	0f 92       	push	r0
  ee:	0f b6       	in	r0, 0x3f	; 63
  f0:	0f 92       	push	r0
  f2:	11 24       	eor	r1, r1
  f4:	8f 93       	push	r24
	/* Insert your TCA Compare 2 Interrupt handling code here */

	/* The interrupt flag has to be cleared manually */
	TCA0.SINGLE.INTFLAGS = TCA_SINGLE_CMP2_bm;
  f6:	80 e4       	ldi	r24, 0x40	; 64
  f8:	80 93 0b 0a 	sts	0x0A0B, r24	; 0x800a0b <__TEXT_REGION_LENGTH__+0x7f4a0b>
}
  fc:	8f 91       	pop	r24
  fe:	0f 90       	pop	r0
 100:	0f be       	out	0x3f, r0	; 63
 102:	0f 90       	pop	r0
 104:	1f 90       	pop	r1
 106:	18 95       	reti

00000108 <main>:
#include "led_function.h"

int main(void)
{
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
 108:	0e 94 54 00 	call	0xa8	; 0xa8 <atmel_start_init>
 10c:	ff cf       	rjmp	.-2      	; 0x10c <main+0x4>

0000010e <BOD_init>:
	//		 | BOD_VLMCFG_BELOW_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
}
 10e:	80 e0       	ldi	r24, 0x00	; 0
 110:	08 95       	ret

00000112 <CLKCTRL_init>:
	//		 | 0 << CLKCTRL_CLKOUT_bp /* System clock out: disabled */);

	// ccp_write_io((void*)&(CLKCTRL.MCLKLOCK),0 << CLKCTRL_LOCKEN_bp /* lock enable: disabled */);

	return 0;
}
 112:	80 e0       	ldi	r24, 0x00	; 0
 114:	08 95       	ret

00000116 <CPUINT_init>:
	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	return 0;
}
 116:	80 e0       	ldi	r24, 0x00	; 0
 118:	08 95       	ret

0000011a <mcu_init>:
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
 11a:	80 e0       	ldi	r24, 0x00	; 0
 11c:	08 c0       	rjmp	.+16     	; 0x12e <mcu_init+0x14>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 11e:	e8 2f       	mov	r30, r24
 120:	f0 e0       	ldi	r31, 0x00	; 0
 122:	e0 5f       	subi	r30, 0xF0	; 240
 124:	fb 4f       	sbci	r31, 0xFB	; 251
 126:	90 81       	ld	r25, Z
 128:	98 60       	ori	r25, 0x08	; 8
 12a:	90 83       	st	Z, r25
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
 12c:	8f 5f       	subi	r24, 0xFF	; 255
 12e:	88 30       	cpi	r24, 0x08	; 8
 130:	b0 f3       	brcs	.-20     	; 0x11e <mcu_init+0x4>
 132:	80 e0       	ldi	r24, 0x00	; 0
 134:	08 c0       	rjmp	.+16     	; 0x146 <mcu_init+0x2c>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 136:	e8 2f       	mov	r30, r24
 138:	f0 e0       	ldi	r31, 0x00	; 0
 13a:	e0 5d       	subi	r30, 0xD0	; 208
 13c:	fb 4f       	sbci	r31, 0xFB	; 251
 13e:	90 81       	ld	r25, Z
 140:	98 60       	ori	r25, 0x08	; 8
 142:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 144:	8f 5f       	subi	r24, 0xFF	; 255
 146:	88 30       	cpi	r24, 0x08	; 8
 148:	b0 f3       	brcs	.-20     	; 0x136 <mcu_init+0x1c>
 14a:	80 e0       	ldi	r24, 0x00	; 0
 14c:	08 c0       	rjmp	.+16     	; 0x15e <mcu_init+0x44>
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 14e:	e8 2f       	mov	r30, r24
 150:	f0 e0       	ldi	r31, 0x00	; 0
 152:	e0 5b       	subi	r30, 0xB0	; 176
 154:	fb 4f       	sbci	r31, 0xFB	; 251
 156:	90 81       	ld	r25, Z
 158:	98 60       	ori	r25, 0x08	; 8
 15a:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 15c:	8f 5f       	subi	r24, 0xFF	; 255
 15e:	88 30       	cpi	r24, 0x08	; 8
 160:	b0 f3       	brcs	.-20     	; 0x14e <mcu_init+0x34>
 162:	80 e0       	ldi	r24, 0x00	; 0
 164:	08 c0       	rjmp	.+16     	; 0x176 <mcu_init+0x5c>
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 166:	e8 2f       	mov	r30, r24
 168:	f0 e0       	ldi	r31, 0x00	; 0
 16a:	e0 59       	subi	r30, 0x90	; 144
 16c:	fb 4f       	sbci	r31, 0xFB	; 251
 16e:	90 81       	ld	r25, Z
 170:	98 60       	ori	r25, 0x08	; 8
 172:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 174:	8f 5f       	subi	r24, 0xFF	; 255
 176:	88 30       	cpi	r24, 0x08	; 8
 178:	b0 f3       	brcs	.-20     	; 0x166 <mcu_init+0x4c>
 17a:	80 e0       	ldi	r24, 0x00	; 0
 17c:	08 c0       	rjmp	.+16     	; 0x18e <mcu_init+0x74>
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 17e:	e8 2f       	mov	r30, r24
 180:	f0 e0       	ldi	r31, 0x00	; 0
 182:	e0 57       	subi	r30, 0x70	; 112
 184:	fb 4f       	sbci	r31, 0xFB	; 251
 186:	90 81       	ld	r25, Z
 188:	98 60       	ori	r25, 0x08	; 8
 18a:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 18c:	8f 5f       	subi	r24, 0xFF	; 255
 18e:	88 30       	cpi	r24, 0x08	; 8
 190:	b0 f3       	brcs	.-20     	; 0x17e <mcu_init+0x64>
 192:	80 e0       	ldi	r24, 0x00	; 0
 194:	08 c0       	rjmp	.+16     	; 0x1a6 <mcu_init+0x8c>
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 196:	e8 2f       	mov	r30, r24
 198:	f0 e0       	ldi	r31, 0x00	; 0
 19a:	e0 55       	subi	r30, 0x50	; 80
 19c:	fb 4f       	sbci	r31, 0xFB	; 251
 19e:	90 81       	ld	r25, Z
 1a0:	98 60       	ori	r25, 0x08	; 8
 1a2:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 1a4:	8f 5f       	subi	r24, 0xFF	; 255
 1a6:	88 30       	cpi	r24, 0x08	; 8
 1a8:	b0 f3       	brcs	.-20     	; 0x196 <mcu_init+0x7c>
		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}
}
 1aa:	08 95       	ret

000001ac <TIMER_0_initialization>:
#include <system.h>

void TIMER_0_initialization(void)
{

	TIMER_0_init();
 1ac:	0e 94 00 01 	call	0x200	; 0x200 <TIMER_0_init>
 1b0:	08 95       	ret

000001b2 <system_init>:
/**
 * \brief System initialization
 */
void system_init()
{
	mcu_init();
 1b2:	0e 94 8d 00 	call	0x11a	; 0x11a <mcu_init>
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTD.OUT |= (1 << pin);
	} else {
		VPORTD.OUT &= ~(1 << pin);
 1b6:	8d b1       	in	r24, 0x0d	; 13
 1b8:	8e 7f       	andi	r24, 0xFE	; 254
 1ba:	8d b9       	out	0x0d, r24	; 13
	switch (dir) {
	case PORT_DIR_IN:
		VPORTD.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTD.DIR |= (1 << pin);
 1bc:	8c b1       	in	r24, 0x0c	; 12
 1be:	81 60       	ori	r24, 0x01	; 1
 1c0:	8c b9       	out	0x0c, r24	; 12
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
 1c2:	85 b3       	in	r24, 0x15	; 21
 1c4:	8b 7f       	andi	r24, 0xFB	; 251
 1c6:	85 bb       	out	0x15, r24	; 21
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
 1c8:	84 b3       	in	r24, 0x14	; 20
 1ca:	84 60       	ori	r24, 0x04	; 4
 1cc:	84 bb       	out	0x14, r24	; 20
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
 1ce:	85 b3       	in	r24, 0x15	; 21
 1d0:	87 7f       	andi	r24, 0xF7	; 247
 1d2:	85 bb       	out	0x15, r24	; 21
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
 1d4:	84 b3       	in	r24, 0x14	; 20
 1d6:	88 60       	ori	r24, 0x08	; 8
 1d8:	84 bb       	out	0x14, r24	; 20
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
 1da:	85 b3       	in	r24, 0x15	; 21
 1dc:	8f 7e       	andi	r24, 0xEF	; 239
 1de:	85 bb       	out	0x15, r24	; 21
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
 1e0:	84 b3       	in	r24, 0x14	; 20
 1e2:	80 61       	ori	r24, 0x10	; 16
 1e4:	84 bb       	out	0x14, r24	; 20
	    // <true"> High
	    false);

	G3_MCU_set_dir(PORT_DIR_OUT);

	CLKCTRL_init();
 1e6:	0e 94 89 00 	call	0x112	; 0x112 <CLKCTRL_init>

	TIMER_0_initialization();
 1ea:	0e 94 d6 00 	call	0x1ac	; 0x1ac <TIMER_0_initialization>

	CPUINT_init();
 1ee:	0e 94 8b 00 	call	0x116	; 0x116 <CPUINT_init>

	SLPCTRL_init();
 1f2:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SLPCTRL_init>

	BOD_init();
 1f6:	0e 94 87 00 	call	0x10e	; 0x10e <BOD_init>
 1fa:	08 95       	ret

000001fc <SLPCTRL_init>:

	// SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp /* Sleep enable: disabled */
	//		 | SLPCTRL_SMODE_IDLE_gc; /* Idle mode */

	return 0;
}
 1fc:	80 e0       	ldi	r24, 0x00	; 0
 1fe:	08 95       	ret

00000200 <TIMER_0_init>:

	// TCA0.SINGLE.CMP2 = 0x0; /* Compare Register 2: 0x0 */

	// TCA0.SINGLE.CNT = 0x0; /* Count: 0x0 */

	TCA0.SINGLE.CTRLB = 0 << TCA_SINGLE_ALUPD_bp            /* Auto Lock Update: disabled */
 200:	e0 e0       	ldi	r30, 0x00	; 0
 202:	fa e0       	ldi	r31, 0x0A	; 10
 204:	83 e7       	ldi	r24, 0x73	; 115
 206:	81 83       	std	Z+1, r24	; 0x01
	                    | 1 << TCA_SINGLE_CMP0EN_bp         /* Compare 0 Enable: enabled */
	                    | 1 << TCA_SINGLE_CMP1EN_bp         /* Compare 1 Enable: enabled */
	                    | 1 << TCA_SINGLE_CMP2EN_bp         /* Compare 2 Enable: enabled */
	                    | TCA_SINGLE_WGMODE_SINGLESLOPE_gc; /*  */

	TCA0.SINGLE.CTRLC = 1 << TCA_SINGLE_CMP0OV_bp    /* Compare 0 Waveform Output Value: enabled */
 208:	87 e0       	ldi	r24, 0x07	; 7
 20a:	82 83       	std	Z+2, r24	; 0x02
	// TCA0.SINGLE.DBGCTRL = 0 << TCA_SINGLE_DBGRUN_bp; /* Debug Run: disabled */

	// TCA0.SINGLE.EVCTRL = 0 << TCA_SINGLE_CNTEI_bp /* Count on Event Input: disabled */
	//		 | TCA_SINGLE_EVACT_POSEDGE_gc /* Count on positive edge event */;

	TCA0.SINGLE.INTCTRL = 1 << TCA_SINGLE_CMP0_bp   /* Compare 0 Interrupt: enabled */
 20c:	80 e7       	ldi	r24, 0x70	; 112
 20e:	82 87       	std	Z+10, r24	; 0x0a
	                      | 1 << TCA_SINGLE_CMP2_bp /* Compare 2 Interrupt: enabled */
	                      | 0 << TCA_SINGLE_OVF_bp; /* Overflow Interrupt: disabled */

	// TCA0.SINGLE.PER = 0xffff; /* Period: 0xffff */

	TCA0.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1_gc /* System Clock */
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	80 83       	st	Z, r24
	                    | 1 << TCA_SINGLE_ENABLE_bp /* Module Enable: enabled */;

	return 0;
}
 214:	80 e0       	ldi	r24, 0x00	; 0
 216:	08 95       	ret

00000218 <_exit>:
 218:	f8 94       	cli

0000021a <__stop_program>:
 21a:	ff cf       	rjmp	.-2      	; 0x21a <__stop_program>
