
           Lattice Mapping Report File for Design Module 'toplcd00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     lcd00_projectlcd00.ngd -o lcd00_projectlcd00_map.ncd -pr
     lcd00_projectlcd00.prf -mp lcd00_projectlcd00.mrp -lpf D:/Sexto_Semestre/Ar
     quitectura_Computadora/projectMachXO2/lcd00/projectlcd00/lcd00_projectlcd00
     _synplify.lpf -lpf
     D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/lcd00/lcd00.lpf
     -c 0 -gui -msgset D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2
     /lcd00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  04/04/19  02:19:33

Design Summary
--------------

   Number of registers:     52 out of  7209 (1%)
      PFU registers:           51 out of  6864 (1%)
      PIO registers:            1 out of   345 (0%)
   Number of SLICEs:        67 out of  3432 (2%)
      SLICEs as Logic/ROM:     67 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:        134 out of  6864 (2%)
      Number used as logic LUTs:        112
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 42 + 4(JTAG) out of 115 (40%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1

                                    Page 1




Design:  toplcd00                                      Date:  04/04/19  02:19:33

Design Summary (cont)
---------------------
     Net LC00.sclk_0: 32 loads, 32 rising, 0 falling (Driver: LC00/OS00/OSCInst0
     )
   Number of Clock Enables:  7
     Net pcd.un2_outcontcd_1_RNIJ0FQ1: 1 loads, 0 LSLICEs
     Net LC04/outWordd_1_cnv[0]: 4 loads, 4 LSLICEs
     Net un1_outdiv_0_sqmuxa_1_4_RNI2RUN: 7 loads, 7 LSLICEs
     Net LC03/ENcd_RNO: 1 loads, 1 LSLICEs
     Net LC02/un1_resetc_1_0_m4_RNIMN1A1: 4 loads, 4 LSLICEs
     Net LC02/outCommandc_1_RNO[7]: 1 loads, 1 LSLICEs
     Net LC02/ENc_RNO: 1 loads, 1 LSLICEs
   Number of LSRs:  5
     Net G_24: 4 loads, 3 LSLICEs
     Net LC04/outWordd_1_37: 4 loads, 4 LSLICEs
     Net G_19: 4 loads, 4 LSLICEs
     Net LC02/outCommandc_1_RNO_0[7]: 1 loads, 1 LSLICEs
     Net LC00/OS01/un1_sdiv69_RNIQ1301: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset0_c: 29 loads
     Net un1_outdiv_0_sqmuxa_1_4_RNI2RUN: 18 loads
     Net outContcd0_c[2]: 15 loads
     Net outFlagc0_c: 15 loads
     Net outContcc0_c[0]: 13 loads
     Net outContcc0_c[2]: 13 loads
     Net outContcc0_c[3]: 13 loads
     Net outContcd0_c[4]: 12 loads
     Net outContcc0_c[1]: 11 loads
     Net outContcd0_c[0]: 11 loads




   Number of warnings:  6
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/lcd00/l
     cd00.lpf(42): In "LOCATE COMP "outRW0" SITE "93" ;": Overriding attribute
     LOC with 93 from preference file.
WARNING - map: D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/lcd00/l
     cd00.lpf(43): In "LOCATE COMP "outRS0" SITE "95" ;": Overriding attribute
     LOC with 95 from preference file.
WARNING - map: D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/lcd00/l
     cd00.lpf(44): In "LOCATE COMP "outEN0" SITE "96" ;": Overriding attribute
     LOC with 96 from preference file.
WARNING - map: Preference parsing results:  3 semantic errors detected.
WARNING - map: IO buffer missing for top level port outFlagd0...logic will be
     discarded.
WARNING - map: There are semantic errors in the preference file
     D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/lcd00/lcd00.lpf.




                                    Page 2




Design:  toplcd00                                      Date:  04/04/19  02:19:33

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outEN0              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRS0              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRW0              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outENled0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRSled0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRWled0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLED0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordLCD0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContcd0[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContcd0[3]       | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  toplcd00                                      Date:  04/04/19  02:19:33

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outContcd0[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContcd0[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContcd0[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContcc0[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContcc0[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContcc0[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContcc0[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContcc0[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcd0          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outFlagc0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcc0          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block LC00/GND undriven or does not drive anything - clipped.
Block LC00/VCC undriven or does not drive anything - clipped.
Block LC00/OS00/VCC undriven or does not drive anything - clipped.
Block LC00/OS01/VCC undriven or does not drive anything - clipped.
Block LC01/GND undriven or does not drive anything - clipped.
Block LC01/VCC undriven or does not drive anything - clipped.
Block LC02/GND undriven or does not drive anything - clipped.
Block LC02/VCC undriven or does not drive anything - clipped.
Block LC03/GND undriven or does not drive anything - clipped.
Block LC03/VCC undriven or does not drive anything - clipped.
Block LC04/GND undriven or does not drive anything - clipped.
Block LC04/VCC undriven or does not drive anything - clipped.
Block LC05/VCC undriven or does not drive anything - clipped.
Block LC05/GND undriven or does not drive anything - clipped.
Signal LC00/OS00/GND undriven or does not drive anything - clipped.
Signal LC00/OS01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

                                    Page 4




Design:  toplcd00                                      Date:  04/04/19  02:19:33

Removed logic (cont)
--------------------
Signal LC00/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal LC00/OS01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal LC00/OS01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal LC00/OS01/N_1 undriven or does not drive anything - clipped.
Block LC00/OS00/GND was optimized away.
Block LC00/OS01/GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                LC00/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     LC00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: LC00/OS00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 56 MB
        


















                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
