aag 2647 179 241 1 2227
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 969
364 981
366 993
368 1005
370 1017
372 1029
374 1041
376 1053
378 1069
380 1081
382 1093
384 1105
386 1117
388 1129
390 1141
392 1153
394 1165
396 1177
398 1189
400 1201
402 1213
404 1225
406 1237
408 1249
410 1261
412 1273
414 1285
416 1297
418 1309
420 1321
422 1333
424 1345
426 1357
428 1369
430 1381
432 1393
434 1405
436 1417
438 1429
440 1441
442 1453
444 1465
446 1477
448 1489
450 1501
452 1513
454 1525
456 1537
458 1565
460 1577
462 1585
464 1593
466 1601
468 1609
470 1617
472 1629
474 1641
476 1653
478 1665
480 1677
482 1689
484 1701
486 1713
488 1725
490 1737
492 1749
494 1761
496 1773
498 1785
500 1797
502 1809
504 1821
506 1947
508 1966
510 1984
512 2001
514 2013
516 2025
518 2037
520 2049
522 2061
524 2073
526 2085
528 2097
530 2109
532 2121
534 2133
536 2145
538 2157
540 2169
542 2181
544 2193
546 2205
548 2217
550 2229
552 2241
554 2253
556 2265
558 2277
560 2311
562 2329
564 2347
566 2365
568 2383
570 2401
572 2419
574 2437
576 2457
578 2495
580 2527
582 2545
584 2563
586 2581
588 2599
590 2617
592 2635
594 2653
596 2963
598 2991
600 2997
602 3003
604 3009
606 3015
608 3021
610 3027
612 3033
614 3039
616 3051
618 3063
620 3075
622 3087
624 3099
626 3111
628 3123
630 3135
632 4529
634 4578
636 4616
638 4654
640 4661
642 4667
644 4673
646 4679
648 4685
650 4691
652 4697
654 4703
656 4709
658 4715
660 4721
662 4727
664 4733
666 4739
668 4745
670 4751
672 4757
674 4763
676 4769
678 4775
680 4781
682 4787
684 4793
686 4799
688 4805
690 4811
692 4817
694 4823
696 4829
698 4835
700 4841
702 4847
704 4853
706 4859
708 4865
710 4871
712 4877
714 4883
716 4889
718 4895
720 4901
722 4907
724 4913
726 4919
728 4925
730 4931
732 4937
734 4943
736 4949
738 4950
740 4958
742 4968
744 4978
746 4999
748 5005
750 5011
752 5017
754 5023
756 5029
758 5035
760 5041
762 5047
764 5053
766 5059
768 5065
770 5071
772 5077
774 5083
776 5089
778 5109
780 5115
782 5121
784 5127
786 5133
788 5139
790 5145
792 5151
794 5157
796 5163
798 5169
800 5175
802 5181
804 5187
806 5193
808 5199
810 5205
812 5211
814 5217
816 5223
818 5229
820 5235
822 5241
824 5247
826 5253
828 5259
830 5265
832 5271
834 5277
836 5283
838 5289
840 5295
919
842 745 360
844 744 360
846 843 360
848 743 360
850 742 360
852 849 360
854 741 360
856 740 360
858 855 360
860 739 360
862 738 360
864 861 360
866 859 853
868 866 847
870 869 846
872 870 867
874 858 850
876 875 867
878 867 847
880 866 844
882 881 879
884 863 858
886 884 876
888 886 882
890 889 873
892 339 337
894 892 341
896 895 340
898 896 893
900 338 336
902 901 893
904 893 341
906 892 340
908 907 905
910 336 335
912 910 902
914 912 908
916 915 899
918 916 890
920 337 335
922 920 339
924 922 341
926 247 245
928 926 249
930 928 250
932 930 253
934 932 255
936 934 257
938 936 259
940 938 924
942 4 3
944 942 7
946 944 9
948 946 11
950 948 13
952 950 15
954 952 17
956 954 940
958 363 360
960 362 360
962 959 360
964 956 18
966 960 957
968 967 965
970 365 360
972 364 360
974 971 360
976 956 20
978 972 957
980 979 977
982 367 360
984 366 360
986 983 360
988 956 22
990 984 957
992 991 989
994 369 360
996 368 360
998 995 360
1000 956 24
1002 996 957
1004 1003 1001
1006 371 360
1008 370 360
1010 1007 360
1012 956 26
1014 1008 957
1016 1015 1013
1018 373 360
1020 372 360
1022 1019 360
1024 956 28
1026 1020 957
1028 1027 1025
1030 375 360
1032 374 360
1034 1031 360
1036 956 30
1038 1032 957
1040 1039 1037
1042 377 360
1044 376 360
1046 1043 360
1048 956 32
1050 1044 957
1052 1051 1049
1054 920 338
1056 1054 341
1058 379 360
1060 378 360
1062 1059 360
1064 1056 178
1066 1060 1057
1068 1067 1065
1070 381 360
1072 380 360
1074 1071 360
1076 1056 180
1078 1072 1057
1080 1079 1077
1082 383 360
1084 382 360
1086 1083 360
1088 1056 182
1090 1084 1057
1092 1091 1089
1094 385 360
1096 384 360
1098 1095 360
1100 1056 184
1102 1096 1057
1104 1103 1101
1106 387 360
1108 386 360
1110 1107 360
1112 1056 186
1114 1108 1057
1116 1115 1113
1118 389 360
1120 388 360
1122 1119 360
1124 1056 188
1126 1120 1057
1128 1127 1125
1130 391 360
1132 390 360
1134 1131 360
1136 1056 190
1138 1132 1057
1140 1139 1137
1142 393 360
1144 392 360
1146 1143 360
1148 1056 192
1150 1144 1057
1152 1151 1149
1154 395 360
1156 394 360
1158 1155 360
1160 1056 34
1162 1156 1057
1164 1163 1161
1166 397 360
1168 396 360
1170 1167 360
1172 1056 36
1174 1168 1057
1176 1175 1173
1178 399 360
1180 398 360
1182 1179 360
1184 1056 38
1186 1180 1057
1188 1187 1185
1190 401 360
1192 400 360
1194 1191 360
1196 1056 40
1198 1192 1057
1200 1199 1197
1202 403 360
1204 402 360
1206 1203 360
1208 1056 42
1210 1204 1057
1212 1211 1209
1214 405 360
1216 404 360
1218 1215 360
1220 1056 44
1222 1216 1057
1224 1223 1221
1226 407 360
1228 406 360
1230 1227 360
1232 1056 46
1234 1228 1057
1236 1235 1233
1238 409 360
1240 408 360
1242 1239 360
1244 1056 48
1246 1240 1057
1248 1247 1245
1250 411 360
1252 410 360
1254 1251 360
1256 1056 50
1258 1252 1057
1260 1259 1257
1262 413 360
1264 412 360
1266 1263 360
1268 1056 52
1270 1264 1057
1272 1271 1269
1274 415 360
1276 414 360
1278 1275 360
1280 1056 54
1282 1276 1057
1284 1283 1281
1286 417 360
1288 416 360
1290 1287 360
1292 1056 56
1294 1288 1057
1296 1295 1293
1298 419 360
1300 418 360
1302 1299 360
1304 1056 58
1306 1300 1057
1308 1307 1305
1310 421 360
1312 420 360
1314 1311 360
1316 1056 60
1318 1312 1057
1320 1319 1317
1322 423 360
1324 422 360
1326 1323 360
1328 1056 62
1330 1324 1057
1332 1331 1329
1334 425 360
1336 424 360
1338 1335 360
1340 1056 64
1342 1336 1057
1344 1343 1341
1346 427 360
1348 426 360
1350 1347 360
1352 1056 66
1354 1348 1057
1356 1355 1353
1358 429 360
1360 428 360
1362 1359 360
1364 1056 68
1366 1360 1057
1368 1367 1365
1370 431 360
1372 430 360
1374 1371 360
1376 1056 70
1378 1372 1057
1380 1379 1377
1382 433 360
1384 432 360
1386 1383 360
1388 1056 72
1390 1384 1057
1392 1391 1389
1394 435 360
1396 434 360
1398 1395 360
1400 1056 74
1402 1396 1057
1404 1403 1401
1406 437 360
1408 436 360
1410 1407 360
1412 1056 76
1414 1408 1057
1416 1415 1413
1418 439 360
1420 438 360
1422 1419 360
1424 1056 78
1426 1420 1057
1428 1427 1425
1430 441 360
1432 440 360
1434 1431 360
1436 1056 80
1438 1432 1057
1440 1439 1437
1442 443 360
1444 442 360
1446 1443 360
1448 1056 82
1450 1444 1057
1452 1451 1449
1454 445 360
1456 444 360
1458 1455 360
1460 1056 84
1462 1456 1057
1464 1463 1461
1466 447 360
1468 446 360
1470 1467 360
1472 1056 86
1474 1468 1057
1476 1475 1473
1478 449 360
1480 448 360
1482 1479 360
1484 1056 88
1486 1480 1057
1488 1487 1485
1490 451 360
1492 450 360
1494 1491 360
1496 1056 90
1498 1492 1057
1500 1499 1497
1502 453 360
1504 452 360
1506 1503 360
1508 1056 92
1510 1504 1057
1512 1511 1509
1514 455 360
1516 454 360
1518 1515 360
1520 1056 94
1522 1516 1057
1524 1523 1521
1526 457 360
1528 456 360
1530 1527 360
1532 1056 96
1534 1528 1057
1536 1535 1533
1538 5 2
1540 1538 7
1542 1540 9
1544 1542 11
1546 1544 13
1548 1546 15
1550 1548 17
1552 1550 940
1554 459 360
1556 458 360
1558 1555 360
1560 1552 18
1562 1556 1553
1564 1563 1561
1566 461 360
1568 460 360
1570 1567 360
1572 1552 20
1574 1568 1553
1576 1575 1573
1578 462 360
1580 1552 22
1582 1578 1553
1584 1583 1581
1586 464 360
1588 1552 24
1590 1586 1553
1592 1591 1589
1594 466 360
1596 1552 26
1598 1594 1553
1600 1599 1597
1602 468 360
1604 1552 28
1606 1602 1553
1608 1607 1605
1610 470 360
1612 1552 30
1614 1610 1553
1616 1615 1613
1618 473 360
1620 472 360
1622 1619 360
1624 1552 32
1626 1620 1553
1628 1627 1625
1630 475 360
1632 474 360
1634 1631 360
1636 1056 282
1638 1632 1057
1640 1639 1637
1642 477 360
1644 476 360
1646 1643 360
1648 1056 284
1650 1644 1057
1652 1651 1649
1654 479 360
1656 478 360
1658 1655 360
1660 1056 286
1662 1656 1057
1664 1663 1661
1666 481 360
1668 480 360
1670 1667 360
1672 1056 288
1674 1668 1057
1676 1675 1673
1678 483 360
1680 482 360
1682 1679 360
1684 1056 290
1686 1680 1057
1688 1687 1685
1690 485 360
1692 484 360
1694 1691 360
1696 1056 292
1698 1692 1057
1700 1699 1697
1702 487 360
1704 486 360
1706 1703 360
1708 1056 294
1710 1704 1057
1712 1711 1709
1714 489 360
1716 488 360
1718 1715 360
1720 1056 296
1722 1716 1057
1724 1723 1721
1726 491 360
1728 490 360
1730 1727 360
1732 1056 194
1734 1728 1057
1736 1735 1733
1738 493 360
1740 492 360
1742 1739 360
1744 1056 196
1746 1740 1057
1748 1747 1745
1750 495 360
1752 494 360
1754 1751 360
1756 1056 198
1758 1752 1057
1760 1759 1757
1762 497 360
1764 496 360
1766 1763 360
1768 1056 200
1770 1764 1057
1772 1771 1769
1774 499 360
1776 498 360
1778 1775 360
1780 1056 202
1782 1776 1057
1784 1783 1781
1786 501 360
1788 500 360
1790 1787 360
1792 1056 204
1794 1788 1057
1796 1795 1793
1798 503 360
1800 502 360
1802 1799 360
1804 1056 206
1806 1800 1057
1808 1807 1805
1810 505 360
1812 504 360
1814 1811 360
1816 1056 208
1818 1812 1057
1820 1819 1817
1822 337 334
1824 1822 339
1826 1824 340
1828 507 360
1830 506 360
1832 1829 360
1834 509 360
1836 508 360
1838 1835 360
1840 511 360
1842 510 360
1844 1841 360
1846 1837 1831
1848 1846 1843
1850 1848 1826
1852 1570 1557
1854 1852 1579
1856 1854 1587
1858 1856 1595
1860 1858 1603
1862 1860 1611
1864 1862 1621
1866 1864 1850
1868 1862 1622
1870 1868 1850
1872 1570 1558
1874 1872 1579
1876 1874 1587
1878 1876 1595
1880 1878 1603
1882 1880 1611
1884 1882 1621
1886 1884 1850
1888 1009 997
1890 1888 1021
1892 1890 1034
1894 1892 1045
1896 1894 1886
1898 1837 1832
1900 1898 1843
1902 1900 1826
1904 1902 332
1906 1838 1831
1908 1906 1843
1910 1908 1826
1912 1910 342
1914 1838 1832
1916 1914 1843
1918 1916 1826
1920 1918 260
1922 1846 1844
1924 1922 1826
1926 1924 260
1928 1927 1830
1930 1928 1921
1932 1930 1913
1934 1932 1905
1936 1934 1887
1938 1936 1897
1940 1939 1897
1942 1941 1871
1944 1942 1867
1946 1945 1867
1948 1927 1836
1950 1948 1921
1952 1950 1913
1954 1952 1905
1956 1954 1887
1958 1956 1897
1960 1959 1897
1962 1961 1871
1964 1963 1871
1966 1965 1867
1968 1927 1842
1970 1968 1921
1972 1970 1913
1974 1972 1905
1976 1974 1887
1978 1977 1887
1980 1979 1897
1982 1980 1871
1984 1982 1867
1986 910 339
1988 1986 341
1990 513 360
1992 512 360
1994 1991 360
1996 1988 298
1998 1992 1989
2000 1999 1997
2002 515 360
2004 514 360
2006 2003 360
2008 1988 300
2010 2004 1989
2012 2011 2009
2014 517 360
2016 516 360
2018 2015 360
2020 1988 302
2022 2016 1989
2024 2023 2021
2026 519 360
2028 518 360
2030 2027 360
2032 1988 304
2034 2028 1989
2036 2035 2033
2038 521 360
2040 520 360
2042 2039 360
2044 1988 306
2046 2040 1989
2048 2047 2045
2050 523 360
2052 522 360
2054 2051 360
2056 1988 308
2058 2052 1989
2060 2059 2057
2062 525 360
2064 524 360
2066 2063 360
2068 1988 310
2070 2064 1989
2072 2071 2069
2074 527 360
2076 526 360
2078 2075 360
2080 1988 312
2082 2076 1989
2084 2083 2081
2086 529 360
2088 528 360
2090 2087 360
2092 1988 314
2094 2088 1989
2096 2095 2093
2098 531 360
2100 530 360
2102 2099 360
2104 1988 316
2106 2100 1989
2108 2107 2105
2110 533 360
2112 532 360
2114 2111 360
2116 1988 318
2118 2112 1989
2120 2119 2117
2122 535 360
2124 534 360
2126 2123 360
2128 1988 320
2130 2124 1989
2132 2131 2129
2134 537 360
2136 536 360
2138 2135 360
2140 1988 322
2142 2136 1989
2144 2143 2141
2146 539 360
2148 538 360
2150 2147 360
2152 1988 324
2154 2148 1989
2156 2155 2153
2158 541 360
2160 540 360
2162 2159 360
2164 1988 326
2166 2160 1989
2168 2167 2165
2170 543 360
2172 542 360
2174 2171 360
2176 1988 328
2178 2172 1989
2180 2179 2177
2182 545 360
2184 544 360
2186 2183 360
2188 1056 228
2190 2184 1057
2192 2191 2189
2194 547 360
2196 546 360
2198 2195 360
2200 1056 230
2202 2196 1057
2204 2203 2201
2206 549 360
2208 548 360
2210 2207 360
2212 1056 232
2214 2208 1057
2216 2215 2213
2218 551 360
2220 550 360
2222 2219 360
2224 1056 234
2226 2220 1057
2228 2227 2225
2230 553 360
2232 552 360
2234 2231 360
2236 1056 236
2238 2232 1057
2240 2239 2237
2242 555 360
2244 554 360
2246 2243 360
2248 1056 238
2250 2244 1057
2252 2251 2249
2254 557 360
2256 556 360
2258 2255 360
2260 1056 240
2262 2256 1057
2264 2263 2261
2266 559 360
2268 558 360
2270 2267 360
2272 1056 242
2274 2268 1057
2276 2275 2273
2278 4 2
2280 2278 7
2282 2280 9
2284 2282 11
2286 2284 13
2288 2286 15
2290 2288 17
2292 2290 940
2294 811 360
2296 810 360
2298 2295 360
2300 561 360
2302 560 360
2304 2301 360
2306 2296 2292
2308 2302 2293
2310 2309 2307
2312 813 360
2314 812 360
2316 2313 360
2318 563 360
2320 562 360
2322 2319 360
2324 2314 2292
2326 2320 2293
2328 2327 2325
2330 815 360
2332 814 360
2334 2331 360
2336 565 360
2338 564 360
2340 2337 360
2342 2332 2292
2344 2338 2293
2346 2345 2343
2348 817 360
2350 816 360
2352 2349 360
2354 567 360
2356 566 360
2358 2355 360
2360 2350 2292
2362 2356 2293
2364 2363 2361
2366 819 360
2368 818 360
2370 2367 360
2372 569 360
2374 568 360
2376 2373 360
2378 2368 2292
2380 2374 2293
2382 2381 2379
2384 821 360
2386 820 360
2388 2385 360
2390 571 360
2392 570 360
2394 2391 360
2396 2386 2292
2398 2392 2293
2400 2399 2397
2402 823 360
2404 822 360
2406 2403 360
2408 573 360
2410 572 360
2412 2409 360
2414 2404 2292
2416 2410 2293
2418 2417 2415
2420 825 360
2422 824 360
2424 2421 360
2426 575 360
2428 574 360
2430 2427 360
2432 2422 2292
2434 2428 2293
2436 2435 2433
2438 942 6
2440 2438 9
2442 2440 11
2444 2442 13
2446 2444 15
2448 2446 17
2450 2448 940
2452 2450 30
2454 2451 30
2456 2455 2453
2458 246 245
2460 2458 249
2462 2460 251
2464 2462 253
2466 2464 255
2468 2466 257
2470 2468 259
2472 2470 924
2474 5 3
2476 2474 7
2478 2476 9
2480 2478 11
2482 2480 13
2484 2482 15
2486 2484 17
2488 2486 2472
2490 2488 18
2492 2489 18
2494 2493 2491
2496 2474 6
2498 2496 9
2500 2498 11
2502 2500 13
2504 2502 15
2506 2504 17
2508 2506 940
2510 827 360
2512 826 360
2514 2511 360
2516 581 360
2518 580 360
2520 2517 360
2522 2512 2508
2524 2518 2509
2526 2525 2523
2528 829 360
2530 828 360
2532 2529 360
2534 583 360
2536 582 360
2538 2535 360
2540 2530 2508
2542 2536 2509
2544 2543 2541
2546 831 360
2548 830 360
2550 2547 360
2552 585 360
2554 584 360
2556 2553 360
2558 2548 2508
2560 2554 2509
2562 2561 2559
2564 833 360
2566 832 360
2568 2565 360
2570 587 360
2572 586 360
2574 2571 360
2576 2566 2508
2578 2572 2509
2580 2579 2577
2582 835 360
2584 834 360
2586 2583 360
2588 589 360
2590 588 360
2592 2589 360
2594 2584 2508
2596 2590 2509
2598 2597 2595
2600 837 360
2602 836 360
2604 2601 360
2606 591 360
2608 590 360
2610 2607 360
2612 2602 2508
2614 2608 2509
2616 2615 2613
2618 839 360
2620 838 360
2622 2619 360
2624 593 360
2626 592 360
2628 2625 360
2630 2620 2508
2632 2626 2509
2634 2633 2631
2636 841 360
2638 840 360
2640 2637 360
2642 595 360
2644 594 360
2646 2643 360
2648 2638 2508
2650 2644 2509
2652 2651 2649
2654 578 360
2656 2655 18
2658 597 360
2660 596 360
2662 2659 360
2664 2660 2657
2666 599 360
2668 598 360
2670 2667 360
2672 2670 2661
2674 737 360
2676 736 360
2678 2675 360
2680 747 360
2682 746 360
2684 2681 360
2686 748 360
2688 751 360
2690 750 360
2692 2689 360
2694 753 360
2696 752 360
2698 2695 360
2700 754 360
2702 757 360
2704 756 360
2706 2703 360
2708 759 360
2710 758 360
2712 2709 360
2714 761 360
2716 760 360
2718 2715 360
2720 2687 2683
2722 2720 2691
2724 2722 2698
2726 2724 2701
2728 2726 2705
2730 2728 2712
2732 2730 2718
2734 2733 2678
2736 2687 2684
2738 2736 2692
2740 2738 2697
2742 2740 2701
2744 2742 2706
2746 2744 2711
2748 2746 2717
2750 2749 2677
2752 2751 2735
2754 1992 963
2756 1995 960
2758 2757 2755
2760 2004 975
2762 2007 972
2764 2763 2761
2766 2016 987
2768 2019 984
2770 2769 2767
2772 2028 999
2774 2031 996
2776 2775 2773
2778 2040 1011
2780 2043 1008
2782 2781 2779
2784 2052 1023
2786 2055 1020
2788 2787 2785
2790 2064 1035
2792 2067 1032
2794 2793 2791
2796 2076 1047
2798 2079 1044
2800 2799 2797
2802 2764 2758
2804 2802 2770
2806 2804 2776
2808 2806 2782
2810 2808 2788
2812 2810 2794
2814 2812 2800
2816 2814 2752
2818 601 360
2820 600 360
2822 2819 360
2824 2823 2088
2826 2820 2091
2828 2827 2825
2830 603 360
2832 602 360
2834 2831 360
2836 2835 2100
2838 2832 2103
2840 2839 2837
2842 605 360
2844 604 360
2846 2843 360
2848 2847 2112
2850 2844 2115
2852 2851 2849
2854 607 360
2856 606 360
2858 2855 360
2860 2859 2124
2862 2856 2127
2864 2863 2861
2866 609 360
2868 608 360
2870 2867 360
2872 2871 2136
2874 2868 2139
2876 2875 2873
2878 611 360
2880 610 360
2882 2879 360
2884 2883 2148
2886 2880 2151
2888 2887 2885
2890 613 360
2892 612 360
2894 2891 360
2896 2895 2160
2898 2892 2163
2900 2899 2897
2902 615 360
2904 614 360
2906 2903 360
2908 2907 2172
2910 2904 2175
2912 2911 2909
2914 2840 2828
2916 2914 2852
2918 2916 2864
2920 2918 2876
2922 2920 2888
2924 2922 2900
2926 2924 2912
2928 2926 2816
2930 577 360
2932 2931 360
2934 2932 2928
2936 2660 227
2938 2937 227
2940 2935 2660
2942 2939 2934
2944 2943 2941
2946 2670 2662
2948 2946 330
2950 2949 2660
2952 2945 2672
2954 2950 2673
2956 2955 2953
2958 2664 2488
2960 2957 2489
2962 2961 2959
2964 2668 2657
2966 2965 2657
2968 2668 227
2970 2969 227
2972 2935 2668
2974 2971 2934
2976 2975 2973
2978 2949 2668
2980 2977 2672
2982 2978 2673
2984 2983 2981
2986 2967 2488
2988 2985 2489
2990 2989 2987
2992 960 956
2994 2820 957
2996 2995 2993
2998 972 956
3000 2832 957
3002 3001 2999
3004 984 956
3006 2844 957
3008 3007 3005
3010 996 956
3012 2856 957
3014 3013 3011
3016 1008 956
3018 2868 957
3020 3019 3017
3022 1020 956
3024 2880 957
3026 3025 3023
3028 1032 956
3030 2892 957
3032 3031 3029
3034 1044 956
3036 2904 957
3038 3037 3035
3040 617 360
3042 616 360
3044 3041 360
3046 1056 344
3048 3042 1057
3050 3049 3047
3052 619 360
3054 618 360
3056 3053 360
3058 1056 346
3060 3054 1057
3062 3061 3059
3064 621 360
3066 620 360
3068 3065 360
3070 1056 348
3072 3066 1057
3074 3073 3071
3076 623 360
3078 622 360
3080 3077 360
3082 1056 350
3084 3078 1057
3086 3085 3083
3088 625 360
3090 624 360
3092 3089 360
3094 1056 352
3096 3090 1057
3098 3097 3095
3100 627 360
3102 626 360
3104 3101 360
3106 1056 354
3108 3102 1057
3110 3109 3107
3112 629 360
3114 628 360
3116 3113 360
3118 1056 356
3120 3114 1057
3122 3121 3119
3124 631 360
3126 630 360
3128 3125 360
3130 1056 358
3132 3126 1057
3134 3133 3131
3136 633 360
3138 632 360
3140 3137 360
3142 635 360
3144 634 360
3146 3143 360
3148 637 360
3150 636 360
3152 3149 360
3154 639 360
3156 638 360
3158 3155 360
3160 3145 3139
3162 3160 3151
3164 3162 3157
3166 336 334
3168 3166 339
3170 3168 341
3172 3170 3164
3174 3145 3140
3176 3174 3151
3178 3176 3157
3180 1908 342
3182 3180 3178
3184 3182 1826
3186 3146 3139
3188 3186 3151
3190 3188 3157
3192 1922 260
3194 3192 3190
3196 3194 1826
3198 3146 3140
3200 3198 3151
3202 3200 3157
3204 3202 1056
3206 3204 281
3208 3204 280
3210 3160 3152
3212 3210 3157
3214 3212 2948
3216 2296 1731
3218 2299 1728
3220 3219 3217
3222 2314 1743
3224 2317 1740
3226 3225 3223
3228 2332 1755
3230 2335 1752
3232 3231 3229
3234 2350 1767
3236 2353 1764
3238 3237 3235
3240 2368 1779
3242 2371 1776
3244 3243 3241
3246 2386 1791
3248 2389 1788
3250 3249 3247
3252 2404 1803
3254 2407 1800
3256 3255 3253
3258 2422 1815
3260 2425 1812
3262 3261 3259
3264 3226 3220
3266 3264 3232
3268 3266 3238
3270 3268 3244
3272 3270 3250
3274 3272 3256
3276 3274 3262
3278 763 360
3280 762 360
3282 3279 360
3284 3283 2302
3286 3280 2305
3288 3287 3285
3290 765 360
3292 764 360
3294 3291 360
3296 3295 2320
3298 3292 2323
3300 3299 3297
3302 767 360
3304 766 360
3306 3303 360
3308 3307 2338
3310 3304 2341
3312 3311 3309
3314 769 360
3316 768 360
3318 3315 360
3320 3319 2356
3322 3316 2359
3324 3323 3321
3326 771 360
3328 770 360
3330 3327 360
3332 3331 2374
3334 3328 2377
3336 3335 3333
3338 773 360
3340 772 360
3342 3339 360
3344 3343 2392
3346 3340 2395
3348 3347 3345
3350 775 360
3352 774 360
3354 3351 360
3356 3355 2410
3358 3352 2413
3360 3359 3357
3362 777 360
3364 776 360
3366 3363 360
3368 3367 2428
3370 3364 2431
3372 3371 3369
3374 3300 3288
3376 3374 3312
3378 3376 3324
3380 3378 3336
3382 3380 3348
3384 3382 3360
3386 3384 3372
3388 3386 3276
3390 3045 2512
3392 3042 2515
3394 3393 3391
3396 3057 2530
3398 3054 2533
3400 3399 3397
3402 3069 2548
3404 3066 2551
3406 3405 3403
3408 3081 2566
3410 3078 2569
3412 3411 3409
3414 3093 2584
3416 3090 2587
3418 3417 3415
3420 3105 2602
3422 3102 2605
3424 3423 3421
3426 3117 2620
3428 3114 2623
3430 3429 3427
3432 3129 2638
3434 3126 2641
3436 3435 3433
3438 3400 3394
3440 3438 3406
3442 3440 3412
3444 3442 3418
3446 3444 3424
3448 3446 3430
3450 3448 3436
3452 3450 3388
3454 2518 1063
3456 2521 1060
3458 3457 3455
3460 2536 1075
3462 2539 1072
3464 3463 3461
3466 2554 1087
3468 2557 1084
3470 3469 3467
3472 2572 1099
3474 2575 1096
3476 3475 3473
3478 2590 1111
3480 2593 1108
3482 3481 3479
3484 2608 1123
3486 2611 1120
3488 3487 3485
3490 2626 1135
3492 2629 1132
3494 3493 3491
3496 2644 1147
3498 2647 1144
3500 3499 3497
3502 3464 3458
3504 3502 3470
3506 3504 3476
3508 3506 3482
3510 3508 3488
3512 3510 3494
3514 3512 3500
3516 3514 3452
3518 721 360
3520 720 360
3522 3519 360
3524 779 360
3526 778 360
3528 3525 360
3530 3526 3523
3532 3529 3520
3534 3533 3531
3536 723 360
3538 722 360
3540 3537 360
3542 781 360
3544 780 360
3546 3543 360
3548 3544 3541
3550 3547 3538
3552 3551 3549
3554 725 360
3556 724 360
3558 3555 360
3560 783 360
3562 782 360
3564 3561 360
3566 3562 3559
3568 3565 3556
3570 3569 3567
3572 727 360
3574 726 360
3576 3573 360
3578 785 360
3580 784 360
3582 3579 360
3584 3580 3577
3586 3583 3574
3588 3587 3585
3590 729 360
3592 728 360
3594 3591 360
3596 787 360
3598 786 360
3600 3597 360
3602 3598 3595
3604 3601 3592
3606 3605 3603
3608 731 360
3610 730 360
3612 3609 360
3614 789 360
3616 788 360
3618 3615 360
3620 3616 3613
3622 3619 3610
3624 3623 3621
3626 733 360
3628 732 360
3630 3627 360
3632 791 360
3634 790 360
3636 3633 360
3638 3634 3631
3640 3637 3628
3642 3641 3639
3644 735 360
3646 734 360
3648 3645 360
3650 793 360
3652 792 360
3654 3651 360
3656 3652 3649
3658 3655 3646
3660 3659 3657
3662 3552 3534
3664 3662 3570
3666 3664 3588
3668 3666 3606
3670 3668 3624
3672 3670 3642
3674 3672 3660
3676 3674 3516
3678 795 360
3680 794 360
3682 3679 360
3684 3680 2187
3686 3683 2184
3688 3687 3685
3690 797 360
3692 796 360
3694 3691 360
3696 3692 2199
3698 3695 2196
3700 3699 3697
3702 799 360
3704 798 360
3706 3703 360
3708 3704 2211
3710 3707 2208
3712 3711 3709
3714 801 360
3716 800 360
3718 3715 360
3720 3716 2223
3722 3719 2220
3724 3723 3721
3726 803 360
3728 802 360
3730 3727 360
3732 3728 2235
3734 3731 2232
3736 3735 3733
3738 805 360
3740 804 360
3742 3739 360
3744 3740 2247
3746 3743 2244
3748 3747 3745
3750 807 360
3752 806 360
3754 3751 360
3756 3752 2259
3758 3755 2256
3760 3759 3757
3762 809 360
3764 808 360
3766 3763 360
3768 3764 2271
3770 3767 2268
3772 3771 3769
3774 3700 3688
3776 3774 3712
3778 3776 3724
3780 3778 3736
3782 3780 3748
3784 3782 3760
3786 3784 3772
3788 3786 3676
3790 1635 960
3792 1632 963
3794 3793 3791
3796 1647 972
3798 1644 975
3800 3799 3797
3802 1659 984
3804 1656 987
3806 3805 3803
3808 1671 996
3810 1668 999
3812 3811 3809
3814 1683 1008
3816 1680 1011
3818 3817 3815
3820 1695 1020
3822 1692 1023
3824 3823 3821
3826 1707 1032
3828 1704 1035
3830 3829 3827
3832 1719 1044
3834 1716 1047
3836 3835 3833
3838 3800 3794
3840 3838 3806
3842 3840 3812
3844 3842 3818
3846 3844 3824
3848 3846 3830
3850 3848 3836
3852 3850 3788
3854 705 360
3856 704 360
3858 3855 360
3860 3859 2820
3862 3856 2823
3864 3863 3861
3866 707 360
3868 706 360
3870 3867 360
3872 3871 2832
3874 3868 2835
3876 3875 3873
3878 709 360
3880 708 360
3882 3879 360
3884 3883 2844
3886 3880 2847
3888 3887 3885
3890 711 360
3892 710 360
3894 3891 360
3896 3895 2856
3898 3892 2859
3900 3899 3897
3902 713 360
3904 712 360
3906 3903 360
3908 3907 2868
3910 3904 2871
3912 3911 3909
3914 715 360
3916 714 360
3918 3915 360
3920 3919 2880
3922 3916 2883
3924 3923 3921
3926 717 360
3928 716 360
3930 3927 360
3932 3931 2892
3934 3928 2895
3936 3935 3933
3938 719 360
3940 718 360
3942 3939 360
3944 3943 2904
3946 3940 2907
3948 3947 3945
3950 3876 3864
3952 3950 3888
3954 3952 3900
3956 3954 3912
3958 3956 3924
3960 3958 3936
3962 3960 3948
3964 3962 3852
3966 641 360
3968 640 360
3970 3967 360
3972 3968 1159
3974 3971 1156
3976 3975 3973
3978 643 360
3980 642 360
3982 3979 360
3984 3980 1171
3986 3983 1168
3988 3987 3985
3990 645 360
3992 644 360
3994 3991 360
3996 3992 1183
3998 3995 1180
4000 3999 3997
4002 647 360
4004 646 360
4006 4003 360
4008 4004 1195
4010 4007 1192
4012 4011 4009
4014 649 360
4016 648 360
4018 4015 360
4020 4016 1207
4022 4019 1204
4024 4023 4021
4026 651 360
4028 650 360
4030 4027 360
4032 4028 1219
4034 4031 1216
4036 4035 4033
4038 653 360
4040 652 360
4042 4039 360
4044 4040 1231
4046 4043 1228
4048 4047 4045
4050 655 360
4052 654 360
4054 4051 360
4056 4052 1243
4058 4055 1240
4060 4059 4057
4062 657 360
4064 656 360
4066 4063 360
4068 4064 1255
4070 4067 1252
4072 4071 4069
4074 659 360
4076 658 360
4078 4075 360
4080 4076 1267
4082 4079 1264
4084 4083 4081
4086 661 360
4088 660 360
4090 4087 360
4092 4088 1279
4094 4091 1276
4096 4095 4093
4098 663 360
4100 662 360
4102 4099 360
4104 4100 1291
4106 4103 1288
4108 4107 4105
4110 665 360
4112 664 360
4114 4111 360
4116 4112 1303
4118 4115 1300
4120 4119 4117
4122 667 360
4124 666 360
4126 4123 360
4128 4124 1315
4130 4127 1312
4132 4131 4129
4134 669 360
4136 668 360
4138 4135 360
4140 4136 1327
4142 4139 1324
4144 4143 4141
4146 671 360
4148 670 360
4150 4147 360
4152 4148 1339
4154 4151 1336
4156 4155 4153
4158 673 360
4160 672 360
4162 4159 360
4164 4160 1351
4166 4163 1348
4168 4167 4165
4170 675 360
4172 674 360
4174 4171 360
4176 4172 1363
4178 4175 1360
4180 4179 4177
4182 677 360
4184 676 360
4186 4183 360
4188 4184 1375
4190 4187 1372
4192 4191 4189
4194 679 360
4196 678 360
4198 4195 360
4200 4196 1387
4202 4199 1384
4204 4203 4201
4206 681 360
4208 680 360
4210 4207 360
4212 4208 1399
4214 4211 1396
4216 4215 4213
4218 683 360
4220 682 360
4222 4219 360
4224 4220 1411
4226 4223 1408
4228 4227 4225
4230 685 360
4232 684 360
4234 4231 360
4236 4232 1423
4238 4235 1420
4240 4239 4237
4242 687 360
4244 686 360
4246 4243 360
4248 4244 1435
4250 4247 1432
4252 4251 4249
4254 689 360
4256 688 360
4258 4255 360
4260 4256 1447
4262 4259 1444
4264 4263 4261
4266 691 360
4268 690 360
4270 4267 360
4272 4268 1459
4274 4271 1456
4276 4275 4273
4278 693 360
4280 692 360
4282 4279 360
4284 4280 1471
4286 4283 1468
4288 4287 4285
4290 695 360
4292 694 360
4294 4291 360
4296 4292 1483
4298 4295 1480
4300 4299 4297
4302 697 360
4304 696 360
4306 4303 360
4308 4304 1495
4310 4307 1492
4312 4311 4309
4314 699 360
4316 698 360
4318 4315 360
4320 4316 1507
4322 4319 1504
4324 4323 4321
4326 701 360
4328 700 360
4330 4327 360
4332 4328 1519
4334 4331 1516
4336 4335 4333
4338 703 360
4340 702 360
4342 4339 360
4344 4340 1531
4346 4343 1528
4348 4347 4345
4350 3988 3976
4352 4350 4000
4354 4352 4012
4356 4354 4024
4358 4356 4036
4360 4358 4048
4362 4360 4060
4364 4362 4072
4366 4364 4084
4368 4366 4096
4370 4368 4108
4372 4370 4120
4374 4372 4132
4376 4374 4144
4378 4376 4156
4380 4378 4168
4382 4380 4180
4384 4382 4192
4386 4384 4204
4388 4386 4216
4390 4388 4228
4392 4390 4240
4394 4392 4252
4396 4394 4264
4398 4396 4276
4400 4398 4288
4402 4400 4300
4404 4402 4312
4406 4404 4324
4408 4406 4336
4410 4408 4348
4412 4410 3964
4414 4412 2677
4416 4415 3214
4418 4416 1826
4420 3214 262
4422 4420 1826
4424 3214 263
4426 4424 1826
4428 3174 3152
4430 4428 3157
4432 4430 2948
4434 4412 2678
4436 4435 4432
4438 4436 1826
4440 4432 262
4442 4440 1826
4444 4432 263
4446 4444 1826
4448 3186 3152
4450 4448 3157
4452 1822 338
4454 4452 341
4456 4454 4450
4458 3198 3152
4460 4458 3157
4462 910 338
4464 4462 341
4466 4464 4460
4468 3162 3158
4470 3166 338
4472 4470 341
4474 4472 4468
4476 3176 3158
4478 922 340
4480 4478 4476
4482 4481 3138
4484 4483 4481
4486 4485 4475
4488 4487 4475
4490 4489 4467
4492 4491 4467
4494 4493 4457
4496 4495 4457
4498 4497 4447
4500 4499 4447
4502 4501 4443
4504 4502 4439
4506 4504 4427
4508 4507 4427
4510 4509 4423
4512 4510 4419
4514 4512 3209
4516 4515 3209
4518 4517 3207
4520 4518 3197
4522 4521 3197
4524 4523 3185
4526 4524 3173
4528 4527 3173
4530 4481 3144
4532 4531 4481
4534 4533 4475
4536 4535 4475
4538 4537 4467
4540 4539 4467
4542 4541 4457
4544 4543 4457
4546 4545 4447
4548 4546 4443
4550 4548 4439
4552 4551 4439
4554 4553 4427
4556 4555 4427
4558 4557 4423
4560 4559 4423
4562 4561 4419
4564 4563 4419
4566 4565 3209
4568 4566 3207
4570 4568 3197
4572 4571 3197
4574 4573 3185
4576 4575 3185
4578 4577 3173
4580 4481 3150
4582 4580 4475
4584 4582 4467
4586 4584 4457
4588 4586 4447
4590 4588 4443
4592 4590 4439
4594 4592 4427
4596 4595 4427
4598 4597 4423
4600 4599 4423
4602 4601 4419
4604 4602 3209
4606 4605 3209
4608 4607 3207
4610 4609 3207
4612 4611 3197
4614 4612 3185
4616 4614 3173
4618 4481 3156
4620 4618 4475
4622 4620 4467
4624 4622 4457
4626 4624 4447
4628 4627 4447
4630 4629 4443
4632 4631 4443
4634 4633 4439
4636 4635 4439
4638 4637 4427
4640 4638 4423
4642 4640 4419
4644 4643 4419
4646 4645 3209
4648 4646 3207
4650 4648 3197
4652 4650 3185
4654 4652 3173
4656 1988 114
4658 3968 1989
4660 4659 4657
4662 1988 116
4664 3980 1989
4666 4665 4663
4668 1988 118
4670 3992 1989
4672 4671 4669
4674 1988 120
4676 4004 1989
4678 4677 4675
4680 1988 122
4682 4016 1989
4684 4683 4681
4686 1988 124
4688 4028 1989
4690 4689 4687
4692 1988 126
4694 4040 1989
4696 4695 4693
4698 1988 128
4700 4052 1989
4702 4701 4699
4704 1988 130
4706 4064 1989
4708 4707 4705
4710 1988 132
4712 4076 1989
4714 4713 4711
4716 1988 134
4718 4088 1989
4720 4719 4717
4722 1988 136
4724 4100 1989
4726 4725 4723
4728 1988 138
4730 4112 1989
4732 4731 4729
4734 1988 140
4736 4124 1989
4738 4737 4735
4740 1988 142
4742 4136 1989
4744 4743 4741
4746 1988 144
4748 4148 1989
4750 4749 4747
4752 1988 146
4754 4160 1989
4756 4755 4753
4758 1988 148
4760 4172 1989
4762 4761 4759
4764 1988 150
4766 4184 1989
4768 4767 4765
4770 1988 152
4772 4196 1989
4774 4773 4771
4776 1988 154
4778 4208 1989
4780 4779 4777
4782 1988 156
4784 4220 1989
4786 4785 4783
4788 1988 158
4790 4232 1989
4792 4791 4789
4794 1988 160
4796 4244 1989
4798 4797 4795
4800 1988 162
4802 4256 1989
4804 4803 4801
4806 1988 164
4808 4268 1989
4810 4809 4807
4812 1988 166
4814 4280 1989
4816 4815 4813
4818 1988 168
4820 4292 1989
4822 4821 4819
4824 1988 170
4826 4304 1989
4828 4827 4825
4830 1988 172
4832 4316 1989
4834 4833 4831
4836 1988 174
4838 4328 1989
4840 4839 4837
4842 1988 176
4844 4340 1989
4846 4845 4843
4848 1056 264
4850 3856 1057
4852 4851 4849
4854 1056 266
4856 3868 1057
4858 4857 4855
4860 1056 268
4862 3880 1057
4864 4863 4861
4866 1056 270
4868 3892 1057
4870 4869 4867
4872 1056 272
4874 3904 1057
4876 4875 4873
4878 1056 274
4880 3916 1057
4882 4881 4879
4884 1056 276
4886 3928 1057
4888 4887 4885
4890 1056 278
4892 3940 1057
4894 4893 4891
4896 1056 210
4898 3520 1057
4900 4899 4897
4902 1056 212
4904 3538 1057
4906 4905 4903
4908 1056 214
4910 3556 1057
4912 4911 4909
4914 1056 216
4916 3574 1057
4918 4917 4915
4920 1056 218
4922 3592 1057
4924 4923 4921
4926 1056 220
4928 3610 1057
4930 4929 4927
4932 1056 222
4934 3628 1057
4936 4935 4933
4938 1056 224
4940 3646 1057
4942 4941 4939
4944 2488 24
4946 2489 24
4948 4947 4945
4950 3203 865
4952 862 859
4954 863 856
4956 4955 4953
4958 4957 3203
4960 862 856
4962 4960 853
4964 4961 850
4966 4965 4963
4968 4967 3203
4970 4960 850
4972 4970 847
4974 4971 844
4976 4975 4973
4978 4977 3203
4980 2278 6
4982 4980 9
4984 4982 11
4986 4984 13
4988 4986 15
4990 4988 17
4992 4990 940
4994 4992 18
4996 4993 2682
4998 4997 4995
5000 4992 20
5002 4993 2686
5004 5003 5001
5006 4992 22
5008 4993 2690
5010 5009 5007
5012 4992 24
5014 4993 2696
5016 5015 5013
5018 4992 26
5020 4993 2700
5022 5021 5019
5024 4992 28
5026 4993 2704
5028 5027 5025
5030 4992 30
5032 4993 2710
5034 5033 5031
5036 4992 32
5038 4993 2716
5040 5039 5037
5042 1056 98
5044 3280 1057
5046 5045 5043
5048 1056 100
5050 3292 1057
5052 5051 5049
5054 1056 102
5056 3304 1057
5058 5057 5055
5060 1056 104
5062 3316 1057
5064 5063 5061
5066 1056 106
5068 3328 1057
5070 5069 5067
5072 1056 108
5074 3340 1057
5076 5075 5073
5078 1056 110
5080 3352 1057
5082 5081 5079
5084 1056 112
5086 3364 1057
5088 5087 5085
5090 1538 6
5092 5090 9
5094 5092 11
5096 5094 13
5098 5096 15
5100 5098 17
5102 5100 940
5104 5102 18
5106 5103 3526
5108 5107 5105
5110 5102 20
5112 5103 3544
5114 5113 5111
5116 5102 22
5118 5103 3562
5120 5119 5117
5122 5102 24
5124 5103 3580
5126 5125 5123
5128 5102 26
5130 5103 3598
5132 5131 5129
5134 5102 28
5136 5103 3616
5138 5137 5135
5140 5102 30
5142 5103 3634
5144 5143 5141
5146 5102 32
5148 5103 3652
5150 5149 5147
5152 5102 3526
5154 5103 3680
5156 5155 5153
5158 5102 3544
5160 5103 3692
5162 5161 5159
5164 5102 3562
5166 5103 3704
5168 5167 5165
5170 5102 3580
5172 5103 3716
5174 5173 5171
5176 5102 3598
5178 5103 3728
5180 5179 5177
5182 5102 3616
5184 5103 3740
5186 5185 5183
5188 5102 3634
5190 5103 3752
5192 5191 5189
5194 5102 3652
5196 5103 3764
5198 5197 5195
5200 2292 18
5202 2296 2293
5204 5203 5201
5206 2292 20
5208 2314 2293
5210 5209 5207
5212 2292 22
5214 2332 2293
5216 5215 5213
5218 2292 24
5220 2350 2293
5222 5221 5219
5224 2292 26
5226 2368 2293
5228 5227 5225
5230 2292 28
5232 2386 2293
5234 5233 5231
5236 2292 30
5238 2404 2293
5240 5239 5237
5242 2292 32
5244 2422 2293
5246 5245 5243
5248 2508 18
5250 2512 2509
5252 5251 5249
5254 2508 20
5256 2530 2509
5258 5257 5255
5260 2508 22
5262 2548 2509
5264 5263 5261
5266 2508 24
5268 2566 2509
5270 5269 5267
5272 2508 26
5274 2584 2509
5276 5275 5273
5278 2508 28
5280 2602 2509
5282 5281 5279
5284 2508 30
5286 2620 2509
5288 5287 5285
5290 2508 32
5292 2638 2509
5294 5293 5291
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 fair_cnt<3>_out
l193 state_regCommand_abs<0>_out
l194 state_regCommand_abs<1>_out
l195 state_regCommand_abs<2>_out
l196 state_regCommand_abs<3>_out
l197 state_regCommand_abs<4>_out
l198 state_regCommand_abs<5>_out
l199 state_regCommand_abs<6>_out
l200 state_regCommand_abs<7>_out
l201 state_os_lba1_abs<0>_out
l202 state_os_lba1_abs<1>_out
l203 state_os_lba1_abs<2>_out
l204 state_os_lba1_abs<3>_out
l205 state_os_lba1_abs<4>_out
l206 state_os_lba1_abs<5>_out
l207 state_os_lba1_abs<6>_out
l208 state_os_lba1_abs<7>_out
l209 state_regLBAHigh0_abs<0>_out
l210 state_regLBAHigh0_abs<1>_out
l211 state_regLBAHigh0_abs<2>_out
l212 state_regLBAHigh0_abs<3>_out
l213 state_regLBAHigh0_abs<4>_out
l214 state_regLBAHigh0_abs<5>_out
l215 state_regLBAHigh0_abs<6>_out
l216 state_regLBAHigh0_abs<7>_out
l217 state_regLBAHigh1_abs<0>_out
l218 state_regLBAHigh1_abs<1>_out
l219 state_regLBAHigh1_abs<2>_out
l220 state_regLBAHigh1_abs<3>_out
l221 state_regLBAHigh1_abs<4>_out
l222 state_regLBAHigh1_abs<5>_out
l223 state_regLBAHigh1_abs<6>_out
l224 state_regLBAHigh1_abs<7>_out
l225 state_regLBALow0_abs<0>_out
l226 state_regLBALow0_abs<1>_out
l227 state_regLBALow0_abs<2>_out
l228 state_regLBALow0_abs<3>_out
l229 state_regLBALow0_abs<4>_out
l230 state_regLBALow0_abs<5>_out
l231 state_regLBALow0_abs<6>_out
l232 state_regLBALow0_abs<7>_out
l233 state_regLBAMid0_abs<0>_out
l234 state_regLBAMid0_abs<1>_out
l235 state_regLBAMid0_abs<2>_out
l236 state_regLBAMid0_abs<3>_out
l237 state_regLBAMid0_abs<4>_out
l238 state_regLBAMid0_abs<5>_out
l239 state_regLBAMid0_abs<6>_out
l240 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:22 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b10.v   ---gives--> driver_b10.mv
> abc -c "read_blif_mv driver_b10.mv; write_aiger -s driver_b10n.aig"   ---gives--> driver_b10n.aig
> aigtoaig driver_b10n.aig driver_b10n.aag   ---gives--> driver_b10n.aag (this file)
Content of driver_b10.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [3:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 10) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
