Protel Design System Design Rule Check
PCB File : D:\Projects_Files\Projects\Altium_Projects\Mixer_8\Mixer_8ch_USB_Jack\Mixer_8_USB_jack.PcbDoc
Date     : 21.09.2016
Time     : 14:25:58

Processing Rule : Clearance Constraint (Gap=0.2mm) (InComponent('DA4')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=3mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.1mm > 2.54mm) Pad Free-0(156.25mm,98.25mm) on Multi-Layer Actual Hole Size = 3.1mm
   Violation between Hole Size Constraint: (3.1mm > 2.54mm) Pad Free-0(91.65mm,98.35mm) on Multi-Layer Actual Hole Size = 3.1mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (91.538mm,83.8mm) on Top Overlay And Pad C1-1(90.674mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (91.512mm,83.8mm) on Top Overlay And Pad C1-2(92.376mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (101.738mm,83.8mm) on Top Overlay And Pad C2-1(100.874mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (101.712mm,83.8mm) on Top Overlay And Pad C2-2(102.576mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (111.763mm,83.8mm) on Top Overlay And Pad C3-1(110.899mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (111.737mm,83.8mm) on Top Overlay And Pad C3-2(112.601mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (121.813mm,83.775mm) on Top Overlay And Pad C4-1(120.949mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (121.787mm,83.775mm) on Top Overlay And Pad C4-2(122.651mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (131.638mm,83.8mm) on Top Overlay And Pad C5-1(130.774mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (131.612mm,83.8mm) on Top Overlay And Pad C5-2(132.476mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (141.788mm,83.8mm) on Top Overlay And Pad C6-1(140.924mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (141.762mm,83.8mm) on Top Overlay And Pad C6-2(142.626mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (151.688mm,83.8mm) on Top Overlay And Pad C7-1(150.824mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (151.662mm,83.8mm) on Top Overlay And Pad C7-2(152.526mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (161.438mm,83.8mm) on Top Overlay And Pad C8-1(160.574mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (161.412mm,83.8mm) on Top Overlay And Pad C8-2(162.276mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (102.475mm,96.238mm) on Top Overlay And Pad C9-1(102.475mm,95.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (102.475mm,96.212mm) on Top Overlay And Pad C9-2(102.475mm,97.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (110.425mm,96.238mm) on Top Overlay And Pad C10-1(110.425mm,95.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (110.425mm,96.212mm) on Top Overlay And Pad C10-2(110.425mm,97.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Arc (107.677mm,106.95mm) on Top Overlay And Pad C11-1(105.95mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (106.407mm,106.95mm) on Top Overlay And Pad C11-2(108.084mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (111.237mm,106.95mm) on Top Overlay And Pad C12-1(112.101mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (111.263mm,106.95mm) on Top Overlay And Pad C12-2(110.399mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (112.45mm,109.863mm) on Top Overlay And Pad C13-1(112.45mm,108.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (112.45mm,109.837mm) on Top Overlay And Pad C13-2(112.45mm,110.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (116.85mm,97.737mm) on Top Overlay And Pad C14-1(116.85mm,98.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (116.85mm,97.763mm) on Top Overlay And Pad C14-2(116.85mm,96.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (115.25mm,97.737mm) on Top Overlay And Pad C15-1(115.25mm,98.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (115.25mm,97.763mm) on Top Overlay And Pad C15-2(115.25mm,96.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (141.55mm,92.763mm) on Top Overlay And Pad C16-1(141.55mm,91.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (141.55mm,92.737mm) on Top Overlay And Pad C16-2(141.55mm,93.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (161.437mm,105.25mm) on Top Overlay And Pad C17-1(162.301mm,105.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (161.463mm,105.25mm) on Top Overlay And Pad C17-2(160.599mm,105.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (161.437mm,103.25mm) on Top Overlay And Pad C18-1(162.301mm,103.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (161.463mm,103.25mm) on Top Overlay And Pad C18-2(160.599mm,103.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (139.25mm,92.763mm) on Top Overlay And Pad C19-1(139.25mm,91.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (139.25mm,92.737mm) on Top Overlay And Pad C19-2(139.25mm,93.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (149.363mm,100.25mm) on Top Overlay And Pad C21-1(148.499mm,100.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (149.337mm,100.25mm) on Top Overlay And Pad C21-2(150.201mm,100.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (125.05mm,91.363mm) on Top Overlay And Pad C22-1(125.05mm,90.499mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (125.05mm,91.337mm) on Top Overlay And Pad C22-2(125.05mm,92.201mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Arc (127.15mm,91.477mm) on Top Overlay And Pad C23-1(127.15mm,89.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (127.15mm,90.207mm) on Top Overlay And Pad C23-2(127.15mm,91.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Arc (132.677mm,92.95mm) on Top Overlay And Pad C24-1(130.95mm,92.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (131.407mm,92.95mm) on Top Overlay And Pad C24-2(133.084mm,92.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (122.337mm,106.75mm) on Top Overlay And Pad C25-1(123.201mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (122.363mm,106.75mm) on Top Overlay And Pad C25-2(121.499mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Arc (117.723mm,104.75mm) on Top Overlay And Pad C26-1(119.45mm,104.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (118.993mm,104.75mm) on Top Overlay And Pad C26-2(117.316mm,104.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (132.063mm,106.748mm) on Top Overlay And Pad C27-1(131.199mm,106.748mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (132.037mm,106.748mm) on Top Overlay And Pad C27-2(132.901mm,106.748mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (132.063mm,105.15mm) on Top Overlay And Pad C28-1(131.199mm,105.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (132.037mm,105.15mm) on Top Overlay And Pad C28-2(132.901mm,105.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (122.937mm,114.25mm) on Top Overlay And Pad C29-1(123.801mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (122.963mm,114.25mm) on Top Overlay And Pad C29-2(122.099mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (129.363mm,114.25mm) on Top Overlay And Pad C30-1(128.499mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (129.337mm,114.25mm) on Top Overlay And Pad C30-2(130.201mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (123.074mm,110.45mm) on Top Overlay And Pad QR1-2(122.1mm,110.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (140.82mm,110.35mm) on Top Overlay And Pad VD1-2(142.09mm,110.35mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (140.82mm,110.35mm) on Top Overlay And Pad VD1-1(139.55mm,110.35mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (140.82mm,110.35mm) on Top Overlay And Pad VD1-2(142.09mm,110.35mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (140.82mm,110.35mm) on Top Overlay And Pad VD1-1(139.55mm,110.35mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (162.095mm,110.35mm) on Top Overlay And Pad VD3-1(160.825mm,110.35mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (162.095mm,110.35mm) on Top Overlay And Pad VD3-2(163.365mm,110.35mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (162.095mm,110.35mm) on Top Overlay And Pad VD3-1(160.825mm,110.35mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (162.095mm,110.35mm) on Top Overlay And Pad VD3-2(163.365mm,110.35mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (173.825mm,91.988mm) on Top Overlay And Pad C32-1(173.825mm,91.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (173.825mm,91.962mm) on Top Overlay And Pad C32-2(173.825mm,92.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (176.425mm,91.988mm) on Top Overlay And Pad C31-1(176.425mm,91.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (176.425mm,91.962mm) on Top Overlay And Pad C31-2(176.425mm,92.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (90.001mm,83.152mm)(93.049mm,83.152mm) on Top Overlay And Pad C1-2(92.376mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (89.999mm,84.45mm)(93.049mm,84.45mm) on Top Overlay And Pad C1-2(92.376mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (90.001mm,83.152mm)(93.049mm,83.152mm) on Top Overlay And Pad C1-1(90.674mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (89.999mm,84.45mm)(93.049mm,84.45mm) on Top Overlay And Pad C1-1(90.674mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (100.201mm,83.152mm)(103.249mm,83.152mm) on Top Overlay And Pad C2-2(102.576mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (100.199mm,84.45mm)(103.249mm,84.45mm) on Top Overlay And Pad C2-2(102.576mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (100.201mm,83.152mm)(103.249mm,83.152mm) on Top Overlay And Pad C2-1(100.874mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (100.199mm,84.45mm)(103.249mm,84.45mm) on Top Overlay And Pad C2-1(100.874mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (110.226mm,83.152mm)(113.274mm,83.152mm) on Top Overlay And Pad C3-2(112.601mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (110.224mm,84.45mm)(113.274mm,84.45mm) on Top Overlay And Pad C3-2(112.601mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (110.226mm,83.152mm)(113.274mm,83.152mm) on Top Overlay And Pad C3-1(110.899mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (110.224mm,84.45mm)(113.274mm,84.45mm) on Top Overlay And Pad C3-1(110.899mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (120.276mm,83.127mm)(123.324mm,83.127mm) on Top Overlay And Pad C4-2(122.651mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (120.274mm,84.425mm)(123.324mm,84.425mm) on Top Overlay And Pad C4-2(122.651mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (120.276mm,83.127mm)(123.324mm,83.127mm) on Top Overlay And Pad C4-1(120.949mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (120.274mm,84.425mm)(123.324mm,84.425mm) on Top Overlay And Pad C4-1(120.949mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (130.101mm,83.152mm)(133.149mm,83.152mm) on Top Overlay And Pad C5-2(132.476mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (130.099mm,84.45mm)(133.149mm,84.45mm) on Top Overlay And Pad C5-2(132.476mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (130.101mm,83.152mm)(133.149mm,83.152mm) on Top Overlay And Pad C5-1(130.774mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (130.099mm,84.45mm)(133.149mm,84.45mm) on Top Overlay And Pad C5-1(130.774mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (140.251mm,83.152mm)(143.299mm,83.152mm) on Top Overlay And Pad C6-2(142.626mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (140.249mm,84.45mm)(143.299mm,84.45mm) on Top Overlay And Pad C6-2(142.626mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (140.251mm,83.152mm)(143.299mm,83.152mm) on Top Overlay And Pad C6-1(140.924mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (140.249mm,84.45mm)(143.299mm,84.45mm) on Top Overlay And Pad C6-1(140.924mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (150.151mm,83.152mm)(153.199mm,83.152mm) on Top Overlay And Pad C7-2(152.526mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (150.149mm,84.45mm)(153.199mm,84.45mm) on Top Overlay And Pad C7-2(152.526mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (150.151mm,83.152mm)(153.199mm,83.152mm) on Top Overlay And Pad C7-1(150.824mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (150.149mm,84.45mm)(153.199mm,84.45mm) on Top Overlay And Pad C7-1(150.824mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (159.901mm,83.152mm)(162.949mm,83.152mm) on Top Overlay And Pad C8-2(162.276mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (159.899mm,84.45mm)(162.949mm,84.45mm) on Top Overlay And Pad C8-2(162.276mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (159.901mm,83.152mm)(162.949mm,83.152mm) on Top Overlay And Pad C8-1(160.574mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (159.899mm,84.45mm)(162.949mm,84.45mm) on Top Overlay And Pad C8-1(160.574mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (101.825mm,94.699mm)(101.825mm,97.749mm) on Top Overlay And Pad C9-2(102.475mm,97.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (103.123mm,94.701mm)(103.123mm,97.749mm) on Top Overlay And Pad C9-2(102.475mm,97.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (101.825mm,94.699mm)(101.825mm,97.749mm) on Top Overlay And Pad C9-1(102.475mm,95.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (103.123mm,94.701mm)(103.123mm,97.749mm) on Top Overlay And Pad C9-1(102.475mm,95.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (111.073mm,94.701mm)(111.073mm,97.749mm) on Top Overlay And Pad C10-2(110.425mm,97.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (109.775mm,94.699mm)(109.775mm,97.749mm) on Top Overlay And Pad C10-2(110.425mm,97.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (111.073mm,94.701mm)(111.073mm,97.749mm) on Top Overlay And Pad C10-1(110.425mm,95.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (109.775mm,94.699mm)(109.775mm,97.749mm) on Top Overlay And Pad C10-1(110.425mm,95.374mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (105.086mm,106.01mm)(108.947mm,106.01mm) on Top Overlay And Pad C11-1(105.95mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (105.086mm,107.89mm)(108.947mm,107.89mm) on Top Overlay And Pad C11-1(105.95mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (105.086mm,106.01mm)(108.947mm,106.01mm) on Top Overlay And Pad C11-2(108.084mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (105.086mm,107.89mm)(108.947mm,107.89mm) on Top Overlay And Pad C11-2(108.084mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (109.726mm,106.3mm)(112.776mm,106.3mm) on Top Overlay And Pad C12-2(110.399mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (109.726mm,107.598mm)(112.774mm,107.598mm) on Top Overlay And Pad C12-2(110.399mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (109.726mm,106.3mm)(112.776mm,106.3mm) on Top Overlay And Pad C12-1(112.101mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (109.726mm,107.598mm)(112.774mm,107.598mm) on Top Overlay And Pad C12-1(112.101mm,106.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (113.098mm,108.326mm)(113.098mm,111.374mm) on Top Overlay And Pad C13-2(112.45mm,110.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (111.8mm,108.324mm)(111.8mm,111.374mm) on Top Overlay And Pad C13-2(112.45mm,110.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (113.098mm,108.326mm)(113.098mm,111.374mm) on Top Overlay And Pad C13-1(112.45mm,108.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (111.8mm,108.324mm)(111.8mm,111.374mm) on Top Overlay And Pad C13-1(112.45mm,108.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (117.5mm,96.226mm)(117.5mm,99.276mm) on Top Overlay And Pad C14-2(116.85mm,96.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (116.202mm,96.226mm)(116.202mm,99.274mm) on Top Overlay And Pad C14-2(116.85mm,96.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (117.5mm,96.226mm)(117.5mm,99.276mm) on Top Overlay And Pad C14-1(116.85mm,98.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (116.202mm,96.226mm)(116.202mm,99.274mm) on Top Overlay And Pad C14-1(116.85mm,98.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (114.602mm,96.226mm)(114.602mm,99.274mm) on Top Overlay And Pad C15-2(115.25mm,96.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (115.9mm,96.226mm)(115.9mm,99.276mm) on Top Overlay And Pad C15-2(115.25mm,96.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (114.602mm,96.226mm)(114.602mm,99.274mm) on Top Overlay And Pad C15-1(115.25mm,98.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (115.9mm,96.226mm)(115.9mm,99.276mm) on Top Overlay And Pad C15-1(115.25mm,98.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (140.9mm,91.224mm)(140.9mm,94.274mm) on Top Overlay And Pad C16-2(141.55mm,93.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (142.198mm,91.226mm)(142.198mm,94.274mm) on Top Overlay And Pad C16-2(141.55mm,93.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (140.9mm,91.224mm)(140.9mm,94.274mm) on Top Overlay And Pad C16-1(141.55mm,91.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (142.198mm,91.226mm)(142.198mm,94.274mm) on Top Overlay And Pad C16-1(141.55mm,91.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (159.926mm,104.6mm)(162.976mm,104.6mm) on Top Overlay And Pad C17-2(160.599mm,105.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (159.926mm,105.898mm)(162.974mm,105.898mm) on Top Overlay And Pad C17-2(160.599mm,105.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (159.926mm,104.6mm)(162.976mm,104.6mm) on Top Overlay And Pad C17-1(162.301mm,105.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (159.926mm,105.898mm)(162.974mm,105.898mm) on Top Overlay And Pad C17-1(162.301mm,105.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (159.926mm,102.6mm)(162.976mm,102.6mm) on Top Overlay And Pad C18-2(160.599mm,103.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (159.926mm,103.898mm)(162.974mm,103.898mm) on Top Overlay And Pad C18-2(160.599mm,103.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (159.926mm,102.6mm)(162.976mm,102.6mm) on Top Overlay And Pad C18-1(162.301mm,103.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (159.926mm,103.898mm)(162.974mm,103.898mm) on Top Overlay And Pad C18-1(162.301mm,103.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (138.6mm,91.224mm)(138.6mm,94.274mm) on Top Overlay And Pad C19-2(139.25mm,93.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (139.898mm,91.226mm)(139.898mm,94.274mm) on Top Overlay And Pad C19-2(139.25mm,93.601mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (138.6mm,91.224mm)(138.6mm,94.274mm) on Top Overlay And Pad C19-1(139.25mm,91.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (139.898mm,91.226mm)(139.898mm,94.274mm) on Top Overlay And Pad C19-1(139.25mm,91.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (147.824mm,100.9mm)(150.874mm,100.9mm) on Top Overlay And Pad C21-2(150.201mm,100.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (147.826mm,99.602mm)(150.874mm,99.602mm) on Top Overlay And Pad C21-2(150.201mm,100.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (147.824mm,100.9mm)(150.874mm,100.9mm) on Top Overlay And Pad C21-1(148.499mm,100.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (147.826mm,99.602mm)(150.874mm,99.602mm) on Top Overlay And Pad C21-1(148.499mm,100.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (124.4mm,89.824mm)(124.4mm,92.874mm) on Top Overlay And Pad C22-2(125.05mm,92.201mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (125.698mm,89.826mm)(125.698mm,92.874mm) on Top Overlay And Pad C22-2(125.05mm,92.201mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (124.4mm,89.824mm)(124.4mm,92.874mm) on Top Overlay And Pad C22-1(125.05mm,90.499mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (125.698mm,89.826mm)(125.698mm,92.874mm) on Top Overlay And Pad C22-1(125.05mm,90.499mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (126.21mm,88.886mm)(126.21mm,92.747mm) on Top Overlay And Pad C23-1(127.15mm,89.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (128.09mm,88.886mm)(128.09mm,92.747mm) on Top Overlay And Pad C23-1(127.15mm,89.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (126.21mm,88.886mm)(126.21mm,92.747mm) on Top Overlay And Pad C23-2(127.15mm,91.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (128.09mm,88.886mm)(128.09mm,92.747mm) on Top Overlay And Pad C23-2(127.15mm,91.884mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (130.086mm,92.01mm)(133.947mm,92.01mm) on Top Overlay And Pad C24-1(130.95mm,92.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (130.086mm,93.89mm)(133.947mm,93.89mm) on Top Overlay And Pad C24-1(130.95mm,92.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (130.086mm,92.01mm)(133.947mm,92.01mm) on Top Overlay And Pad C24-2(133.084mm,92.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (130.086mm,93.89mm)(133.947mm,93.89mm) on Top Overlay And Pad C24-2(133.084mm,92.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (120.826mm,106.1mm)(123.876mm,106.1mm) on Top Overlay And Pad C25-2(121.499mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (120.826mm,107.398mm)(123.874mm,107.398mm) on Top Overlay And Pad C25-2(121.499mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (120.826mm,106.1mm)(123.876mm,106.1mm) on Top Overlay And Pad C25-1(123.201mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (120.826mm,107.398mm)(123.874mm,107.398mm) on Top Overlay And Pad C25-1(123.201mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (116.453mm,103.81mm)(120.314mm,103.81mm) on Top Overlay And Pad C26-1(119.45mm,104.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (116.453mm,105.69mm)(120.314mm,105.69mm) on Top Overlay And Pad C26-1(119.45mm,104.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (116.453mm,103.81mm)(120.314mm,103.81mm) on Top Overlay And Pad C26-2(117.316mm,104.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Track (116.453mm,105.69mm)(120.314mm,105.69mm) on Top Overlay And Pad C26-2(117.316mm,104.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (130.524mm,107.398mm)(133.574mm,107.398mm) on Top Overlay And Pad C27-2(132.901mm,106.748mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (130.526mm,106.1mm)(133.574mm,106.1mm) on Top Overlay And Pad C27-2(132.901mm,106.748mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (130.524mm,107.398mm)(133.574mm,107.398mm) on Top Overlay And Pad C27-1(131.199mm,106.748mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (130.526mm,106.1mm)(133.574mm,106.1mm) on Top Overlay And Pad C27-1(131.199mm,106.748mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (130.526mm,104.502mm)(133.574mm,104.502mm) on Top Overlay And Pad C28-2(132.901mm,105.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (130.524mm,105.8mm)(133.574mm,105.8mm) on Top Overlay And Pad C28-2(132.901mm,105.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (130.526mm,104.502mm)(133.574mm,104.502mm) on Top Overlay And Pad C28-1(131.199mm,105.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (130.524mm,105.8mm)(133.574mm,105.8mm) on Top Overlay And Pad C28-1(131.199mm,105.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (121.426mm,113.6mm)(124.476mm,113.6mm) on Top Overlay And Pad C29-2(122.099mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (121.426mm,114.898mm)(124.474mm,114.898mm) on Top Overlay And Pad C29-2(122.099mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (121.426mm,113.6mm)(124.476mm,113.6mm) on Top Overlay And Pad C29-1(123.801mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (121.426mm,114.898mm)(124.474mm,114.898mm) on Top Overlay And Pad C29-1(123.801mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (127.826mm,113.602mm)(130.874mm,113.602mm) on Top Overlay And Pad C30-2(130.201mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (127.824mm,114.9mm)(130.874mm,114.9mm) on Top Overlay And Pad C30-2(130.201mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (127.826mm,113.602mm)(130.874mm,113.602mm) on Top Overlay And Pad C30-1(128.499mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (127.824mm,114.9mm)(130.874mm,114.9mm) on Top Overlay And Pad C30-1(128.499mm,114.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Text "R14" (112.7mm,98.05mm) on Top Overlay And Pad DA1-5(110.438mm,99.24mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Text "R14" (112.7mm,98.05mm) on Top Overlay And Pad DA1-6(110.438mm,100.51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (135.9mm,101.4mm)(142.6mm,101.4mm) on Top Overlay And Pad DA3-4(139.25mm,102.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-9(126.525mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-10(127.175mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-11(127.825mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-12(128.475mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-13(129.125mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-14(129.775mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-1(121.325mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-2(121.975mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-3(122.625mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-4(123.275mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-5(123.925mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-6(124.575mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-7(125.225mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (120.35mm,96.89mm)(130.75mm,96.89mm) on Top Overlay And Pad DA4-8(125.875mm,95.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (105.025mm,94.95mm)(105.025mm,97.6mm) on Top Overlay And Pad R1-2(105.675mm,97.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (106.325mm,94.95mm)(106.325mm,97.6mm) on Top Overlay And Pad R1-2(105.675mm,97.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (105.025mm,97.6mm)(106.325mm,97.6mm) on Top Overlay And Pad R1-2(105.675mm,97.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (105.025mm,94.95mm)(105.025mm,97.6mm) on Top Overlay And Pad R1-1(105.675mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (106.325mm,94.95mm)(106.325mm,97.6mm) on Top Overlay And Pad R1-1(105.675mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (105.025mm,94.95mm)(106.325mm,94.95mm) on Top Overlay And Pad R1-1(105.675mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (96.2mm,83.15mm)(96.2mm,84.45mm) on Top Overlay And Pad R2-2(95.65mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (93.55mm,83.15mm)(96.2mm,83.15mm) on Top Overlay And Pad R2-2(95.65mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (93.55mm,84.45mm)(96.2mm,84.45mm) on Top Overlay And Pad R2-2(95.65mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (93.55mm,83.15mm)(96.2mm,83.15mm) on Top Overlay And Pad R2-1(94.1mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (93.55mm,84.45mm)(96.2mm,84.45mm) on Top Overlay And Pad R2-1(94.1mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (93.55mm,83.15mm)(93.55mm,84.45mm) on Top Overlay And Pad R2-1(94.1mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (106.4mm,83.15mm)(106.4mm,84.45mm) on Top Overlay And Pad R3-2(105.85mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (103.75mm,83.15mm)(106.4mm,83.15mm) on Top Overlay And Pad R3-2(105.85mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (103.75mm,84.45mm)(106.4mm,84.45mm) on Top Overlay And Pad R3-2(105.85mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (103.75mm,83.15mm)(103.75mm,84.45mm) on Top Overlay And Pad R3-1(104.3mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (103.75mm,83.15mm)(106.4mm,83.15mm) on Top Overlay And Pad R3-1(104.3mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (103.75mm,84.45mm)(106.4mm,84.45mm) on Top Overlay And Pad R3-1(104.3mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (116.475mm,83.15mm)(116.475mm,84.45mm) on Top Overlay And Pad R4-2(115.925mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (113.825mm,83.15mm)(116.475mm,83.15mm) on Top Overlay And Pad R4-2(115.925mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (113.825mm,84.45mm)(116.475mm,84.45mm) on Top Overlay And Pad R4-2(115.925mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (113.825mm,83.15mm)(113.825mm,84.45mm) on Top Overlay And Pad R4-1(114.375mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (113.825mm,83.15mm)(116.475mm,83.15mm) on Top Overlay And Pad R4-1(114.375mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (113.825mm,84.45mm)(116.475mm,84.45mm) on Top Overlay And Pad R4-1(114.375mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (126.575mm,83.125mm)(126.575mm,84.425mm) on Top Overlay And Pad R5-2(126.025mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (123.925mm,83.125mm)(126.575mm,83.125mm) on Top Overlay And Pad R5-2(126.025mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (123.925mm,84.425mm)(126.575mm,84.425mm) on Top Overlay And Pad R5-2(126.025mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (123.925mm,83.125mm)(126.575mm,83.125mm) on Top Overlay And Pad R5-1(124.475mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (123.925mm,84.425mm)(126.575mm,84.425mm) on Top Overlay And Pad R5-1(124.475mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (123.925mm,83.125mm)(123.925mm,84.425mm) on Top Overlay And Pad R5-1(124.475mm,83.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (136.45mm,83.15mm)(136.45mm,84.45mm) on Top Overlay And Pad R6-2(135.9mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (133.8mm,83.15mm)(136.45mm,83.15mm) on Top Overlay And Pad R6-2(135.9mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (133.8mm,84.45mm)(136.45mm,84.45mm) on Top Overlay And Pad R6-2(135.9mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (133.8mm,83.15mm)(133.8mm,84.45mm) on Top Overlay And Pad R6-1(134.35mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (133.8mm,83.15mm)(136.45mm,83.15mm) on Top Overlay And Pad R6-1(134.35mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (133.8mm,84.45mm)(136.45mm,84.45mm) on Top Overlay And Pad R6-1(134.35mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (146.625mm,83.15mm)(146.625mm,84.45mm) on Top Overlay And Pad R7-2(146.075mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (143.975mm,83.15mm)(146.625mm,83.15mm) on Top Overlay And Pad R7-2(146.075mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (143.975mm,84.45mm)(146.625mm,84.45mm) on Top Overlay And Pad R7-2(146.075mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (143.975mm,83.15mm)(143.975mm,84.45mm) on Top Overlay And Pad R7-1(144.525mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (143.975mm,83.15mm)(146.625mm,83.15mm) on Top Overlay And Pad R7-1(144.525mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (143.975mm,84.45mm)(146.625mm,84.45mm) on Top Overlay And Pad R7-1(144.525mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (156.5mm,83.15mm)(156.5mm,84.45mm) on Top Overlay And Pad R8-2(155.95mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (153.85mm,83.15mm)(156.5mm,83.15mm) on Top Overlay And Pad R8-2(155.95mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (153.85mm,84.45mm)(156.5mm,84.45mm) on Top Overlay And Pad R8-2(155.95mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (153.85mm,83.15mm)(153.85mm,84.45mm) on Top Overlay And Pad R8-1(154.4mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (153.85mm,83.15mm)(156.5mm,83.15mm) on Top Overlay And Pad R8-1(154.4mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (153.85mm,84.45mm)(156.5mm,84.45mm) on Top Overlay And Pad R8-1(154.4mm,83.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (160.15mm,85mm)(160.15mm,86.3mm) on Top Overlay And Pad R9-2(160.7mm,85.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (160.15mm,85mm)(162.8mm,85mm) on Top Overlay And Pad R9-2(160.7mm,85.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (160.15mm,86.3mm)(162.8mm,86.3mm) on Top Overlay And Pad R9-2(160.7mm,85.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (162.8mm,85mm)(162.8mm,86.3mm) on Top Overlay And Pad R9-1(162.25mm,85.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (160.15mm,85mm)(162.8mm,85mm) on Top Overlay And Pad R9-1(162.25mm,85.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (160.15mm,86.3mm)(162.8mm,86.3mm) on Top Overlay And Pad R9-1(162.25mm,85.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (103.425mm,94.95mm)(103.425mm,97.6mm) on Top Overlay And Pad R10-2(104.075mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (104.725mm,94.95mm)(104.725mm,97.6mm) on Top Overlay And Pad R10-2(104.075mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (103.425mm,94.95mm)(104.725mm,94.95mm) on Top Overlay And Pad R10-2(104.075mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (103.425mm,94.95mm)(103.425mm,97.6mm) on Top Overlay And Pad R10-1(104.075mm,97.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (104.725mm,94.95mm)(104.725mm,97.6mm) on Top Overlay And Pad R10-1(104.075mm,97.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (103.425mm,97.6mm)(104.725mm,97.6mm) on Top Overlay And Pad R10-1(104.075mm,97.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (108.2mm,94.95mm)(109.5mm,94.95mm) on Top Overlay And Pad R11-2(108.85mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (109.5mm,94.95mm)(109.5mm,97.6mm) on Top Overlay And Pad R11-2(108.85mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (108.2mm,94.95mm)(108.2mm,97.6mm) on Top Overlay And Pad R11-2(108.85mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (109.5mm,94.95mm)(109.5mm,97.6mm) on Top Overlay And Pad R11-1(108.85mm,97.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (108.2mm,94.95mm)(108.2mm,97.6mm) on Top Overlay And Pad R11-1(108.85mm,97.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (108.2mm,97.6mm)(109.5mm,97.6mm) on Top Overlay And Pad R11-1(108.85mm,97.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (106.625mm,94.95mm)(106.625mm,97.6mm) on Top Overlay And Pad R12-2(107.275mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (107.925mm,94.95mm)(107.925mm,97.6mm) on Top Overlay And Pad R12-2(107.275mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (106.625mm,94.95mm)(107.925mm,94.95mm) on Top Overlay And Pad R12-2(107.275mm,95.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (106.625mm,94.95mm)(106.625mm,97.6mm) on Top Overlay And Pad R12-1(107.275mm,97.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (107.925mm,94.95mm)(107.925mm,97.6mm) on Top Overlay And Pad R12-1(107.275mm,97.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (106.625mm,97.6mm)(107.925mm,97.6mm) on Top Overlay And Pad R12-1(107.275mm,97.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (119.1mm,95.125mm)(119.1mm,97.775mm) on Top Overlay And Pad R13-2(118.45mm,97.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.8mm,97.775mm)(119.1mm,97.775mm) on Top Overlay And Pad R13-2(118.45mm,97.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.8mm,95.125mm)(117.8mm,97.775mm) on Top Overlay And Pad R13-2(118.45mm,97.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (119.1mm,95.125mm)(119.1mm,97.775mm) on Top Overlay And Pad R13-1(118.45mm,95.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.8mm,95.125mm)(119.1mm,95.125mm) on Top Overlay And Pad R13-1(118.45mm,95.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.8mm,95.125mm)(117.8mm,97.775mm) on Top Overlay And Pad R13-1(118.45mm,95.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (114.2mm,96.5mm)(114.2mm,97.8mm) on Top Overlay And Pad R14-2(113.65mm,97.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (111.55mm,96.5mm)(114.2mm,96.5mm) on Top Overlay And Pad R14-2(113.65mm,97.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (111.55mm,97.8mm)(114.2mm,97.8mm) on Top Overlay And Pad R14-2(113.65mm,97.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (111.55mm,96.5mm)(111.55mm,97.8mm) on Top Overlay And Pad R14-1(112.1mm,97.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (111.55mm,96.5mm)(114.2mm,96.5mm) on Top Overlay And Pad R14-1(112.1mm,97.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (111.55mm,97.8mm)(114.2mm,97.8mm) on Top Overlay And Pad R14-1(112.1mm,97.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (109.46mm,108.08mm)(109.46mm,111.42mm) on Top Overlay And Pad R15-1(110.35mm,108.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (111.24mm,108.08mm)(111.24mm,111.42mm) on Top Overlay And Pad R15-1(110.35mm,108.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Track (109.46mm,108.08mm)(111.24mm,108.08mm) on Top Overlay And Pad R15-1(110.35mm,108.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (109.46mm,108.08mm)(109.46mm,111.42mm) on Top Overlay And Pad R15-2(110.35mm,110.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (111.24mm,108.08mm)(111.24mm,111.42mm) on Top Overlay And Pad R15-2(110.35mm,110.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Track (109.46mm,111.42mm)(111.24mm,111.42mm) on Top Overlay And Pad R15-2(110.35mm,110.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (119.1mm,98.025mm)(119.1mm,100.675mm) on Top Overlay And Pad R16-2(118.45mm,100.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.8mm,100.675mm)(119.1mm,100.675mm) on Top Overlay And Pad R16-2(118.45mm,100.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.8mm,98.025mm)(117.8mm,100.675mm) on Top Overlay And Pad R16-2(118.45mm,100.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (119.1mm,98.025mm)(119.1mm,100.675mm) on Top Overlay And Pad R16-1(118.45mm,98.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.8mm,98.025mm)(119.1mm,98.025mm) on Top Overlay And Pad R16-1(118.45mm,98.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.8mm,98.025mm)(117.8mm,100.675mm) on Top Overlay And Pad R16-1(118.45mm,98.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (113mm,98.125mm)(113mm,100.775mm) on Top Overlay And Pad R17-2(113.65mm,100.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (114.3mm,98.125mm)(114.3mm,100.775mm) on Top Overlay And Pad R17-2(113.65mm,100.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (113mm,100.775mm)(114.3mm,100.775mm) on Top Overlay And Pad R17-2(113.65mm,100.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (113mm,98.125mm)(113mm,100.775mm) on Top Overlay And Pad R17-1(113.65mm,98.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (114.3mm,98.125mm)(114.3mm,100.775mm) on Top Overlay And Pad R17-1(113.65mm,98.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (113mm,98.125mm)(114.3mm,98.125mm) on Top Overlay And Pad R17-1(113.65mm,98.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (140.3mm,107.975mm)(141.6mm,107.975mm) on Top Overlay And Pad R18-2(140.95mm,107.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (140.3mm,105.325mm)(140.3mm,107.975mm) on Top Overlay And Pad R18-2(140.95mm,107.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (141.6mm,105.325mm)(141.6mm,107.975mm) on Top Overlay And Pad R18-2(140.95mm,107.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (140.3mm,105.325mm)(141.6mm,105.325mm) on Top Overlay And Pad R18-1(140.95mm,105.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (140.3mm,105.325mm)(140.3mm,107.975mm) on Top Overlay And Pad R18-1(140.95mm,105.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (141.6mm,105.325mm)(141.6mm,107.975mm) on Top Overlay And Pad R18-1(140.95mm,105.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (163.375mm,112.7mm)(163.375mm,114mm) on Top Overlay And Pad R19-2(162.825mm,113.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (160.725mm,112.7mm)(163.375mm,112.7mm) on Top Overlay And Pad R19-2(162.825mm,113.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (160.725mm,114mm)(163.375mm,114mm) on Top Overlay And Pad R19-2(162.825mm,113.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (160.725mm,112.7mm)(160.725mm,114mm) on Top Overlay And Pad R19-1(161.275mm,113.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (160.725mm,112.7mm)(163.375mm,112.7mm) on Top Overlay And Pad R19-1(161.275mm,113.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (160.725mm,114mm)(163.375mm,114mm) on Top Overlay And Pad R19-1(161.275mm,113.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (122.36mm,89.58mm)(122.36mm,92.92mm) on Top Overlay And Pad R20-1(123.25mm,90.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (124.14mm,89.58mm)(124.14mm,92.92mm) on Top Overlay And Pad R20-1(123.25mm,90.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Track (122.36mm,89.58mm)(124.14mm,89.58mm) on Top Overlay And Pad R20-1(123.25mm,90.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (122.36mm,89.58mm)(122.36mm,92.92mm) on Top Overlay And Pad R20-2(123.25mm,92.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Track (124.14mm,89.58mm)(124.14mm,92.92mm) on Top Overlay And Pad R20-2(123.25mm,92.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Track (122.36mm,92.92mm)(124.14mm,92.92mm) on Top Overlay And Pad R20-2(123.25mm,92.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (119.1mm,89.925mm)(119.1mm,92.575mm) on Top Overlay And Pad R21-2(119.75mm,92.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (120.4mm,89.925mm)(120.4mm,92.575mm) on Top Overlay And Pad R21-2(119.75mm,92.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (119.1mm,92.575mm)(120.4mm,92.575mm) on Top Overlay And Pad R21-2(119.75mm,92.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (119.1mm,89.925mm)(119.1mm,92.575mm) on Top Overlay And Pad R21-1(119.75mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (120.4mm,89.925mm)(120.4mm,92.575mm) on Top Overlay And Pad R21-1(119.75mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (119.1mm,89.925mm)(120.4mm,89.925mm) on Top Overlay And Pad R21-1(119.75mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (120.7mm,89.925mm)(120.7mm,92.575mm) on Top Overlay And Pad R22-2(121.35mm,92.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (120.7mm,92.575mm)(122mm,92.575mm) on Top Overlay And Pad R22-2(121.35mm,92.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (122mm,89.925mm)(122mm,92.575mm) on Top Overlay And Pad R22-2(121.35mm,92.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (120.7mm,89.925mm)(120.7mm,92.575mm) on Top Overlay And Pad R22-1(121.35mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (120.7mm,89.925mm)(122mm,89.925mm) on Top Overlay And Pad R22-1(121.35mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (122mm,89.925mm)(122mm,92.575mm) on Top Overlay And Pad R22-1(121.35mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.5mm,89.925mm)(117.5mm,92.575mm) on Top Overlay And Pad R23-2(118.15mm,92.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (118.8mm,89.925mm)(118.8mm,92.575mm) on Top Overlay And Pad R23-2(118.15mm,92.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.5mm,92.575mm)(118.8mm,92.575mm) on Top Overlay And Pad R23-2(118.15mm,92.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.5mm,89.925mm)(117.5mm,92.575mm) on Top Overlay And Pad R23-1(118.15mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (118.8mm,89.925mm)(118.8mm,92.575mm) on Top Overlay And Pad R23-1(118.15mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (117.5mm,89.925mm)(118.8mm,89.925mm) on Top Overlay And Pad R23-1(118.15mm,90.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (124.825mm,106.1mm)(124.825mm,107.4mm) on Top Overlay And Pad R24-2(125.375mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (124.825mm,106.1mm)(127.475mm,106.1mm) on Top Overlay And Pad R24-2(125.375mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (124.825mm,107.4mm)(127.475mm,107.4mm) on Top Overlay And Pad R24-2(125.375mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (127.475mm,106.1mm)(127.475mm,107.4mm) on Top Overlay And Pad R24-1(126.925mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (124.825mm,106.1mm)(127.475mm,106.1mm) on Top Overlay And Pad R24-1(126.925mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (124.825mm,107.4mm)(127.475mm,107.4mm) on Top Overlay And Pad R24-1(126.925mm,106.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Track (143.314mm,112.631mm)(143.314mm,115.069mm) on Top Overlay And Pad R25-2(142.45mm,113.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (138.412mm,112.631mm)(143.314mm,112.631mm) on Top Overlay And Pad R25-2(142.45mm,113.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (138.412mm,115.069mm)(143.314mm,115.069mm) on Top Overlay And Pad R25-2(142.45mm,113.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Track (138.412mm,112.631mm)(138.412mm,115.069mm) on Top Overlay And Pad R25-1(139.25mm,113.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (138.412mm,112.631mm)(143.314mm,112.631mm) on Top Overlay And Pad R25-1(139.25mm,113.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (138.412mm,115.069mm)(143.314mm,115.069mm) on Top Overlay And Pad R25-1(139.25mm,113.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (173.175mm,90.449mm)(173.175mm,93.499mm) on Top Overlay And Pad C32-2(173.825mm,92.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (174.473mm,90.451mm)(174.473mm,93.499mm) on Top Overlay And Pad C32-2(173.825mm,92.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (173.175mm,90.449mm)(173.175mm,93.499mm) on Top Overlay And Pad C32-1(173.825mm,91.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (174.473mm,90.451mm)(174.473mm,93.499mm) on Top Overlay And Pad C32-1(173.825mm,91.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (175.775mm,90.449mm)(175.775mm,93.499mm) on Top Overlay And Pad C31-2(176.425mm,92.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (177.073mm,90.451mm)(177.073mm,93.499mm) on Top Overlay And Pad C31-2(176.425mm,92.826mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (175.775mm,90.449mm)(175.775mm,93.499mm) on Top Overlay And Pad C31-1(176.425mm,91.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (177.073mm,90.451mm)(177.073mm,93.499mm) on Top Overlay And Pad C31-1(176.425mm,91.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (176.8mm,99.55mm)(176.8mm,108.3mm) on Top Overlay And Pad X25-3(177.5mm,109.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (176.8mm,113.9mm)(176.8mm,115.05mm) on Top Overlay And Pad X25-6(177.5mm,112.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Text "X18" (96.875mm,81.775mm) on Top Overlay And Pad X18-1(98.225mm,83.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Text "X23" (146.9mm,81.725mm) on Top Overlay And Pad X23-1(148.25mm,83.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
Rule Violations :366

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "C9" (102.9mm,92.55mm) on Top Overlay And Arc (102.475mm,96.238mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.119mm < 0.254mm) Between Text "C10" (110.975mm,91.8mm) on Top Overlay And Arc (110.425mm,96.238mm) on Top Overlay Silk Text to Silk Clearance [0.119mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "C11" (102.45mm,106.375mm) on Top Overlay And Arc (107.677mm,106.95mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "C14" (117.35mm,99.75mm) on Top Overlay And Arc (116.85mm,97.737mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "C15" (115.75mm,99.75mm) on Top Overlay And Arc (115.25mm,97.737mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "C16" (142.05mm,88.25mm) on Top Overlay And Arc (141.55mm,92.763mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "C19" (139.75mm,88.25mm) on Top Overlay And Arc (139.25mm,92.763mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "C20" (149.85mm,90.25mm) on Top Overlay And Arc (147.6mm,94.95mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "C22" (125.55mm,86.65mm) on Top Overlay And Arc (125.05mm,91.363mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "C25" (117.65mm,106.25mm) on Top Overlay And Arc (122.363mm,106.75mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.254mm) Between Text "C26" (113.425mm,104.5mm) on Top Overlay And Arc (118.993mm,104.75mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "C27" (134.05mm,106.148mm) on Top Overlay And Arc (132.037mm,106.748mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "C28" (134.05mm,104.65mm) on Top Overlay And Arc (132.037mm,105.15mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "C29" (118.25mm,113.75mm) on Top Overlay And Arc (122.963mm,114.25mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "DA2" (103.65mm,114.35mm) on Top Overlay And Arc (105.04mm,113.96mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.254mm) Between Text "R21" (120.25mm,92.95mm) on Top Overlay And Arc (120.55mm,94.85mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "VD3" (160.675mm,107.525mm) on Top Overlay And Arc (162.095mm,110.35mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "C32" (174.375mm,87.25mm) on Top Overlay And Arc (173.825mm,91.988mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "C31" (177.1mm,87.7mm) on Top Overlay And Arc (176.425mm,91.988mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "C1" (90.8mm,84.8mm) on Top Overlay And Track (89.999mm,84.45mm)(93.049mm,84.45mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "C2" (100.725mm,84.775mm) on Top Overlay And Track (100.199mm,84.45mm)(103.249mm,84.45mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "C3" (110.725mm,84.775mm) on Top Overlay And Track (110.224mm,84.45mm)(113.274mm,84.45mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "C4" (120.85mm,84.725mm) on Top Overlay And Track (120.274mm,84.425mm)(123.324mm,84.425mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "C5" (130.725mm,84.8mm) on Top Overlay And Track (130.099mm,84.45mm)(133.149mm,84.45mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "C6" (140.75mm,84.8mm) on Top Overlay And Track (140.249mm,84.45mm)(143.299mm,84.45mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "C8" (160.725mm,81.825mm) on Top Overlay And Track (159.901mm,83.152mm)(162.949mm,83.152mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "C12" (109.95mm,104.95mm) on Top Overlay And Track (109.726mm,106.3mm)(112.776mm,106.3mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "C17" (160.25mm,106.25mm) on Top Overlay And Track (159.926mm,105.898mm)(162.974mm,105.898mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "C18" (160.35mm,101.25mm) on Top Overlay And Track (159.926mm,102.6mm)(162.976mm,102.6mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "C23" (129.45mm,89.35mm) on Top Overlay And Track (128.09mm,88.886mm)(128.09mm,92.747mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "C24" (130.75mm,94.25mm) on Top Overlay And Track (130.086mm,93.89mm)(133.947mm,93.89mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Text "R16" (118.85mm,101.05mm) on Top Overlay And Track (116.453mm,103.81mm)(120.314mm,103.81mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "DA2" (103.65mm,114.35mm) on Top Overlay And Track (103.774mm,114.012mm)(104.282mm,114.012mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "DA2" (103.65mm,114.35mm) on Top Overlay And Track (105.806mm,114.012mm)(106.314mm,114.012mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "DA2" (103.65mm,114.35mm) on Top Overlay And Track (103.774mm,108.424mm)(103.774mm,114.012mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "DA2" (103.65mm,114.35mm) on Top Overlay And Track (106.314mm,108.424mm)(106.314mm,114.012mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "R2" (93.95mm,84.8mm) on Top Overlay And Track (93.55mm,84.45mm)(96.2mm,84.45mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R3" (104.15mm,84.775mm) on Top Overlay And Track (103.75mm,84.45mm)(106.4mm,84.45mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "R4" (114.375mm,84.7mm) on Top Overlay And Track (113.825mm,84.45mm)(116.475mm,84.45mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "R5" (124.3mm,84.775mm) on Top Overlay And Track (123.925mm,84.425mm)(126.575mm,84.425mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "R6" (134.25mm,84.75mm) on Top Overlay And Track (133.8mm,84.45mm)(136.45mm,84.45mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R7" (144.675mm,84.775mm) on Top Overlay And Track (143.975mm,84.45mm)(146.625mm,84.45mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "R9" (160.625mm,86.65mm) on Top Overlay And Track (160.15mm,86.3mm)(162.8mm,86.3mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "R10" (104.575mm,92.1mm) on Top Overlay And Track (103.425mm,94.95mm)(104.725mm,94.95mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "R12" (107.825mm,92.1mm) on Top Overlay And Track (106.625mm,94.95mm)(107.925mm,94.95mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "R12" (107.825mm,92.1mm) on Top Overlay And Track (107.925mm,94.95mm)(107.925mm,97.6mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.008mm < 0.254mm) Between Text "R21" (120.25mm,92.95mm) on Top Overlay And Track (117.8mm,95.125mm)(119.1mm,95.125mm) on Top Overlay Silk Text to Silk Clearance [0.008mm]
   Violation between Silk To Silk Clearance Constraint: (0.008mm < 0.254mm) Between Text "R21" (120.25mm,92.95mm) on Top Overlay And Track (119.1mm,95.125mm)(119.1mm,97.775mm) on Top Overlay Silk Text to Silk Clearance [0.008mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "R14" (112.7mm,98.05mm) on Top Overlay And Track (111.55mm,96.5mm)(111.55mm,97.8mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "R14" (112.7mm,98.05mm) on Top Overlay And Track (111.55mm,97.8mm)(114.2mm,97.8mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "R15" (110.85mm,111.75mm) on Top Overlay And Track (109.46mm,111.42mm)(111.24mm,111.42mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "R16" (118.85mm,101.05mm) on Top Overlay And Track (117.8mm,100.675mm)(119.1mm,100.675mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R16" (118.85mm,101.05mm) on Top Overlay And Track (117.8mm,98.025mm)(117.8mm,100.675mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "R14" (112.7mm,98.05mm) on Top Overlay And Track (113mm,98.125mm)(114.3mm,98.125mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "R17" (114.15mm,101.15mm) on Top Overlay And Track (113mm,100.775mm)(114.3mm,100.775mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "R14" (112.7mm,98.05mm) on Top Overlay And Track (113mm,98.125mm)(113mm,100.775mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "R18" (139.95mm,105.45mm) on Top Overlay And Track (140.3mm,105.325mm)(141.6mm,105.325mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "R18" (139.95mm,105.45mm) on Top Overlay And Track (140.3mm,105.325mm)(140.3mm,107.975mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "R19" (160.75mm,114.35mm) on Top Overlay And Track (160.725mm,112.7mm)(160.725mm,114mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "R19" (160.75mm,114.35mm) on Top Overlay And Track (160.725mm,114mm)(163.375mm,114mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "R20" (123.75mm,86.65mm) on Top Overlay And Track (122.36mm,89.58mm)(124.14mm,89.58mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "R21" (120.25mm,92.95mm) on Top Overlay And Track (119.1mm,92.575mm)(120.4mm,92.575mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "R24" (124.95mm,104.85mm) on Top Overlay And Track (127.475mm,106.1mm)(127.475mm,107.4mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R24" (124.95mm,104.85mm) on Top Overlay And Track (124.825mm,106.1mm)(124.825mm,107.4mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "R24" (124.95mm,104.85mm) on Top Overlay And Track (124.825mm,106.1mm)(127.475mm,106.1mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "R25" (135.35mm,113.35mm) on Top Overlay And Track (138.412mm,112.631mm)(138.412mm,115.069mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "C31" (177.1mm,87.7mm) on Top Overlay And Track (177.073mm,90.451mm)(177.073mm,93.499mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "VD3" (160.675mm,107.525mm) on Top Overlay And Text "C17" (160.25mm,106.25mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
Rule Violations :68

Processing Rule : Silk primitive without silk layer
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 436
Time Elapsed        : 00:00:07