{
    "e18-co502-RV32IM-pipeline-implementation-group03": {
        "projName": "RV32IM pipeline implementation group03",
        "batch": "E18",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "repo_url": "https://github.com/cepdnaclk/e18-co502-RV32IM-pipeline-implementation-group03",
        "project_url": "/co502/e18/RV32IM-pipeline-implementation-group03/",
        "page_url": "https://cepdnaclk.github.io/e18-co502-RV32IM-pipeline-implementation-group03",
        "api_url": "https://api.github.com/repos/cepdnaclk/e18-co502-RV32IM-pipeline-implementation-group03",
        "thumb_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
        "created_at": "2023-03-30T08:26:06Z",
        "updated_at": "2023-04-14T15:55:22Z",
        "forks_count": 2,
        "stars_count": 0,
        "watchers_count": 0,
        "language": "Verilog",
        "topics": [],
        "has_projects": true,
        "has_wiki": true,
        "has_pages": true,
        "description": "RV32IM Pipeline Processor",
        "team": {
            "E/18/058": {
                "name": "Muthuni De Alwis",
                "email": "e18058@eng.pdn.ac.lk",
                "website": "",
                "github": "",
                "linkedin": "",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E18/058",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18058.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e18/058/"
            },
            "E/18/170": {
                "name": "Kavinda Karunarathna",
                "email": "e18170@eng.pdn.ac.lk",
                "website": "",
                "github": "",
                "linkedin": "",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E18/170",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18170.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e18/170/"
            },
            "E/18/203": {
                "name": "Shehan Madhusanka",
                "email": "e18203@eng.pdn.ac.lk",
                "website": "",
                "github": "https://github.com/sheiiz",
                "linkedin": "https://www.linkedin.com/in/shehan-madhusanka-b7663b229",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E18/203",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18203.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e18/203/"
            }
        },
        "supervisors": {
            "mahanamaw@eng.pdn.ac.lk": {
                "name": "Dr. Mahanama Wickramasinghe",
                "email": "mahanamaw@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/mahanama-wickramasinghe/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/mahanama-wickramasinghe.jpg",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/mahanamaw",
                "website": "",
                "linkedin": "https://www.linkedin.com/in/mahanama",
                "researchgate": "https://www.researchgate.net/profile/Mahanama-Wickramsinghe",
                "google_scholar": "https://scholar.google.com/citations?hl=en&user=kuoZpZEAAAAJ"
            },
            "isurunawinne@eng.pdn.ac.lk": {
                "name": "Dr. Isuru Nawinne",
                "email": "isurunawinne@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/isuru-nawinne/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/isuru-nawinne.png",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/isurunawinne",
                "website": "",
                "linkedin": "https://www.linkedin.com/in/isuru-nawinne-73302833/",
                "researchgate": "https://www.researchgate.net/profile/Isuru-Nawinne",
                "google_scholar": "https://scholar.google.com/citations?hl=en&user=8qqGvuwAAAAJ"
            }
        },
        "tags": [
            "RISCV",
            "Computer Architecture",
            "Verilog"
        ],
        "name": "e18-co502-RV32IM-pipeline-implementation-group03"
    },
    "e16-4yp-post-quantum-cryptographic-schemes-based-on-plain-lattices": {
        "projName": "post quantum cryptographic schemes based on plain lattices",
        "batch": "E16",
        "category": {
            "title": "Undergraduate Research Projects",
            "code": "4yp",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/4yp/"
        },
        "repo_url": "https://github.com/cepdnaclk/e16-4yp-post-quantum-cryptographic-schemes-based-on-plain-lattices",
        "project_url": "/4yp/e16/post-quantum-cryptographic-schemes-based-on-plain-lattices/",
        "page_url": "https://cepdnaclk.github.io/e16-4yp-post-quantum-cryptographic-schemes-based-on-plain-lattices",
        "api_url": "https://api.github.com/repos/cepdnaclk/e16-4yp-post-quantum-cryptographic-schemes-based-on-plain-lattices",
        "thumb_url": "https://projects.ce.pdn.ac.lk/data/categories/4yp/thumbnail.jpg",
        "created_at": "2022-07-25T10:06:29Z",
        "updated_at": "2023-04-12T22:39:55Z",
        "forks_count": 4,
        "stars_count": 5,
        "watchers_count": 5,
        "language": "C++",
        "topics": [
            "cryptography",
            "lattice-based-crypto",
            "learning-with-errors",
            "post-quantum-cryptography",
            "public-key-cryptography",
            "random-oracle-model"
        ],
        "has_projects": true,
        "has_wiki": true,
        "has_pages": true,
        "description": "This project proposes the use of plain lattices with learning with errors problem to implement a cryptographic scheme which can run on classical computers and provides security against quantum based attacks. We are proposing key sizes for efficient operations and implement a lattice trapdoor function. Also we will improve current random oracle based model in to a standard model. ",
        "team": {
            "E/16/049": {
                "name": "Harshana Bandara",
                "email": "e16049@eng.pdn.ac.lk",
                "website": "",
                "github": "",
                "linkedin": "",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E16/049",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e16/e16049.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e16/049/"
            },
            "E/16/134": {
                "name": "Yasitha Herath",
                "email": "e16134@eng.pdn.ac.lk",
                "website": "",
                "github": "",
                "linkedin": "",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E16/134",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e16/e16134.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e16/134/"
            },
            "E/16/388": {
                "name": "Thushara Weerasundara",
                "email": "e16388@eng.pdn.ac.lk",
                "website": "",
                "github": "",
                "linkedin": "",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E16/388",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e16/e16388.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e16/388/"
            }
        },
        "supervisors": {
            "qinyi.li@griffith.edu.au": {
                "name": "Dr. Qinyi Li",
                "email": "qinyi.li@griffith.edu.au",
                "profile_url": "#",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/default.jpg",
                "api_url": "#",
                "website": "#",
                "linkedin": "#",
                "researchgate": "#",
                "google_scholar": "#"
            },
            "alawatugoda@eng.pdn.ac.lk": {
                "name": "Dr. Janaka Alawatugoda",
                "email": "alawatugoda@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/janaka-alawatugoda/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/janaka-alawatugoda.jpg",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/alawatugoda",
                "website": "",
                "linkedin": "https://www.linkedin.com/in/janaka-alawatugoda-53294034/",
                "researchgate": "https://www.researchgate.net/profile/Janaka-Alawatugoda-2",
                "google_scholar": "https://scholar.google.com/citations?user=TJWRzj4AAAAJ&hl=en"
            },
            "roshanr@eng.pdn.ac.lk": {
                "name": "Prof. Roshan G. Ragel",
                "email": "roshanr@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/roshan-ragel/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/roshan-ragel.jpg",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/roshanr",
                "website": "http://roshan.ragel.net/",
                "linkedin": "https://www.linkedin.com/in/roshanragel/",
                "researchgate": "https://www.researchgate.net/profile/Roshan-Ragel",
                "google_scholar": "https://scholar.google.com/citations?user=UTYj8usAAAAJ&hl=en"
            }
        },
        "tags": [
            "Cryptography",
            "Post Quantum Cryptography",
            "Learning with erros",
            "Lattice based cryptography",
            "Plain Lattices"
        ],
        "name": "e16-4yp-post-quantum-cryptographic-schemes-based-on-plain-lattices"
    },
    "e16-4yp-Machine-Learning-based-Atmospheric-Duct-Interference-cancellation-in-TD-LTE-networks": {
        "projName": "Machine Learning based Atmospheric Duct Interference cancellation in TD LTE networks",
        "batch": "E16",
        "category": {
            "title": "Undergraduate Research Projects",
            "code": "4yp",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/4yp/"
        },
        "repo_url": "https://github.com/cepdnaclk/e16-4yp-Machine-Learning-based-Atmospheric-Duct-Interference-cancellation-in-TD-LTE-networks",
        "project_url": "/4yp/e16/Machine-Learning-based-Atmospheric-Duct-Interference-cancellation-in-TD-LTE-networks/",
        "page_url": "https://cepdnaclk.github.io/e16-4yp-Machine-Learning-based-Atmospheric-Duct-Interference-cancellation-in-TD-LTE-networks",
        "api_url": "https://api.github.com/repos/cepdnaclk/e16-4yp-Machine-Learning-based-Atmospheric-Duct-Interference-cancellation-in-TD-LTE-networks",
        "thumb_url": "https://projects.ce.pdn.ac.lk/data/categories/4yp/thumbnail.jpg",
        "created_at": "2022-07-25T05:45:11Z",
        "updated_at": "2023-04-12T20:27:39Z",
        "forks_count": 2,
        "stars_count": 2,
        "watchers_count": 2,
        "language": "Python",
        "topics": [
            "atmospheric-duct-interference",
            "machine-learning",
            "td-lte-networks"
        ],
        "has_projects": true,
        "has_wiki": true,
        "has_pages": true,
        "description": "The aim of the project is to find a method to overcome the problem which is caused by the atmospheric duct to 4G LTE networks. In order to do that we are aiming to build two ML-based models which can predict the duct interference and the other one to minimize such interference.",
        "team": {
            "E/16/054": {
                "name": "Sathira Shamuditha",
                "email": "e16054@eng.pdn.ac.lk",
                "website": "",
                "github": "",
                "linkedin": "",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E16/054",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e16/e16054.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e16/054/"
            },
            "E/16/351": {
                "name": "Madusha Shanaka",
                "email": "e16351@eng.pdn.ac.lk",
                "website": "",
                "github": "",
                "linkedin": "",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E16/351",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e16/e16351.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e16/351/"
            },
            "E/16/389": {
                "name": "Nadun Welikanda",
                "email": "e16389@eng.pdn.ac.lk",
                "website": "",
                "github": "https://github.com/Nadun360",
                "linkedin": "https://www.linkedin.com/in/nadun360",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E16/389",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e16/e16389.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e16/389/"
            }
        },
        "supervisors": {
            "upuljm@eng.pdn.ac.lk": {
                "name": "Dr. Upul Jayasinghe",
                "email": "upuljm@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/upul/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/upul-jayasinghe.jpg",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/upuljm",
                "website": "",
                "linkedin": "https://www.linkedin.com/in/upuljm/",
                "researchgate": "https://www.researchgate.net/profile/Upul-Jayasinghe",
                "google_scholar": "https://scholar.google.ch/citations?user=9nBn4b0AAAAJ"
            },
            "namal@eng.pdn.ac.lk": {
                "name": "Dr. Suneth Namal Karunarathna",
                "email": "namal@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/suneth-namal-karunarathna/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/suneth-namal-karunarathna.png",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/namal",
                "website": "",
                "linkedin": "https://lk.linkedin.com/in/suneth-namal-b70b8688",
                "researchgate": "https://www.researchgate.net/profile/Suneth-Namal",
                "google_scholar": "https://scholar.google.com/citations?user=G39TP7EAAAAJ&hl=en"
            }
        },
        "tags": [
            "Machine Learning",
            "Atmospheric Duct Interference",
            "TD-LTE Networks"
        ],
        "name": "e16-4yp-Machine-Learning-based-Atmospheric-Duct-Interference-cancellation-in-TD-LTE-networks"
    },
    "e18-co326-laboratory-environment-monitoring": {
        "projName": "laboratory environment monitoring",
        "batch": "E18",
        "category": {
            "title": "Industrial Automation Projects (CO326)",
            "code": "co326",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co326/"
        },
        "repo_url": "https://github.com/cepdnaclk/e18-co326-laboratory-environment-monitoring",
        "project_url": "/co326/e18/laboratory-environment-monitoring/",
        "page_url": "https://cepdnaclk.github.io/e18-co326-laboratory-environment-monitoring",
        "api_url": "https://api.github.com/repos/cepdnaclk/e18-co326-laboratory-environment-monitoring",
        "thumb_url": "https://projects.ce.pdn.ac.lk/data/categories/co326/thumbnail.jpg",
        "created_at": "2023-04-08T16:30:39Z",
        "updated_at": "2023-04-12T00:10:28Z",
        "forks_count": 3,
        "stars_count": 1,
        "watchers_count": 1,
        "language": "JavaScript",
        "topics": [],
        "has_projects": true,
        "has_wiki": true,
        "has_pages": true,
        "description": "The box can be used in a laboratory setting to monitor the temperature and humidity levels, and adjust the fan to maintain a stable environment for experiments and sensitive equipment.",
        "team": {
            "E/18/297": {
                "name": "Piumal Rathnayake",
                "email": "e18297@eng.pdn.ac.lk",
                "website": "https://piumal1999.medium.com/",
                "github": "https://github.com/Piumal1999",
                "linkedin": "https://www.linkedin.com/in/piumal1999/",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E18/297",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18297.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e18/297/"
            },
            "E/18/397": {
                "name": "Shamod Wijerathne",
                "email": "e18397@eng.pdn.ac.lk",
                "website": "",
                "github": "https://github.com/ShamodGeevinda",
                "linkedin": "https://www.linkedin.com/in/shamod-geevinda/",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E18/397",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18397.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e18/397/"
            },
            "E/18/402": {
                "name": "Chathura Wimalasiri",
                "email": "e18402@eng.pdn.ac.lk",
                "website": "",
                "github": "https://github.com/chathurawimalasiri",
                "linkedin": "https://www.linkedin.com/in/chathura-wimalasiri-b0637b1a1",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E18/402",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18402.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e18/402/"
            }
        },
        "supervisors": {
            "kamalanath@eng.pdn.ac.lk": {
                "name": "Dr. Eng. Kamalanath Samarakoon",
                "email": "kamalanath@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/kamalanath-samarakoon/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/kamalanath-samarakoon.png",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/kamalanath",
                "website": "http://kamalanath.samarakoon.info/",
                "linkedin": "https://www.linkedin.com/in/kamalanath-samarakoon-7188549/",
                "researchgate": "https://www.researchgate.net/profile/Kamalanath-Samarakoon",
                "google_scholar": "https://scholar.google.com/citations?user=DsG-K0sAAAAJ&hl=en"
            }
        },
        "tags": [
            "Computer Systems Engineering",
            "Industrial Networks"
        ],
        "name": "e18-co326-laboratory-environment-monitoring"
    },
    "e18-co502-RV32IM-Pipeline-Implementation-Group4": {
        "projName": "RV32IM Pipeline Implementation Group4",
        "batch": "E18",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "repo_url": "https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group4",
        "project_url": "/co502/e18/RV32IM-Pipeline-Implementation-Group4/",
        "page_url": "https://cepdnaclk.github.io/e18-co502-RV32IM-Pipeline-Implementation-Group4",
        "api_url": "https://api.github.com/repos/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group4",
        "thumb_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
        "created_at": "2023-03-30T07:47:12Z",
        "updated_at": "2023-04-08T10:17:27Z",
        "forks_count": 3,
        "stars_count": 1,
        "watchers_count": 1,
        "language": "Verilog",
        "topics": [
            "computer-architecture",
            "risc-v",
            "verilog"
        ],
        "has_projects": true,
        "has_wiki": true,
        "has_pages": true,
        "description": "Single-cycle MIPS-like processor with a memory subsystem including a cache.",
        "team": {
            "E/18/077": {
                "name": "Nipun Dharmarathne",
                "email": "e18077@eng.pdn.ac.lk",
                "website": "",
                "github": "https://github.com/NipunDharmarathne",
                "linkedin": "https://lk.linkedin.com/in/nipun-dharmarathne-92a9191ba",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E18/077",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18077.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e18/077/"
            },
            "E/18/397": {
                "name": "Shamod Wijerathne",
                "email": "e18397@eng.pdn.ac.lk",
                "website": "",
                "github": "https://github.com/ShamodGeevinda",
                "linkedin": "https://www.linkedin.com/in/shamod-geevinda/",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E18/397",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18397.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e18/397/"
            },
            "E/18/402": {
                "name": "Chathura Wimalasiri",
                "email": "e18402@eng.pdn.ac.lk",
                "website": "",
                "github": "https://github.com/chathurawimalasiri",
                "linkedin": "https://www.linkedin.com/in/chathura-wimalasiri-b0637b1a1",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E18/402",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18402.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e18/402/"
            }
        },
        "supervisors": {
            "isurunawinne@eng.pdn.ac.lk": {
                "name": "Dr. Isuru Nawinne",
                "email": "isurunawinne@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/isuru-nawinne/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/isuru-nawinne.png",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/isurunawinne",
                "website": "",
                "linkedin": "https://www.linkedin.com/in/isuru-nawinne-73302833/",
                "researchgate": "https://www.researchgate.net/profile/Isuru-Nawinne",
                "google_scholar": "https://scholar.google.com/citations?hl=en&user=8qqGvuwAAAAJ"
            },
            "mahanamaw@eng.pdn.ac.lk": {
                "name": "Dr. Mahanama Wickramasinghe",
                "email": "mahanamaw@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/mahanama-wickramasinghe/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/mahanama-wickramasinghe.jpg",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/mahanamaw",
                "website": "",
                "linkedin": "https://www.linkedin.com/in/mahanama",
                "researchgate": "https://www.researchgate.net/profile/Mahanama-Wickramsinghe",
                "google_scholar": "https://scholar.google.com/citations?hl=en&user=kuoZpZEAAAAJ"
            }
        },
        "tags": [
            "Computer Architecture",
            "RISC-V",
            "Verilog"
        ],
        "name": "e18-co502-RV32IM-Pipeline-Implementation-Group4"
    },
    "e16-4yp-neuromorphic-architecture": {
        "projName": "neuromorphic architecture",
        "batch": "E16",
        "category": {
            "title": "Undergraduate Research Projects",
            "code": "4yp",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/4yp/"
        },
        "repo_url": "https://github.com/cepdnaclk/e16-4yp-neuromorphic-architecture",
        "project_url": "/4yp/e16/neuromorphic-architecture/",
        "page_url": "https://cepdnaclk.github.io/e16-4yp-neuromorphic-architecture",
        "api_url": "https://api.github.com/repos/cepdnaclk/e16-4yp-neuromorphic-architecture",
        "thumb_url": "https://projects.ce.pdn.ac.lk/data/categories/4yp/thumbnail.jpg",
        "created_at": "2022-07-15T06:53:14Z",
        "updated_at": "2023-04-06T10:20:29Z",
        "forks_count": 2,
        "stars_count": 3,
        "watchers_count": 3,
        "language": "VHDL",
        "topics": [
            "fpga",
            "neuromorphic-computing",
            "neuromorphic-engineering",
            "neuromorphic-hardware",
            "risc-v"
        ],
        "has_projects": true,
        "has_wiki": true,
        "has_pages": true,
        "description": "Neuromorphic architectures are hardware architectures that use the biologically inspired neural functions as the basis of operation. Information processing based on spiking neuron architectures have caught considerable attention in recent years due to its low power consumption compared to traditional artificial neural networks.  In this project, as the first stage, we are implementing parallel multiple processing elements based on RISC-V architecture to represent biological neurons. Single neurons can be implemented as a single processor with local memory access or since the spike time of biological neurons is in the millisecond order multiple neurons can be virtualized to a single processor. At the second stage of the process, we are expecting to design encoders and decoders to benchmark the architecture by solving classical machine learning problems.",
        "team": {
            "E/16/088": {
                "name": "Dissanayake D M T H",
                "email": "e16088@eng.pdn.ac.lk",
                "website": "",
                "github": "",
                "linkedin": "",
                "researchgate": "",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E16/088",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e16/e16088.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e16/088/"
            },
            "E/16/276": {
                "name": "Perera G K B H",
                "email": "e16276@eng.pdn.ac.lk",
                "website": "https://buddhiperera.me/",
                "github": "https://github.com/buddhiheshan",
                "linkedin": "https://www.linkedin.com/in/buddhi-perera/",
                "researchgate": "https://www.researchgate.net/profile/Buddhi-Perera-2",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E16/276",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e16/e16276.png",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e16/276/"
            },
            "E/16/366": {
                "name": "Thilarakathna W M D U",
                "email": "e16366@eng.pdn.ac.lk",
                "website": "https://dinindu.me",
                "github": "https://github.com/dininduwm",
                "linkedin": "https://www.linkedin.com/in/dinindu-thilakarathna/",
                "researchgate": "https://www.researchgate.net/profile/Dinindu-Thilakarathna",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E16/366",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e16/e16366.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e16/366/"
            }
        },
        "supervisors": {
            "isurunawinne@eng.pdn.ac.lk": {
                "name": "Dr. Isuru Nawinne",
                "email": "isurunawinne@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/isuru-nawinne/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/isuru-nawinne.png",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/isurunawinne",
                "website": "",
                "linkedin": "https://www.linkedin.com/in/isuru-nawinne-73302833/",
                "researchgate": "https://www.researchgate.net/profile/Isuru-Nawinne",
                "google_scholar": "https://scholar.google.com/citations?hl=en&user=8qqGvuwAAAAJ"
            },
            "mahanamaw@eng.pdn.ac.lk": {
                "name": "Dr. Mahanama Wickramasinghe",
                "email": "mahanamaw@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/mahanama-wickramasinghe/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/mahanama-wickramasinghe.jpg",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/mahanamaw",
                "website": "",
                "linkedin": "https://www.linkedin.com/in/mahanama",
                "researchgate": "https://www.researchgate.net/profile/Mahanama-Wickramsinghe",
                "google_scholar": "https://scholar.google.com/citations?hl=en&user=kuoZpZEAAAAJ"
            },
            "roshanr@eng.pdn.ac.lk": {
                "name": "Prof. Roshan G. Ragel",
                "email": "roshanr@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/roshan-ragel/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/roshan-ragel.jpg",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/roshanr",
                "website": "http://roshan.ragel.net/",
                "linkedin": "https://www.linkedin.com/in/roshanragel/",
                "researchgate": "https://www.researchgate.net/profile/Roshan-Ragel",
                "google_scholar": "https://scholar.google.com/citations?user=UTYj8usAAAAJ&hl=en"
            },
            " isurud@ee.pdn.ac.lk": {
                "name": "Dr. D.M.I.S. Dasanayake",
                "email": " isurud@ee.pdn.ac.lk",
                "profile_url": "#",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/default.jpg",
                "api_url": "#",
                "website": "#",
                "linkedin": "#",
                "researchgate": "#",
                "google_scholar": "#"
            }
        },
        "tags": [
            "Neuromorphic Computer Architecture",
            "Verilog",
            "Computer Architecture",
            "FPGA",
            "Final Year Projects"
        ],
        "name": "e16-4yp-neuromorphic-architecture"
    },
    "e17-co502-RV32IM-pipeline-implementation-group2": {
        "projName": "RV32IM pipeline implementation group2",
        "batch": "E17",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-pipeline-implementation-group2",
        "project_url": "/co502/e17/RV32IM-pipeline-implementation-group2/",
        "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-pipeline-implementation-group2",
        "api_url": "https://api.github.com/repos/cepdnaclk/e17-co502-RV32IM-pipeline-implementation-group2",
        "thumb_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
        "created_at": "2023-03-30T09:03:37Z",
        "updated_at": "2023-04-06T01:04:03Z",
        "forks_count": 0,
        "stars_count": 0,
        "watchers_count": 0,
        "language": "Verilog",
        "topics": [],
        "has_projects": true,
        "has_wiki": true,
        "has_pages": true,
        "description": "This project is about implementing a RISC-V CPU with a RV32IM pipeline implementation using VERILOG_HDL.",
        "team": {},
        "supervisors": {},
        "tags": {},
        "name": "e17-co502-RV32IM-pipeline-implementation-group2"
    },
    "e18-co502-RV32IM-pipeline-implementation-group7": {
        "projName": "RV32IM pipeline implementation group7",
        "batch": "E18",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "repo_url": "https://github.com/cepdnaclk/e18-co502-RV32IM-pipeline-implementation-group7",
        "project_url": "/co502/e18/RV32IM-pipeline-implementation-group7/",
        "page_url": "https://cepdnaclk.github.io/e18-co502-RV32IM-pipeline-implementation-group7",
        "api_url": "https://api.github.com/repos/cepdnaclk/e18-co502-RV32IM-pipeline-implementation-group7",
        "thumb_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
        "created_at": "2023-03-30T08:29:52Z",
        "updated_at": "2023-04-05T18:42:54Z",
        "forks_count": 0,
        "stars_count": 1,
        "watchers_count": 1,
        "language": "Verilog",
        "topics": [],
        "has_projects": true,
        "has_wiki": true,
        "has_pages": true,
        "description": "This Git repository contains the implementation of a RISC32IM processor pipeline using Verilog. The pipeline includes stages for instruction fetch, decode, execute, memory access, and write-back. The implementation includes a testbench for verification.",
        "team": {
            "E/18/073": {
                "name": "Tharindu Dhananjaya",
                "email": "e18073@eng.pdn.ac.lk",
                "website": "",
                "github": "https://github.com/dhananjayawmt",
                "linkedin": "https://www.linkedin.com/in/dhananjaya-weerasinghe-35711b1a5/",
                "researchgate": "https://www.researchgate.net/profile/Tharindu-Dhananjaya-4",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E18/073",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18073.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e18/073/"
            },
            "E/18/214": {
                "name": "Kushan Manahara",
                "email": "e18214@eng.pdn.ac.lk",
                "website": "",
                "github": "https://github.com/KushanManahara",
                "linkedin": "http://www.linkedin.com/in/kushan-manahara",
                "researchgate": "https://www.researchgate.net/profile/Kushan-Manahara",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/students/E18/214",
                "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18214.jpg",
                "profile_url": "https://people.ce.pdn.ac.lk/students/e18/214/"
            }
        },
        "supervisors": {
            "isurunawinne@eng.pdn.ac.lk": {
                "name": "Dr. Isuru Nawinne",
                "email": "isurunawinne@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/isuru-nawinne/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/isuru-nawinne.png",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/isurunawinne",
                "website": "",
                "linkedin": "https://www.linkedin.com/in/isuru-nawinne-73302833/",
                "researchgate": "https://www.researchgate.net/profile/Isuru-Nawinne",
                "google_scholar": "https://scholar.google.com/citations?hl=en&user=8qqGvuwAAAAJ"
            },
            "mahanamaw@eng.pdn.ac.lk": {
                "name": "Dr. Mahanama Wickramasinghe",
                "email": "mahanamaw@eng.pdn.ac.lk",
                "profile_url": "https://people.ce.pdn.ac.lk//staff/academic/mahanama-wickramasinghe/",
                "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/mahanama-wickramasinghe.jpg",
                "api_url": "http://api.ce.pdn.ac.lk/people/v1/staff/mahanamaw",
                "website": "",
                "linkedin": "https://www.linkedin.com/in/mahanama",
                "researchgate": "https://www.researchgate.net/profile/Mahanama-Wickramsinghe",
                "google_scholar": "https://scholar.google.com/citations?hl=en&user=kuoZpZEAAAAJ"
            }
        },
        "tags": [
            "RV32IM",
            "RISC-V",
            "Computer Architecture",
            "Verilog"
        ],
        "name": "e18-co502-RV32IM-pipeline-implementation-group7"
    }
}