module tx_sr
  (
    input wire clk,
    input wire n_rst,
    input wire falling_edge_found,
    input wire tx_enable,
    input wire [7:0] tx_data,
    input wire load_data,
    output wire tx_out
    );
    reg se;
    assign se = tx_enable & falling_edge_found;
    flex_pts_sr #(8,1) SHIFT_REGISTER(.clk(clk), .n_rst(n_rst), .shift_enable(se), .load_enable(load_data), .parallel_in(tx_data), .serial_out(tx_out));
  endmodule