32|106|Public
25|$|Targets {{which have}} this {{capability}} indicate it {{by a special}} bit in a PCI <b>configuration</b> <b>register,</b> and if all targets on a bus have it, all initiators may use back-to-back transfers freely.|$|E
25|$|Addresses for PCI {{configuration}} space access are decoded specially. For these, the low-order address lines {{specify the}} offset {{of the desired}} PCI <b>configuration</b> <b>register,</b> and the high-order address lines are ignored. Instead, an additional address signal, the IDSEL input, must be high before a device may assert DEVSEL#. Each slot connects a different high-order address line to the IDSEL pin, and is selected using one-hot encoding on the upper address lines.|$|E
500|$|BitLocker {{and other}} full disk {{encryption}} {{systems can be}} attacked by a rogue boot manager. Once the malicious bootloader captures the secret, it can decrypt the Volume Master Key (VMK), which would then allow access to decrypt or modify any information on an encrypted hard disk. By configuring a TPM to protect the trusted boot pathway, including the BIOS and boot sector, BitLocker can mitigate this threat. (Note that some non-malicious changes to the boot path may cause a Platform <b>Configuration</b> <b>Register</b> check to fail, and thereby generate a false warning.) ...|$|E
5000|$|The MIPS32/64 {{architecture}} {{defines a}} mandatory Processor Identification (...) {{and a series}} of daisy-chained <b>Configuration</b> <b>Registers.</b>|$|R
2500|$|Unlike I/O space, {{standard}} PCI <b>configuration</b> <b>registers</b> {{are defined}} so that reads never disturb {{the state of}} the device. [...] It is possible for a device to have <b>configuration</b> space <b>registers</b> beyond the standard 64 bytes which have read side effects, but this is rare.|$|R
5000|$|Low-level <b>configuration</b> <b>registers,</b> for the {{hardware}} virtual machine, {{are held in}} the ARM Co-processor [...] "CP14 register c0". The registers allow detecting, enabling or disabling {{the hardware}} accelerator (if it is available).|$|R
5000|$|The Jazelle Main <b>Configuration</b> <b>Register</b> at CP14:C0(C2) is write-only in {{user mode}} and {{read-write}} in kernel mode.|$|E
50|$|Targets {{which have}} this {{capability}} indicate it {{by a special}} bit in a PCI <b>configuration</b> <b>register,</b> and if all targets on a bus have it, all initiators may use back-to-back transfers freely.|$|E
50|$|The SAM has no {{connection}} to the MPU data bus. As such, it is programmed in a curious manner; its 16-bit <b>configuration</b> <b>register</b> is spread across 32 memory addresses (FFC0-FFDF). Writing even bytes sets that register bit to 0, Writing to odd bytes sets it to 1.|$|E
5000|$|The ISA PNP {{specification}} {{divides the}} registers of a device in two categories: control <b>registers</b> and <b>configuration</b> <b>registers.</b> One of the device control registers defined by ISA PNP is (for example) the Activate register, which turns the card on or off.|$|R
30|$|Configuration and control, {{enabling}} {{the configuration of}} the transceiver and the management of data transmission and reception.Typically, modulation and coding schemes are configurable and need to be controlled by the entity in charge of operating the baseband transceiver. For an RTL model for example, this corresponds to writing (and possibly reading) <b>configuration</b> <b>registers.</b>|$|R
30|$|Our {{architecture}} {{features a}} number of industrial interfaces and controllers: APB controller capable of storing 2 sets of <b>configuration</b> <b>registers,</b> advanced DTL-MMBD controller implementing a master on the AXI bus with support for posted-writes and transfer split-up and a DTL-PPSD controller for peer to peer streaming. Test and debug hardware has been included as well.|$|R
50|$|One way {{to prevent}} this bug is to enable bit 0x10 in the <b>configuration</b> <b>register</b> CCR1. This {{disables}} implicit bus locking normally done by xchg instruction. Since CPUs affected by this bug were not designed to work in multi-processor systems, loss of xchg atomicity is harmless.|$|E
50|$|CR16 has 16 {{general purpose}} {{registers}} of 16 bits, and address registers of 21 bits wide. There are 8 special registers: program counter, interrupt stack pointer ISP, interrupt vector address register INTBASE, status register PSR, <b>configuration</b> <b>register</b> and 3 debug registers. Status register implements flags: C, T, L, F, Z, N, E, P, I.|$|E
50|$|Addresses for PCI {{configuration}} space access are decoded specially. For these, the low-order address lines {{specify the}} offset {{of the desired}} PCI <b>configuration</b> <b>register,</b> and the high-order address lines are ignored. Instead, an additional address signal, the IDSEL input, must be high before a device may assert DEVSEL#. Each slot connects a different high-order address line to the IDSEL pin, and is selected using one-hot encoding on the upper address lines.|$|E
30|$|It {{contains}} {{functions for}} {{reading and writing}} data to the <b>configuration</b> <b>registers</b> of Nordic RF module using SPI, setting the RF module as transmitter or receiver, flashing, and checking the status of internal Fast in, Fast out (FIFO) buffers, sending and receiving data packets to/from other RF module, taking the module to power down and up mode, etc.|$|R
50|$|A node {{needs to}} be {{configured}} appropriately before it will execute its function. Each VSCP node provides {{its own set of}} <b>configuration</b> <b>registers</b> tailored for its function. A button node would have some possibility to configure the zone/subzones the buttons belong to. Atemperature node would have some possibility to set trigger values. Also configuring the DM is part of configuring a node.|$|R
5000|$|... 82C100 - IBM PS/2 Model 30 and Super XT Compatible Chip - Released in 1987, {{compatible}} with 8086, 80C86, V30, 8088, 80C88, V20 CPUs. Compatible with all PC/XT functional units: 8284, 8288, 8237, 8259, 8254, 8255, DRAM control, SRAM control, Keyboard control, Parity Generation and <b>Configuration</b> <b>registers.</b> Additionally features EMS control, dual clock and power management. It supports up to 2.5 MB RAM.|$|R
5000|$|To {{handle the}} {{relatively}} {{large amounts of}} ROM and RAM, tenfold the 8502's 64 kB address space, the C128 uses the 8722 MMU chip to create different memory maps, in which different combinations of RAM and ROM would appear according to bit patterns written into the MMU's <b>configuration</b> <b>register</b> at memory address [...] Another feature of the memory management unit is to allow relocation of zero page and the stack.|$|E
5000|$|BitLocker {{and other}} full disk {{encryption}} {{systems can be}} attacked by a rogue boot manager. Once the malicious bootloader captures the secret, it can decrypt the Volume Master Key (VMK), which would then allow access to decrypt or modify any information on an encrypted hard disk. By configuring a TPM to protect the trusted boot pathway, including the BIOS and boot sector, BitLocker can mitigate this threat. (Note that some non-malicious changes to the boot path may cause a Platform <b>Configuration</b> <b>Register</b> check to fail, and thereby generate a false warning.) ...|$|E
50|$|The 64 KB RAM of the HGC {{could hold}} two {{graphics}} display pages. Either page could be selected for display by setting or resetting a single {{bit in the}} Mode Control Register. Another bit, in a <b>configuration</b> <b>register</b> exclusive to the HGC, determined whether the second 32 KB of RAM on the HGC was accessible to the CPU at the base address B8000h. This bit was reset at system reset (e.g. power-on) so that the card would not conflict with a CGA or other color card at address B8000h.|$|E
50|$|The Trusted Platform Module (TPM) as {{specified}} by the TCG provides many security functions including special <b>registers</b> (called Platform <b>Configuration</b> <b>Registers</b> - PCRs) which hold various measurements in a shielded location {{in a manner that}} prevents spoofing. Measurements consist of a cryptographic hash using a Secure Hashing Algorithm (SHA); the TPM v1.0 specification uses the SHA-1 hashing algorithm. More recent TPM versions (v2.0+) call for SHA-2.|$|R
50|$|The LM32 {{microprocessor}} is {{assisted by}} a texture mapping unit and a programmable floating point VLIW coprocessor {{which are used}} by the Flickernoise video synthesis software. It is also surrounded by various peripheral cores to support every I/O device of the Milkymist One. The system-on-chip interconnect uses three bridged buses and mixes the Wishbone protocol with two custom protocols used for <b>configuration</b> <b>registers</b> and high performance DMA with the SDRAM.|$|R
5000|$|Together with UEFI, TPM forms a [...] "root of trust": TPM {{contains}} several PCRs (Platform <b>Configuration</b> <b>Registers)</b> {{that allow}} a secure storage and reporting of security relevant metrics. These metrics {{can be used}} to detect changes to previous configurations and derive decisions how to proceed. Good examples can be found in Linux Unified Key Setup (LUKS), and in Microsoft's BitLocker Drive Encryption and PrivateCore vCage memory encryption (see below).|$|R
50|$|At this point, the BIOS or {{operating}} system will program the memory-mapped and I/O port addresses into the device's BAR <b>configuration</b> <b>register.</b> These addresses stay valid {{as long as}} the system remains turned on. Upon power-off, all these settings are lost and the procedure is repeated next time the system is powered back on. Since this entire process is fully automated, the user is spared the task of configuring any newly added hardware manually by changing DIP switches on the cards themselves. This automatic device discovery and address space assignment is how plug and play is implemented.|$|E
50|$|On-die {{termination}} {{is implemented}} with several combinations of resistors on the DRAM silicon {{along with other}} circuit trees. DRAM circuit designers can {{use a combination of}} transistors which have different values of turn-on resistance. In the case of DDR2, there are three kinds of internal resistors 150ohm, 75ohm and 50ohm. The resistors can be combined to create a proper equivalent impedance value to the outside of the chip, whereby the signal line (transmission line) of the motherboard is being controlled by the on-die termination operation signal. Where an on-die termination value control circuit exists the DRAM controller manages the on-die termination resistance through a programmable <b>configuration</b> <b>register</b> which resides in the DRAM. The internal on-die termination values in DDR3 are 120ohm, 60ohm, 40ohm and so forth.|$|E
40|$|Communication {{devices have}} become oneof the most {{important}} instruments {{to stay in touch}} witheach other. Router is a most important device, used toconnect different networks together and route packetsof data from one network to another. So itâ€™s reallyimportant to manage a router. If you are locked out of arouter because you forgot the password, this paper willbe helpful to re-inter the router. This paper also showsthe main components of a router, the router bootsequence and the <b>configuration</b> <b>register,</b> including howto use the <b>configuration</b> <b>register</b> for password recovery. After reading this paper, a new user will understandhow to bring up a router and how to crack its password,after that save the running configuration as a backup forfuture use...|$|E
40|$|The CAN core {{requires}} an external 3. 3 V compatible PHY chip. <b>Configuration</b> <b>Registers</b> Table 4 defines the <b>configuration</b> <b>registers.</b> This module allows for {{read and write}} access to the registers through the external micro-controller interface. Transmit and Receive Messages Separate storage buffers exist for transmit (TX FIFO) and receive (RX FIFO) messages through a FIFO structure. The depth of each buffer is individually configurable up {{to a maximum of}} 64 messages. TX High Priority Buffer The Transfer High Priority Buffer (TX HPB) provides storage for one transmit message. Messages written on this buffer have maximum transmit priority. They are queued for transmission immediately after the current transmission is complete, preempting any message in the TX FIFO. Acceptance Filters Acceptance Filters sort incoming messages with the user-defined acceptance mask and ID registers to determine whether to store messages in the RX FIFO, or to acknowledge and discard them. The number of acceptance filters can be configured from 0 to 4. Messages passed through acceptance filters are stored in the RX FIFO...|$|R
50|$|Additional {{commands}} (with CMD5 set) {{opened and}} closed rows without a data transfer, performed refresh operations, read or wrote <b>configuration</b> <b>registers,</b> and performed other maintenance operations. Most of these commands supported an additional 4-bit sub-ID (sent as 5 bits, using the same multiple-destination encoding as the primary ID) {{which could be used}} to distinguish devices that were assigned the same primary ID because they were connected in parallel and always read/written at the same time.|$|R
5000|$|An {{example that}} is still of {{contemporary}} relevance {{can be found in}} the 16550 UART, whose derivatives are still in widespread use. To add a data FIFO without breaking compatibility with the 8250 UART's 8 <b>configuration</b> <b>registers,</b> the write-only [...] "FIFO control register" [...] was assigned the same port address as the read-only [...] "interrupt identification register". Writes to that address program the FIFO control register, but there is no way to read it back.|$|R
30|$|The energy estimations {{computed}} {{during the}} first 1, 024 samples after the preamble and during the RTG guard interval are stored in a <b>configuration</b> <b>register</b> to allow for their reading from the DSP. These values are eventually used to estimate the signal-to-noise ratio (SNR).|$|E
40|$|Abstract. We {{introduce}} a privacy enhancing cloud service architecture {{based on the}} Direct Anonymous Attestation (DAA) scheme. In order to protect user data, the architecture provides cloud users with the abilities of controlling the extent of data sharing among their service accounts. A user is then enabled to link Cloud Service applications in such a way, that his/her personal data are shared only among designated applications. The anonymity of the platform identity is preserved while {{the integrity of the}} hardware platform (represented by Trusted Computing <b>configuration</b> <b>register</b> values) is proven to the remote servers. Moreover, the cloud service provider can assess user account activities, which leads to efficient security enforcement measures...|$|E
40|$|A novel convolver is {{presented}} in which both samples and results are in serial form, while coefficients are stored in internal registers. The convolver is composed of an array of multiplier-accumulator subunits which operate in a carry-save, serial/parallel mode. The sample bits are broadcast to all subunits, each one executing the multiplication with the stored coefficient and accumulating the product with the result received from the preceding unit. The structure can {{be shown to be}} decomposable in bit-slices; a stack of slices can be programmed as a convolver for prescribed sample and coefficient bit-length under the control of a <b>configuration</b> <b>register.</b> Faulty slices can be neutralized by variables stored in a second register...|$|E
2500|$|Additional {{commands}} (with CMD5 set) {{opened and}} closed rows without a data transfer, performed refresh operations, read or wrote <b>configuration</b> <b>registers,</b> and performed other maintenance operations. [...] Most of these commands supported an additional 4-bit sub-ID (sent as 5 bits, using the same multiple-destination encoding as the primary ID) {{which could be used}} to distinguish devices that were assigned the same primary ID because they were connected in parallel and always read/written at the same time.|$|R
2500|$|Finally, PCI {{configuration}} space provides {{access to}} 256 bytes of special <b>configuration</b> <b>registers</b> per PCI device. [...] Each PCI slot gets its own configuration space address range. The registers are used to configure devices memory and I/O address ranges they should respond to from transaction initiators. [...] When a computer is first turned on, all PCI devices respond only to their configuration space accesses. The computer's BIOS scans for devices and assigns Memory and I/O address ranges to them.|$|R
40|$|Abstract: Static energy {{dissipation}} in cache memories will constitute an increasingly larger portion of total microprocessor {{energy dissipation}} due to nanoscale technology characteristics {{and the large}} size of on-chip caches. We propose to reduce the static energy dissipation of an on-chip data cache {{by taking advantage of}} the frequent values (FV) that widely exist in a data cache memory. The original FV-based low-power cache design aimed at only reducing dynamic power, at the cost of a 5 % slowdown. We propose a better design that reduces both static and dynamic cache power, and that uses a circuit design that eliminates performance overhead. A designer can utilize our architecture by simulating an application and then synthesizing the FVs into an application-specific FV cache design when values will not change, or by simulating and then writing to an FV-cache with <b>configuration</b> <b>registers</b> when values could change. Furthermore, we describe hardware that can dynamically determine FVs and write to the <b>configuration</b> <b>registers</b> completely transparently. Experiments on 11 Spec 2000 benchmarks show that, in addition to the dynamic power savings, 33 % static energy savings for data caches can be achieved. 1...|$|R
