// Seed: 355239157
module module_0 #(
    parameter id_4 = 32'd21
) (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  wire ["" : -1] _id_4;
  logic [1 'b0 : 1 'b0] id_5 = 1;
  logic ["" : id_4] id_6 = -1;
  logic [-1 : 1] id_7;
  assign id_1 = 1'h0;
  assign id_5 = -1'h0 != id_3[id_4] ? id_2 : id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd38,
    parameter id_3 = 32'd80
) (
    id_1,
    _id_2
);
  output wire _id_2;
  inout wire id_1;
  wire [1 'd0 : "" ==  -1] _id_3;
  wire [id_3 : -1  - ""] id_4;
  logic [-1 'b0 : -1  ==  id_2] id_5;
  logic id_6;
  wire id_7;
  nand primCall (id_1, id_8, id_7, id_5, id_4, id_6);
  always @(posedge id_4 or negedge id_5 < 1) $clog2(46);
  ;
  wire [1 'b0 : id_3] id_8;
  module_0 modCall_1 (
      id_5,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
