#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 23 13:41:12 2025
# Process ID: 13168
# Current directory: Y:/Code/Digital_Design_MCU/ALU_stu_18
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1484 Y:\Code\Digital_Design_MCU\ALU_stu_18\ALU_stu_18.xpr
# Log file: Y:/Code/Digital_Design_MCU/ALU_stu_18/vivado.log
# Journal file: Y:/Code/Digital_Design_MCU/ALU_stu_18\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.xpr
INFO: [Project 1-313] Project file moved from 'D:/experiment/ALU_stu_18' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'sys_clk_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'test_vector_rom_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'test_flags_and_result_rom_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ila_0_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'sys_clk' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'sys_clk' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'test_vector_rom' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'test_vector_rom' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'test_flags_and_result_rom' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'test_flags_and_result_rom' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'ALU_stu_18.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 930.906 ; gain = 167.188
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset ila_0 [get_ips  {ila_0 sys_clk test_flags_and_result_rom test_vector_rom}] -log ip_upgrade.log
Upgrading 'ila_0'
INFO: [Project 1-386] Moving file 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/ila_0/ila_0.xci' from fileset 'ila_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded ila_0 (ILA (Integrated Logic Analyzer) 6.2) from revision 8 to revision 10
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
Upgrading 'sys_clk'
INFO: [Project 1-386] Moving file 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' from fileset 'sys_clk' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded sys_clk (Clocking Wizard 6.0) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sys_clk'...
Upgrading 'test_flags_and_result_rom'
INFO: [Project 1-386] Moving file 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/test_flags_and_result_rom.xci' from fileset 'test_flags_and_result_rom' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded test_flags_and_result_rom (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'test_flags_and_result_rom'...
Upgrading 'test_vector_rom'
INFO: [Project 1-386] Moving file 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/test_vector_rom.xci' from fileset 'test_vector_rom' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded test_vector_rom (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'test_vector_rom'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.070 ; gain = 216.070
export_ip_user_files -of_objects [get_ips {ila_0 sys_clk test_flags_and_result_rom test_vector_rom}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 23 14:56:53 2025...
