
Delay Using DWY and Hardware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001188  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08001294  08001294  00011294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080012b4  080012b4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080012b4  080012b4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080012b4  080012b4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080012b4  080012b4  000112b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080012b8  080012b8  000112b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080012bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080012c8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080012c8  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000411c  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001050  00000000  00000000  00024151  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000410  00000000  00000000  000251a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000378  00000000  00000000  000255b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016422  00000000  00000000  00025930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004e01  00000000  00000000  0003bd52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082ccc  00000000  00000000  00040b53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c381f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000df8  00000000  00000000  000c3874  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800127c 	.word	0x0800127c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800127c 	.word	0x0800127c

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f907 	bl	8000370 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	200f      	movs	r0, #15
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f000 ffa6 	bl	80010b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f911 	bl	80003be <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f8e7 	bl	8000386 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000028 	.word	0x20000028

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000028 	.word	0x20000028

08000210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f003 0307 	and.w	r3, r3, #7
 800021e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <__NVIC_SetPriorityGrouping+0x44>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000226:	68ba      	ldr	r2, [r7, #8]
 8000228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800022c:	4013      	ands	r3, r2
 800022e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800023c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000242:	4a04      	ldr	r2, [pc, #16]	; (8000254 <__NVIC_SetPriorityGrouping+0x44>)
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	60d3      	str	r3, [r2, #12]
}
 8000248:	bf00      	nop
 800024a:	3714      	adds	r7, #20
 800024c:	46bd      	mov	sp, r7
 800024e:	bc80      	pop	{r7}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800025c:	4b04      	ldr	r3, [pc, #16]	; (8000270 <__NVIC_GetPriorityGrouping+0x18>)
 800025e:	68db      	ldr	r3, [r3, #12]
 8000260:	0a1b      	lsrs	r3, r3, #8
 8000262:	f003 0307 	and.w	r3, r3, #7
}
 8000266:	4618      	mov	r0, r3
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000ed00 	.word	0xe000ed00

08000274 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	6039      	str	r1, [r7, #0]
 800027e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000284:	2b00      	cmp	r3, #0
 8000286:	db0a      	blt.n	800029e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000288:	683b      	ldr	r3, [r7, #0]
 800028a:	b2da      	uxtb	r2, r3
 800028c:	490c      	ldr	r1, [pc, #48]	; (80002c0 <__NVIC_SetPriority+0x4c>)
 800028e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000292:	0112      	lsls	r2, r2, #4
 8000294:	b2d2      	uxtb	r2, r2
 8000296:	440b      	add	r3, r1
 8000298:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800029c:	e00a      	b.n	80002b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	b2da      	uxtb	r2, r3
 80002a2:	4908      	ldr	r1, [pc, #32]	; (80002c4 <__NVIC_SetPriority+0x50>)
 80002a4:	79fb      	ldrb	r3, [r7, #7]
 80002a6:	f003 030f 	and.w	r3, r3, #15
 80002aa:	3b04      	subs	r3, #4
 80002ac:	0112      	lsls	r2, r2, #4
 80002ae:	b2d2      	uxtb	r2, r2
 80002b0:	440b      	add	r3, r1
 80002b2:	761a      	strb	r2, [r3, #24]
}
 80002b4:	bf00      	nop
 80002b6:	370c      	adds	r7, #12
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bc80      	pop	{r7}
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	e000e100 	.word	0xe000e100
 80002c4:	e000ed00 	.word	0xe000ed00

080002c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b089      	sub	sp, #36	; 0x24
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	60f8      	str	r0, [r7, #12]
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	f003 0307 	and.w	r3, r3, #7
 80002da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002dc:	69fb      	ldr	r3, [r7, #28]
 80002de:	f1c3 0307 	rsb	r3, r3, #7
 80002e2:	2b04      	cmp	r3, #4
 80002e4:	bf28      	it	cs
 80002e6:	2304      	movcs	r3, #4
 80002e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ea:	69fb      	ldr	r3, [r7, #28]
 80002ec:	3304      	adds	r3, #4
 80002ee:	2b06      	cmp	r3, #6
 80002f0:	d902      	bls.n	80002f8 <NVIC_EncodePriority+0x30>
 80002f2:	69fb      	ldr	r3, [r7, #28]
 80002f4:	3b03      	subs	r3, #3
 80002f6:	e000      	b.n	80002fa <NVIC_EncodePriority+0x32>
 80002f8:	2300      	movs	r3, #0
 80002fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000300:	69bb      	ldr	r3, [r7, #24]
 8000302:	fa02 f303 	lsl.w	r3, r2, r3
 8000306:	43da      	mvns	r2, r3
 8000308:	68bb      	ldr	r3, [r7, #8]
 800030a:	401a      	ands	r2, r3
 800030c:	697b      	ldr	r3, [r7, #20]
 800030e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000310:	f04f 31ff 	mov.w	r1, #4294967295
 8000314:	697b      	ldr	r3, [r7, #20]
 8000316:	fa01 f303 	lsl.w	r3, r1, r3
 800031a:	43d9      	mvns	r1, r3
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000320:	4313      	orrs	r3, r2
         );
}
 8000322:	4618      	mov	r0, r3
 8000324:	3724      	adds	r7, #36	; 0x24
 8000326:	46bd      	mov	sp, r7
 8000328:	bc80      	pop	{r7}
 800032a:	4770      	bx	lr

0800032c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	3b01      	subs	r3, #1
 8000338:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800033c:	d301      	bcc.n	8000342 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800033e:	2301      	movs	r3, #1
 8000340:	e00f      	b.n	8000362 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000342:	4a0a      	ldr	r2, [pc, #40]	; (800036c <SysTick_Config+0x40>)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	3b01      	subs	r3, #1
 8000348:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800034a:	210f      	movs	r1, #15
 800034c:	f04f 30ff 	mov.w	r0, #4294967295
 8000350:	f7ff ff90 	bl	8000274 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000354:	4b05      	ldr	r3, [pc, #20]	; (800036c <SysTick_Config+0x40>)
 8000356:	2200      	movs	r2, #0
 8000358:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800035a:	4b04      	ldr	r3, [pc, #16]	; (800036c <SysTick_Config+0x40>)
 800035c:	2207      	movs	r2, #7
 800035e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000360:	2300      	movs	r3, #0
}
 8000362:	4618      	mov	r0, r3
 8000364:	3708      	adds	r7, #8
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	e000e010 	.word	0xe000e010

08000370 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	f7ff ff49 	bl	8000210 <__NVIC_SetPriorityGrouping>
}
 800037e:	bf00      	nop
 8000380:	3708      	adds	r7, #8
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}

08000386 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000386:	b580      	push	{r7, lr}
 8000388:	b086      	sub	sp, #24
 800038a:	af00      	add	r7, sp, #0
 800038c:	4603      	mov	r3, r0
 800038e:	60b9      	str	r1, [r7, #8]
 8000390:	607a      	str	r2, [r7, #4]
 8000392:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000394:	2300      	movs	r3, #0
 8000396:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000398:	f7ff ff5e 	bl	8000258 <__NVIC_GetPriorityGrouping>
 800039c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800039e:	687a      	ldr	r2, [r7, #4]
 80003a0:	68b9      	ldr	r1, [r7, #8]
 80003a2:	6978      	ldr	r0, [r7, #20]
 80003a4:	f7ff ff90 	bl	80002c8 <NVIC_EncodePriority>
 80003a8:	4602      	mov	r2, r0
 80003aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003ae:	4611      	mov	r1, r2
 80003b0:	4618      	mov	r0, r3
 80003b2:	f7ff ff5f 	bl	8000274 <__NVIC_SetPriority>
}
 80003b6:	bf00      	nop
 80003b8:	3718      	adds	r7, #24
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}

080003be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80003be:	b580      	push	{r7, lr}
 80003c0:	b082      	sub	sp, #8
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80003c6:	6878      	ldr	r0, [r7, #4]
 80003c8:	f7ff ffb0 	bl	800032c <SysTick_Config>
 80003cc:	4603      	mov	r3, r0
}
 80003ce:	4618      	mov	r0, r3
 80003d0:	3708      	adds	r7, #8
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
	...

080003d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80003d8:	b480      	push	{r7}
 80003da:	b08b      	sub	sp, #44	; 0x2c
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
 80003e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80003e2:	2300      	movs	r3, #0
 80003e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80003e6:	2300      	movs	r3, #0
 80003e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80003ea:	e169      	b.n	80006c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80003ec:	2201      	movs	r2, #1
 80003ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003f0:	fa02 f303 	lsl.w	r3, r2, r3
 80003f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80003f6:	683b      	ldr	r3, [r7, #0]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	69fa      	ldr	r2, [r7, #28]
 80003fc:	4013      	ands	r3, r2
 80003fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000400:	69ba      	ldr	r2, [r7, #24]
 8000402:	69fb      	ldr	r3, [r7, #28]
 8000404:	429a      	cmp	r2, r3
 8000406:	f040 8158 	bne.w	80006ba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800040a:	683b      	ldr	r3, [r7, #0]
 800040c:	685b      	ldr	r3, [r3, #4]
 800040e:	4a9a      	ldr	r2, [pc, #616]	; (8000678 <HAL_GPIO_Init+0x2a0>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d05e      	beq.n	80004d2 <HAL_GPIO_Init+0xfa>
 8000414:	4a98      	ldr	r2, [pc, #608]	; (8000678 <HAL_GPIO_Init+0x2a0>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d875      	bhi.n	8000506 <HAL_GPIO_Init+0x12e>
 800041a:	4a98      	ldr	r2, [pc, #608]	; (800067c <HAL_GPIO_Init+0x2a4>)
 800041c:	4293      	cmp	r3, r2
 800041e:	d058      	beq.n	80004d2 <HAL_GPIO_Init+0xfa>
 8000420:	4a96      	ldr	r2, [pc, #600]	; (800067c <HAL_GPIO_Init+0x2a4>)
 8000422:	4293      	cmp	r3, r2
 8000424:	d86f      	bhi.n	8000506 <HAL_GPIO_Init+0x12e>
 8000426:	4a96      	ldr	r2, [pc, #600]	; (8000680 <HAL_GPIO_Init+0x2a8>)
 8000428:	4293      	cmp	r3, r2
 800042a:	d052      	beq.n	80004d2 <HAL_GPIO_Init+0xfa>
 800042c:	4a94      	ldr	r2, [pc, #592]	; (8000680 <HAL_GPIO_Init+0x2a8>)
 800042e:	4293      	cmp	r3, r2
 8000430:	d869      	bhi.n	8000506 <HAL_GPIO_Init+0x12e>
 8000432:	4a94      	ldr	r2, [pc, #592]	; (8000684 <HAL_GPIO_Init+0x2ac>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d04c      	beq.n	80004d2 <HAL_GPIO_Init+0xfa>
 8000438:	4a92      	ldr	r2, [pc, #584]	; (8000684 <HAL_GPIO_Init+0x2ac>)
 800043a:	4293      	cmp	r3, r2
 800043c:	d863      	bhi.n	8000506 <HAL_GPIO_Init+0x12e>
 800043e:	4a92      	ldr	r2, [pc, #584]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d046      	beq.n	80004d2 <HAL_GPIO_Init+0xfa>
 8000444:	4a90      	ldr	r2, [pc, #576]	; (8000688 <HAL_GPIO_Init+0x2b0>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d85d      	bhi.n	8000506 <HAL_GPIO_Init+0x12e>
 800044a:	2b12      	cmp	r3, #18
 800044c:	d82a      	bhi.n	80004a4 <HAL_GPIO_Init+0xcc>
 800044e:	2b12      	cmp	r3, #18
 8000450:	d859      	bhi.n	8000506 <HAL_GPIO_Init+0x12e>
 8000452:	a201      	add	r2, pc, #4	; (adr r2, 8000458 <HAL_GPIO_Init+0x80>)
 8000454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000458:	080004d3 	.word	0x080004d3
 800045c:	080004ad 	.word	0x080004ad
 8000460:	080004bf 	.word	0x080004bf
 8000464:	08000501 	.word	0x08000501
 8000468:	08000507 	.word	0x08000507
 800046c:	08000507 	.word	0x08000507
 8000470:	08000507 	.word	0x08000507
 8000474:	08000507 	.word	0x08000507
 8000478:	08000507 	.word	0x08000507
 800047c:	08000507 	.word	0x08000507
 8000480:	08000507 	.word	0x08000507
 8000484:	08000507 	.word	0x08000507
 8000488:	08000507 	.word	0x08000507
 800048c:	08000507 	.word	0x08000507
 8000490:	08000507 	.word	0x08000507
 8000494:	08000507 	.word	0x08000507
 8000498:	08000507 	.word	0x08000507
 800049c:	080004b5 	.word	0x080004b5
 80004a0:	080004c9 	.word	0x080004c9
 80004a4:	4a79      	ldr	r2, [pc, #484]	; (800068c <HAL_GPIO_Init+0x2b4>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d013      	beq.n	80004d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80004aa:	e02c      	b.n	8000506 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004ac:	683b      	ldr	r3, [r7, #0]
 80004ae:	68db      	ldr	r3, [r3, #12]
 80004b0:	623b      	str	r3, [r7, #32]
          break;
 80004b2:	e029      	b.n	8000508 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	68db      	ldr	r3, [r3, #12]
 80004b8:	3304      	adds	r3, #4
 80004ba:	623b      	str	r3, [r7, #32]
          break;
 80004bc:	e024      	b.n	8000508 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80004be:	683b      	ldr	r3, [r7, #0]
 80004c0:	68db      	ldr	r3, [r3, #12]
 80004c2:	3308      	adds	r3, #8
 80004c4:	623b      	str	r3, [r7, #32]
          break;
 80004c6:	e01f      	b.n	8000508 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	68db      	ldr	r3, [r3, #12]
 80004cc:	330c      	adds	r3, #12
 80004ce:	623b      	str	r3, [r7, #32]
          break;
 80004d0:	e01a      	b.n	8000508 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	689b      	ldr	r3, [r3, #8]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d102      	bne.n	80004e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80004da:	2304      	movs	r3, #4
 80004dc:	623b      	str	r3, [r7, #32]
          break;
 80004de:	e013      	b.n	8000508 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	689b      	ldr	r3, [r3, #8]
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d105      	bne.n	80004f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004e8:	2308      	movs	r3, #8
 80004ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	69fa      	ldr	r2, [r7, #28]
 80004f0:	611a      	str	r2, [r3, #16]
          break;
 80004f2:	e009      	b.n	8000508 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004f4:	2308      	movs	r3, #8
 80004f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	69fa      	ldr	r2, [r7, #28]
 80004fc:	615a      	str	r2, [r3, #20]
          break;
 80004fe:	e003      	b.n	8000508 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000500:	2300      	movs	r3, #0
 8000502:	623b      	str	r3, [r7, #32]
          break;
 8000504:	e000      	b.n	8000508 <HAL_GPIO_Init+0x130>
          break;
 8000506:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000508:	69bb      	ldr	r3, [r7, #24]
 800050a:	2bff      	cmp	r3, #255	; 0xff
 800050c:	d801      	bhi.n	8000512 <HAL_GPIO_Init+0x13a>
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	e001      	b.n	8000516 <HAL_GPIO_Init+0x13e>
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	3304      	adds	r3, #4
 8000516:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000518:	69bb      	ldr	r3, [r7, #24]
 800051a:	2bff      	cmp	r3, #255	; 0xff
 800051c:	d802      	bhi.n	8000524 <HAL_GPIO_Init+0x14c>
 800051e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000520:	009b      	lsls	r3, r3, #2
 8000522:	e002      	b.n	800052a <HAL_GPIO_Init+0x152>
 8000524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000526:	3b08      	subs	r3, #8
 8000528:	009b      	lsls	r3, r3, #2
 800052a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800052c:	697b      	ldr	r3, [r7, #20]
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	210f      	movs	r1, #15
 8000532:	693b      	ldr	r3, [r7, #16]
 8000534:	fa01 f303 	lsl.w	r3, r1, r3
 8000538:	43db      	mvns	r3, r3
 800053a:	401a      	ands	r2, r3
 800053c:	6a39      	ldr	r1, [r7, #32]
 800053e:	693b      	ldr	r3, [r7, #16]
 8000540:	fa01 f303 	lsl.w	r3, r1, r3
 8000544:	431a      	orrs	r2, r3
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	685b      	ldr	r3, [r3, #4]
 800054e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000552:	2b00      	cmp	r3, #0
 8000554:	f000 80b1 	beq.w	80006ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000558:	4b4d      	ldr	r3, [pc, #308]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	4a4c      	ldr	r2, [pc, #304]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 800055e:	f043 0301 	orr.w	r3, r3, #1
 8000562:	6193      	str	r3, [r2, #24]
 8000564:	4b4a      	ldr	r3, [pc, #296]	; (8000690 <HAL_GPIO_Init+0x2b8>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	f003 0301 	and.w	r3, r3, #1
 800056c:	60bb      	str	r3, [r7, #8]
 800056e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000570:	4a48      	ldr	r2, [pc, #288]	; (8000694 <HAL_GPIO_Init+0x2bc>)
 8000572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000574:	089b      	lsrs	r3, r3, #2
 8000576:	3302      	adds	r3, #2
 8000578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800057c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800057e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000580:	f003 0303 	and.w	r3, r3, #3
 8000584:	009b      	lsls	r3, r3, #2
 8000586:	220f      	movs	r2, #15
 8000588:	fa02 f303 	lsl.w	r3, r2, r3
 800058c:	43db      	mvns	r3, r3
 800058e:	68fa      	ldr	r2, [r7, #12]
 8000590:	4013      	ands	r3, r2
 8000592:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4a40      	ldr	r2, [pc, #256]	; (8000698 <HAL_GPIO_Init+0x2c0>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d013      	beq.n	80005c4 <HAL_GPIO_Init+0x1ec>
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4a3f      	ldr	r2, [pc, #252]	; (800069c <HAL_GPIO_Init+0x2c4>)
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d00d      	beq.n	80005c0 <HAL_GPIO_Init+0x1e8>
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	4a3e      	ldr	r2, [pc, #248]	; (80006a0 <HAL_GPIO_Init+0x2c8>)
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d007      	beq.n	80005bc <HAL_GPIO_Init+0x1e4>
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	4a3d      	ldr	r2, [pc, #244]	; (80006a4 <HAL_GPIO_Init+0x2cc>)
 80005b0:	4293      	cmp	r3, r2
 80005b2:	d101      	bne.n	80005b8 <HAL_GPIO_Init+0x1e0>
 80005b4:	2303      	movs	r3, #3
 80005b6:	e006      	b.n	80005c6 <HAL_GPIO_Init+0x1ee>
 80005b8:	2304      	movs	r3, #4
 80005ba:	e004      	b.n	80005c6 <HAL_GPIO_Init+0x1ee>
 80005bc:	2302      	movs	r3, #2
 80005be:	e002      	b.n	80005c6 <HAL_GPIO_Init+0x1ee>
 80005c0:	2301      	movs	r3, #1
 80005c2:	e000      	b.n	80005c6 <HAL_GPIO_Init+0x1ee>
 80005c4:	2300      	movs	r3, #0
 80005c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005c8:	f002 0203 	and.w	r2, r2, #3
 80005cc:	0092      	lsls	r2, r2, #2
 80005ce:	4093      	lsls	r3, r2
 80005d0:	68fa      	ldr	r2, [r7, #12]
 80005d2:	4313      	orrs	r3, r2
 80005d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80005d6:	492f      	ldr	r1, [pc, #188]	; (8000694 <HAL_GPIO_Init+0x2bc>)
 80005d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005da:	089b      	lsrs	r3, r3, #2
 80005dc:	3302      	adds	r3, #2
 80005de:	68fa      	ldr	r2, [r7, #12]
 80005e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d006      	beq.n	80005fe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80005f0:	4b2d      	ldr	r3, [pc, #180]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 80005f2:	681a      	ldr	r2, [r3, #0]
 80005f4:	492c      	ldr	r1, [pc, #176]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 80005f6:	69bb      	ldr	r3, [r7, #24]
 80005f8:	4313      	orrs	r3, r2
 80005fa:	600b      	str	r3, [r1, #0]
 80005fc:	e006      	b.n	800060c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80005fe:	4b2a      	ldr	r3, [pc, #168]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 8000600:	681a      	ldr	r2, [r3, #0]
 8000602:	69bb      	ldr	r3, [r7, #24]
 8000604:	43db      	mvns	r3, r3
 8000606:	4928      	ldr	r1, [pc, #160]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 8000608:	4013      	ands	r3, r2
 800060a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	685b      	ldr	r3, [r3, #4]
 8000610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000614:	2b00      	cmp	r3, #0
 8000616:	d006      	beq.n	8000626 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000618:	4b23      	ldr	r3, [pc, #140]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 800061a:	685a      	ldr	r2, [r3, #4]
 800061c:	4922      	ldr	r1, [pc, #136]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 800061e:	69bb      	ldr	r3, [r7, #24]
 8000620:	4313      	orrs	r3, r2
 8000622:	604b      	str	r3, [r1, #4]
 8000624:	e006      	b.n	8000634 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000626:	4b20      	ldr	r3, [pc, #128]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 8000628:	685a      	ldr	r2, [r3, #4]
 800062a:	69bb      	ldr	r3, [r7, #24]
 800062c:	43db      	mvns	r3, r3
 800062e:	491e      	ldr	r1, [pc, #120]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 8000630:	4013      	ands	r3, r2
 8000632:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800063c:	2b00      	cmp	r3, #0
 800063e:	d006      	beq.n	800064e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000640:	4b19      	ldr	r3, [pc, #100]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 8000642:	689a      	ldr	r2, [r3, #8]
 8000644:	4918      	ldr	r1, [pc, #96]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 8000646:	69bb      	ldr	r3, [r7, #24]
 8000648:	4313      	orrs	r3, r2
 800064a:	608b      	str	r3, [r1, #8]
 800064c:	e006      	b.n	800065c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800064e:	4b16      	ldr	r3, [pc, #88]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 8000650:	689a      	ldr	r2, [r3, #8]
 8000652:	69bb      	ldr	r3, [r7, #24]
 8000654:	43db      	mvns	r3, r3
 8000656:	4914      	ldr	r1, [pc, #80]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 8000658:	4013      	ands	r3, r2
 800065a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	685b      	ldr	r3, [r3, #4]
 8000660:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000664:	2b00      	cmp	r3, #0
 8000666:	d021      	beq.n	80006ac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000668:	4b0f      	ldr	r3, [pc, #60]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 800066a:	68da      	ldr	r2, [r3, #12]
 800066c:	490e      	ldr	r1, [pc, #56]	; (80006a8 <HAL_GPIO_Init+0x2d0>)
 800066e:	69bb      	ldr	r3, [r7, #24]
 8000670:	4313      	orrs	r3, r2
 8000672:	60cb      	str	r3, [r1, #12]
 8000674:	e021      	b.n	80006ba <HAL_GPIO_Init+0x2e2>
 8000676:	bf00      	nop
 8000678:	10320000 	.word	0x10320000
 800067c:	10310000 	.word	0x10310000
 8000680:	10220000 	.word	0x10220000
 8000684:	10210000 	.word	0x10210000
 8000688:	10120000 	.word	0x10120000
 800068c:	10110000 	.word	0x10110000
 8000690:	40021000 	.word	0x40021000
 8000694:	40010000 	.word	0x40010000
 8000698:	40010800 	.word	0x40010800
 800069c:	40010c00 	.word	0x40010c00
 80006a0:	40011000 	.word	0x40011000
 80006a4:	40011400 	.word	0x40011400
 80006a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006ac:	4b0b      	ldr	r3, [pc, #44]	; (80006dc <HAL_GPIO_Init+0x304>)
 80006ae:	68da      	ldr	r2, [r3, #12]
 80006b0:	69bb      	ldr	r3, [r7, #24]
 80006b2:	43db      	mvns	r3, r3
 80006b4:	4909      	ldr	r1, [pc, #36]	; (80006dc <HAL_GPIO_Init+0x304>)
 80006b6:	4013      	ands	r3, r2
 80006b8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80006ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006bc:	3301      	adds	r3, #1
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	681a      	ldr	r2, [r3, #0]
 80006c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006c6:	fa22 f303 	lsr.w	r3, r2, r3
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	f47f ae8e 	bne.w	80003ec <HAL_GPIO_Init+0x14>
  }
}
 80006d0:	bf00      	nop
 80006d2:	bf00      	nop
 80006d4:	372c      	adds	r7, #44	; 0x2c
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bc80      	pop	{r7}
 80006da:	4770      	bx	lr
 80006dc:	40010400 	.word	0x40010400

080006e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	460b      	mov	r3, r1
 80006ea:	807b      	strh	r3, [r7, #2]
 80006ec:	4613      	mov	r3, r2
 80006ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80006f0:	787b      	ldrb	r3, [r7, #1]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d003      	beq.n	80006fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80006f6:	887a      	ldrh	r2, [r7, #2]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80006fc:	e003      	b.n	8000706 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80006fe:	887b      	ldrh	r3, [r7, #2]
 8000700:	041a      	lsls	r2, r3, #16
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	611a      	str	r2, [r3, #16]
}
 8000706:	bf00      	nop
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr

08000710 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000710:	b480      	push	{r7}
 8000712:	b085      	sub	sp, #20
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	460b      	mov	r3, r1
 800071a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	68db      	ldr	r3, [r3, #12]
 8000720:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000722:	887a      	ldrh	r2, [r7, #2]
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	4013      	ands	r3, r2
 8000728:	041a      	lsls	r2, r3, #16
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	43d9      	mvns	r1, r3
 800072e:	887b      	ldrh	r3, [r7, #2]
 8000730:	400b      	ands	r3, r1
 8000732:	431a      	orrs	r2, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	611a      	str	r2, [r3, #16]
}
 8000738:	bf00      	nop
 800073a:	3714      	adds	r7, #20
 800073c:	46bd      	mov	sp, r7
 800073e:	bc80      	pop	{r7}
 8000740:	4770      	bx	lr
	...

08000744 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d101      	bne.n	8000756 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000752:	2301      	movs	r3, #1
 8000754:	e26c      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f003 0301 	and.w	r3, r3, #1
 800075e:	2b00      	cmp	r3, #0
 8000760:	f000 8087 	beq.w	8000872 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000764:	4b92      	ldr	r3, [pc, #584]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	f003 030c 	and.w	r3, r3, #12
 800076c:	2b04      	cmp	r3, #4
 800076e:	d00c      	beq.n	800078a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000770:	4b8f      	ldr	r3, [pc, #572]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 8000772:	685b      	ldr	r3, [r3, #4]
 8000774:	f003 030c 	and.w	r3, r3, #12
 8000778:	2b08      	cmp	r3, #8
 800077a:	d112      	bne.n	80007a2 <HAL_RCC_OscConfig+0x5e>
 800077c:	4b8c      	ldr	r3, [pc, #560]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 800077e:	685b      	ldr	r3, [r3, #4]
 8000780:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000784:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000788:	d10b      	bne.n	80007a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800078a:	4b89      	ldr	r3, [pc, #548]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000792:	2b00      	cmp	r3, #0
 8000794:	d06c      	beq.n	8000870 <HAL_RCC_OscConfig+0x12c>
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	685b      	ldr	r3, [r3, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d168      	bne.n	8000870 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800079e:	2301      	movs	r3, #1
 80007a0:	e246      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	685b      	ldr	r3, [r3, #4]
 80007a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007aa:	d106      	bne.n	80007ba <HAL_RCC_OscConfig+0x76>
 80007ac:	4b80      	ldr	r3, [pc, #512]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a7f      	ldr	r2, [pc, #508]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80007b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007b6:	6013      	str	r3, [r2, #0]
 80007b8:	e02e      	b.n	8000818 <HAL_RCC_OscConfig+0xd4>
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	685b      	ldr	r3, [r3, #4]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d10c      	bne.n	80007dc <HAL_RCC_OscConfig+0x98>
 80007c2:	4b7b      	ldr	r3, [pc, #492]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4a7a      	ldr	r2, [pc, #488]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80007c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007cc:	6013      	str	r3, [r2, #0]
 80007ce:	4b78      	ldr	r3, [pc, #480]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4a77      	ldr	r2, [pc, #476]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80007d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007d8:	6013      	str	r3, [r2, #0]
 80007da:	e01d      	b.n	8000818 <HAL_RCC_OscConfig+0xd4>
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	685b      	ldr	r3, [r3, #4]
 80007e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80007e4:	d10c      	bne.n	8000800 <HAL_RCC_OscConfig+0xbc>
 80007e6:	4b72      	ldr	r3, [pc, #456]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4a71      	ldr	r2, [pc, #452]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80007ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007f0:	6013      	str	r3, [r2, #0]
 80007f2:	4b6f      	ldr	r3, [pc, #444]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4a6e      	ldr	r2, [pc, #440]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80007f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007fc:	6013      	str	r3, [r2, #0]
 80007fe:	e00b      	b.n	8000818 <HAL_RCC_OscConfig+0xd4>
 8000800:	4b6b      	ldr	r3, [pc, #428]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a6a      	ldr	r2, [pc, #424]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 8000806:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800080a:	6013      	str	r3, [r2, #0]
 800080c:	4b68      	ldr	r3, [pc, #416]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a67      	ldr	r2, [pc, #412]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 8000812:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000816:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d013      	beq.n	8000848 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000820:	f7ff fcec 	bl	80001fc <HAL_GetTick>
 8000824:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000826:	e008      	b.n	800083a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000828:	f7ff fce8 	bl	80001fc <HAL_GetTick>
 800082c:	4602      	mov	r2, r0
 800082e:	693b      	ldr	r3, [r7, #16]
 8000830:	1ad3      	subs	r3, r2, r3
 8000832:	2b64      	cmp	r3, #100	; 0x64
 8000834:	d901      	bls.n	800083a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000836:	2303      	movs	r3, #3
 8000838:	e1fa      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800083a:	4b5d      	ldr	r3, [pc, #372]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000842:	2b00      	cmp	r3, #0
 8000844:	d0f0      	beq.n	8000828 <HAL_RCC_OscConfig+0xe4>
 8000846:	e014      	b.n	8000872 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000848:	f7ff fcd8 	bl	80001fc <HAL_GetTick>
 800084c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800084e:	e008      	b.n	8000862 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000850:	f7ff fcd4 	bl	80001fc <HAL_GetTick>
 8000854:	4602      	mov	r2, r0
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	1ad3      	subs	r3, r2, r3
 800085a:	2b64      	cmp	r3, #100	; 0x64
 800085c:	d901      	bls.n	8000862 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800085e:	2303      	movs	r3, #3
 8000860:	e1e6      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000862:	4b53      	ldr	r3, [pc, #332]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800086a:	2b00      	cmp	r3, #0
 800086c:	d1f0      	bne.n	8000850 <HAL_RCC_OscConfig+0x10c>
 800086e:	e000      	b.n	8000872 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000870:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f003 0302 	and.w	r3, r3, #2
 800087a:	2b00      	cmp	r3, #0
 800087c:	d063      	beq.n	8000946 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800087e:	4b4c      	ldr	r3, [pc, #304]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	f003 030c 	and.w	r3, r3, #12
 8000886:	2b00      	cmp	r3, #0
 8000888:	d00b      	beq.n	80008a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800088a:	4b49      	ldr	r3, [pc, #292]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	f003 030c 	and.w	r3, r3, #12
 8000892:	2b08      	cmp	r3, #8
 8000894:	d11c      	bne.n	80008d0 <HAL_RCC_OscConfig+0x18c>
 8000896:	4b46      	ldr	r3, [pc, #280]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d116      	bne.n	80008d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008a2:	4b43      	ldr	r3, [pc, #268]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f003 0302 	and.w	r3, r3, #2
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d005      	beq.n	80008ba <HAL_RCC_OscConfig+0x176>
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	691b      	ldr	r3, [r3, #16]
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d001      	beq.n	80008ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80008b6:	2301      	movs	r3, #1
 80008b8:	e1ba      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008ba:	4b3d      	ldr	r3, [pc, #244]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	695b      	ldr	r3, [r3, #20]
 80008c6:	00db      	lsls	r3, r3, #3
 80008c8:	4939      	ldr	r1, [pc, #228]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80008ca:	4313      	orrs	r3, r2
 80008cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008ce:	e03a      	b.n	8000946 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	691b      	ldr	r3, [r3, #16]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d020      	beq.n	800091a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80008d8:	4b36      	ldr	r3, [pc, #216]	; (80009b4 <HAL_RCC_OscConfig+0x270>)
 80008da:	2201      	movs	r2, #1
 80008dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008de:	f7ff fc8d 	bl	80001fc <HAL_GetTick>
 80008e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008e4:	e008      	b.n	80008f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008e6:	f7ff fc89 	bl	80001fc <HAL_GetTick>
 80008ea:	4602      	mov	r2, r0
 80008ec:	693b      	ldr	r3, [r7, #16]
 80008ee:	1ad3      	subs	r3, r2, r3
 80008f0:	2b02      	cmp	r3, #2
 80008f2:	d901      	bls.n	80008f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80008f4:	2303      	movs	r3, #3
 80008f6:	e19b      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008f8:	4b2d      	ldr	r3, [pc, #180]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f003 0302 	and.w	r3, r3, #2
 8000900:	2b00      	cmp	r3, #0
 8000902:	d0f0      	beq.n	80008e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000904:	4b2a      	ldr	r3, [pc, #168]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	695b      	ldr	r3, [r3, #20]
 8000910:	00db      	lsls	r3, r3, #3
 8000912:	4927      	ldr	r1, [pc, #156]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 8000914:	4313      	orrs	r3, r2
 8000916:	600b      	str	r3, [r1, #0]
 8000918:	e015      	b.n	8000946 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800091a:	4b26      	ldr	r3, [pc, #152]	; (80009b4 <HAL_RCC_OscConfig+0x270>)
 800091c:	2200      	movs	r2, #0
 800091e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000920:	f7ff fc6c 	bl	80001fc <HAL_GetTick>
 8000924:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000926:	e008      	b.n	800093a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000928:	f7ff fc68 	bl	80001fc <HAL_GetTick>
 800092c:	4602      	mov	r2, r0
 800092e:	693b      	ldr	r3, [r7, #16]
 8000930:	1ad3      	subs	r3, r2, r3
 8000932:	2b02      	cmp	r3, #2
 8000934:	d901      	bls.n	800093a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000936:	2303      	movs	r3, #3
 8000938:	e17a      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800093a:	4b1d      	ldr	r3, [pc, #116]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f003 0302 	and.w	r3, r3, #2
 8000942:	2b00      	cmp	r3, #0
 8000944:	d1f0      	bne.n	8000928 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f003 0308 	and.w	r3, r3, #8
 800094e:	2b00      	cmp	r3, #0
 8000950:	d03a      	beq.n	80009c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	699b      	ldr	r3, [r3, #24]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d019      	beq.n	800098e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800095a:	4b17      	ldr	r3, [pc, #92]	; (80009b8 <HAL_RCC_OscConfig+0x274>)
 800095c:	2201      	movs	r2, #1
 800095e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000960:	f7ff fc4c 	bl	80001fc <HAL_GetTick>
 8000964:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000966:	e008      	b.n	800097a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000968:	f7ff fc48 	bl	80001fc <HAL_GetTick>
 800096c:	4602      	mov	r2, r0
 800096e:	693b      	ldr	r3, [r7, #16]
 8000970:	1ad3      	subs	r3, r2, r3
 8000972:	2b02      	cmp	r3, #2
 8000974:	d901      	bls.n	800097a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000976:	2303      	movs	r3, #3
 8000978:	e15a      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800097a:	4b0d      	ldr	r3, [pc, #52]	; (80009b0 <HAL_RCC_OscConfig+0x26c>)
 800097c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800097e:	f003 0302 	and.w	r3, r3, #2
 8000982:	2b00      	cmp	r3, #0
 8000984:	d0f0      	beq.n	8000968 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000986:	2001      	movs	r0, #1
 8000988:	f000 fab0 	bl	8000eec <RCC_Delay>
 800098c:	e01c      	b.n	80009c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800098e:	4b0a      	ldr	r3, [pc, #40]	; (80009b8 <HAL_RCC_OscConfig+0x274>)
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000994:	f7ff fc32 	bl	80001fc <HAL_GetTick>
 8000998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800099a:	e00f      	b.n	80009bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800099c:	f7ff fc2e 	bl	80001fc <HAL_GetTick>
 80009a0:	4602      	mov	r2, r0
 80009a2:	693b      	ldr	r3, [r7, #16]
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d908      	bls.n	80009bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80009aa:	2303      	movs	r3, #3
 80009ac:	e140      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
 80009ae:	bf00      	nop
 80009b0:	40021000 	.word	0x40021000
 80009b4:	42420000 	.word	0x42420000
 80009b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009bc:	4b9e      	ldr	r3, [pc, #632]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 80009be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009c0:	f003 0302 	and.w	r3, r3, #2
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d1e9      	bne.n	800099c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	f003 0304 	and.w	r3, r3, #4
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	f000 80a6 	beq.w	8000b22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80009d6:	2300      	movs	r3, #0
 80009d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009da:	4b97      	ldr	r3, [pc, #604]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 80009dc:	69db      	ldr	r3, [r3, #28]
 80009de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d10d      	bne.n	8000a02 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80009e6:	4b94      	ldr	r3, [pc, #592]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 80009e8:	69db      	ldr	r3, [r3, #28]
 80009ea:	4a93      	ldr	r2, [pc, #588]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 80009ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009f0:	61d3      	str	r3, [r2, #28]
 80009f2:	4b91      	ldr	r3, [pc, #580]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 80009f4:	69db      	ldr	r3, [r3, #28]
 80009f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80009fe:	2301      	movs	r3, #1
 8000a00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a02:	4b8e      	ldr	r3, [pc, #568]	; (8000c3c <HAL_RCC_OscConfig+0x4f8>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d118      	bne.n	8000a40 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a0e:	4b8b      	ldr	r3, [pc, #556]	; (8000c3c <HAL_RCC_OscConfig+0x4f8>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4a8a      	ldr	r2, [pc, #552]	; (8000c3c <HAL_RCC_OscConfig+0x4f8>)
 8000a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a1a:	f7ff fbef 	bl	80001fc <HAL_GetTick>
 8000a1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a20:	e008      	b.n	8000a34 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a22:	f7ff fbeb 	bl	80001fc <HAL_GetTick>
 8000a26:	4602      	mov	r2, r0
 8000a28:	693b      	ldr	r3, [r7, #16]
 8000a2a:	1ad3      	subs	r3, r2, r3
 8000a2c:	2b64      	cmp	r3, #100	; 0x64
 8000a2e:	d901      	bls.n	8000a34 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a30:	2303      	movs	r3, #3
 8000a32:	e0fd      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a34:	4b81      	ldr	r3, [pc, #516]	; (8000c3c <HAL_RCC_OscConfig+0x4f8>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d0f0      	beq.n	8000a22 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d106      	bne.n	8000a56 <HAL_RCC_OscConfig+0x312>
 8000a48:	4b7b      	ldr	r3, [pc, #492]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000a4a:	6a1b      	ldr	r3, [r3, #32]
 8000a4c:	4a7a      	ldr	r2, [pc, #488]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000a4e:	f043 0301 	orr.w	r3, r3, #1
 8000a52:	6213      	str	r3, [r2, #32]
 8000a54:	e02d      	b.n	8000ab2 <HAL_RCC_OscConfig+0x36e>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	68db      	ldr	r3, [r3, #12]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d10c      	bne.n	8000a78 <HAL_RCC_OscConfig+0x334>
 8000a5e:	4b76      	ldr	r3, [pc, #472]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000a60:	6a1b      	ldr	r3, [r3, #32]
 8000a62:	4a75      	ldr	r2, [pc, #468]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000a64:	f023 0301 	bic.w	r3, r3, #1
 8000a68:	6213      	str	r3, [r2, #32]
 8000a6a:	4b73      	ldr	r3, [pc, #460]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000a6c:	6a1b      	ldr	r3, [r3, #32]
 8000a6e:	4a72      	ldr	r2, [pc, #456]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000a70:	f023 0304 	bic.w	r3, r3, #4
 8000a74:	6213      	str	r3, [r2, #32]
 8000a76:	e01c      	b.n	8000ab2 <HAL_RCC_OscConfig+0x36e>
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	2b05      	cmp	r3, #5
 8000a7e:	d10c      	bne.n	8000a9a <HAL_RCC_OscConfig+0x356>
 8000a80:	4b6d      	ldr	r3, [pc, #436]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000a82:	6a1b      	ldr	r3, [r3, #32]
 8000a84:	4a6c      	ldr	r2, [pc, #432]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000a86:	f043 0304 	orr.w	r3, r3, #4
 8000a8a:	6213      	str	r3, [r2, #32]
 8000a8c:	4b6a      	ldr	r3, [pc, #424]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000a8e:	6a1b      	ldr	r3, [r3, #32]
 8000a90:	4a69      	ldr	r2, [pc, #420]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000a92:	f043 0301 	orr.w	r3, r3, #1
 8000a96:	6213      	str	r3, [r2, #32]
 8000a98:	e00b      	b.n	8000ab2 <HAL_RCC_OscConfig+0x36e>
 8000a9a:	4b67      	ldr	r3, [pc, #412]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000a9c:	6a1b      	ldr	r3, [r3, #32]
 8000a9e:	4a66      	ldr	r2, [pc, #408]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000aa0:	f023 0301 	bic.w	r3, r3, #1
 8000aa4:	6213      	str	r3, [r2, #32]
 8000aa6:	4b64      	ldr	r3, [pc, #400]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000aa8:	6a1b      	ldr	r3, [r3, #32]
 8000aaa:	4a63      	ldr	r2, [pc, #396]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000aac:	f023 0304 	bic.w	r3, r3, #4
 8000ab0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	68db      	ldr	r3, [r3, #12]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d015      	beq.n	8000ae6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000aba:	f7ff fb9f 	bl	80001fc <HAL_GetTick>
 8000abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ac0:	e00a      	b.n	8000ad8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ac2:	f7ff fb9b 	bl	80001fc <HAL_GetTick>
 8000ac6:	4602      	mov	r2, r0
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	1ad3      	subs	r3, r2, r3
 8000acc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d901      	bls.n	8000ad8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	e0ab      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ad8:	4b57      	ldr	r3, [pc, #348]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000ada:	6a1b      	ldr	r3, [r3, #32]
 8000adc:	f003 0302 	and.w	r3, r3, #2
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d0ee      	beq.n	8000ac2 <HAL_RCC_OscConfig+0x37e>
 8000ae4:	e014      	b.n	8000b10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ae6:	f7ff fb89 	bl	80001fc <HAL_GetTick>
 8000aea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000aec:	e00a      	b.n	8000b04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000aee:	f7ff fb85 	bl	80001fc <HAL_GetTick>
 8000af2:	4602      	mov	r2, r0
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	1ad3      	subs	r3, r2, r3
 8000af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d901      	bls.n	8000b04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b00:	2303      	movs	r3, #3
 8000b02:	e095      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b04:	4b4c      	ldr	r3, [pc, #304]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000b06:	6a1b      	ldr	r3, [r3, #32]
 8000b08:	f003 0302 	and.w	r3, r3, #2
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d1ee      	bne.n	8000aee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b10:	7dfb      	ldrb	r3, [r7, #23]
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d105      	bne.n	8000b22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b16:	4b48      	ldr	r3, [pc, #288]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000b18:	69db      	ldr	r3, [r3, #28]
 8000b1a:	4a47      	ldr	r2, [pc, #284]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000b1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	69db      	ldr	r3, [r3, #28]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	f000 8081 	beq.w	8000c2e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b2c:	4b42      	ldr	r3, [pc, #264]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	f003 030c 	and.w	r3, r3, #12
 8000b34:	2b08      	cmp	r3, #8
 8000b36:	d061      	beq.n	8000bfc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	69db      	ldr	r3, [r3, #28]
 8000b3c:	2b02      	cmp	r3, #2
 8000b3e:	d146      	bne.n	8000bce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b40:	4b3f      	ldr	r3, [pc, #252]	; (8000c40 <HAL_RCC_OscConfig+0x4fc>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b46:	f7ff fb59 	bl	80001fc <HAL_GetTick>
 8000b4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b4c:	e008      	b.n	8000b60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b4e:	f7ff fb55 	bl	80001fc <HAL_GetTick>
 8000b52:	4602      	mov	r2, r0
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	1ad3      	subs	r3, r2, r3
 8000b58:	2b02      	cmp	r3, #2
 8000b5a:	d901      	bls.n	8000b60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000b5c:	2303      	movs	r3, #3
 8000b5e:	e067      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b60:	4b35      	ldr	r3, [pc, #212]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d1f0      	bne.n	8000b4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6a1b      	ldr	r3, [r3, #32]
 8000b70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b74:	d108      	bne.n	8000b88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b76:	4b30      	ldr	r3, [pc, #192]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	689b      	ldr	r3, [r3, #8]
 8000b82:	492d      	ldr	r1, [pc, #180]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000b84:	4313      	orrs	r3, r2
 8000b86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b88:	4b2b      	ldr	r3, [pc, #172]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6a19      	ldr	r1, [r3, #32]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b98:	430b      	orrs	r3, r1
 8000b9a:	4927      	ldr	r1, [pc, #156]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ba0:	4b27      	ldr	r3, [pc, #156]	; (8000c40 <HAL_RCC_OscConfig+0x4fc>)
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ba6:	f7ff fb29 	bl	80001fc <HAL_GetTick>
 8000baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bac:	e008      	b.n	8000bc0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bae:	f7ff fb25 	bl	80001fc <HAL_GetTick>
 8000bb2:	4602      	mov	r2, r0
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	1ad3      	subs	r3, r2, r3
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d901      	bls.n	8000bc0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	e037      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bc0:	4b1d      	ldr	r3, [pc, #116]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d0f0      	beq.n	8000bae <HAL_RCC_OscConfig+0x46a>
 8000bcc:	e02f      	b.n	8000c2e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bce:	4b1c      	ldr	r3, [pc, #112]	; (8000c40 <HAL_RCC_OscConfig+0x4fc>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bd4:	f7ff fb12 	bl	80001fc <HAL_GetTick>
 8000bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bda:	e008      	b.n	8000bee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bdc:	f7ff fb0e 	bl	80001fc <HAL_GetTick>
 8000be0:	4602      	mov	r2, r0
 8000be2:	693b      	ldr	r3, [r7, #16]
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	2b02      	cmp	r3, #2
 8000be8:	d901      	bls.n	8000bee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000bea:	2303      	movs	r3, #3
 8000bec:	e020      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bee:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d1f0      	bne.n	8000bdc <HAL_RCC_OscConfig+0x498>
 8000bfa:	e018      	b.n	8000c2e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	69db      	ldr	r3, [r3, #28]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d101      	bne.n	8000c08 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000c04:	2301      	movs	r3, #1
 8000c06:	e013      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000c08:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <HAL_RCC_OscConfig+0x4f4>)
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	6a1b      	ldr	r3, [r3, #32]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	d106      	bne.n	8000c2a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c26:	429a      	cmp	r2, r3
 8000c28:	d001      	beq.n	8000c2e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	e000      	b.n	8000c30 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000c2e:	2300      	movs	r3, #0
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	3718      	adds	r7, #24
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	40007000 	.word	0x40007000
 8000c40:	42420060 	.word	0x42420060

08000c44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d101      	bne.n	8000c58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c54:	2301      	movs	r3, #1
 8000c56:	e0d0      	b.n	8000dfa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c58:	4b6a      	ldr	r3, [pc, #424]	; (8000e04 <HAL_RCC_ClockConfig+0x1c0>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f003 0307 	and.w	r3, r3, #7
 8000c60:	683a      	ldr	r2, [r7, #0]
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d910      	bls.n	8000c88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c66:	4b67      	ldr	r3, [pc, #412]	; (8000e04 <HAL_RCC_ClockConfig+0x1c0>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f023 0207 	bic.w	r2, r3, #7
 8000c6e:	4965      	ldr	r1, [pc, #404]	; (8000e04 <HAL_RCC_ClockConfig+0x1c0>)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c76:	4b63      	ldr	r3, [pc, #396]	; (8000e04 <HAL_RCC_ClockConfig+0x1c0>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f003 0307 	and.w	r3, r3, #7
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d001      	beq.n	8000c88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000c84:	2301      	movs	r3, #1
 8000c86:	e0b8      	b.n	8000dfa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f003 0302 	and.w	r3, r3, #2
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d020      	beq.n	8000cd6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f003 0304 	and.w	r3, r3, #4
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d005      	beq.n	8000cac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000ca0:	4b59      	ldr	r3, [pc, #356]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	4a58      	ldr	r2, [pc, #352]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000ca6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000caa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f003 0308 	and.w	r3, r3, #8
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d005      	beq.n	8000cc4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000cb8:	4b53      	ldr	r3, [pc, #332]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	4a52      	ldr	r2, [pc, #328]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000cbe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000cc2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cc4:	4b50      	ldr	r3, [pc, #320]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	689b      	ldr	r3, [r3, #8]
 8000cd0:	494d      	ldr	r1, [pc, #308]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f003 0301 	and.w	r3, r3, #1
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d040      	beq.n	8000d64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	d107      	bne.n	8000cfa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cea:	4b47      	ldr	r3, [pc, #284]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d115      	bne.n	8000d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e07f      	b.n	8000dfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	d107      	bne.n	8000d12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d02:	4b41      	ldr	r3, [pc, #260]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d109      	bne.n	8000d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	e073      	b.n	8000dfa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d12:	4b3d      	ldr	r3, [pc, #244]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 0302 	and.w	r3, r3, #2
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d101      	bne.n	8000d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	e06b      	b.n	8000dfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d22:	4b39      	ldr	r3, [pc, #228]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	f023 0203 	bic.w	r2, r3, #3
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	4936      	ldr	r1, [pc, #216]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000d30:	4313      	orrs	r3, r2
 8000d32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d34:	f7ff fa62 	bl	80001fc <HAL_GetTick>
 8000d38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d3a:	e00a      	b.n	8000d52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d3c:	f7ff fa5e 	bl	80001fc <HAL_GetTick>
 8000d40:	4602      	mov	r2, r0
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d901      	bls.n	8000d52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d4e:	2303      	movs	r3, #3
 8000d50:	e053      	b.n	8000dfa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d52:	4b2d      	ldr	r3, [pc, #180]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	f003 020c 	and.w	r2, r3, #12
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d1eb      	bne.n	8000d3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000d64:	4b27      	ldr	r3, [pc, #156]	; (8000e04 <HAL_RCC_ClockConfig+0x1c0>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f003 0307 	and.w	r3, r3, #7
 8000d6c:	683a      	ldr	r2, [r7, #0]
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d210      	bcs.n	8000d94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d72:	4b24      	ldr	r3, [pc, #144]	; (8000e04 <HAL_RCC_ClockConfig+0x1c0>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f023 0207 	bic.w	r2, r3, #7
 8000d7a:	4922      	ldr	r1, [pc, #136]	; (8000e04 <HAL_RCC_ClockConfig+0x1c0>)
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d82:	4b20      	ldr	r3, [pc, #128]	; (8000e04 <HAL_RCC_ClockConfig+0x1c0>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 0307 	and.w	r3, r3, #7
 8000d8a:	683a      	ldr	r2, [r7, #0]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d001      	beq.n	8000d94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000d90:	2301      	movs	r3, #1
 8000d92:	e032      	b.n	8000dfa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f003 0304 	and.w	r3, r3, #4
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d008      	beq.n	8000db2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000da0:	4b19      	ldr	r3, [pc, #100]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	4916      	ldr	r1, [pc, #88]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000dae:	4313      	orrs	r3, r2
 8000db0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f003 0308 	and.w	r3, r3, #8
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d009      	beq.n	8000dd2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000dbe:	4b12      	ldr	r3, [pc, #72]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	691b      	ldr	r3, [r3, #16]
 8000dca:	00db      	lsls	r3, r3, #3
 8000dcc:	490e      	ldr	r1, [pc, #56]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000dd2:	f000 f821 	bl	8000e18 <HAL_RCC_GetSysClockFreq>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	4b0b      	ldr	r3, [pc, #44]	; (8000e08 <HAL_RCC_ClockConfig+0x1c4>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	091b      	lsrs	r3, r3, #4
 8000dde:	f003 030f 	and.w	r3, r3, #15
 8000de2:	490a      	ldr	r1, [pc, #40]	; (8000e0c <HAL_RCC_ClockConfig+0x1c8>)
 8000de4:	5ccb      	ldrb	r3, [r1, r3]
 8000de6:	fa22 f303 	lsr.w	r3, r2, r3
 8000dea:	4a09      	ldr	r2, [pc, #36]	; (8000e10 <HAL_RCC_ClockConfig+0x1cc>)
 8000dec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000dee:	4b09      	ldr	r3, [pc, #36]	; (8000e14 <HAL_RCC_ClockConfig+0x1d0>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff f9c0 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8000df8:	2300      	movs	r3, #0
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3710      	adds	r7, #16
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40022000 	.word	0x40022000
 8000e08:	40021000 	.word	0x40021000
 8000e0c:	080012a4 	.word	0x080012a4
 8000e10:	20000008 	.word	0x20000008
 8000e14:	20000000 	.word	0x20000000

08000e18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e18:	b490      	push	{r4, r7}
 8000e1a:	b08a      	sub	sp, #40	; 0x28
 8000e1c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e1e:	4b2a      	ldr	r3, [pc, #168]	; (8000ec8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000e20:	1d3c      	adds	r4, r7, #4
 8000e22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e28:	f240 2301 	movw	r3, #513	; 0x201
 8000e2c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61fb      	str	r3, [r7, #28]
 8000e32:	2300      	movs	r3, #0
 8000e34:	61bb      	str	r3, [r7, #24]
 8000e36:	2300      	movs	r3, #0
 8000e38:	627b      	str	r3, [r7, #36]	; 0x24
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e42:	4b22      	ldr	r3, [pc, #136]	; (8000ecc <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e48:	69fb      	ldr	r3, [r7, #28]
 8000e4a:	f003 030c 	and.w	r3, r3, #12
 8000e4e:	2b04      	cmp	r3, #4
 8000e50:	d002      	beq.n	8000e58 <HAL_RCC_GetSysClockFreq+0x40>
 8000e52:	2b08      	cmp	r3, #8
 8000e54:	d003      	beq.n	8000e5e <HAL_RCC_GetSysClockFreq+0x46>
 8000e56:	e02d      	b.n	8000eb4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e58:	4b1d      	ldr	r3, [pc, #116]	; (8000ed0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e5a:	623b      	str	r3, [r7, #32]
      break;
 8000e5c:	e02d      	b.n	8000eba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	0c9b      	lsrs	r3, r3, #18
 8000e62:	f003 030f 	and.w	r3, r3, #15
 8000e66:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e6a:	4413      	add	r3, r2
 8000e6c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000e70:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d013      	beq.n	8000ea4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e7c:	4b13      	ldr	r3, [pc, #76]	; (8000ecc <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	0c5b      	lsrs	r3, r3, #17
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e8a:	4413      	add	r3, r2
 8000e8c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000e90:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	4a0e      	ldr	r2, [pc, #56]	; (8000ed0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e96:	fb02 f203 	mul.w	r2, r2, r3
 8000e9a:	69bb      	ldr	r3, [r7, #24]
 8000e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ea0:	627b      	str	r3, [r7, #36]	; 0x24
 8000ea2:	e004      	b.n	8000eae <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	4a0b      	ldr	r2, [pc, #44]	; (8000ed4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000ea8:	fb02 f303 	mul.w	r3, r2, r3
 8000eac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb0:	623b      	str	r3, [r7, #32]
      break;
 8000eb2:	e002      	b.n	8000eba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000eb4:	4b06      	ldr	r3, [pc, #24]	; (8000ed0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000eb6:	623b      	str	r3, [r7, #32]
      break;
 8000eb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000eba:	6a3b      	ldr	r3, [r7, #32]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3728      	adds	r7, #40	; 0x28
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bc90      	pop	{r4, r7}
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	08001294 	.word	0x08001294
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	007a1200 	.word	0x007a1200
 8000ed4:	003d0900 	.word	0x003d0900

08000ed8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000edc:	4b02      	ldr	r3, [pc, #8]	; (8000ee8 <HAL_RCC_GetHCLKFreq+0x10>)
 8000ede:	681b      	ldr	r3, [r3, #0]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr
 8000ee8:	20000008 	.word	0x20000008

08000eec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ef4:	4b0a      	ldr	r3, [pc, #40]	; (8000f20 <RCC_Delay+0x34>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a0a      	ldr	r2, [pc, #40]	; (8000f24 <RCC_Delay+0x38>)
 8000efa:	fba2 2303 	umull	r2, r3, r2, r3
 8000efe:	0a5b      	lsrs	r3, r3, #9
 8000f00:	687a      	ldr	r2, [r7, #4]
 8000f02:	fb02 f303 	mul.w	r3, r2, r3
 8000f06:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f08:	bf00      	nop
  }
  while (Delay --);
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	1e5a      	subs	r2, r3, #1
 8000f0e:	60fa      	str	r2, [r7, #12]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d1f9      	bne.n	8000f08 <RCC_Delay+0x1c>
}
 8000f14:	bf00      	nop
 8000f16:	bf00      	nop
 8000f18:	3714      	adds	r7, #20
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bc80      	pop	{r7}
 8000f1e:	4770      	bx	lr
 8000f20:	20000008 	.word	0x20000008
 8000f24:	10624dd3 	.word	0x10624dd3

08000f28 <DWT_Delay_ms>:
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
}

// This Function Provides Delay In Milliseconds Using DWT
__STATIC_INLINE void DWT_Delay_ms(volatile uint32_t au32_milliseconds)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 8000f30:	4b0e      	ldr	r3, [pc, #56]	; (8000f6c <DWT_Delay_ms+0x44>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000);
 8000f36:	f7ff ffcf 	bl	8000ed8 <HAL_RCC_GetHCLKFreq>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4a0c      	ldr	r2, [pc, #48]	; (8000f70 <DWT_Delay_ms+0x48>)
 8000f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f42:	099b      	lsrs	r3, r3, #6
 8000f44:	60bb      	str	r3, [r7, #8]
  au32_milliseconds *= au32_ticks;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	68ba      	ldr	r2, [r7, #8]
 8000f4a:	fb02 f303 	mul.w	r3, r2, r3
 8000f4e:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_milliseconds);
 8000f50:	bf00      	nop
 8000f52:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <DWT_Delay_ms+0x44>)
 8000f54:	685a      	ldr	r2, [r3, #4]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	1ad2      	subs	r2, r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d3f8      	bcc.n	8000f52 <DWT_Delay_ms+0x2a>
}
 8000f60:	bf00      	nop
 8000f62:	bf00      	nop
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	e0001000 	.word	0xe0001000
 8000f70:	10624dd3 	.word	0x10624dd3

08000f74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f78:	f7ff f8e8 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7c:	f000 f810 	bl	8000fa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f80:	f000 f854 	bl	800102c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* Initialize The TimerDelay*/
  //TimerDelay_Init();
  /* Initialize The DWT_Delay*/
  DWT_Delay_Init();
 8000f84:	f000 f91e 	bl	80011c4 <DWT_Delay_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8000f88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f8c:	4803      	ldr	r0, [pc, #12]	; (8000f9c <main+0x28>)
 8000f8e:	f7ff fbbf 	bl	8000710 <HAL_GPIO_TogglePin>
      //delay_ms(100); //use hardware timer4 (mS, uS ,nS)
      DWT_Delay_ms(100); //use DWT feature (mS, uS)
 8000f92:	2064      	movs	r0, #100	; 0x64
 8000f94:	f7ff ffc8 	bl	8000f28 <DWT_Delay_ms>
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8000f98:	e7f6      	b.n	8000f88 <main+0x14>
 8000f9a:	bf00      	nop
 8000f9c:	40010800 	.word	0x40010800

08000fa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b090      	sub	sp, #64	; 0x40
 8000fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa6:	f107 0318 	add.w	r3, r7, #24
 8000faa:	2228      	movs	r2, #40	; 0x28
 8000fac:	2100      	movs	r1, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 f95c 	bl	800126c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb4:	1d3b      	adds	r3, r7, #4
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	605a      	str	r2, [r3, #4]
 8000fbc:	609a      	str	r2, [r3, #8]
 8000fbe:	60da      	str	r2, [r3, #12]
 8000fc0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fdc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000fde:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe4:	f107 0318 	add.w	r3, r7, #24
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff fbab 	bl	8000744 <HAL_RCC_OscConfig>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ff4:	f000 f85a 	bl	80010ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff8:	230f      	movs	r3, #15
 8000ffa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001000:	2300      	movs	r3, #0
 8001002:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001004:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001008:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800100a:	2300      	movs	r3, #0
 800100c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	2102      	movs	r1, #2
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fe16 	bl	8000c44 <HAL_RCC_ClockConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800101e:	f000 f845 	bl	80010ac <Error_Handler>
  }
}
 8001022:	bf00      	nop
 8001024:	3740      	adds	r7, #64	; 0x40
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
	...

0800102c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001032:	f107 0308 	add.w	r3, r7, #8
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001040:	4b18      	ldr	r3, [pc, #96]	; (80010a4 <MX_GPIO_Init+0x78>)
 8001042:	699b      	ldr	r3, [r3, #24]
 8001044:	4a17      	ldr	r2, [pc, #92]	; (80010a4 <MX_GPIO_Init+0x78>)
 8001046:	f043 0320 	orr.w	r3, r3, #32
 800104a:	6193      	str	r3, [r2, #24]
 800104c:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <MX_GPIO_Init+0x78>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	f003 0320 	and.w	r3, r3, #32
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001058:	4b12      	ldr	r3, [pc, #72]	; (80010a4 <MX_GPIO_Init+0x78>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	4a11      	ldr	r2, [pc, #68]	; (80010a4 <MX_GPIO_Init+0x78>)
 800105e:	f043 0304 	orr.w	r3, r3, #4
 8001062:	6193      	str	r3, [r2, #24]
 8001064:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <MX_GPIO_Init+0x78>)
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	f003 0304 	and.w	r3, r3, #4
 800106c:	603b      	str	r3, [r7, #0]
 800106e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001076:	480c      	ldr	r0, [pc, #48]	; (80010a8 <MX_GPIO_Init+0x7c>)
 8001078:	f7ff fb32 	bl	80006e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800107c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001080:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001082:	2301      	movs	r3, #1
 8001084:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	2300      	movs	r3, #0
 8001088:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	2302      	movs	r3, #2
 800108c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108e:	f107 0308 	add.w	r3, r7, #8
 8001092:	4619      	mov	r1, r3
 8001094:	4804      	ldr	r0, [pc, #16]	; (80010a8 <MX_GPIO_Init+0x7c>)
 8001096:	f7ff f99f 	bl	80003d8 <HAL_GPIO_Init>

}
 800109a:	bf00      	nop
 800109c:	3718      	adds	r7, #24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40021000 	.word	0x40021000
 80010a8:	40010800 	.word	0x40010800

080010ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010b0:	b672      	cpsid	i
}
 80010b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010b4:	e7fe      	b.n	80010b4 <Error_Handler+0x8>
	...

080010b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010be:	4b15      	ldr	r3, [pc, #84]	; (8001114 <HAL_MspInit+0x5c>)
 80010c0:	699b      	ldr	r3, [r3, #24]
 80010c2:	4a14      	ldr	r2, [pc, #80]	; (8001114 <HAL_MspInit+0x5c>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6193      	str	r3, [r2, #24]
 80010ca:	4b12      	ldr	r3, [pc, #72]	; (8001114 <HAL_MspInit+0x5c>)
 80010cc:	699b      	ldr	r3, [r3, #24]
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	60bb      	str	r3, [r7, #8]
 80010d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d6:	4b0f      	ldr	r3, [pc, #60]	; (8001114 <HAL_MspInit+0x5c>)
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	4a0e      	ldr	r2, [pc, #56]	; (8001114 <HAL_MspInit+0x5c>)
 80010dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e0:	61d3      	str	r3, [r2, #28]
 80010e2:	4b0c      	ldr	r3, [pc, #48]	; (8001114 <HAL_MspInit+0x5c>)
 80010e4:	69db      	ldr	r3, [r3, #28]
 80010e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ea:	607b      	str	r3, [r7, #4]
 80010ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010ee:	4b0a      	ldr	r3, [pc, #40]	; (8001118 <HAL_MspInit+0x60>)
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	4a04      	ldr	r2, [pc, #16]	; (8001118 <HAL_MspInit+0x60>)
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800110a:	bf00      	nop
 800110c:	3714      	adds	r7, #20
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr
 8001114:	40021000 	.word	0x40021000
 8001118:	40010000 	.word	0x40010000

0800111c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001120:	e7fe      	b.n	8001120 <NMI_Handler+0x4>

08001122 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001122:	b480      	push	{r7}
 8001124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001126:	e7fe      	b.n	8001126 <HardFault_Handler+0x4>

08001128 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800112c:	e7fe      	b.n	800112c <MemManage_Handler+0x4>

0800112e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800112e:	b480      	push	{r7}
 8001130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001132:	e7fe      	b.n	8001132 <BusFault_Handler+0x4>

08001134 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001138:	e7fe      	b.n	8001138 <UsageFault_Handler+0x4>

0800113a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800113a:	b480      	push	{r7}
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr

08001146 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001146:	b480      	push	{r7}
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	46bd      	mov	sp, r7
 800114e:	bc80      	pop	{r7}
 8001150:	4770      	bx	lr

08001152 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001152:	b480      	push	{r7}
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	46bd      	mov	sp, r7
 800115a:	bc80      	pop	{r7}
 800115c:	4770      	bx	lr

0800115e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001162:	f7ff f839 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}

0800116a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800116a:	b480      	push	{r7}
 800116c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800116e:	bf00      	nop
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr
	...

08001178 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001178:	480c      	ldr	r0, [pc, #48]	; (80011ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800117a:	490d      	ldr	r1, [pc, #52]	; (80011b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800117c:	4a0d      	ldr	r2, [pc, #52]	; (80011b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800117e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001180:	e002      	b.n	8001188 <LoopCopyDataInit>

08001182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001186:	3304      	adds	r3, #4

08001188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800118a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800118c:	d3f9      	bcc.n	8001182 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800118e:	4a0a      	ldr	r2, [pc, #40]	; (80011b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001190:	4c0a      	ldr	r4, [pc, #40]	; (80011bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001194:	e001      	b.n	800119a <LoopFillZerobss>

08001196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001198:	3204      	adds	r2, #4

0800119a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800119a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800119c:	d3fb      	bcc.n	8001196 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800119e:	f7ff ffe4 	bl	800116a <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011a2:	f000 f83f 	bl	8001224 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011a6:	f7ff fee5 	bl	8000f74 <main>
  bx lr
 80011aa:	4770      	bx	lr
  ldr r0, =_sdata
 80011ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80011b4:	080012bc 	.word	0x080012bc
  ldr r2, =_sbss
 80011b8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80011bc:	2000002c 	.word	0x2000002c

080011c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011c0:	e7fe      	b.n	80011c0 <ADC1_2_IRQHandler>
	...

080011c4 <DWT_Delay_Init>:

#include "DWT_Delay.h"


uint32_t DWT_Delay_Init(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80011c8:	4b14      	ldr	r3, [pc, #80]	; (800121c <DWT_Delay_Init+0x58>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	4a13      	ldr	r2, [pc, #76]	; (800121c <DWT_Delay_Init+0x58>)
 80011ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80011d2:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <DWT_Delay_Init+0x58>)
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	4a10      	ldr	r2, [pc, #64]	; (800121c <DWT_Delay_Init+0x58>)
 80011da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011de:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <DWT_Delay_Init+0x5c>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a0e      	ldr	r2, [pc, #56]	; (8001220 <DWT_Delay_Init+0x5c>)
 80011e6:	f023 0301 	bic.w	r3, r3, #1
 80011ea:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80011ec:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <DWT_Delay_Init+0x5c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a0b      	ldr	r2, [pc, #44]	; (8001220 <DWT_Delay_Init+0x5c>)
 80011f2:	f043 0301 	orr.w	r3, r3, #1
 80011f6:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80011f8:	4b09      	ldr	r3, [pc, #36]	; (8001220 <DWT_Delay_Init+0x5c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80011fe:	bf00      	nop
    __ASM volatile ("NOP");
 8001200:	bf00      	nop
    __ASM volatile ("NOP");
 8001202:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <DWT_Delay_Init+0x5c>)
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 800120c:	2300      	movs	r3, #0
 800120e:	e000      	b.n	8001212 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8001210:	2301      	movs	r3, #1
    }
}
 8001212:	4618      	mov	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	e000edf0 	.word	0xe000edf0
 8001220:	e0001000 	.word	0xe0001000

08001224 <__libc_init_array>:
 8001224:	b570      	push	{r4, r5, r6, lr}
 8001226:	2600      	movs	r6, #0
 8001228:	4d0c      	ldr	r5, [pc, #48]	; (800125c <__libc_init_array+0x38>)
 800122a:	4c0d      	ldr	r4, [pc, #52]	; (8001260 <__libc_init_array+0x3c>)
 800122c:	1b64      	subs	r4, r4, r5
 800122e:	10a4      	asrs	r4, r4, #2
 8001230:	42a6      	cmp	r6, r4
 8001232:	d109      	bne.n	8001248 <__libc_init_array+0x24>
 8001234:	f000 f822 	bl	800127c <_init>
 8001238:	2600      	movs	r6, #0
 800123a:	4d0a      	ldr	r5, [pc, #40]	; (8001264 <__libc_init_array+0x40>)
 800123c:	4c0a      	ldr	r4, [pc, #40]	; (8001268 <__libc_init_array+0x44>)
 800123e:	1b64      	subs	r4, r4, r5
 8001240:	10a4      	asrs	r4, r4, #2
 8001242:	42a6      	cmp	r6, r4
 8001244:	d105      	bne.n	8001252 <__libc_init_array+0x2e>
 8001246:	bd70      	pop	{r4, r5, r6, pc}
 8001248:	f855 3b04 	ldr.w	r3, [r5], #4
 800124c:	4798      	blx	r3
 800124e:	3601      	adds	r6, #1
 8001250:	e7ee      	b.n	8001230 <__libc_init_array+0xc>
 8001252:	f855 3b04 	ldr.w	r3, [r5], #4
 8001256:	4798      	blx	r3
 8001258:	3601      	adds	r6, #1
 800125a:	e7f2      	b.n	8001242 <__libc_init_array+0x1e>
 800125c:	080012b4 	.word	0x080012b4
 8001260:	080012b4 	.word	0x080012b4
 8001264:	080012b4 	.word	0x080012b4
 8001268:	080012b8 	.word	0x080012b8

0800126c <memset>:
 800126c:	4603      	mov	r3, r0
 800126e:	4402      	add	r2, r0
 8001270:	4293      	cmp	r3, r2
 8001272:	d100      	bne.n	8001276 <memset+0xa>
 8001274:	4770      	bx	lr
 8001276:	f803 1b01 	strb.w	r1, [r3], #1
 800127a:	e7f9      	b.n	8001270 <memset+0x4>

0800127c <_init>:
 800127c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800127e:	bf00      	nop
 8001280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001282:	bc08      	pop	{r3}
 8001284:	469e      	mov	lr, r3
 8001286:	4770      	bx	lr

08001288 <_fini>:
 8001288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800128a:	bf00      	nop
 800128c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800128e:	bc08      	pop	{r3}
 8001290:	469e      	mov	lr, r3
 8001292:	4770      	bx	lr
