

================================================================
== Vitis HLS Report for 'systolic_array_k_64_Loop_data_drain_C_proc308'
================================================================
* Date:           Tue Sep  5 22:42:38 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 19.998 ns | 19.998 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_drain_C  |        4|        4|         2|          1|          1|     4|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3_0_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2_0_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1_0_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0_0_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.21ns)   --->   "%C_0_0_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_0_0_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 25 'read' 'C_0_0_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (1.21ns)   --->   "%C_0_1_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_0_1_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 26 'read' 'C_0_1_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (1.21ns)   --->   "%C_0_2_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_0_2_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 27 'read' 'C_0_2_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (1.21ns)   --->   "%C_0_3_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_0_3_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 28 'read' 'C_0_3_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (1.21ns)   --->   "%C_1_0_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_1_0_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 29 'read' 'C_1_0_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (1.21ns)   --->   "%C_1_1_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_1_1_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 30 'read' 'C_1_1_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (1.21ns)   --->   "%C_1_2_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_1_2_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 31 'read' 'C_1_2_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (1.21ns)   --->   "%C_1_3_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_1_3_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 32 'read' 'C_1_3_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "%C_2_0_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_2_0_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 33 'read' 'C_2_0_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 34 [1/1] (1.21ns)   --->   "%C_2_1_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_2_1_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 34 'read' 'C_2_1_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 35 [1/1] (1.21ns)   --->   "%C_2_2_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_2_2_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 35 'read' 'C_2_2_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 36 [1/1] (1.21ns)   --->   "%C_2_3_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_2_3_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 36 'read' 'C_2_3_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 37 [1/1] (1.21ns)   --->   "%C_3_0_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_3_0_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 37 'read' 'C_3_0_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (1.21ns)   --->   "%C_3_1_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_3_1_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 38 'read' 'C_3_1_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 39 [1/1] (1.21ns)   --->   "%C_3_2_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_3_2_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 39 'read' 'C_3_2_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (1.21ns)   --->   "%C_3_3_V_read = read i24 @_ssdm_op_Read.ap_fifo.i24P, i24 %C_3_3_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 40 'read' 'C_3_3_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.60ns)   --->   "%br_ln0 = br void %.split33.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%n = phi i3 %add_ln162, void %.split1.0.i, i3, void %entry" [systolic_array.cpp:162]   --->   Operation 46 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [systolic_array.cpp:162]   --->   Operation 47 'specloopname' 'specloopname_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [systolic_array.cpp:162]   --->   Operation 48 'specpipeline' 'specpipeline_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.49ns)   --->   "%icmp_ln162 = icmp_eq  i3 %n, i3" [systolic_array.cpp:162]   --->   Operation 49 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.26ns)   --->   "%add_ln162 = add i3 %n, i3" [systolic_array.cpp:162]   --->   Operation 51 'add' 'add_ln162' <Predicate = true> <Delay = 0.26> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %.split1.0.i, void %.exit" [systolic_array.cpp:162]   --->   Operation 52 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i3 %n" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 53 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.39ns)   --->   "%tmp = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %C_0_0_V_read, i24 %C_0_1_V_read, i24 %C_0_2_V_read, i24 %C_0_3_V_read, i2 %trunc_ln108" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 54 'mux' 'tmp' <Predicate = (!icmp_ln162)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 17 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.39ns)   --->   "%tmp_s = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %C_1_0_V_read, i24 %C_1_1_V_read, i24 %C_1_2_V_read, i24 %C_1_3_V_read, i2 %trunc_ln108" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 55 'mux' 'tmp_s' <Predicate = (!icmp_ln162)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 17 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.39ns)   --->   "%tmp_11 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %C_2_0_V_read, i24 %C_2_1_V_read, i24 %C_2_2_V_read, i24 %C_2_3_V_read, i2 %trunc_ln108" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 56 'mux' 'tmp_11' <Predicate = (!icmp_ln162)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 17 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.39ns)   --->   "%tmp_12 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %C_3_0_V_read, i24 %C_3_1_V_read, i24 %C_3_2_V_read, i24 %C_3_3_V_read, i2 %trunc_ln108" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 57 'mux' 'tmp_12' <Predicate = (!icmp_ln162)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 17 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 58 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %C_drainer_V_V, i24 %tmp" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 58 'write' 'write_ln108' <Predicate = (!icmp_ln162)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 59 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %C_drainer_1_V_V, i24 %tmp_s" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 59 'write' 'write_ln108' <Predicate = (!icmp_ln162)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 60 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %C_drainer_2_V_V, i24 %tmp_11" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 60 'write' 'write_ln108' <Predicate = (!icmp_ln162)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 61 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %C_drainer_3_V_V, i24 %tmp_12" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 61 'write' 'write_ln108' <Predicate = (!icmp_ln162)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln162 = br void %.split33.i" [systolic_array.cpp:162]   --->   Operation 62 'br' 'br_ln162' <Predicate = (!icmp_ln162)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_0_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_drainer_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_1_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_1_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_1_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_drainer_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_2_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_2_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_2_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_drainer_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_3_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_3_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_3_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_3_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_drainer_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
C_0_0_V_read       (read             ) [ 00110]
C_0_1_V_read       (read             ) [ 00110]
C_0_2_V_read       (read             ) [ 00110]
C_0_3_V_read       (read             ) [ 00110]
C_1_0_V_read       (read             ) [ 00110]
C_1_1_V_read       (read             ) [ 00110]
C_1_2_V_read       (read             ) [ 00110]
C_1_3_V_read       (read             ) [ 00110]
C_2_0_V_read       (read             ) [ 00110]
C_2_1_V_read       (read             ) [ 00110]
C_2_2_V_read       (read             ) [ 00110]
C_2_3_V_read       (read             ) [ 00110]
C_3_0_V_read       (read             ) [ 00110]
C_3_1_V_read       (read             ) [ 00110]
C_3_2_V_read       (read             ) [ 00110]
C_3_3_V_read       (read             ) [ 00110]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
br_ln0             (br               ) [ 01110]
n                  (phi              ) [ 00100]
specloopname_ln162 (specloopname     ) [ 00000]
specpipeline_ln162 (specpipeline     ) [ 00000]
icmp_ln162         (icmp             ) [ 00110]
empty              (speclooptripcount) [ 00000]
add_ln162          (add              ) [ 01110]
br_ln162           (br               ) [ 00000]
trunc_ln108        (trunc            ) [ 00000]
tmp                (mux              ) [ 00110]
tmp_s              (mux              ) [ 00110]
tmp_11             (mux              ) [ 00110]
tmp_12             (mux              ) [ 00110]
write_ln108        (write            ) [ 00000]
write_ln108        (write            ) [ 00000]
write_ln108        (write            ) [ 00000]
write_ln108        (write            ) [ 00000]
br_ln162           (br               ) [ 01110]
ret_ln0            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_0_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_0_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_0_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_0_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_drainer_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drainer_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_1_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_1_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_1_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_1_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_drainer_1_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drainer_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_2_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_0_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_2_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_1_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_2_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_2_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_2_3_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_3_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_drainer_2_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drainer_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_3_0_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_0_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="C_3_1_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_1_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="C_3_2_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_2_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="C_3_3_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_3_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="C_drainer_3_V_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drainer_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i24P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i24.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="C_0_0_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="24" slack="0"/>
<pin id="82" dir="0" index="1" bw="24" slack="0"/>
<pin id="83" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_0_0_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="C_0_1_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="24" slack="0"/>
<pin id="88" dir="0" index="1" bw="24" slack="0"/>
<pin id="89" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_0_1_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="C_0_2_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="24" slack="0"/>
<pin id="94" dir="0" index="1" bw="24" slack="0"/>
<pin id="95" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_0_2_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="C_0_3_V_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="0"/>
<pin id="100" dir="0" index="1" bw="24" slack="0"/>
<pin id="101" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_0_3_V_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="C_1_0_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_1_0_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="C_1_1_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="24" slack="0"/>
<pin id="113" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_1_1_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="C_1_2_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_1_2_V_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="C_1_3_V_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_1_3_V_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="C_2_0_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="24" slack="0"/>
<pin id="130" dir="0" index="1" bw="24" slack="0"/>
<pin id="131" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_2_0_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="C_2_1_V_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="24" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_2_1_V_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="C_2_2_V_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_2_2_V_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="C_2_3_V_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="0" index="1" bw="24" slack="0"/>
<pin id="149" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_2_3_V_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="C_3_0_V_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_3_0_V_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="C_3_1_V_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_3_1_V_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="C_3_2_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="24" slack="0"/>
<pin id="167" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_3_2_V_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="C_3_3_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="0"/>
<pin id="172" dir="0" index="1" bw="24" slack="0"/>
<pin id="173" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_3_3_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln108_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="24" slack="0"/>
<pin id="179" dir="0" index="2" bw="24" slack="1"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="write_ln108_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="24" slack="0"/>
<pin id="186" dir="0" index="2" bw="24" slack="1"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln108_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="0"/>
<pin id="193" dir="0" index="2" bw="24" slack="1"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_ln108_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="24" slack="0"/>
<pin id="200" dir="0" index="2" bw="24" slack="1"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="n_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="1"/>
<pin id="206" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="n_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln162_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln162_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln108_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="24" slack="0"/>
<pin id="233" dir="0" index="1" bw="24" slack="1"/>
<pin id="234" dir="0" index="2" bw="24" slack="1"/>
<pin id="235" dir="0" index="3" bw="24" slack="1"/>
<pin id="236" dir="0" index="4" bw="24" slack="1"/>
<pin id="237" dir="0" index="5" bw="2" slack="0"/>
<pin id="238" dir="1" index="6" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="24" slack="0"/>
<pin id="243" dir="0" index="1" bw="24" slack="1"/>
<pin id="244" dir="0" index="2" bw="24" slack="1"/>
<pin id="245" dir="0" index="3" bw="24" slack="1"/>
<pin id="246" dir="0" index="4" bw="24" slack="1"/>
<pin id="247" dir="0" index="5" bw="2" slack="0"/>
<pin id="248" dir="1" index="6" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_11_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="24" slack="0"/>
<pin id="253" dir="0" index="1" bw="24" slack="1"/>
<pin id="254" dir="0" index="2" bw="24" slack="1"/>
<pin id="255" dir="0" index="3" bw="24" slack="1"/>
<pin id="256" dir="0" index="4" bw="24" slack="1"/>
<pin id="257" dir="0" index="5" bw="2" slack="0"/>
<pin id="258" dir="1" index="6" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_12_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="24" slack="0"/>
<pin id="263" dir="0" index="1" bw="24" slack="1"/>
<pin id="264" dir="0" index="2" bw="24" slack="1"/>
<pin id="265" dir="0" index="3" bw="24" slack="1"/>
<pin id="266" dir="0" index="4" bw="24" slack="1"/>
<pin id="267" dir="0" index="5" bw="2" slack="0"/>
<pin id="268" dir="1" index="6" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="C_0_0_V_read_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="1"/>
<pin id="273" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_0_0_V_read "/>
</bind>
</comp>

<comp id="276" class="1005" name="C_0_1_V_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="24" slack="1"/>
<pin id="278" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_0_1_V_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="C_0_2_V_read_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="24" slack="1"/>
<pin id="283" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_0_2_V_read "/>
</bind>
</comp>

<comp id="286" class="1005" name="C_0_3_V_read_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="24" slack="1"/>
<pin id="288" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_0_3_V_read "/>
</bind>
</comp>

<comp id="291" class="1005" name="C_1_0_V_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="1"/>
<pin id="293" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_1_0_V_read "/>
</bind>
</comp>

<comp id="296" class="1005" name="C_1_1_V_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="24" slack="1"/>
<pin id="298" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_1_1_V_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="C_1_2_V_read_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="1"/>
<pin id="303" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_1_2_V_read "/>
</bind>
</comp>

<comp id="306" class="1005" name="C_1_3_V_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="24" slack="1"/>
<pin id="308" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_1_3_V_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="C_2_0_V_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="1"/>
<pin id="313" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_2_0_V_read "/>
</bind>
</comp>

<comp id="316" class="1005" name="C_2_1_V_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="24" slack="1"/>
<pin id="318" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_2_1_V_read "/>
</bind>
</comp>

<comp id="321" class="1005" name="C_2_2_V_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="24" slack="1"/>
<pin id="323" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_2_2_V_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="C_2_3_V_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="24" slack="1"/>
<pin id="328" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_2_3_V_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="C_3_0_V_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="1"/>
<pin id="333" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_3_0_V_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="C_3_1_V_read_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="24" slack="1"/>
<pin id="338" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_3_1_V_read "/>
</bind>
</comp>

<comp id="341" class="1005" name="C_3_2_V_read_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="24" slack="1"/>
<pin id="343" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_3_2_V_read "/>
</bind>
</comp>

<comp id="346" class="1005" name="C_3_3_V_read_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="24" slack="1"/>
<pin id="348" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_3_3_V_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="icmp_ln162_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln162 "/>
</bind>
</comp>

<comp id="355" class="1005" name="add_ln162_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln162 "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="24" slack="1"/>
<pin id="362" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_s_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="24" slack="1"/>
<pin id="367" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_11_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="24" slack="1"/>
<pin id="372" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_12_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="24" slack="1"/>
<pin id="377" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="54" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="54" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="54" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="54" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="78" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="78" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="208" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="74" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="208" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="76" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="231" pin=5"/></net>

<net id="249"><net_src comp="76" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="227" pin="1"/><net_sink comp="241" pin=5"/></net>

<net id="259"><net_src comp="76" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="227" pin="1"/><net_sink comp="251" pin=5"/></net>

<net id="269"><net_src comp="76" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="227" pin="1"/><net_sink comp="261" pin=5"/></net>

<net id="274"><net_src comp="80" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="279"><net_src comp="86" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="284"><net_src comp="92" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="231" pin=3"/></net>

<net id="289"><net_src comp="98" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="294"><net_src comp="104" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="299"><net_src comp="110" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="304"><net_src comp="116" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="309"><net_src comp="122" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="314"><net_src comp="128" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="319"><net_src comp="134" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="324"><net_src comp="140" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="251" pin=3"/></net>

<net id="329"><net_src comp="146" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="334"><net_src comp="152" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="339"><net_src comp="158" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="344"><net_src comp="164" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="261" pin=3"/></net>

<net id="349"><net_src comp="170" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="261" pin=4"/></net>

<net id="354"><net_src comp="215" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="221" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="363"><net_src comp="231" pin="6"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="368"><net_src comp="241" pin="6"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="373"><net_src comp="251" pin="6"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="378"><net_src comp="261" pin="6"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="197" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_drainer_V_V | {3 }
	Port: C_drainer_1_V_V | {3 }
	Port: C_drainer_2_V_V | {3 }
	Port: C_drainer_3_V_V | {3 }
 - Input state : 
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_0_0_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_0_1_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_0_2_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_0_3_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_1_0_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_1_1_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_1_2_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_1_3_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_2_0_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_2_1_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_2_2_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_2_3_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_3_0_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_3_1_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_3_2_V | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc308 : C_3_3_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln162 : 1
		add_ln162 : 1
		br_ln162 : 2
		trunc_ln108 : 1
		tmp : 2
		tmp_s : 2
		tmp_11 : 2
		tmp_12 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_231        |    0    |    17   |
|    mux   |       tmp_s_fu_241       |    0    |    17   |
|          |       tmp_11_fu_251      |    0    |    17   |
|          |       tmp_12_fu_261      |    0    |    17   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln162_fu_215    |    0    |    9    |
|----------|--------------------------|---------|---------|
|    add   |     add_ln162_fu_221     |    0    |    4    |
|----------|--------------------------|---------|---------|
|          |  C_0_0_V_read_read_fu_80 |    0    |    0    |
|          |  C_0_1_V_read_read_fu_86 |    0    |    0    |
|          |  C_0_2_V_read_read_fu_92 |    0    |    0    |
|          |  C_0_3_V_read_read_fu_98 |    0    |    0    |
|          | C_1_0_V_read_read_fu_104 |    0    |    0    |
|          | C_1_1_V_read_read_fu_110 |    0    |    0    |
|          | C_1_2_V_read_read_fu_116 |    0    |    0    |
|   read   | C_1_3_V_read_read_fu_122 |    0    |    0    |
|          | C_2_0_V_read_read_fu_128 |    0    |    0    |
|          | C_2_1_V_read_read_fu_134 |    0    |    0    |
|          | C_2_2_V_read_read_fu_140 |    0    |    0    |
|          | C_2_3_V_read_read_fu_146 |    0    |    0    |
|          | C_3_0_V_read_read_fu_152 |    0    |    0    |
|          | C_3_1_V_read_read_fu_158 |    0    |    0    |
|          | C_3_2_V_read_read_fu_164 |    0    |    0    |
|          | C_3_3_V_read_read_fu_170 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln108_write_fu_176 |    0    |    0    |
|   write  | write_ln108_write_fu_183 |    0    |    0    |
|          | write_ln108_write_fu_190 |    0    |    0    |
|          | write_ln108_write_fu_197 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln108_fu_227    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    81   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|C_0_0_V_read_reg_271|   24   |
|C_0_1_V_read_reg_276|   24   |
|C_0_2_V_read_reg_281|   24   |
|C_0_3_V_read_reg_286|   24   |
|C_1_0_V_read_reg_291|   24   |
|C_1_1_V_read_reg_296|   24   |
|C_1_2_V_read_reg_301|   24   |
|C_1_3_V_read_reg_306|   24   |
|C_2_0_V_read_reg_311|   24   |
|C_2_1_V_read_reg_316|   24   |
|C_2_2_V_read_reg_321|   24   |
|C_2_3_V_read_reg_326|   24   |
|C_3_0_V_read_reg_331|   24   |
|C_3_1_V_read_reg_336|   24   |
|C_3_2_V_read_reg_341|   24   |
|C_3_3_V_read_reg_346|   24   |
|  add_ln162_reg_355 |    3   |
| icmp_ln162_reg_351 |    1   |
|      n_reg_204     |    3   |
|   tmp_11_reg_370   |   24   |
|   tmp_12_reg_375   |   24   |
|     tmp_reg_360    |   24   |
|    tmp_s_reg_365   |   24   |
+--------------------+--------+
|        Total       |   487  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   81   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   487  |    -   |
+-----------+--------+--------+
|   Total   |   487  |   81   |
+-----------+--------+--------+
