
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.846455                       # Number of seconds simulated
sim_ticks                                846454733298                       # Number of ticks simulated
final_tick                               1179676492317                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164625                       # Simulator instruction rate (inst/s)
host_op_rate                                   164625                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46449328                       # Simulator tick rate (ticks/s)
host_mem_usage                                2346924                       # Number of bytes of host memory used
host_seconds                                 18223.19                       # Real time elapsed on the host
sim_insts                                  3000000008                       # Number of instructions simulated
sim_ops                                    3000000008                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       230592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             231360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        84288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           84288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1317                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1317                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst          907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       272421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                273328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           99578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                99578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           99578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       272421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               372906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3615                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       1317                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                      3615                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     1317                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                     231360                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   84288                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd               231360                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                84288                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                 107                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                 169                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  60                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                 237                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                 896                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                 249                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 109                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                 109                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                 146                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  88                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                920                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 74                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                242                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                 80                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 66                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 63                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                  91                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                 112                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  53                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                  84                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  57                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                 177                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  94                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                 102                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                 108                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  84                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 42                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 61                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 72                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 75                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                 59                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 46                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  845019532935                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                  3615                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 1317                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                    3542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.016209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.083710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   750.287799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65         1031     72.66%     72.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129          126      8.88%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193           48      3.38%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257           32      2.26%     87.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321           22      1.55%     88.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385           25      1.76%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449           11      0.78%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513           15      1.06%     92.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577            6      0.42%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641           12      0.85%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705            4      0.28%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769           11      0.78%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833           13      0.92%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897            8      0.56%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961            8      0.56%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025            3      0.21%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089            6      0.42%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153            2      0.14%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217            5      0.35%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281            1      0.07%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345            2      0.14%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473            5      0.35%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537            2      0.14%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601            1      0.07%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857            2      0.14%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113            1      0.07%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            1      0.07%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241            1      0.07%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305            1      0.07%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881            1      0.07%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            1      0.07%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            1      0.07%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            1      0.07%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            1      0.07%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            1      0.07%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            3      0.21%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            1      0.07%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            1      0.07%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977            1      0.07%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::14848-14849            2      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1419                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     29764727                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat               105452227                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                   18075000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  57612500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      8233.67                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  15937.07                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                29170.74                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.27                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.10                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.27                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.10                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.58                       # Average write queue length over time
system.mem_ctrls.readRowHits                     3244                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     263                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  171334049.66                       # Average gap between requests
system.membus.throughput                       372906                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 663                       # Transaction distribution
system.membus.trans_dist::ReadResp                663                       # Transaction distribution
system.membus.trans_dist::Writeback              1317                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2952                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2952                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         8547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8547                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port       315648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              315648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 315648                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             5150844                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11541623                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       754995777                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    745710696                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     88518914                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    464288180                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       464166052                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.973696                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         8722804                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          205                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            882917204                       # DTB read hits
system.switch_cpus.dtb.read_misses            5084335                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        888001539                       # DTB read accesses
system.switch_cpus.dtb.write_hits           119678308                       # DTB write hits
system.switch_cpus.dtb.write_misses            317783                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       119996091                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1002595512                       # DTB hits
system.switch_cpus.dtb.data_misses            5402118                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1007997630                       # DTB accesses
system.switch_cpus.itb.fetch_hits           725955389                       # ITB hits
system.switch_cpus.itb.fetch_misses               901                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       725956290                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               2541906106                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1456745373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4445125577                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           754995777                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    472888856                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             821736217                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       349296702                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         600501                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         8603                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         725955389                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      52537905                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2538428822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.751133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.880566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1716692605     67.63%     67.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         85896214      3.38%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         68693577      2.71%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         11388072      0.45%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         76999952      3.03%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        207300112      8.17%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         61679090      2.43%     87.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          5130515      0.20%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        304648685     12.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2538428822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.297020                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.748737                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1491909025                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        632272                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         786479823                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         69957                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      259337744                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       507697                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           355                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     4254175032                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           381                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      259337744                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1524051671                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          478509                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        80142                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         754373388                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        107367                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4089753910                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1252                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           1584                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        124979                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   3245285966                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5904200724                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   5904121535                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        79189                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1583643232                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1661642712                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2644                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2383                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            294434                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1014867634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    140212228                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     21839469                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4912569                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3759415533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3598                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3211626562                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2636988                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1683697102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1011770682                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1590                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2538428822                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.265203                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.403902                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1097227799     43.22%     43.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    416442597     16.41%     59.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    561228053     22.11%     81.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    278610359     10.98%     92.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    112044471      4.41%     97.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     56140913      2.21%     99.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      9146267      0.36%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7570173      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        18190      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2538428822                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           97805     17.81%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         445613     81.14%     98.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5743      1.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2150817329     66.97%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6843      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18920      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        13722      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         7365      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    935029324     29.11%     96.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    125733059      3.91%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3211626562                       # Type of FU issued
system.switch_cpus.iq.rate                   1.263472                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              549161                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000171                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   8964772183                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   5443048778                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2953847104                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        95912                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        75247                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45233                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3212127767                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           47956                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        69621                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    466428471                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          761                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8379                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     65469421                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16530                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      259337744                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          186370                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          2141                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3760200693                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6371441                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1014867634                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    140212228                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2165                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1349                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         8379                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     68118480                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     40893950                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    109012430                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3095469571                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     888001595                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    116156991                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                781562                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1007997692                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        432929702                       # Number of branches executed
system.switch_cpus.iew.exec_stores          119996097                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.217775                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2994173967                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2953892337                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2230469774                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2514487825                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.162078                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.887047                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1721295527                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     88518565                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2279091078                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.877813                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.683585                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1454038525     63.80%     63.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    409859854     17.98%     81.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    160470621      7.04%     88.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     43991648      1.93%     90.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    112768816      4.95%     95.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20669864      0.91%     96.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     12274215      0.54%     97.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10370313      0.46%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     54647222      2.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2279091078                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000615881                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000615881                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              623181967                       # Number of memory references committed
system.switch_cpus.commit.loads             548439160                       # Number of loads committed
system.switch_cpus.commit.membars                1004                       # Number of memory barriers committed
system.switch_cpus.commit.branches          341822021                       # Number of branches committed
system.switch_cpus.commit.fp_insts              42528                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1999856071                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       208059                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      54647222                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           5927838116                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7707044727                       # The number of ROB writes
system.switch_cpus.timesIdled                    1985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3477284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000007                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.270953                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.270953                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.786811                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.786811                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4465342108                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2436369290                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             42049                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            41762                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            2259                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2008                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1162                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008865                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 2272645354                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  272853493                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         3882039.153178                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         463680.000010                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          4345719.153188                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 129                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 129                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 17617405.844961                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 2115143.356589                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.892809                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.107191                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            5101.476945                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1       149898                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2       149898                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     16758390                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     16758390                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                      1412                       # number of replacements
system.l2.tags.tagsinuse                 129745.841408                       # Cycle average of tags in use
system.l2.tags.total_refs                    19275084                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    130994                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    147.144785                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    79308.437265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    11.413827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    85.282697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                73                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      50267.707619                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.605075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.383512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989882                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      7935682                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 7935682                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          5352596                       # number of Writeback hits
system.l2.Writeback_hits::total               5352596                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        29536                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29536                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       7965218                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7965218                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      7965218                       # number of overall hits
system.l2.overall_hits::total                 7965218                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          651                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   663                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         2952                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2952                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3603                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3615                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3603                       # number of overall misses
system.l2.overall_misses::total                  3615                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1055718                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     37650992                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        38706710                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    176574303                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     176574303                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1055718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    214225295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        215281013                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1055718                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    214225295                       # number of overall miss cycles
system.l2.overall_miss_latency::total       215281013                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      7936333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             7936345                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      5352596                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           5352596                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        32488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32488                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7968821                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7968833                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7968821                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7968833                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000084                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.090864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.090864                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000452                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000454                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000452                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000454                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 87976.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 57835.625192                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58381.161388                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 59815.143293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59815.143293                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 87976.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59457.478490                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59552.147441                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 87976.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59457.478490                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59552.147441                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1317                       # number of writebacks
system.l2.writebacks::total                      1317                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          651                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              663                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         2952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2952                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3615                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3615                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       966258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     32657962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     33624220                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    153758367                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    153758367                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       966258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    186416329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    187382587                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       966258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    186416329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    187382587                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000082                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000084                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.090864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.090864                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000454                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 80521.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50165.840246                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 50715.263952                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 52086.167683                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 52086.167683                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 80521.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51739.197613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51834.740526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 80521.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51739.197613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51834.740526                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1007226284                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            7936345                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7936345                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          5352596                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32488                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21290238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21290262                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    852570688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          852571456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             852571456                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         8000864793                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             15210                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7961335452                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3542572048                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 44239721.201897                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  44239721.201897                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           991.413826                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1726620296                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               992                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1740544.653226                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    11.413826                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst          980                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.002787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.239258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.242044                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    725955369                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       725955369                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    725955369                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        725955369                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    725955369                       # number of overall hits
system.cpu.icache.overall_hits::total       725955369                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           20                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           20                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             20                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           20                       # number of overall misses
system.cpu.icache.overall_misses::total            20                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2482557                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2482557                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2482557                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2482557                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2482557                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2482557                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    725955389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    725955389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    725955389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    725955389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    725955389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    725955389                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 124127.850000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 124127.850000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 124127.850000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 124127.850000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 124127.850000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 124127.850000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1068039                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1068039                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1068039                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1068039                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1068039                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1068039                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 89003.250000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89003.250000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 89003.250000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89003.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 89003.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89003.250000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         2052621510                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          485737166                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 40037731.992115                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 9897023.992236                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  49934755.984352                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1         1210                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2         1210                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1696381.413223                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 401435.674380                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.808641                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.191359                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     240.392946                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        36300                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        36300                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1       281407                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1      1159703                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2      1441110                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      3478750                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      3478750                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   232.567769                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           7498838                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2934.059175                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1001543017                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7501713                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            133.508576                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2930.414674                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     3.644501                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.715433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.716323                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    869545291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       869545291                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     74691906                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74691906                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          811                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          811                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1004                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    944237197                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        944237197                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    944237197                       # number of overall hits
system.cpu.dcache.overall_hits::total       944237197                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     13284769                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13284769                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        49896                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        49896                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          223                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          223                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     13334665                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13334665                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     13334665                       # number of overall misses
system.cpu.dcache.overall_misses::total      13334665                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  64188730875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  64188730875                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    977382138                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    977382138                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1113885                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1113885                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  65166113013                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  65166113013                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  65166113013                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  65166113013                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    882830060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    882830060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     74741802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74741802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    957571862                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    957571862                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    957571862                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    957571862                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.015048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015048                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000668                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.215667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.215667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.013925                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.013925                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013925                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4831.753633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4831.753633                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 19588.386604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19588.386604                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4886.970390                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4886.970390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4886.970390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4886.970390                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29534                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        39001                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12302                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              26                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.400748                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets  1500.038462                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5352596                       # number of writebacks
system.cpu.dcache.writebacks::total           5352596                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      5348628                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5348628                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        17439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17439                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5366067                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5366067                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5366067                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5366067                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7936141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7936141                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        32457                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32457                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7968598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7968598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7968598                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7968598                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  30091397178                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30091397178                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    288332592                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    288332592                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       816849                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       816849                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  30379729770                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30379729770                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  30379729770                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30379729770                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.008989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.215667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.215667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.008322                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008322                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.008322                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008322                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3791.691349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3791.691349                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8883.525649                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8883.525649                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3812.430966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3812.430966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3812.430966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3812.430966                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
