INFO-FLOW: Workspace /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M opened at Mon Aug 28 05:51:22 PDT 2023
Execute     ap_set_clock -name default -period 12.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ubuntu20/Softwares/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.87 sec.
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.01 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute     config_export -flow=impl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=12.5 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=12.5
Execute     config_export -vivado_clock=12.5 
Command   open_solution done; 4.11 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 12.5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 12.5 -name default 
Execute   config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 12.5 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 12.5 
Execute   source ./RBM_hls/RBM_512_64_80M/directives.tcl 
INFO: [HLS 200-1510] Running: source ./RBM_hls/RBM_512_64_80M/directives.tcl
Execute     set_directive_top -name RBM RBM 
INFO: [HLS 200-1510] Running: set_directive_top -name RBM RBM 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Analyzing design file 'RBM_hls/code/RBM.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling RBM_hls/code/RBM.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang RBM_hls/code/RBM.cpp -foptimization-record-file=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp -hls-platform-db-name=/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.cpp.clang.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.cpp.clang.err.log 
Command       ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top RBM -name=RBM 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp -hls-platform-db-name=/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/clang.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.72 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/all.directive.json -fix-errors /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.17 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.76 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 2.47 sec.
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.55 sec.
Execute       ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.56 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.bc -hls-platform-db-name=/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp.clang.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.04 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.07 seconds. CPU system time: 0.91 seconds. Elapsed time: 13.98 seconds; current allocated memory: 1.074 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.g.bc"  
Execute         ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.g.bc -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.0.bc > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.23 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.23 sec.
Execute       run_link_or_opt -opt -out /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.24 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.24 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.01 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.02 sec.
Execute       run_link_or_opt -opt -out /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=RBM -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=RBM -reflow-float-conversion -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.31 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.31 sec.
Execute       run_link_or_opt -out /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.3 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.3 sec.
Execute       run_link_or_opt -opt -out /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=RBM 
Execute         ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=RBM -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.28 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=RBM -mllvm -hls-db-dir -mllvm /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=12.5 -x ir /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 28.09 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_569_3' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:569:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_558_2' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:558:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_534_1' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:534:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:513:41)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:511:44)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:509:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_482_1' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:482:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:426:29)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:424:36)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:424:38)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:424:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_1' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:266:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_397_3' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:397:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_295_2' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:295:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:291:52)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_201_1' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:201:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:134:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:132:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:129:45)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (RBM_hls/code/RBM.cpp:118:52)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_569_3' (RBM_hls/code/RBM.cpp:569:21) in function 'systolic_array' completely with a factor of 63 (RBM_hls/code/RBM.cpp:504:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_558_2' (RBM_hls/code/RBM.cpp:558:22) in function 'systolic_array' completely with a factor of 64 (RBM_hls/code/RBM.cpp:504:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_534_1' (RBM_hls/code/RBM.cpp:534:21) in function 'systolic_array' completely with a factor of 64 (RBM_hls/code/RBM.cpp:504:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:513:41) in function 'systolic_array' completely with a factor of 63 (RBM_hls/code/RBM.cpp:504:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:511:44) in function 'systolic_array' completely with a factor of 63 (RBM_hls/code/RBM.cpp:504:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:509:25) in function 'systolic_array' completely with a factor of 64 (RBM_hls/code/RBM.cpp:504:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_482_1' (RBM_hls/code/RBM.cpp:482:22) in function 'weight_bias_memory' completely with a factor of 64 (RBM_hls/code/RBM.cpp:418:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:426:29) in function 'weight_bias_memory' completely with a factor of 63 (RBM_hls/code/RBM.cpp:418:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:424:36) in function 'weight_bias_memory' completely with a factor of 511 (RBM_hls/code/RBM.cpp:418:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:424:38) in function 'weight_bias_memory' completely with a factor of 64 (RBM_hls/code/RBM.cpp:418:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:424:37) in function 'weight_bias_memory' completely with a factor of 63 (RBM_hls/code/RBM.cpp:418:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_1' (RBM_hls/code/RBM.cpp:266:22) in function 'data_flow_control' completely with a factor of 64 (RBM_hls/code/RBM.cpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_3' (RBM_hls/code/RBM.cpp:397:22) in function 'data_flow_control' completely with a factor of 63 (RBM_hls/code/RBM.cpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_295_2' (RBM_hls/code/RBM.cpp:295:22) in function 'data_flow_control' completely with a factor of 64 (RBM_hls/code/RBM.cpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:291:52) in function 'data_flow_control' completely with a factor of 63 (RBM_hls/code/RBM.cpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_1' (RBM_hls/code/RBM.cpp:201:21) in function 'double_buffer' completely with a factor of 2 (RBM_hls/code/RBM.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:134:7) in function 'double_buffer' completely with a factor of 2 (RBM_hls/code/RBM.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:132:7) in function 'double_buffer' completely with a factor of 2 (RBM_hls/code/RBM.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:129:45) in function 'double_buffer' completely with a factor of 1 (RBM_hls/code/RBM.cpp:111:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (RBM_hls/code/RBM.cpp:118:52) in function 'double_buffer' completely with a factor of 2 (RBM_hls/code/RBM.cpp:111:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0EEERNS0_I17systolic_weight_tLi0EEERNS0_I8ap_fixedILi48ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEERNS0_IS1_ILi64EELi0EEERNS0_I15stream_data_h_tLi0EEEE22systolic_in_delay_line.data': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:509:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0EEERNS0_I17systolic_weight_tLi0EEERNS0_I8ap_fixedILi48ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEERNS0_IS1_ILi64EELi0EEERNS0_I15stream_data_h_tLi0EEEE22systolic_in_delay_line.axis_last': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:509:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0EEERNS0_I17systolic_weight_tLi0EEERNS0_I8ap_fixedILi48ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEERNS0_IS1_ILi64EELi0EEERNS0_I15stream_data_h_tLi0EEEE22systolic_in_delay_line.last_loop': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:509:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0EEERNS0_I17systolic_weight_tLi0EEERNS0_I8ap_fixedILi48ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEERNS0_IS1_ILi64EELi0EEERNS0_I15stream_data_h_tLi0EEEE22systolic_in_delay_line.last': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:509:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0EEERNS0_I17systolic_weight_tLi0EEERNS0_I8ap_fixedILi48ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEERNS0_IS1_ILi64EELi0EEERNS0_I15stream_data_h_tLi0EEEE22systolic_in_delay_line.first': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:509:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0EEERNS0_I17systolic_weight_tLi0EEERNS0_I8ap_fixedILi48ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEERNS0_IS1_ILi64EELi0EEERNS0_I15stream_data_h_tLi0EEEE22systolic_in_delay_line.valid': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:509:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0EEERNS0_I17systolic_weight_tLi0EEERNS0_I8ap_fixedILi48ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEERNS0_IS1_ILi64EELi0EEERNS0_I15stream_data_h_tLi0EEEE19process_element_reg': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:511:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0EEERNS0_I17systolic_weight_tLi0EEERNS0_I8ap_fixedILi48ELi22EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEERNS0_IS1_ILi64EELi0EEERNS0_I15stream_data_h_tLi0EEEE6weight': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:516:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_RNS0_I8ap_fixedILi25ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEERNS0_IS8_ILi48ELi22ELS9_5ELSA_3ELi0EELi0EEERNS0_I16systolic_index_tLi0EEERNS0_IS1_ILi10EELi0EEERNS0_I17systolic_weight_tLi0EEESG_E6weight': Complete partitioning on dimension 2. (RBM_hls/code/RBM.cpp:424:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_RNS0_I8ap_fixedILi25ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEERNS0_IS8_ILi48ELi22ELS9_5ELSA_3ELi0EELi0EEERNS0_I16systolic_index_tLi0EEERNS0_IS1_ILi10EELi0EEERNS0_I17systolic_weight_tLi0EEESG_E16weight_row_index': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:430:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_RNS0_I13buffer_data_tLi0EEERNS0_I15systolic_data_tLi0EEERNS0_I16systolic_index_tLi0EEERNS0_IS1_ILi10EELi0EEERNS0_IS1_ILi64EELi0EEEE20weight_row_index_out': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:291:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13double_bufferRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEERNS0_I15stream_data_v_tLi0EEERNS0_I13buffer_data_tLi0EEEE13buffer_status.data_counter': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:129:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13double_bufferRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEERNS0_I15stream_data_v_tLi0EEERNS0_I13buffer_data_tLi0EEEE13buffer_status.write_valid': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:129:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13double_bufferRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEERNS0_I15stream_data_v_tLi0EEERNS0_I13buffer_data_tLi0EEEE13buffer_status.read_valid': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:129:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:118:52)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'systolic_out' with compact=bit mode in 49-bits (RBM_hls/code/RBM.cpp:42:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_weight_out' with compact=bit mode in 1600-bits (RBM_hls/code/RBM.cpp:39:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_weight_row_index' with compact=bit mode in 640-bits (RBM_hls/code/RBM.cpp:35:54)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'systolic_input' with compact=bit mode in 21-bits (RBM_hls/code/RBM.cpp:34:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'buffer_out' with compact=bit mode in 21-bits (RBM_hls/code/RBM.cpp:33:52)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'buffer_0' with compact=bit mode in 21-bits (RBM_hls/code/RBM.cpp:118:52)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'buffer_1' with compact=bit mode in 21-bits (RBM_hls/code/RBM.cpp:118:52)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_flow_control(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<12>, 0>&, hls::stream<ap_uint<12>, 0>&, hls::stream<buffer_data_t, 0>&, hls::stream<systolic_data_t, 0>&, hls::stream<systolic_index_t, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<64>, 0>&)::tag_delay_line (.axis_last)' due to pipeline pragma (RBM_hls/code/RBM.cpp:241:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_flow_control(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<12>, 0>&, hls::stream<ap_uint<12>, 0>&, hls::stream<buffer_data_t, 0>&, hls::stream<systolic_data_t, 0>&, hls::stream<systolic_index_t, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<64>, 0>&)::tag_delay_line (.first_data)' due to pipeline pragma (RBM_hls/code/RBM.cpp:241:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_flow_control(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<12>, 0>&, hls::stream<ap_uint<12>, 0>&, hls::stream<buffer_data_t, 0>&, hls::stream<systolic_data_t, 0>&, hls::stream<systolic_index_t, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<64>, 0>&)::tag_delay_line (.last_data)' due to pipeline pragma (RBM_hls/code/RBM.cpp:241:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_flow_control(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<12>, 0>&, hls::stream<ap_uint<12>, 0>&, hls::stream<buffer_data_t, 0>&, hls::stream<systolic_data_t, 0>&, hls::stream<systolic_index_t, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<64>, 0>&)::tag_delay_line (.pad_zero)' due to pipeline pragma (RBM_hls/code/RBM.cpp:241:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_flow_control(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<12>, 0>&, hls::stream<ap_uint<12>, 0>&, hls::stream<buffer_data_t, 0>&, hls::stream<systolic_data_t, 0>&, hls::stream<systolic_index_t, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<64>, 0>&)::tag_delay_line (.valid)' due to pipeline pragma (RBM_hls/code/RBM.cpp:241:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_RNS0_I13buffer_data_tLi0EEERNS0_I15systolic_data_tLi0EEERNS0_I16systolic_index_tLi0EEERNS0_IS1_ILi10EELi0EEERNS0_IS1_ILi64EELi0EEEE14tag_delay_line.valid': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:278:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_RNS0_I13buffer_data_tLi0EEERNS0_I15systolic_data_tLi0EEERNS0_I16systolic_index_tLi0EEERNS0_IS1_ILi10EELi0EEERNS0_IS1_ILi64EELi0EEEE14tag_delay_line.pad_zero': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:278:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_RNS0_I13buffer_data_tLi0EEERNS0_I15systolic_data_tLi0EEERNS0_I16systolic_index_tLi0EEERNS0_IS1_ILi10EELi0EEERNS0_IS1_ILi64EELi0EEEE14tag_delay_line.last_data': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:278:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_RNS0_I13buffer_data_tLi0EEERNS0_I15systolic_data_tLi0EEERNS0_I16systolic_index_tLi0EEERNS0_IS1_ILi10EELi0EEERNS0_IS1_ILi64EELi0EEEE14tag_delay_line.first_data': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:278:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_RNS0_I13buffer_data_tLi0EEERNS0_I15systolic_data_tLi0EEERNS0_I16systolic_index_tLi0EEERNS0_IS1_ILi10EELi0EEERNS0_IS1_ILi64EELi0EEEE14tag_delay_line.axis_last': Complete partitioning on dimension 1. (RBM_hls/code/RBM.cpp:278:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 35.24 seconds. CPU system time: 1.84 seconds. Elapsed time: 37.1 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.081 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top RBM -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.0.bc -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.11 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.11 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.1.bc -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 14.07 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 14.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 14.27 seconds; current allocated memory: 1.145 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.g.1.bc to /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.o.1.bc -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'RBM' (RBM_hls/code/RBM.cpp:5), detected/extracted 7 process function(s): 
	 'control_split'
	 'rbm_size_split'
	 'double_buffer'
	 'data_flow_control'
	 'weight_bias_memory'
	 'systolic_array'
	 'sigmoid'.
Command         transform done; 28.07 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:570:31) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:535:22) in function 'systolic_array'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:551:6) to (RBM_hls/code/RBM.cpp:576:2) in function 'systolic_array'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:599:38) to (RBM_hls/code/RBM.cpp:629:2) in function 'sigmoid'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (RBM_hls/code/RBM.cpp:297:8) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RBM_hls/code/RBM.cpp:298:9) to (RBM_hls/code/RBM.cpp:306:5) in function 'data_flow_control'... converting 3 basic blocks.
Command         transform done; 17.36 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 44.89 seconds. CPU system time: 0.3 seconds. Elapsed time: 45.43 seconds; current allocated memory: 1.224 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.o.2.bc -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_bias_memory(stream&,stream&,stream&,stream&,stream&,stream&,stream&,strea.10' (RBM_hls/code/RBM.cpp:458:54)
INFO: [HLS 200-472] Inferring partial write operation for 'bias.V' (RBM_hls/code/RBM.cpp:475:29)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process double_buffer has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process weight_bias_memory has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process sigmoid has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
Command         transform done; 8.04 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.9 seconds. CPU system time: 0.1 seconds. Elapsed time: 8.04 seconds; current allocated memory: 1.393 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 69.88 sec.
Command     elaborate done; 120.97 sec.
Execute     ap_eval exec zip -j /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.13 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'RBM' ...
Execute       ap_set_top_model RBM 
Execute       get_model_list RBM -filter all-wo-channel -topdown 
Execute       preproc_iomode -model RBM 
Execute       preproc_iomode -model sigmoid 
Execute       preproc_iomode -model systolic_array 
Execute       preproc_iomode -model weight_bias_memory 
Execute       preproc_iomode -model data_flow_control 
Execute       preproc_iomode -model double_buffer 
Execute       preproc_iomode -model rbm_size_split 
Execute       preproc_iomode -model control_split 
Execute       get_model_list RBM -filter all-wo-channel 
INFO-FLOW: Model list for configure: control_split rbm_size_split double_buffer data_flow_control weight_bias_memory systolic_array sigmoid RBM
INFO-FLOW: Configuring Module : control_split ...
Execute       set_default_model control_split 
Execute       apply_spec_resource_limit control_split 
INFO-FLOW: Configuring Module : rbm_size_split ...
Execute       set_default_model rbm_size_split 
Execute       apply_spec_resource_limit rbm_size_split 
INFO-FLOW: Configuring Module : double_buffer ...
Execute       set_default_model double_buffer 
Execute       apply_spec_resource_limit double_buffer 
INFO-FLOW: Configuring Module : data_flow_control ...
Execute       set_default_model data_flow_control 
Execute       apply_spec_resource_limit data_flow_control 
INFO-FLOW: Configuring Module : weight_bias_memory ...
Execute       set_default_model weight_bias_memory 
Execute       apply_spec_resource_limit weight_bias_memory 
INFO-FLOW: Configuring Module : systolic_array ...
Execute       set_default_model systolic_array 
Execute       apply_spec_resource_limit systolic_array 
INFO-FLOW: Configuring Module : sigmoid ...
Execute       set_default_model sigmoid 
Execute       apply_spec_resource_limit sigmoid 
INFO-FLOW: Configuring Module : RBM ...
Execute       set_default_model RBM 
Execute       apply_spec_resource_limit RBM 
INFO-FLOW: Model list for preprocess: control_split rbm_size_split double_buffer data_flow_control weight_bias_memory systolic_array sigmoid RBM
INFO-FLOW: Preprocessing Module: control_split ...
Execute       set_default_model control_split 
Execute       cdfg_preprocess -model control_split 
Execute       rtl_gen_preprocess control_split 
INFO-FLOW: Preprocessing Module: rbm_size_split ...
Execute       set_default_model rbm_size_split 
Execute       cdfg_preprocess -model rbm_size_split 
Execute       rtl_gen_preprocess rbm_size_split 
INFO-FLOW: Preprocessing Module: double_buffer ...
Execute       set_default_model double_buffer 
Execute       cdfg_preprocess -model double_buffer 
Execute       rtl_gen_preprocess double_buffer 
INFO-FLOW: Preprocessing Module: data_flow_control ...
Execute       set_default_model data_flow_control 
Execute       cdfg_preprocess -model data_flow_control 
Command       cdfg_preprocess done; 0.28 sec.
Execute       rtl_gen_preprocess data_flow_control 
INFO-FLOW: Preprocessing Module: weight_bias_memory ...
Execute       set_default_model weight_bias_memory 
Execute       cdfg_preprocess -model weight_bias_memory 
Execute       rtl_gen_preprocess weight_bias_memory 
INFO-FLOW: Preprocessing Module: systolic_array ...
Execute       set_default_model systolic_array 
Execute       cdfg_preprocess -model systolic_array 
Command       cdfg_preprocess done; 0.43 sec.
Execute       rtl_gen_preprocess systolic_array 
INFO-FLOW: Preprocessing Module: sigmoid ...
Execute       set_default_model sigmoid 
Execute       cdfg_preprocess -model sigmoid 
Execute       rtl_gen_preprocess sigmoid 
INFO-FLOW: Preprocessing Module: RBM ...
Execute       set_default_model RBM 
Execute       cdfg_preprocess -model RBM 
Execute       rtl_gen_preprocess RBM 
INFO-FLOW: Model list for synthesis: control_split rbm_size_split double_buffer data_flow_control weight_bias_memory systolic_array sigmoid RBM
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'control_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model control_split 
Execute       schedule -model control_split 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'control_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'control_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.396 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split.sched.adb -f 
INFO-FLOW: Finish scheduling control_split.
Execute       set_default_model control_split 
Execute       bind -model control_split 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.396 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split.bind.adb -f 
INFO-FLOW: Finish binding control_split.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbm_size_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rbm_size_split 
Execute       schedule -model rbm_size_split 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rbm_size_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'rbm_size_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.396 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split.sched.adb -f 
INFO-FLOW: Finish scheduling rbm_size_split.
Execute       set_default_model rbm_size_split 
Execute       bind -model rbm_size_split 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.396 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split.bind.adb -f 
INFO-FLOW: Finish binding rbm_size_split.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'double_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model double_buffer 
Execute       schedule -model double_buffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'double_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'double_buffer'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.398 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer.sched.adb -f 
INFO-FLOW: Finish scheduling double_buffer.
Execute       set_default_model double_buffer 
Execute       bind -model double_buffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.398 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer.bind.adb -f 
INFO-FLOW: Finish binding double_buffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_flow_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model data_flow_control 
Execute       schedule -model data_flow_control 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'data_flow_control'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, function 'data_flow_control'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.12 seconds; current allocated memory: 1.422 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.6 sec.
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control.sched.adb -f 
Command       db_write done; 0.26 sec.
INFO-FLOW: Finish scheduling data_flow_control.
Execute       set_default_model data_flow_control 
Execute       bind -model data_flow_control 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.04 sec.
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control.bind.adb -f 
Command       db_write done; 0.24 sec.
INFO-FLOW: Finish binding data_flow_control.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_bias_memory' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model weight_bias_memory 
Execute       schedule -model weight_bias_memory 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'weight_bias_memory'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'weight_bias_memory'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.08 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.4 sec.
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling weight_bias_memory.
Execute       set_default_model weight_bias_memory 
Execute       bind -model weight_bias_memory 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.446 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding weight_bias_memory.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model systolic_array 
Execute       schedule -model systolic_array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'systolic_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'systolic_array'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.41 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.39 sec.
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling systolic_array.
Execute       set_default_model systolic_array 
Execute       bind -model systolic_array 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.81 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.59 sec.
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding systolic_array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sigmoid 
Execute       schedule -model sigmoid 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, function 'sigmoid'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid.
Execute       set_default_model sigmoid 
Execute       bind -model sigmoid 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid.bind.adb -f 
INFO-FLOW: Finish binding sigmoid.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RBM 
Execute       schedule -model RBM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.sched.adb -f 
INFO-FLOW: Finish scheduling RBM.
Execute       set_default_model RBM 
Execute       bind -model RBM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.9 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.457 GB.
Execute       syn_report -verbosereport -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.28 sec.
Execute       db_write -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.bind.adb -f 
INFO-FLOW: Finish binding RBM.
Execute       get_model_list RBM -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess control_split 
Execute       rtl_gen_preprocess rbm_size_split 
Execute       rtl_gen_preprocess double_buffer 
Execute       rtl_gen_preprocess data_flow_control 
Execute       rtl_gen_preprocess weight_bias_memory 
Execute       rtl_gen_preprocess systolic_array 
Execute       rtl_gen_preprocess sigmoid 
Execute       rtl_gen_preprocess RBM 
INFO-FLOW: Model list for RTL generation: control_split rbm_size_split double_buffer data_flow_control weight_bias_memory systolic_array sigmoid RBM
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'control_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model control_split -top_prefix RBM_ -sub_prefix RBM_ -mg_file /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'control_split' pipeline 'control_split' pipeline type 'function pipeline'
WARNING: [HLS 200-1964] Disabling free running pipeline (frp) architecture on pipeline 'control_split' in module 'control_split', because it has non-blocking accesses on an input port: tmp
INFO: [RTGEN 206-100] Finished creating RTL model for 'control_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.36 seconds; current allocated memory: 1.458 GB.
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl control_split -style xilinx -f -lang vhdl -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/vhdl/RBM_control_split 
Execute       gen_rtl control_split -style xilinx -f -lang vlog -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/verilog/RBM_control_split 
Execute       syn_report -csynth -model control_split -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/control_split_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model control_split -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/control_split_csynth.xml 
Execute       syn_report -verbosereport -model control_split -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model control_split -f -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split.adb 
Execute       db_write -model control_split -bindview -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info control_split -p /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbm_size_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rbm_size_split -top_prefix RBM_ -sub_prefix RBM_ -mg_file /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbm_size_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.458 GB.
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl rbm_size_split -style xilinx -f -lang vhdl -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/vhdl/RBM_rbm_size_split 
Execute       gen_rtl rbm_size_split -style xilinx -f -lang vlog -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/verilog/RBM_rbm_size_split 
Execute       syn_report -csynth -model rbm_size_split -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/rbm_size_split_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rbm_size_split -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/rbm_size_split_csynth.xml 
Execute       syn_report -verbosereport -model rbm_size_split -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model rbm_size_split -f -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split.adb 
Execute       db_write -model rbm_size_split -bindview -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rbm_size_split -p /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'double_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model double_buffer -top_prefix RBM_ -sub_prefix RBM_ -mg_file /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'control_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vector_in_length_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vector_in_length_minus_1_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffer_write_en' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffer_data_read_valid' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffer_data_read_first_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffer_data_read_last_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffer_data_read_axis_last' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffer_data_read_pad_zero' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffer_data_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffer_write_select' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffer0_read_en' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffer1_read_en' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'double_buffer_stream_stream_stream_stream_buffer_data_t_0_buffer_status_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'double_buffer'.
INFO: [RTMG 210-285] Implementing FIFO 'buffer_0_U(RBM_fifo_w21_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'buffer_1_U(RBM_fifo_w21_d1024_A)' using Vivado Default RAMs.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.460 GB.
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl double_buffer -style xilinx -f -lang vhdl -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/vhdl/RBM_double_buffer 
Execute       gen_rtl double_buffer -style xilinx -f -lang vlog -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/verilog/RBM_double_buffer 
Execute       syn_report -csynth -model double_buffer -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/double_buffer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model double_buffer -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/double_buffer_csynth.xml 
Execute       syn_report -verbosereport -model double_buffer -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model double_buffer -f -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer.adb 
Execute       db_write -model double_buffer -bindview -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info double_buffer -p /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_flow_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model data_flow_control -top_prefix RBM_ -sub_prefix RBM_ -mg_file /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'control_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vector_in_length_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pe_valid_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_input_temp_valid' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_input_temp_last_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_input_temp_axis_last' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_input_temp_pad_zero' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_input_temp_first_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_input_temp_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pad_to_pe_num' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pad_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pad_axis_last' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pad_en' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_pad_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_flow_control_stream_stream_stream_stream_stream_stream_stream_stream_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_flow_control'.
Command       create_rtl_model done; 2.83 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.86 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.18 seconds; current allocated memory: 1.483 GB.
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl data_flow_control -style xilinx -f -lang vhdl -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/vhdl/RBM_data_flow_control 
Execute       gen_rtl data_flow_control -style xilinx -f -lang vlog -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/verilog/RBM_data_flow_control 
Execute       syn_report -csynth -model data_flow_control -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/data_flow_control_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.36 sec.
Execute       syn_report -rtlxml -model data_flow_control -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/data_flow_control_csynth.xml 
Command       syn_report done; 0.63 sec.
Execute       syn_report -verbosereport -model data_flow_control -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.79 sec.
Execute       db_write -model data_flow_control -f -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control.adb 
Command       db_write done; 0.83 sec.
Execute       db_write -model data_flow_control -bindview -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info data_flow_control -p /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_bias_memory' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model weight_bias_memory -top_prefix RBM_ -sub_prefix RBM_ -mg_file /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'control_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_in_row_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_in_col_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bias_in_col_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vector_out_length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vector_in_length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stream_index_valid' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10_RAM_AUTO_1R1W' to 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11_RAM_AUTO_1R1W' to 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12_RAM_AUTO_1R1W' to 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_stredEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13_RAM_AUTO_1R1W' to 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_streeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14_RAM_AUTO_1R1W' to 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strefYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15_RAM_AUTO_1R1W' to 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_streg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16_RAM_AUTO_1R1W' to 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strehbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17_RAM_AUTO_1R1W' to 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_streibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18_RAM_AUTO_1R1W' to 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strejbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19_RAM_AUTO_1R1W' to 'weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strekbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEElbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEErcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEExdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEECeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEELf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEENgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEE0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEE1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEE2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEE3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEE4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEE5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEE6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEE7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEE8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEE9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_RAM_AUTO_1R1W' to 'weight_bias_memory_p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEEbck' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'bias_col_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_54' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_bias_memory'.
INFO: [RTMG 210-278] Implementing memory 'RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.23 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.47 seconds; current allocated memory: 1.518 GB.
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl weight_bias_memory -style xilinx -f -lang vhdl -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/vhdl/RBM_weight_bias_memory 
Execute       gen_rtl weight_bias_memory -style xilinx -f -lang vlog -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/verilog/RBM_weight_bias_memory 
Execute       syn_report -csynth -model weight_bias_memory -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/weight_bias_memory_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model weight_bias_memory -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/weight_bias_memory_csynth.xml 
Execute       syn_report -verbosereport -model weight_bias_memory -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.22 sec.
Execute       db_write -model weight_bias_memory -f -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory.adb 
Command       db_write done; 0.18 sec.
Execute       db_write -model weight_bias_memory -bindview -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info weight_bias_memory -p /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model systolic_array -top_prefix RBM_ -sub_prefix RBM_ -mg_file /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'systolic_out_flag_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_out_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_out_axis_last' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pe_last_valid_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pe_valid_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bias_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_weight' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_process_element_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_weight_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_process_element_r_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_weight_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_process_element_r_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_602' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_621' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_weight_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_process_element_r_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_620' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_weight_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_process_element_r_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_619' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_weight_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_process_element_r_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_618' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_weight_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_process_element_r_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_617' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_weight_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_process_element_r_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_614' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_weight_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_process_element_r_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_613' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_weight_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_process_element_r_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_612' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_611' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_610' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_609' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_608' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_607' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_606' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_605' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_600' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_599' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_598' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_597' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_596' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_518' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_595' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_530' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_594' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_542' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_593' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_554' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_592' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_566' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_591' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_578' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_588' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_590' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_587' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_604' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_586' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_616' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_585' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_584' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_583' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_582' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_581' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_580' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_579' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_576' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_615' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_575' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_603' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_574' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_589' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_573' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_577' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_572' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_565' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_571' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_553' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_570' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_541' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_569' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_529' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_568' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_517' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_567' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_564' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_563' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_562' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_561' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_560' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_559' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_558' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_557' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_556' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_555' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_552' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_551' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_550' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_601' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_549' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_548' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14systolic_arrayRN3hls6streamI7ap_uintILi12EELi0EEERNS0_I15systolic_data_tLi0_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_547' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_512' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_513' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_514' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_515' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_516' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_519' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_520' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_521' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_522' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_523' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_524' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_525' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_526' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_527' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_528' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_531' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_532' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_533' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_534' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_535' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_536' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_537' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_538' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_539' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_540' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_543' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_544' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_545' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_stream_stream_stream_stream_stream_systolic_in_delay_546' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_25s_16s_41_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
Command       create_rtl_model done; 6.02 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.07 seconds. CPU system time: 0.74 seconds. Elapsed time: 6.81 seconds; current allocated memory: 1.548 GB.
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl systolic_array -style xilinx -f -lang vhdl -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/vhdl/RBM_systolic_array 
Execute       gen_rtl systolic_array -style xilinx -f -lang vlog -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/verilog/RBM_systolic_array 
Execute       syn_report -csynth -model systolic_array -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/systolic_array_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.96 sec.
Execute       syn_report -rtlxml -model systolic_array -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/systolic_array_csynth.xml 
Command       syn_report done; 0.45 sec.
Execute       syn_report -verbosereport -model systolic_array -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.3 sec.
Execute       db_write -model systolic_array -f -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array.adb 
Command       db_write done; 0.73 sec.
Execute       db_write -model systolic_array -bindview -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info systolic_array -p /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sigmoid -top_prefix RBM_ -sub_prefix RBM_ -mg_file /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'sigmoid_switch_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_55s_24ns_79_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [RTMG 210-279] Implementing memory 'RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.28 seconds; current allocated memory: 1.587 GB.
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl sigmoid -style xilinx -f -lang vhdl -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/vhdl/RBM_sigmoid 
Execute       gen_rtl sigmoid -style xilinx -f -lang vlog -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/verilog/RBM_sigmoid 
Execute       syn_report -csynth -model sigmoid -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/sigmoid_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model sigmoid -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/sigmoid_csynth.xml 
Execute       syn_report -verbosereport -model sigmoid -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model sigmoid -f -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid.adb 
Execute       db_write -model sigmoid -bindview -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sigmoid -p /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model RBM -top_prefix  -sub_prefix RBM_ -mg_file /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'RBM/stream_control_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RBM/stream_sigmoid_switch' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RBM/vector_in_len' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RBM/vector_out_len' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RBM/stream_vector_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RBM/stream_weight_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RBM/stream_bias_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RBM/stream_vector_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'RBM' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w21_d1024_A' is changed to 'fifo_w21_d1024_A_x' due to conflict.
WARNING: [HLS 200-656] Deadlocks can occur since process control_split is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for RBM
INFO: [RTGEN 206-100] Finished creating RTL model for 'RBM'.
INFO: [RTMG 210-285] Implementing FIFO 'control_ch1_U(RBM_fifo_w8_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'control_ch2_U(RBM_fifo_w8_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'control_ch3_U(RBM_fifo_w8_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vector_in_len_ch1_U(RBM_fifo_w12_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'vector_in_len_ch2_U(RBM_fifo_w12_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'vector_in_len_ch3_U(RBM_fifo_w12_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'vector_out_len_ch1_U(RBM_fifo_w12_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'vector_out_len_ch2_U(RBM_fifo_w12_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'vector_out_len_ch3_U(RBM_fifo_w12_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'buffer_out_U(RBM_fifo_w21_d1024_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'systolic_input_U(RBM_fifo_w21_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_weight_row_index_U(RBM_fifo_w640_d128_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_bias_col_index_U(RBM_fifo_w10_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_pe_valid_U(RBM_fifo_w64_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_weight_out_U(RBM_fifo_w1600_d128_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_bias_out_U(RBM_fifo_w48_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'systolic_out_U(RBM_fifo_w49_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_double_buffer_U0_U(RBM_start_for_double_buffer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_data_flow_control_U0_U(RBM_start_for_data_flow_control_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_weight_bias_memory_U0_U(RBM_start_for_weight_bias_memory_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_U0_U(RBM_start_for_systolic_array_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sigmoid_U0_U(RBM_start_for_sigmoid_U0)' using Shift Registers.
Command       create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.587 GB.
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute       gen_rtl RBM -istop -style xilinx -f -lang vhdl -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/vhdl/RBM 
Execute       gen_rtl RBM -istop -style xilinx -f -lang vlog -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/verilog/RBM 
Execute       syn_report -csynth -model RBM -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/RBM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model RBM -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/RBM_csynth.xml 
Execute       syn_report -verbosereport -model RBM -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.12 sec.
Execute       db_write -model RBM -f -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.adb 
Execute       db_write -model RBM -bindview -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RBM -p /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM 
Execute       export_constraint_db -f -tool general -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.constraint.tcl 
Execute       syn_report -designview -model RBM -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.design.xml 
Command       syn_report done; 2.39 sec.
Execute       syn_report -csynthDesign -model RBM -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model RBM -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model RBM -o /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.protoinst 
Execute       sc_get_clocks RBM 
Execute       sc_get_portdomain RBM 
INFO-FLOW: Model list for RTL component generation: control_split rbm_size_split double_buffer data_flow_control weight_bias_memory systolic_array sigmoid RBM
INFO-FLOW: Handling components in module [control_split] ... 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split.compgen.tcl 
INFO-FLOW: Found component RBM_regslice_both.
INFO-FLOW: Append model RBM_regslice_both
INFO-FLOW: Handling components in module [rbm_size_split] ... 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split.compgen.tcl 
INFO-FLOW: Found component RBM_regslice_both.
INFO-FLOW: Append model RBM_regslice_both
INFO-FLOW: Found component RBM_regslice_both.
INFO-FLOW: Append model RBM_regslice_both
INFO-FLOW: Handling components in module [double_buffer] ... 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer.compgen.tcl 
INFO-FLOW: Found component RBM_fifo_w21_d1024_A.
INFO-FLOW: Append model RBM_fifo_w21_d1024_A
INFO-FLOW: Found component RBM_fifo_w21_d1024_A.
INFO-FLOW: Append model RBM_fifo_w21_d1024_A
INFO-FLOW: Found component RBM_regslice_both.
INFO-FLOW: Append model RBM_regslice_both
INFO-FLOW: Handling components in module [data_flow_control] ... 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control.compgen.tcl 
INFO-FLOW: Handling components in module [weight_bias_memory] ... 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory.compgen.tcl 
INFO-FLOW: Found component RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb.
INFO-FLOW: Append model RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb
INFO-FLOW: Found component RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W
INFO-FLOW: Found component RBM_regslice_both.
INFO-FLOW: Append model RBM_regslice_both
INFO-FLOW: Found component RBM_regslice_both.
INFO-FLOW: Append model RBM_regslice_both
INFO-FLOW: Handling components in module [systolic_array] ... 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array.compgen.tcl 
INFO-FLOW: Found component RBM_mux_646_1_1_1.
INFO-FLOW: Append model RBM_mux_646_1_1_1
INFO-FLOW: Found component RBM_mul_mul_25s_16s_41_4_1.
INFO-FLOW: Append model RBM_mul_mul_25s_16s_41_4_1
INFO-FLOW: Handling components in module [sigmoid] ... 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid.compgen.tcl 
INFO-FLOW: Found component RBM_mul_55s_24ns_79_2_1.
INFO-FLOW: Append model RBM_mul_55s_24ns_79_2_1
INFO-FLOW: Found component RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R.
INFO-FLOW: Append model RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R
INFO-FLOW: Found component RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R.
INFO-FLOW: Append model RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R
INFO-FLOW: Found component RBM_regslice_both.
INFO-FLOW: Append model RBM_regslice_both
INFO-FLOW: Found component RBM_regslice_both.
INFO-FLOW: Append model RBM_regslice_both
INFO-FLOW: Handling components in module [RBM] ... 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.compgen.tcl 
INFO-FLOW: Found component RBM_fifo_w8_d128_S.
INFO-FLOW: Append model RBM_fifo_w8_d128_S
INFO-FLOW: Found component RBM_fifo_w8_d128_S.
INFO-FLOW: Append model RBM_fifo_w8_d128_S
INFO-FLOW: Found component RBM_fifo_w8_d128_S.
INFO-FLOW: Append model RBM_fifo_w8_d128_S
INFO-FLOW: Found component RBM_fifo_w12_d128_A.
INFO-FLOW: Append model RBM_fifo_w12_d128_A
INFO-FLOW: Found component RBM_fifo_w12_d128_A.
INFO-FLOW: Append model RBM_fifo_w12_d128_A
INFO-FLOW: Found component RBM_fifo_w12_d128_A.
INFO-FLOW: Append model RBM_fifo_w12_d128_A
INFO-FLOW: Found component RBM_fifo_w12_d128_A.
INFO-FLOW: Append model RBM_fifo_w12_d128_A
INFO-FLOW: Found component RBM_fifo_w12_d128_A.
INFO-FLOW: Append model RBM_fifo_w12_d128_A
INFO-FLOW: Found component RBM_fifo_w12_d128_A.
INFO-FLOW: Append model RBM_fifo_w12_d128_A
INFO-FLOW: Found component RBM_fifo_w21_d1024_A_x.
INFO-FLOW: Append model RBM_fifo_w21_d1024_A_x
INFO-FLOW: Found component RBM_fifo_w21_d128_A.
INFO-FLOW: Append model RBM_fifo_w21_d128_A
INFO-FLOW: Found component RBM_fifo_w640_d128_D.
INFO-FLOW: Append model RBM_fifo_w640_d128_D
INFO-FLOW: Found component RBM_fifo_w10_d128_A.
INFO-FLOW: Append model RBM_fifo_w10_d128_A
INFO-FLOW: Found component RBM_fifo_w64_d128_A.
INFO-FLOW: Append model RBM_fifo_w64_d128_A
INFO-FLOW: Found component RBM_fifo_w1600_d128_D.
INFO-FLOW: Append model RBM_fifo_w1600_d128_D
INFO-FLOW: Found component RBM_fifo_w48_d128_A.
INFO-FLOW: Append model RBM_fifo_w48_d128_A
INFO-FLOW: Found component RBM_fifo_w49_d128_A.
INFO-FLOW: Append model RBM_fifo_w49_d128_A
INFO-FLOW: Found component RBM_start_for_double_buffer_U0.
INFO-FLOW: Append model RBM_start_for_double_buffer_U0
INFO-FLOW: Found component RBM_start_for_data_flow_control_U0.
INFO-FLOW: Append model RBM_start_for_data_flow_control_U0
INFO-FLOW: Found component RBM_start_for_weight_bias_memory_U0.
INFO-FLOW: Append model RBM_start_for_weight_bias_memory_U0
INFO-FLOW: Found component RBM_start_for_systolic_array_U0.
INFO-FLOW: Append model RBM_start_for_systolic_array_U0
INFO-FLOW: Found component RBM_start_for_sigmoid_U0.
INFO-FLOW: Append model RBM_start_for_sigmoid_U0
INFO-FLOW: Append model control_split
INFO-FLOW: Append model rbm_size_split
INFO-FLOW: Append model double_buffer
INFO-FLOW: Append model data_flow_control
INFO-FLOW: Append model weight_bias_memory
INFO-FLOW: Append model systolic_array
INFO-FLOW: Append model sigmoid
INFO-FLOW: Append model RBM
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: RBM_regslice_both RBM_regslice_both RBM_regslice_both RBM_fifo_w21_d1024_A RBM_fifo_w21_d1024_A RBM_regslice_both RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W RBM_regslice_both RBM_regslice_both RBM_mux_646_1_1_1 RBM_mul_mul_25s_16s_41_4_1 RBM_mul_55s_24ns_79_2_1 RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R RBM_regslice_both RBM_regslice_both RBM_fifo_w8_d128_S RBM_fifo_w8_d128_S RBM_fifo_w8_d128_S RBM_fifo_w12_d128_A RBM_fifo_w12_d128_A RBM_fifo_w12_d128_A RBM_fifo_w12_d128_A RBM_fifo_w12_d128_A RBM_fifo_w12_d128_A RBM_fifo_w21_d1024_A_x RBM_fifo_w21_d128_A RBM_fifo_w640_d128_D RBM_fifo_w10_d128_A RBM_fifo_w64_d128_A RBM_fifo_w1600_d128_D RBM_fifo_w48_d128_A RBM_fifo_w49_d128_A RBM_start_for_double_buffer_U0 RBM_start_for_data_flow_control_U0 RBM_start_for_weight_bias_memory_U0 RBM_start_for_systolic_array_U0 RBM_start_for_sigmoid_U0 control_split rbm_size_split double_buffer data_flow_control weight_bias_memory systolic_array sigmoid RBM
INFO-FLOW: Generating /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model RBM_regslice_both
INFO-FLOW: To file: write model RBM_regslice_both
INFO-FLOW: To file: write model RBM_regslice_both
INFO-FLOW: To file: write model RBM_fifo_w21_d1024_A
INFO-FLOW: To file: write model RBM_fifo_w21_d1024_A
INFO-FLOW: To file: write model RBM_regslice_both
INFO-FLOW: To file: write model RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb
INFO-FLOW: To file: write model RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model RBM_regslice_both
INFO-FLOW: To file: write model RBM_regslice_both
INFO-FLOW: To file: write model RBM_mux_646_1_1_1
INFO-FLOW: To file: write model RBM_mul_mul_25s_16s_41_4_1
INFO-FLOW: To file: write model RBM_mul_55s_24ns_79_2_1
INFO-FLOW: To file: write model RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R
INFO-FLOW: To file: write model RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R
INFO-FLOW: To file: write model RBM_regslice_both
INFO-FLOW: To file: write model RBM_regslice_both
INFO-FLOW: To file: write model RBM_fifo_w8_d128_S
INFO-FLOW: To file: write model RBM_fifo_w8_d128_S
INFO-FLOW: To file: write model RBM_fifo_w8_d128_S
INFO-FLOW: To file: write model RBM_fifo_w12_d128_A
INFO-FLOW: To file: write model RBM_fifo_w12_d128_A
INFO-FLOW: To file: write model RBM_fifo_w12_d128_A
INFO-FLOW: To file: write model RBM_fifo_w12_d128_A
INFO-FLOW: To file: write model RBM_fifo_w12_d128_A
INFO-FLOW: To file: write model RBM_fifo_w12_d128_A
INFO-FLOW: To file: write model RBM_fifo_w21_d1024_A_x
INFO-FLOW: To file: write model RBM_fifo_w21_d128_A
INFO-FLOW: To file: write model RBM_fifo_w640_d128_D
INFO-FLOW: To file: write model RBM_fifo_w10_d128_A
INFO-FLOW: To file: write model RBM_fifo_w64_d128_A
INFO-FLOW: To file: write model RBM_fifo_w1600_d128_D
INFO-FLOW: To file: write model RBM_fifo_w48_d128_A
INFO-FLOW: To file: write model RBM_fifo_w49_d128_A
INFO-FLOW: To file: write model RBM_start_for_double_buffer_U0
INFO-FLOW: To file: write model RBM_start_for_data_flow_control_U0
INFO-FLOW: To file: write model RBM_start_for_weight_bias_memory_U0
INFO-FLOW: To file: write model RBM_start_for_systolic_array_U0
INFO-FLOW: To file: write model RBM_start_for_sigmoid_U0
INFO-FLOW: To file: write model control_split
INFO-FLOW: To file: write model rbm_size_split
INFO-FLOW: To file: write model double_buffer
INFO-FLOW: To file: write model data_flow_control
INFO-FLOW: To file: write model weight_bias_memory
INFO-FLOW: To file: write model systolic_array
INFO-FLOW: To file: write model sigmoid
INFO-FLOW: To file: write model RBM
INFO-FLOW: Generating /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=12.5 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/vlog' tclDir='/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db' modelList='RBM_regslice_both
RBM_regslice_both
RBM_regslice_both
RBM_fifo_w21_d1024_A
RBM_fifo_w21_d1024_A
RBM_regslice_both
RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb
RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W
RBM_regslice_both
RBM_regslice_both
RBM_mux_646_1_1_1
RBM_mul_mul_25s_16s_41_4_1
RBM_mul_55s_24ns_79_2_1
RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R
RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R
RBM_regslice_both
RBM_regslice_both
RBM_fifo_w8_d128_S
RBM_fifo_w8_d128_S
RBM_fifo_w8_d128_S
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w21_d1024_A_x
RBM_fifo_w21_d128_A
RBM_fifo_w640_d128_D
RBM_fifo_w10_d128_A
RBM_fifo_w64_d128_A
RBM_fifo_w1600_d128_D
RBM_fifo_w48_d128_A
RBM_fifo_w49_d128_A
RBM_start_for_double_buffer_U0
RBM_start_for_data_flow_control_U0
RBM_start_for_weight_bias_memory_U0
RBM_start_for_systolic_array_U0
RBM_start_for_sigmoid_U0
control_split
rbm_size_split
double_buffer
data_flow_control
weight_bias_memory
systolic_array
sigmoid
RBM
' expOnly='0'
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split.compgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split.compgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer.compgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control.compgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory.compgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid.compgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.94 seconds; current allocated memory: 1.588 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='RBM_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name control_split
INFO-FLOW: No bind nodes found for module_name rbm_size_split
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='RBM_regslice_both
RBM_regslice_both
RBM_regslice_both
RBM_fifo_w21_d1024_A
RBM_fifo_w21_d1024_A
RBM_regslice_both
RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb
RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W
RBM_regslice_both
RBM_regslice_both
RBM_mux_646_1_1_1
RBM_mul_mul_25s_16s_41_4_1
RBM_mul_55s_24ns_79_2_1
RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R
RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R
RBM_regslice_both
RBM_regslice_both
RBM_fifo_w8_d128_S
RBM_fifo_w8_d128_S
RBM_fifo_w8_d128_S
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w21_d1024_A_x
RBM_fifo_w21_d128_A
RBM_fifo_w640_d128_D
RBM_fifo_w10_d128_A
RBM_fifo_w64_d128_A
RBM_fifo_w1600_d128_D
RBM_fifo_w48_d128_A
RBM_fifo_w49_d128_A
RBM_start_for_double_buffer_U0
RBM_start_for_data_flow_control_U0
RBM_start_for_weight_bias_memory_U0
RBM_start_for_systolic_array_U0
RBM_start_for_sigmoid_U0
control_split
rbm_size_split
double_buffer
data_flow_control
weight_bias_memory
systolic_array
sigmoid
RBM
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.compgen.dataonly.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split.tbgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split.tbgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer.tbgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control.tbgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory.tbgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array.tbgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid.tbgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.constraint.tcl 
Execute       sc_get_clocks RBM 
Execute       source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST RBM MODULE2INSTS {RBM RBM control_split control_split_U0 rbm_size_split rbm_size_split_U0 double_buffer double_buffer_U0 data_flow_control data_flow_control_U0 weight_bias_memory weight_bias_memory_U0 systolic_array systolic_array_U0 sigmoid sigmoid_U0} INST2MODULE {RBM RBM control_split_U0 control_split rbm_size_split_U0 rbm_size_split double_buffer_U0 double_buffer data_flow_control_U0 data_flow_control weight_bias_memory_U0 weight_bias_memory systolic_array_U0 systolic_array sigmoid_U0 sigmoid} INSTDATA {RBM {DEPTH 1 CHILDREN {control_split_U0 rbm_size_split_U0 double_buffer_U0 data_flow_control_U0 weight_bias_memory_U0 systolic_array_U0 sigmoid_U0}} control_split_U0 {DEPTH 2 CHILDREN {}} rbm_size_split_U0 {DEPTH 2 CHILDREN {}} double_buffer_U0 {DEPTH 2 CHILDREN {}} data_flow_control_U0 {DEPTH 2 CHILDREN {}} weight_bias_memory_U0 {DEPTH 2 CHILDREN {}} systolic_array_U0 {DEPTH 2 CHILDREN {}} sigmoid_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {double_buffer {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buffer_0_fifo_U SOURCE {} VARIABLE buffer_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buffer_1_fifo_U SOURCE {} VARIABLE buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1496_fu_663_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE add_ln1496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_673_p2 SOURCE RBM_hls/code/RBM.cpp:223 VARIABLE add_ln223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1496_1_fu_697_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE add_ln1496_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_707_p2 SOURCE RBM_hls/code/RBM.cpp:225 VARIABLE add_ln225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_725_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} data_flow_control {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_9421_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_3_fu_9575_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_4_fu_2950_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_5_fu_4968_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_6_fu_5003_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_7_fu_5035_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_8_fu_6279_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_9_fu_6311_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_10_fu_6343_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_11_fu_6467_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_12_fu_6499_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_13_fu_6531_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_14_fu_6649_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_15_fu_6681_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_16_fu_6714_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_17_fu_6828_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_18_fu_6864_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_19_fu_6897_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_20_fu_7005_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_21_fu_7036_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_22_fu_7069_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_23_fu_7177_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_24_fu_7208_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_25_fu_7241_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_26_fu_7349_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_27_fu_7380_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_28_fu_7413_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_29_fu_7521_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_30_fu_7552_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_31_fu_7585_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_32_fu_7693_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_33_fu_7724_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_34_fu_7761_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_35_fu_7869_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_36_fu_7900_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_37_fu_7933_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_38_fu_8041_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_39_fu_8072_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_40_fu_8105_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_41_fu_8213_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_42_fu_8244_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_43_fu_8277_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_44_fu_8385_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_45_fu_8416_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_46_fu_8449_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_47_fu_8557_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_48_fu_8588_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_49_fu_8621_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_50_fu_8729_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_51_fu_8760_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_52_fu_8793_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_53_fu_8901_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_54_fu_8932_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_55_fu_8965_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_56_fu_9073_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_57_fu_9104_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_58_fu_9137_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_59_fu_9257_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_60_fu_9288_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_61_fu_9321_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_62_fu_9437_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_63_fu_9468_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_64_fu_9501_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_65_fu_9599_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_66_fu_3684_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_67_fu_3765_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} weight_bias_memory {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_3150_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_3190_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_2_fu_3350_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_1_fu_3368_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10_U SOURCE {} VARIABLE weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11_U SOURCE {} VARIABLE weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12_U SOURCE {} VARIABLE weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13_U SOURCE {} VARIABLE weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14_U SOURCE {} VARIABLE weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15_U SOURCE {} VARIABLE weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16_U SOURCE {} VARIABLE weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17_U SOURCE {} VARIABLE weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18_U SOURCE {} VARIABLE weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19_U SOURCE {} VARIABLE weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_U SOURCE {} VARIABLE p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bias_V_U SOURCE {} VARIABLE bias_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 66 URAM 0}} systolic_array {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U45 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_8590_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_1_fu_8614_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U46 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_2_fu_8658_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_3_fu_8682_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U47 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_4_fu_8726_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_5_fu_8750_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U48 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_6_fu_8794_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_7_fu_8818_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U49 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_8_fu_8862_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_9_fu_8886_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U50 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_10_fu_8930_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_11_fu_8954_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U51 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_12_fu_8998_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_13_fu_9022_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U52 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_14_fu_9066_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_15_fu_9090_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U53 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_16_fu_9134_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_17_fu_9158_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U54 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_9202_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_19_fu_9226_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U55 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_20_fu_9270_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_21_fu_9294_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U56 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_22_fu_9338_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_9362_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U57 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_24_fu_9406_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_25_fu_9430_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U58 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_26_fu_9474_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_27_fu_9498_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U59 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_28_fu_9542_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_29_fu_9566_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U60 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_30_fu_9610_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_31_fu_9634_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U61 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_32_fu_9678_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_9702_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U62 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_34_fu_9746_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_9770_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U63 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_36_fu_9814_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_37_fu_9838_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U64 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_38_fu_9882_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_39_fu_9906_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U65 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_40_fu_9950_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_9974_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U66 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_42_fu_10018_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_43_fu_10042_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U67 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_10086_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_45_fu_10110_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U68 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_10154_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_47_fu_10178_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U69 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_48_fu_10222_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_49_fu_10246_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U70 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_50_fu_10290_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_51_fu_10314_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U71 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_52_fu_10358_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_53_fu_10382_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U72 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_54_fu_10426_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_55_fu_10450_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U73 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_56_fu_10494_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_57_fu_10518_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U74 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_58_fu_10562_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_59_fu_10586_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U75 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_60_fu_10630_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_61_fu_10654_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U76 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_62_fu_10698_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_63_fu_10722_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U77 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_64_fu_10766_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_65_fu_10790_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U78 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_66_fu_10834_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_67_fu_10858_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U79 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_68_fu_10902_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_69_fu_10926_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U80 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_70_fu_10970_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_71_fu_10994_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U81 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_72_fu_11038_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_73_fu_11062_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U82 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_74_fu_11106_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_75_fu_11130_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U83 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_76_fu_11174_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_77_fu_11198_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U84 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_78_fu_11242_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_79_fu_11266_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U85 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_80_fu_11310_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_81_fu_11334_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U86 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_82_fu_11378_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_83_fu_11402_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U87 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_84_fu_11446_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_85_fu_11470_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U88 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_86_fu_11514_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_87_fu_11538_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U89 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_88_fu_11582_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_89_fu_11606_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U90 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_90_fu_11650_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_91_fu_11674_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U91 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_92_fu_11718_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_93_fu_11742_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U92 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_94_fu_11786_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_95_fu_11810_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U93 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_96_fu_11854_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_97_fu_11878_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U94 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_98_fu_11922_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_99_fu_11946_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U95 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_100_fu_11990_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_101_fu_12014_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U96 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_102_fu_12058_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_103_fu_12082_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U97 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_104_fu_12126_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_105_fu_12150_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U98 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_106_fu_12194_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_107_fu_12218_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U99 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_108_fu_12262_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_109_fu_12286_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U100 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_110_fu_12330_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_111_fu_12354_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U101 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_112_fu_12398_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_113_fu_12422_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U102 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_114_fu_12466_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_115_fu_12490_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U103 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_116_fu_12534_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_117_fu_12558_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U104 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_118_fu_12602_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_119_fu_12626_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U105 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_120_fu_12670_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_121_fu_12694_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U106 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_122_fu_12738_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_123_fu_12762_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U107 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_124_fu_12806_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_125_fu_12830_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_25s_16s_41_4_1_U108 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_126_fu_12874_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_127_fu_12898_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_6257_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 0 URAM 0}} sigmoid {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sigmoid_temp_V_fu_179_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sigmoid_temp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_238_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_132_fu_300_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_55s_24ns_79_2_1_U117 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_192 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_130_fu_345_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sigmoid_out_data_V_2_fu_371_p2 SOURCE /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sigmoid_out_data_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sigmoid_slope_V_U SOURCE {} VARIABLE sigmoid_slope_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sigmoid_bias_V_U SOURCE {} VARIABLE sigmoid_bias_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 3 BRAM 12 URAM 0}} RBM {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME control_ch1_U SOURCE RBM_hls/code/RBM.cpp:24 VARIABLE control_ch1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME control_ch2_U SOURCE RBM_hls/code/RBM.cpp:25 VARIABLE control_ch2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME control_ch3_U SOURCE RBM_hls/code/RBM.cpp:26 VARIABLE control_ch3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vector_in_len_ch1_U SOURCE RBM_hls/code/RBM.cpp:27 VARIABLE vector_in_len_ch1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vector_in_len_ch2_U SOURCE RBM_hls/code/RBM.cpp:28 VARIABLE vector_in_len_ch2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vector_in_len_ch3_U SOURCE RBM_hls/code/RBM.cpp:29 VARIABLE vector_in_len_ch3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vector_out_len_ch1_U SOURCE RBM_hls/code/RBM.cpp:30 VARIABLE vector_out_len_ch1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vector_out_len_ch2_U SOURCE RBM_hls/code/RBM.cpp:31 VARIABLE vector_out_len_ch2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vector_out_len_ch3_U SOURCE RBM_hls/code/RBM.cpp:32 VARIABLE vector_out_len_ch3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buffer_out_U SOURCE {} VARIABLE buffer_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME systolic_input_U SOURCE {} VARIABLE systolic_input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME stream_weight_row_index_U SOURCE {} VARIABLE stream_weight_row_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_bias_col_index_U SOURCE RBM_hls/code/RBM.cpp:37 VARIABLE stream_bias_col_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_pe_valid_U SOURCE RBM_hls/code/RBM.cpp:38 VARIABLE stream_pe_valid LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME stream_weight_out_U SOURCE {} VARIABLE stream_weight_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_bias_out_U SOURCE RBM_hls/code/RBM.cpp:41 VARIABLE stream_bias_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME systolic_out_U SOURCE {} VARIABLE systolic_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 67 BRAM 103 URAM 0}} control_split {AREA {DSP 0 BRAM 0 URAM 0}} rbm_size_split {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.601 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for RBM.
INFO: [VLOG 209-307] Generating Verilog RTL for RBM.
Execute       syn_report -model RBM -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 110.76 MHz
Command     autosyn done; 46.6 sec.
Command   csynth_design done; 167.71 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 162.22 seconds. CPU system time: 5.08 seconds. Elapsed time: 167.71 seconds; current allocated memory: 545.320 MB.
Command ap_source done; 182.09 sec.
Execute cleanup_all 
Command cleanup_all done; 0.16 sec.
INFO-FLOW: Workspace /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M opened at Mon Aug 28 05:58:29 PDT 2023
Execute     ap_set_clock -name default -period 12.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ubuntu20/Softwares/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.52 sec.
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.66 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=impl 
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
Execute     config_export -flow=impl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=12.5 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=12.5
Execute     config_export -vivado_clock=12.5 
Command   open_solution done; 3.79 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 12.5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 12.5 -name default 
Execute   config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 12.5 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 12.5 
Execute   source ./RBM_hls/RBM_512_64_80M/directives.tcl 
INFO: [HLS 200-1510] Running: source ./RBM_hls/RBM_512_64_80M/directives.tcl
Execute     set_directive_top -name RBM RBM 
INFO: [HLS 200-1510] Running: set_directive_top -name RBM RBM 
Execute   export_design -flow impl -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format ip_catalog 
Execute     config_export -flow=impl -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow impl -rtl verilog
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=12.5 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=RBM xml_exists=0
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to RBM
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=47 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='RBM_regslice_both
RBM_regslice_both
RBM_regslice_both
RBM_fifo_w21_d1024_A
RBM_fifo_w21_d1024_A
RBM_regslice_both
RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb
RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W
RBM_regslice_both
RBM_regslice_both
RBM_mux_646_1_1_1
RBM_mul_mul_25s_16s_41_4_1
RBM_mul_55s_24ns_79_2_1
RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R
RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R
RBM_regslice_both
RBM_regslice_both
RBM_fifo_w8_d128_S
RBM_fifo_w8_d128_S
RBM_fifo_w8_d128_S
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w12_d128_A
RBM_fifo_w21_d1024_A_x
RBM_fifo_w21_d128_A
RBM_fifo_w640_d128_D
RBM_fifo_w10_d128_A
RBM_fifo_w64_d128_A
RBM_fifo_w1600_d128_D
RBM_fifo_w48_d128_A
RBM_fifo_w49_d128_A
RBM_start_for_double_buffer_U0
RBM_start_for_data_flow_control_U0
RBM_start_for_weight_bias_memory_U0
RBM_start_for_systolic_array_U0
RBM_start_for_sigmoid_U0
control_split
rbm_size_split
double_buffer
data_flow_control
weight_bias_memory
systolic_array
sigmoid
RBM
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/top-io-be.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.compgen.dataonly.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/control_split.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/rbm_size_split.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/double_buffer.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/data_flow_control.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/weight_bias_memory.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/systolic_array.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/sigmoid.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.constraint.tcl 
Execute     sc_get_clocks RBM 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to RBM
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=RBM
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.constraint.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.constraint.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/RBM.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ubuntu20/Softwares/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix RBM_ TopModuleNoPrefix RBM TopModuleWithPrefix RBM' export_design_flow='impl' impl_dir='/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f608c939748' export_design_flow='impl' export_rpt='/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f608c96ab78' export_design_flow='syn' export_rpt='/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_hls/RBM_512_64_80M/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s RBM_hls/RBM_512_64_80M/impl/export.zip 
INFO: [HLS 200-802] Generated output file RBM_hls/RBM_512_64_80M/impl/export.zip
Command   export_design done; 782.6 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 510.01 seconds. CPU system time: 52.55 seconds. Elapsed time: 782.6 seconds; current allocated memory: 19.574 MB.
Command ap_source done; 796.64 sec.
Execute cleanup_all 
