*****************************************************************

  Operator   [GTP_RAM16X4SP]

  Author      []

  Abstract    []

  Copyright 2014 (c). SHENZHEN PANGO MICROSYSTEMS CO.,LTD.
  All Right Reserved.

  Revision History:
     06/18/14 - Initial version.

********************************************************************************/
fabric
implementation impl of GTP_RAM16X4SP @ (1,0 # 1,0)
{
    bit INITA_B[31:0] = { INIT_0, INIT_0 };
    bit INITB_B[31:0] = { INIT_1, INIT_1 };
    bit INITC_B[31:0] = { INIT_2, INIT_2 };
    bit INITD_B[31:0] = { INIT_3, INIT_3 };
    
    operator gopRAM16X1S gateop_a
        parameter map 
        (   
            LRS_EN => "TRUE", 
            INIT  => INITA_B
        )
        port map
        (
            A0   => ADDR[0], 
            A1   => ADDR[1], 
            A2   => ADDR[2], 
            A3   => ADDR[3], 
            M0   => ADDR[0], 
            M1   => ADDR[1], 
            M2   => ADDR[2], 
            M3   => ADDR[3],
            D    => DI[0],           
            WE   => WE, 
            WCLK => WCLK,       
            Z    => DO[0]
        )@[0,0];    
    
    operator gopRAM16X1S gateop_b
        parameter map 
        ( 
            LRS_EN => "TRUE", 
            INIT  => INITB_B
        )
        port map
        (
            A0   => ADDR[0], 
            A1   => ADDR[1], 
            A2   => ADDR[2], 
            A3   => ADDR[3], 
            M0   => ADDR[0], 
            M1   => ADDR[1], 
            M2   => ADDR[2], 
            M3   => ADDR[3],
            D    => DI[1],           
            WE   => WE, 
            WCLK => WCLK,       
            Z    => DO[1]
        )@[0,0];  
        
    operator gopRAM16X1S gateop_c
        parameter map 
        ( 
            LRS_EN => "TRUE", 
            INIT  => INITC_B
        )
        port map
        (
            A0   => ADDR[0], 
            A1   => ADDR[1], 
            A2   => ADDR[2], 
            A3   => ADDR[3], 
            M0   => ADDR[0], 
            M1   => ADDR[1], 
            M2   => ADDR[2], 
            M3   => ADDR[3],
            D    => DI[2],           
            WE   => WE, 
            WCLK => WCLK,       
            Z    => DO[2]
        )@[0,0];  
        
    operator gopRAM16X1S gateop_d
        parameter map 
        ( 
            LRS_EN => "TRUE", 
            INIT  => INITD_B
        )
        port map
        (
            A0   => ADDR[0], 
            A1   => ADDR[1], 
            A2   => ADDR[2], 
            A3   => ADDR[3], 
            M0   => ADDR[0], 
            M1   => ADDR[1], 
            M2   => ADDR[2], 
            M3   => ADDR[3],
            D    => DI[3],           
            WE   => WE, 
            WCLK => WCLK,       
            Z    => DO[3]
        )@[0,0];                  

};
