

================================================================
== Vitis HLS Report for 'shake_absorb_Pipeline_VITIS_LOOP_351_1'
================================================================
* Date:           Thu Dec 29 16:02:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_351_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      159|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      106|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      106|      204|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln352_fu_133_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln353_fu_161_p2   |         +|   0|  0|  71|          64|           2|
    |i_12_fu_150_p2        |         +|   0|  0|  12|           4|           1|
    |icmp_ln351_fu_121_p2  |      icmp|   0|  0|  29|          64|           1|
    |or_ln351_fu_127_p2    |        or|   0|  0|   2|           1|           1|
    |t_d0                  |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 159|         167|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_42                  |   9|          2|    4|          8|
    |idx_fu_38                |   9|          2|   32|         64|
    |mlen_assign_4_fu_46      |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  102|        204|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |i_fu_42                    |   4|   0|    4|          0|
    |idx_fu_38                  |  32|   0|   32|          0|
    |mlen_assign_4_fu_46        |  64|   0|   64|          0|
    |p_read2_cast_cast_reg_208  |   3|   0|    4|          1|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 106|   0|  107|          1|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_351_1|  return value|
|zext_ln349    |   in|    3|     ap_none|                              zext_ln349|        scalar|
|p_read2_cast  |   in|    3|     ap_none|                            p_read2_cast|        scalar|
|p_read1       |   in|    4|     ap_none|                                 p_read1|        scalar|
|t_address0    |  out|    3|   ap_memory|                                       t|         array|
|t_ce0         |  out|    1|   ap_memory|                                       t|         array|
|t_we0         |  out|    1|   ap_memory|                                       t|         array|
|t_d0          |  out|    4|   ap_memory|                                       t|         array|
+--------------+-----+-----+------------+----------------------------------------+--------------+

