{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 400.0000"
  ],
  "cts__clock__skew__hold": 11.8633,
  "cts__clock__skew__hold__post_repair": 11.7484,
  "cts__clock__skew__hold__pre_repair": 11.7484,
  "cts__clock__skew__setup": 8.57481,
  "cts__clock__skew__setup__post_repair": 8.35847,
  "cts__clock__skew__setup__pre_repair": 8.35847,
  "cts__cpu__total": 101.39,
  "cts__design__core__area": 4244.65,
  "cts__design__core__area__post_repair": 4244.65,
  "cts__design__core__area__pre_repair": 4244.65,
  "cts__design__die__area": 4803.18,
  "cts__design__die__area__post_repair": 4803.18,
  "cts__design__die__area__pre_repair": 4803.18,
  "cts__design__instance__area": 1874.4,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 1813.61,
  "cts__design__instance__area__pre_repair": 1813.61,
  "cts__design__instance__area__stdcell": 1874.4,
  "cts__design__instance__area__stdcell__post_repair": 1813.61,
  "cts__design__instance__area__stdcell__pre_repair": 1813.61,
  "cts__design__instance__count": 16579,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15918,
  "cts__design__instance__count__pre_repair": 15918,
  "cts__design__instance__count__setup_buffer": 529,
  "cts__design__instance__count__stdcell": 16579,
  "cts__design__instance__count__stdcell__post_repair": 15918,
  "cts__design__instance__count__stdcell__pre_repair": 15918,
  "cts__design__instance__displacement__max": 1.608,
  "cts__design__instance__displacement__mean": 0.024,
  "cts__design__instance__displacement__total": 406.894,
  "cts__design__instance__utilization": 0.441593,
  "cts__design__instance__utilization__post_repair": 0.427269,
  "cts__design__instance__utilization__pre_repair": 0.427269,
  "cts__design__instance__utilization__stdcell": 0.441593,
  "cts__design__instance__utilization__stdcell__post_repair": 0.427269,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.427269,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__mem__peak": 374220.0,
  "cts__power__internal__total": 0.0399324,
  "cts__power__internal__total__post_repair": 0.0433326,
  "cts__power__internal__total__pre_repair": 0.0433326,
  "cts__power__leakage__total": 3.71272e-06,
  "cts__power__leakage__total__post_repair": 3.41554e-06,
  "cts__power__leakage__total__pre_repair": 3.41554e-06,
  "cts__power__switching__total": 0.0509522,
  "cts__power__switching__total__post_repair": 0.0550211,
  "cts__power__switching__total__pre_repair": 0.0550211,
  "cts__power__total": 0.0908883,
  "cts__power__total__post_repair": 0.0983571,
  "cts__power__total__pre_repair": 0.0983571,
  "cts__route__wirelength__estimated": 59363.4,
  "cts__runtime__total": "1:41.62",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0496583,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0413245,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0413245,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.117687,
  "cts__timing__drv__max_slew_limit__post_repair": 0.137547,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.137547,
  "cts__timing__drv__setup_violation_count": 5,
  "cts__timing__drv__setup_violation_count__post_repair": 170,
  "cts__timing__drv__setup_violation_count__pre_repair": 170,
  "cts__timing__setup__tns": -9.77513,
  "cts__timing__setup__tns__post_repair": -28224,
  "cts__timing__setup__tns__pre_repair": -28224,
  "cts__timing__setup__ws": -3.67478,
  "cts__timing__setup__ws__post_repair": -246.64,
  "cts__timing__setup__ws__pre_repair": -246.64,
  "design__io__hpwl": 8832048,
  "detailedplace__cpu__total": 17.6,
  "detailedplace__design__core__area": 4244.65,
  "detailedplace__design__die__area": 4803.18,
  "detailedplace__design__instance__area": 1797.1,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 1797.1,
  "detailedplace__design__instance__count": 15880,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15880,
  "detailedplace__design__instance__displacement__max": 2.888,
  "detailedplace__design__instance__displacement__mean": 0.209,
  "detailedplace__design__instance__displacement__total": 3323.78,
  "detailedplace__design__instance__utilization": 0.423381,
  "detailedplace__design__instance__utilization__stdcell": 0.423381,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 344280.0,
  "detailedplace__power__internal__total": 0.0418112,
  "detailedplace__power__leakage__total": 3.27061e-06,
  "detailedplace__power__switching__total": 0.0541758,
  "detailedplace__power__total": 0.0959903,
  "detailedplace__route__wirelength__estimated": 54879.6,
  "detailedplace__runtime__total": "0:17.79",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0413245,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.137549,
  "detailedplace__timing__drv__setup_violation_count": 200,
  "detailedplace__timing__setup__tns": -31771.7,
  "detailedplace__timing__setup__ws": -320.038,
  "detailedroute__cpu__total": 2843.77,
  "detailedroute__mem__peak": 5345096.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 8492,
  "detailedroute__route__drc_errors__iter:2": 129,
  "detailedroute__route__drc_errors__iter:3": 46,
  "detailedroute__route__drc_errors__iter:4": 2,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 16419,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 151183,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 151183,
  "detailedroute__route__wirelength": 73646,
  "detailedroute__route__wirelength__iter:1": 74260,
  "detailedroute__route__wirelength__iter:2": 73732,
  "detailedroute__route__wirelength__iter:3": 73643,
  "detailedroute__route__wirelength__iter:4": 73646,
  "detailedroute__route__wirelength__iter:5": 73646,
  "detailedroute__runtime__total": "2:38.59",
  "fillcell__cpu__total": 4.69,
  "fillcell__mem__peak": 379492.0,
  "fillcell__runtime__total": "0:04.94",
  "finish__clock__skew__hold": 13.8421,
  "finish__clock__skew__setup": 10.8761,
  "finish__cpu__total": 34.99,
  "finish__design__core__area": 4244.65,
  "finish__design__die__area": 4803.18,
  "finish__design__instance__area": 1883.36,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 1883.36,
  "finish__design__instance__count": 16606,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 16606,
  "finish__design__instance__utilization": 0.443702,
  "finish__design__instance__utilization__stdcell": 0.443702,
  "finish__design__io": 388,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.544896,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.54049,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.631772,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.618326,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.138228,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.618326,
  "finish__mem__peak": 1105692.0,
  "finish__power__internal__total": 0.0436754,
  "finish__power__leakage__total": 3.50181e-06,
  "finish__power__switching__total": 0.0588734,
  "finish__power__total": 0.102552,
  "finish__runtime__total": "0:35.88",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.28434,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 41,
  "finish__timing__drv__max_slew_limit": -0.0724676,
  "finish__timing__drv__setup_violation_count": 159,
  "finish__timing__setup__tns": -10349.1,
  "finish__timing__setup__ws": -146.578,
  "finish__timing__wns_percent_delay": -23.948011,
  "finish_merge__cpu__total": 6.99,
  "finish_merge__mem__peak": 596916.0,
  "finish_merge__runtime__total": "0:07.40",
  "floorplan__cpu__total": 7.85,
  "floorplan__design__core__area": 4244.65,
  "floorplan__design__die__area": 4803.18,
  "floorplan__design__instance__area": 1611.1,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 1604.92,
  "floorplan__design__instance__count": 14606,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14606,
  "floorplan__design__instance__utilization": 0.380626,
  "floorplan__design__instance__utilization__stdcell": 0.380626,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 323868.0,
  "floorplan__power__internal__total": 0.0372869,
  "floorplan__power__leakage__total": 1.9695e-06,
  "floorplan__power__switching__total": 0.041746,
  "floorplan__power__total": 0.0790349,
  "floorplan__runtime__total": "0:08.20",
  "floorplan__timing__setup__tns": -128480,
  "floorplan__timing__setup__ws": -1022.59,
  "floorplan_io__cpu__total": 3.89,
  "floorplan_io__mem__peak": 289812.0,
  "floorplan_io__runtime__total": "0:04.05",
  "floorplan_macro__cpu__total": 3.88,
  "floorplan_macro__mem__peak": 290068.0,
  "floorplan_macro__runtime__total": "0:04.03",
  "floorplan_pdn__cpu__total": 4.14,
  "floorplan_pdn__mem__peak": 292844.0,
  "floorplan_pdn__runtime__total": "0:04.29",
  "floorplan_tap__cpu__total": 3.86,
  "floorplan_tap__mem__peak": 280440.0,
  "floorplan_tap__runtime__total": "0:04.01",
  "floorplan_tdms__cpu__total": 3.9,
  "floorplan_tdms__mem__peak": 289004.0,
  "floorplan_tdms__runtime__total": "0:04.04",
  "globalplace__cpu__total": 81.72,
  "globalplace__design__core__area": 4244.65,
  "globalplace__design__die__area": 4803.18,
  "globalplace__design__instance__area": 1632.25,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 1625.98,
  "globalplace__design__instance__count": 15328,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15328,
  "globalplace__design__instance__utilization": 0.385619,
  "globalplace__design__instance__utilization__stdcell": 0.385619,
  "globalplace__design__io": 388,
  "globalplace__mem__peak": 532912.0,
  "globalplace__power__internal__total": 0.041405,
  "globalplace__power__leakage__total": 1.9695e-06,
  "globalplace__power__switching__total": 0.0505751,
  "globalplace__power__total": 0.0919821,
  "globalplace__runtime__total": "1:16.22",
  "globalplace__timing__setup__tns": -274893,
  "globalplace__timing__setup__ws": -1644.05,
  "globalplace_io__cpu__total": 3.85,
  "globalplace_io__mem__peak": 292188.0,
  "globalplace_io__runtime__total": "0:04.00",
  "globalplace_skip_io__cpu__total": 8.48,
  "globalplace_skip_io__mem__peak": 310540.0,
  "globalplace_skip_io__runtime__total": "0:08.66",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 11.9095,
  "globalroute__clock__skew__setup": 9.47844,
  "globalroute__cpu__total": 269.2,
  "globalroute__design__core__area": 4244.65,
  "globalroute__design__die__area": 4803.18,
  "globalroute__design__instance__area": 1883.36,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 1883.36,
  "globalroute__design__instance__count": 16606,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 19,
  "globalroute__design__instance__count__stdcell": 16606,
  "globalroute__design__instance__displacement__max": 0.864,
  "globalroute__design__instance__displacement__mean": 0.001,
  "globalroute__design__instance__displacement__total": 19.71,
  "globalroute__design__instance__utilization": 0.443702,
  "globalroute__design__instance__utilization__stdcell": 0.443702,
  "globalroute__design__io": 388,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 601764.0,
  "globalroute__power__internal__total": 0.0423036,
  "globalroute__power__leakage__total": 3.50804e-06,
  "globalroute__power__switching__total": 0.0590793,
  "globalroute__power__total": 0.101386,
  "globalroute__route__wirelength__estimated": 59815.1,
  "globalroute__runtime__total": "4:32.82",
  "globalroute__timing__clock__slack": -53.378,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.285255,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.244298,
  "globalroute__timing__drv__setup_violation_count": 159,
  "globalroute__timing__setup__tns": -6038.19,
  "globalroute__timing__setup__ws": -53.3781,
  "placeopt__cpu__total": 17.67,
  "placeopt__design__core__area": 4244.65,
  "placeopt__design__core__area__pre_opt": 4244.65,
  "placeopt__design__die__area": 4803.18,
  "placeopt__design__die__area__pre_opt": 4803.18,
  "placeopt__design__instance__area": 1797.1,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 1632.25,
  "placeopt__design__instance__area__stdcell": 1797.1,
  "placeopt__design__instance__area__stdcell__pre_opt": 1632.25,
  "placeopt__design__instance__count": 15880,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15416,
  "placeopt__design__instance__count__stdcell": 15880,
  "placeopt__design__instance__count__stdcell__pre_opt": 15416,
  "placeopt__design__instance__utilization": 0.423381,
  "placeopt__design__instance__utilization__pre_opt": 0.384542,
  "placeopt__design__instance__utilization__stdcell": 0.423381,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.384542,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 349580.0,
  "placeopt__power__internal__total": 0.0407271,
  "placeopt__power__internal__total__pre_opt": 0.041405,
  "placeopt__power__leakage__total": 3.40564e-06,
  "placeopt__power__leakage__total__pre_opt": 1.9695e-06,
  "placeopt__power__switching__total": 0.0526335,
  "placeopt__power__switching__total__pre_opt": 0.0505751,
  "placeopt__power__total": 0.0933639,
  "placeopt__power__total__pre_opt": 0.0919821,
  "placeopt__runtime__total": "0:17.85",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0349439,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.123344,
  "placeopt__timing__drv__setup_violation_count": 202,
  "placeopt__timing__setup__tns": -32137.3,
  "placeopt__timing__setup__tns__pre_opt": -274893,
  "placeopt__timing__setup__ws": -327.125,
  "placeopt__timing__setup__ws__pre_opt": -1644.05,
  "run__flow__design": "aes_lvt",
  "run__flow__generate_date": "2024-03-12 23:06",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12536-g6408ac690",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "7c179714199a19afa1a039e078a469517de55221",
  "run__flow__scripts_commit": "7c179714199a19afa1a039e078a469517de55221",
  "run__flow__uuid": "a4aac3a5-4757-424c-a42e-e5e9d509ba0e",
  "run__flow__variant": "base",
  "synth__cpu__total": 45.46,
  "synth__design__instance__area__stdcell": 1705.9329,
  "synth__design__instance__count__stdcell": 15771.0,
  "synth__mem__peak": 332920.0,
  "synth__runtime__total": "0:46.50",
  "total_time": "0:13:00.890000"
}