
State Machine - |experiment3|TX_state
Name TX_state.S_TX_WAIT_TRANSMIT TX_state.S_TX_TRANSMIT_DATA TX_state.S_TX_START_TRANSMIT TX_state.S_TX_IDLE 
TX_state.S_TX_IDLE 0 0 0 0 
TX_state.S_TX_START_TRANSMIT 0 0 1 1 
TX_state.S_TX_TRANSMIT_DATA 0 1 0 1 
TX_state.S_TX_WAIT_TRANSMIT 1 0 0 1 

State Machine - |experiment3|RX_state
Name RX_state.S_RX_IDLE RX_state.S_RX_WRITE_RECEIVED_DATA RX_state.S_RX_START_RECEIVE 
RX_state.S_RX_IDLE 0 0 0 
RX_state.S_RX_START_RECEIVE 1 0 1 
RX_state.S_RX_WRITE_RECEIVED_DATA 1 1 0 

State Machine - |experiment3|UART_transmit_controller:UART_TX|TXC_state
Name TXC_state.S_TXC_STOP_BIT TXC_state.S_TXC_DATA TXC_state.S_TXC_START_BIT TXC_state.S_TXC_IDLE 
TXC_state.S_TXC_IDLE 0 0 0 0 
TXC_state.S_TXC_START_BIT 0 0 1 1 
TXC_state.S_TXC_DATA 0 1 0 1 
TXC_state.S_TXC_STOP_BIT 1 0 0 1 

State Machine - |experiment3|UART_receive_controller:UART_RX|RXC_state
Name RXC_state.S_RXC_STOP_BIT RXC_state.S_RXC_ASSEMBLE_DATA RXC_state.S_RXC_SYNC RXC_state.S_RXC_IDLE 
RXC_state.S_RXC_IDLE 0 0 0 0 
RXC_state.S_RXC_SYNC 0 0 1 1 
RXC_state.S_RXC_ASSEMBLE_DATA 0 1 0 1 
RXC_state.S_RXC_STOP_BIT 1 0 0 1 
