// Seed: 4174452856
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output wire id_4,
    input wand id_5
    , id_19,
    input tri id_6,
    input wire id_7,
    input tri id_8,
    output supply1 id_9,
    input wire id_10,
    input tri1 id_11,
    output uwire id_12,
    output wand id_13,
    input supply0 id_14,
    input tri0 id_15,
    output tri id_16,
    input tri1 id_17
);
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5
);
  supply1 id_7;
  assign id_7 = 1;
  module_0(
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_1,
      id_2,
      id_3,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_3,
      id_5
  );
  assign id_0 = id_5;
endmodule
