J. R. Allen , Ken Kennedy , Carrie Porterfield , Joe Warren, Conversion of control dependence to data dependence, Proceedings of the 10th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.177-189, January 24-26, 1983, Austin, Texas[doi>10.1145/567067.567085]
Alpha. 1999. Alpha 21264 Microprocessor Hardware Reference Manual. Compaq Computer Corporation.
ARM. 2014. ARM Architecture Reference Manual. ARM v7-A and ARM v7-R edition.
Fabrice Bellard. 2012. QEMU. Retrieved rom http://wiki.qemu.org/Main_Page.
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Po-Yung Chang, Eric Hao, Yale N. Patt, and Pohua P. Chang. 1996. Using predicated execution to improve the performance of a dynamically scheduled machine with speculative execution. Int. J. Parallel Program. 24, 3 (1996), 209--234.
George Z. Chrysos , Joel S. Emer, Memory dependence prediction using store sets, Proceedings of the 25th annual international symposium on Computer architecture, p.142-153, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279378]
Weihaw Chuang , Brad Calder, Predicate prediction for efficient out-of-order execution, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782840]
Ron Cytron , Jeanne Ferrante , Barry K. Rosen , Mark N. Wegman , F. Kenneth Zadeck, Efficiently computing static single assignment form and the control dependence graph, ACM Transactions on Programming Languages and Systems (TOPLAS), v.13 n.4, p.451-490, Oct. 1991[doi>10.1145/115372.115320]
Hongliang Gao and Huiyang Zhou. 2005. Adaptive information processing: An effective way to improve perceptron predictors. J. Instruction-Level Parallelism 7 (2005).
Greg Hamerly, Erez Perelman, Jeremy Lau, and Brad Calder. 2005. SimPoint 3.0: Faster and more flexible program phase analysis. J. Instruction Level Parallelism 7 (Sept. 2005).
Intel Corp. 2002. Intel Itanium Architecture Software Developers Manual. Volume 3: Instruction Set Reference. (2002).
Daniel A. Jiménez , Calvin Lin, Neural methods for dynamic branch prediction, ACM Transactions on Computer Systems (TOCS), v.20 n.4, p.369-397, November 2002[doi>10.1145/571637.571639]
Hyesoon Kim , Jose A. Joao , Onur Mutlu , Yale N. Patt, Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.53-64, December 09-13, 2006[doi>10.1109/MICRO.2006.20]
Hyesoon Kim , Onur Mutlu , Jared Stark , Yale N. Patt, Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.43-54, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.38]
D. N. Pnevmatikatos , G. S. Sohi, Guarded execution and branch prediction in dynamic ILP processors, Proceedings of the 21st annual international symposium on Computer architecture, p.120-129, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192022]
Eduardo Quinones , Joan-Manuel Parcerisa , Antonio Gonzailez, Improving Branch Prediction and Predicated Execution in Out-of-Order Processors, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.75-84, February 10-14, 2007[doi>10.1109/HPCA.2007.346186]
Eduardo Quiñones , Joan-Manuel Parcerisa , Antonio Gonzalez, Selective predicate prediction for out-of-order processors, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183410]
Andre Seznec, Analysis of the O-GEometric History Length Branch Predictor, Proceedings of the 32nd annual international symposium on Computer Architecture, p.394-405, June 04-08, 2005[doi>10.1109/ISCA.2005.13]
André Seznec. 2007. The L-TAGE branch predictor. In J. Instruction Level Parallelism.
André Seznec, A new case for the TAGE branch predictor, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155635]
Andre Seznec, Storage free confidence estimation for the TAGE branch predictor, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.443-454, February 12-16, 2011
Andr Seznec and Pierre Michaud. 2006. A case for (partially) tagged Geometric History Length Branch Prediction. J. Instruction Level Parallelism (Feb. 2006).
Beth Simon , Brad Calder , Jeanne Ferrante, Incorporating Predicate Information into Branch Predictors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.53, February 08-12, 2003
James E. Smith, A study of branch prediction strategies, Proceedings of the 8th annual symposium on Computer Architecture, p.135-148, May 12-14, 1981, Minneapolis, Minnesota, USA
SPEC. 2006. SPEC CPU2006. Retrieved from http://www.spec.org/cpu2006/.
Renee St. Amant , Daniel A. Jimenez , Doug Burger, Low-power, high-performance analog neural branch prediction, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.447-458, November 08-12, 2008[doi>10.1109/MICRO.2008.4771812]
David Tarjan , Kevin Skadron, Merging path and gshare indexing in perceptron branch prediction, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.280-300, September 2005[doi>10.1145/1089008.1089011]
Gary Scott Tyson, The effects of predicated execution on branch prediction, Proceedings of the 27th annual international symposium on Microarchitecture, p.196-206, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192753]
Ralph M. Kling , Kalpana Ramakrishnan, Register Renaming and Scheduling for Dynamic Execution of Predicated Code, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.15, January 20-24, 2001
