{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556274029075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556274029075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 18:20:28 2019 " "Processing started: Fri Apr 26 18:20:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556274029075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556274029075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556274029075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1556274029262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_1_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file in_1_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 in_1_4 " "Found entity 1: in_1_4" {  } { { "in_1_4.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/in_1_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556274029278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556274029278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556274029278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556274029278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.v" "" { Text "E:/digitallogic2173310627/lab9/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556274029278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556274029278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_1_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file in_1_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 in_1_2 " "Found entity 1: in_1_2" {  } { { "in_1_2.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/in_1_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556274029278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556274029278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556274029294 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { -96 -192 -24 -80 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1556274029309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_1_4 in_1_4:inst16 " "Elaborating entity \"in_1_4\" for hierarchy \"in_1_4:inst16\"" {  } { { "lab9.bdf" "inst16" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 968 -208 -112 1064 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556274029309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst15 " "Elaborating entity \"74163\" for hierarchy \"74163:inst15\"" {  } { { "lab9.bdf" "inst15" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 880 -368 -248 1064 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556274029309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst15 " "Elaborated megafunction instantiation \"74163:inst15\"" {  } { { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 880 -368 -248 1064 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556274029309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst15\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:inst15\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "d:/altera/13.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556274029325 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst15\|f74163:sub 74163:inst15 " "Elaborated megafunction instantiation \"74163:inst15\|f74163:sub\", which is child of megafunction instantiation \"74163:inst15\"" {  } { { "74163.tdf" "" { Text "d:/altera/13.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 880 -368 -248 1064 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556274029325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:sge0 " "Elaborating entity \"seg\" for hierarchy \"seg:sge0\"" {  } { { "lab9.bdf" "sge0" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 88 976 1120 264 "sge0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556274029325 ""}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "5 " "Converted 5 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 18008 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "Quartus II" 0 -1 1556274029481 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { -96 -192 -24 -80 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556274029481 "|lab9|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1556274029481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556274029496 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556274029496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556274029496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556274029496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556274029512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 18:20:29 2019 " "Processing ended: Fri Apr 26 18:20:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556274029512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556274029512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556274029512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556274029512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556274030916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556274030916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 18:20:30 2019 " "Processing started: Fri Apr 26 18:20:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556274030916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556274030916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab9 -c lab9 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556274030916 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556274030947 ""}
{ "Info" "0" "" "Project  = lab9" {  } {  } 0 0 "Project  = lab9" 0 0 "Fitter" 0 0 1556274030947 ""}
{ "Info" "0" "" "Revision = lab9" {  } {  } 0 0 "Revision = lab9" 0 0 "Fitter" 0 0 1556274030947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1556274030978 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab9 5M160ZE64C5 " "Selected device 5M160ZE64C5 for design \"lab9\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556274030978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556274031010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556274031010 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556274031025 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZE64C5 " "Device 5M80ZE64C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556274031072 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZE64I5 " "Device 5M80ZE64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556274031072 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZE64I5 " "Device 5M160ZE64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556274031072 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M40ZE64C5 " "Device 5M40ZE64C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556274031072 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M40ZE64I5 " "Device 5M40ZE64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1556274031072 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556274031072 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 24 " "No exact pin location assignment(s) for 8 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q11 " "Pin Q11 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q11 } } } { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 72 680 856 88 "Q11" "" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/digitallogic2173310627/lab9/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556274031072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q12 " "Pin Q12 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q12 } } } { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 192 696 872 208 "Q12" "" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/digitallogic2173310627/lab9/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556274031072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q13 " "Pin Q13 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q13 } } } { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 320 728 904 336 "Q13" "" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/digitallogic2173310627/lab9/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556274031072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q14 " "Pin Q14 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q14 } } } { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 432 720 896 448 "Q14" "" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/digitallogic2173310627/lab9/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556274031072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q24 " "Pin Q24 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q24 } } } { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 680 384 560 696 "Q24" "" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/digitallogic2173310627/lab9/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556274031072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q23 " "Pin Q23 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q23 } } } { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 792 376 552 808 "Q23" "" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/digitallogic2173310627/lab9/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556274031072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q21 " "Pin Q21 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q21 } } } { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 1096 368 544 1112 "Q21" "" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/digitallogic2173310627/lab9/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556274031072 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q22 " "Pin Q22 not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { Q22 } } } { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { 952 384 560 968 "Q22" "" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/digitallogic2173310627/lab9/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1556274031072 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1556274031072 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab9.sdc " "Synopsys Design Constraints File file not found: 'lab9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556274031103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556274031103 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1556274031103 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1556274031103 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 74163:inst10\|f74163:sub\|111 " "   1.000 74163:inst10\|f74163:sub\|111" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 74163:inst11\|f74163:sub\|111 " "   1.000 74163:inst11\|f74163:sub\|111" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 74163:inst12\|f74163:sub\|111 " "   1.000 74163:inst12\|f74163:sub\|111" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 74163:inst13\|f74163:sub\|111 " "   1.000 74163:inst13\|f74163:sub\|111" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 74163:inst15\|f74163:sub\|111 " "   1.000 74163:inst15\|f74163:sub\|111" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 in_1_4:inst16\|inst " "   1.000 in_1_4:inst16\|inst" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       inst22 " "   1.000       inst22" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       inst23 " "   1.000       inst23" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       inst24 " "   1.000       inst24" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         pin7 " "   1.000         pin7" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1556274031103 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1556274031103 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556274031103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556274031119 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1556274031119 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "pin7 Global clock in PIN 7 " "Automatically promoted signal \"pin7\" to use Global clock in PIN 7" {  } { { "lab9.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/lab9.bdf" { { -120 -640 -472 -104 "pin7" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1556274031119 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "in_1_4:inst16\|and4 Global clock " "Automatically promoted signal \"in_1_4:inst16\|and4\" to use Global clock" {  } { { "in_1_4.bdf" "" { Schematic "E:/digitallogic2173310627/lab9/in_1_4.bdf" { { 320 1008 1072 400 "and4" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1556274031119 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "74163:inst10\|f74163:sub\|129~2 Global clock " "Automatically promoted signal \"74163:inst10\|f74163:sub\|129~2\" to use Global clock" {  } { { "f74163.bdf" "" { Schematic "d:/altera/13.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 840 416 464 872 "129" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1556274031119 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "74163:inst11\|f74163:sub\|129~2 Global clock " "Automatically promoted signal \"74163:inst11\|f74163:sub\|129~2\" to use Global clock" {  } { { "f74163.bdf" "" { Schematic "d:/altera/13.1/quartus/libraries/others/maxplus2/f74163.bdf" { { 840 416 464 872 "129" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1556274031119 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1556274031119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1556274031119 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1556274031119 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1556274031134 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1556274031134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1556274031134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556274031134 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1556274031134 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1556274031134 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1556274031134 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 19 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556274031134 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 8 19 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1556274031134 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1556274031134 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1556274031134 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556274031134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556274031181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556274031212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556274031228 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556274031462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556274031462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556274031478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "E:/digitallogic2173310627/lab9/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1556274031556 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556274031556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556274031618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1556274031618 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556274031618 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1556274031618 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556274031618 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1556274031634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/digitallogic2173310627/lab9/output_files/lab9.fit.smsg " "Generated suppressed messages file E:/digitallogic2173310627/lab9/output_files/lab9.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556274031649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556274031665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 18:20:31 2019 " "Processing ended: Fri Apr 26 18:20:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556274031665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556274031665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556274031665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556274031665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556274032975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556274032991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 18:20:32 2019 " "Processing started: Fri Apr 26 18:20:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556274032991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556274032991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab9 -c lab9 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556274032991 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556274033084 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556274033084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556274033162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 18:20:33 2019 " "Processing ended: Fri Apr 26 18:20:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556274033162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556274033162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556274033162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556274033162 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556274033755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556274034551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 18:20:34 2019 " "Processing started: Fri Apr 26 18:20:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556274034551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556274034551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab9 -c lab9 " "Command: quartus_sta lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556274034551 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1556274034582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1556274034629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556274034660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1556274034660 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1556274034691 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1556274034754 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab9.sdc " "Synopsys Design Constraints File file not found: 'lab9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1556274034769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in_1_4:inst16\|inst in_1_4:inst16\|inst " "create_clock -period 1.000 -name in_1_4:inst16\|inst in_1_4:inst16\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst22 inst22 " "create_clock -period 1.000 -name inst22 inst22" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst23 inst23 " "create_clock -period 1.000 -name inst23 inst23" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst24 inst24 " "create_clock -period 1.000 -name inst24 inst24" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 74163:inst15\|f74163:sub\|111 74163:inst15\|f74163:sub\|111 " "create_clock -period 1.000 -name 74163:inst15\|f74163:sub\|111 74163:inst15\|f74163:sub\|111" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 74163:inst13\|f74163:sub\|111 74163:inst13\|f74163:sub\|111 " "create_clock -period 1.000 -name 74163:inst13\|f74163:sub\|111 74163:inst13\|f74163:sub\|111" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 74163:inst12\|f74163:sub\|111 74163:inst12\|f74163:sub\|111 " "create_clock -period 1.000 -name 74163:inst12\|f74163:sub\|111 74163:inst12\|f74163:sub\|111" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 74163:inst11\|f74163:sub\|111 74163:inst11\|f74163:sub\|111 " "create_clock -period 1.000 -name 74163:inst11\|f74163:sub\|111 74163:inst11\|f74163:sub\|111" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 74163:inst10\|f74163:sub\|111 74163:inst10\|f74163:sub\|111 " "create_clock -period 1.000 -name 74163:inst10\|f74163:sub\|111 74163:inst10\|f74163:sub\|111" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pin7 pin7 " "create_clock -period 1.000 -name pin7 pin7" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034769 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1556274034769 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1556274034785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.234 " "Worst-case setup slack is -6.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.234             -23.094 74163:inst12\|f74163:sub\|111  " "   -6.234             -23.094 74163:inst12\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.151             -22.762 pin7  " "   -6.151             -22.762 pin7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.766             -21.490 74163:inst13\|f74163:sub\|111  " "   -5.766             -21.490 74163:inst13\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.754             -21.442 74163:inst10\|f74163:sub\|111  " "   -5.754             -21.442 74163:inst10\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.753             -21.438 74163:inst11\|f74163:sub\|111  " "   -5.753             -21.438 74163:inst11\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.689             -16.336 in_1_4:inst16\|inst  " "   -5.689             -16.336 in_1_4:inst16\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.945             -11.481 74163:inst15\|f74163:sub\|111  " "   -4.945             -11.481 74163:inst15\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.711              -2.711 inst22  " "   -2.711              -2.711 inst22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934               0.000 inst24  " "    0.934               0.000 inst24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.974               0.000 inst23  " "    1.974               0.000 inst23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.411 " "Worst-case hold slack is -7.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.411             -20.619 74163:inst10\|f74163:sub\|111  " "   -7.411             -20.619 74163:inst10\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.936             -19.194 74163:inst11\|f74163:sub\|111  " "   -6.936             -19.194 74163:inst11\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.368              -6.368 in_1_4:inst16\|inst  " "   -6.368              -6.368 in_1_4:inst16\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.948             -20.037 74163:inst15\|f74163:sub\|111  " "   -5.948             -20.037 74163:inst15\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.601             -15.189 74163:inst13\|f74163:sub\|111  " "   -5.601             -15.189 74163:inst13\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.913              -9.591 74163:inst12\|f74163:sub\|111  " "   -3.913              -9.591 74163:inst12\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.834              -1.834 inst23  " "   -1.834              -1.834 inst23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.794              -0.794 inst24  " "   -0.794              -0.794 inst24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 pin7  " "   -0.011              -0.011 pin7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.351               0.000 inst22  " "    3.351               0.000 inst22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556274034785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1556274034785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 pin7  " "   -2.289              -2.289 pin7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 74163:inst10\|f74163:sub\|111  " "    0.089               0.000 74163:inst10\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 74163:inst13\|f74163:sub\|111  " "    0.089               0.000 74163:inst13\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 74163:inst11\|f74163:sub\|111  " "    0.090               0.000 74163:inst11\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 74163:inst12\|f74163:sub\|111  " "    0.090               0.000 74163:inst12\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 74163:inst15\|f74163:sub\|111  " "    0.090               0.000 74163:inst15\|f74163:sub\|111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 in_1_4:inst16\|inst  " "    0.161               0.000 in_1_4:inst16\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 inst22  " "    0.161               0.000 inst22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 inst23  " "    0.161               0.000 inst23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 inst24  " "    0.161               0.000 inst24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1556274034785 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1556274034847 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556274034847 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1556274034847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556274034878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 18:20:34 2019 " "Processing ended: Fri Apr 26 18:20:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556274034878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556274034878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556274034878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556274034878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556274036220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556274036220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 18:20:36 2019 " "Processing started: Fri Apr 26 18:20:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556274036220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556274036220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab9 -c lab9 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556274036220 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "lab9.vo lab9_v.sdo E:/digitallogic2173310627/lab9/simulation/qsim// simulation " "Generated files \"lab9.vo\" and \"lab9_v.sdo\" in directory \"E:/digitallogic2173310627/lab9/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1556274036376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556274036392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 18:20:36 2019 " "Processing ended: Fri Apr 26 18:20:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556274036392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556274036392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556274036392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556274036392 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556274036984 ""}
