/****************************************************************************
 *
 * Broadcom Proprietary and Confidential.
 * (c) 2017 Broadcom. All rights reserved.
 * The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 * Unless you and Broadcom execute a separate written software license
 * agreement governing use of this software, this software is licensed to
 * you under the terms of the GNU General Public License version 2 (the
 * "GPL"), available at [http://www.broadcom.com/licenses/GPLv2.php], with
 * the following added to such license:
 *
 * As a special exception, the copyright holders of this software give you
 * permission to link this software with independent modules, and to copy
 * and distribute the resulting executable under terms of your choice,
 * provided that you also meet, for each linked independent module, the
 * terms and conditions of the license of that module. An independent
 * module is a module which is not derived from this software. The special
 * exception does not apply to any modifications of the software.
 *
 * Notwithstanding the above, under no circumstances may you combine this
 * software in any way with any other Broadcom software provided under a
 * license other than the GPL, without Broadcom's express prior written
 * consent.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Nov 10 03:10:39 2015
 *                 Full Compile MD5 Checksum  97e7c9114d6aae0364a1ffc72a34e6d7
 *                     (minus title and desc)
 *                 MD5 Checksum               fc85ca58a39c23e4fa2dff123a527524
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     473
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_PERIPH_MISC_PER_H__
#define BCHP_PERIPH_MISC_PER_H__

/***************************************************************************
 *PERIPH_MISC_PER - Miscellaneous Registers
 ***************************************************************************/
#define BCHP_PERIPH_MISC_PER_STRAP_BUS           0x03c02600 /* [RW] Strap Override Register */
#define BCHP_PERIPH_MISC_PER_STRAP_OVERRIDE      0x03c02604 /* [RW] Strap Override Register */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_0     0x03c02608 /* [RW] Software Debug Reg */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_1     0x03c0260c /* [RW] Software Debug Reg */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_2     0x03c02610 /* [RW] Software Debug Reg */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_3     0x03c02614 /* [RW] Software Debug Reg */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_4     0x03c02618 /* [RW] Software Debug Reg */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_5     0x03c0261c /* [RW] Software Debug Reg */
#define BCHP_PERIPH_MISC_PER_Watchdog_Reset_Control_NW 0x03c02620 /* [RW] Watchdog Reset Control Register (Not affected by watchdog reset) */
#define BCHP_PERIPH_MISC_PER_SoftwareDebugNW_1   0x03c02624 /* [RW] Software Debug Reg (Not affected by watchdog reset) */
#define BCHP_PERIPH_MISC_PER_SoftwareDebugNW_2   0x03c02628 /* [RW] Software Debug Reg (Not affected by watchdog reset) */
#define BCHP_PERIPH_MISC_PER_SOFTRESETB          0x03c0262c /* [RW] Soft ResetB Register */
#define BCHP_PERIPH_MISC_PER_QAM_PLL_STATUS      0x03c02630 /* [RO] Reference PLL Status */
#define BCHP_PERIPH_MISC_PER_DIEREVID            0x03c02634 /* [RO] Die Revision Id Register */
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL   0x03c02638 /* [RW] SPIMASTERCONTROL Register */
#define BCHP_PERIPH_MISC_PER_alt_bootvector_reg  0x03c0263c /* [RW] Alternate boot vector register */
#define BCHP_PERIPH_MISC_PER_PERIPH_INTERNAL_Ctrl 0x03c02640 /* [RW] Periph Miscellaneous internal control */
#define BCHP_PERIPH_MISC_PER_PCIECtrl            0x03c02644 /* [RW] PCIE Control Register */
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample   0x03c02648 /* [RW] ADSL clock sample register */
#define BCHP_PERIPH_MISC_PER_rng_ctrl            0x03c0264c /* [RW] RNG Control register */
#define BCHP_PERIPH_MISC_PER_mbox0_data          0x03c02650 /* [RW] MBOX0 Data register */
#define BCHP_PERIPH_MISC_PER_mbox1_data          0x03c02654 /* [RW] MBOX1 Data register */
#define BCHP_PERIPH_MISC_PER_mbox2_data          0x03c02658 /* [RW] MBOX2 Data register */
#define BCHP_PERIPH_MISC_PER_mbox3_data          0x03c0265c /* [RW] MBOX3 Data register */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl           0x03c02660 /* [RW] MBOX Control register */
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL         0x03c02664 /* [RW] MII interface pad control */
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL      0x03c02668 /* [RW] RGMII1 interface pad control */
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL      0x03c0266c /* [RW] RGMII2 interface pad control */
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL      0x03c02670 /* [RW] RGMII3 interface pad control */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL        0x03c02674 /* [RW] MII interface pull control */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL     0x03c02678 /* [RW] RGMII1 interface pull control */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL     0x03c0267c /* [RW] RGMII2 interface pull control */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL     0x03c02680 /* [RW] RGMII3 interface pull control */
#define BCHP_PERIPH_MISC_PER_EN_WDCHIPRESET      0x03c02684 /* [RW] WatchDog chip reset enable Register */
#define BCHP_PERIPH_MISC_PER_boot_overlay_en     0x03c02688 /* [RW] Boot overlay enable Register */
#define BCHP_PERIPH_MISC_PER_SGMII_FIBER_DETECT  0x03c0268c /* [RW] SGMII External Fiber Detect Control */
#define BCHP_PERIPH_MISC_PER_sotp_out_0          0x03c02690 /* [RO] sotp outputs register */
#define BCHP_PERIPH_MISC_PER_sotp_out_1          0x03c02694 /* [RO] sotp_regs_iproc_rom_block_end_value  register */
#define BCHP_PERIPH_MISC_PER_sotp_out_2          0x03c02698 /* [RO] sotp_regs_iproc_rom_block_start_value  register */
#define BCHP_PERIPH_MISC_PER_sotp_inout          0x03c0269c /* [RW] sotp_inout  register */
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL          0x03c026a0 /* [RW] UNIMAC control register (used in 3390) */
#define BCHP_PERIPH_MISC_PER_MASK_UBUS_ERRORS    0x03c026a4 /* [RW] Mask UBUS errors generated by slave devices */
#define BCHP_PERIPH_MISC_PER_tod_sync            0x03c026a8 /* [RW] TOD Sync selection register (used in 68620) */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status 0x03c026ac /* [RO] PM0/PM1 RESCAL status register (used in 68620) */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status 0x03c026b0 /* [RO] PM2/PM3 RESCAL status register (used in 68620) */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status   0x03c026b4 /* [RO] SGB RESCAL status register (used in 68620) */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config 0x03c026b8 /* [RW] PM0/PM1 RESCAL configuration register (used in 68620) */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config 0x03c026bc /* [RW] PM2/PM3 RESCAL configuration register (used in 68620) */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config   0x03c026c0 /* [RW] SGB RESCAL configuration register (used in 68620) */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_TMON_config 0x03c026c4 /* [RW] PM0/PM1 TMON configuration register (used in 68620) */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_TMON_config 0x03c026c8 /* [RW] PM2/PM3 TMON configuration register (used in 68620) */
#define BCHP_PERIPH_MISC_PER_SGB_TMON_config     0x03c026cc /* [RW] SGB TMON configuration register (used in 68620) */
#define BCHP_PERIPH_MISC_PER_MDIO_master_select  0x03c026d0 /* [RW] MDIO master select register (used in 68620) */

/***************************************************************************
 *STRAP_BUS - Strap Override Register
 ***************************************************************************/
/* PERIPH_MISC_PER :: STRAP_BUS :: strap_bus [31:00] */
#define BCHP_PERIPH_MISC_PER_STRAP_BUS_strap_bus_MASK              0xffffffff
#define BCHP_PERIPH_MISC_PER_STRAP_BUS_strap_bus_SHIFT             0
#define BCHP_PERIPH_MISC_PER_STRAP_BUS_strap_bus_DEFAULT           0x00000000

/***************************************************************************
 *STRAP_OVERRIDE - Strap Override Register
 ***************************************************************************/
/* PERIPH_MISC_PER :: STRAP_OVERRIDE :: reserved0 [31:01] */
#define BCHP_PERIPH_MISC_PER_STRAP_OVERRIDE_reserved0_MASK         0xfffffffe
#define BCHP_PERIPH_MISC_PER_STRAP_OVERRIDE_reserved0_SHIFT        1

/* PERIPH_MISC_PER :: STRAP_OVERRIDE :: STRAP_OVERRIDE [00:00] */
#define BCHP_PERIPH_MISC_PER_STRAP_OVERRIDE_STRAP_OVERRIDE_MASK    0x00000001
#define BCHP_PERIPH_MISC_PER_STRAP_OVERRIDE_STRAP_OVERRIDE_SHIFT   0
#define BCHP_PERIPH_MISC_PER_STRAP_OVERRIDE_STRAP_OVERRIDE_DEFAULT 0x00000000

/***************************************************************************
 *SoftwareDebug_0 - Software Debug Reg
 ***************************************************************************/
/* PERIPH_MISC_PER :: SoftwareDebug_0 :: data [31:00] */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_0_data_MASK             0xffffffff
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_0_data_SHIFT            0
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_0_data_DEFAULT          0x00000000

/***************************************************************************
 *SoftwareDebug_1 - Software Debug Reg
 ***************************************************************************/
/* PERIPH_MISC_PER :: SoftwareDebug_1 :: data [31:00] */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_1_data_MASK             0xffffffff
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_1_data_SHIFT            0
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_1_data_DEFAULT          0x00000000

/***************************************************************************
 *SoftwareDebug_2 - Software Debug Reg
 ***************************************************************************/
/* PERIPH_MISC_PER :: SoftwareDebug_2 :: data [31:00] */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_2_data_MASK             0xffffffff
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_2_data_SHIFT            0
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_2_data_DEFAULT          0x00000000

/***************************************************************************
 *SoftwareDebug_3 - Software Debug Reg
 ***************************************************************************/
/* PERIPH_MISC_PER :: SoftwareDebug_3 :: data [31:00] */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_3_data_MASK             0xffffffff
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_3_data_SHIFT            0
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_3_data_DEFAULT          0x00000000

/***************************************************************************
 *SoftwareDebug_4 - Software Debug Reg
 ***************************************************************************/
/* PERIPH_MISC_PER :: SoftwareDebug_4 :: data [31:00] */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_4_data_MASK             0xffffffff
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_4_data_SHIFT            0
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_4_data_DEFAULT          0x00000000

/***************************************************************************
 *SoftwareDebug_5 - Software Debug Reg
 ***************************************************************************/
/* PERIPH_MISC_PER :: SoftwareDebug_5 :: data [31:00] */
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_5_data_MASK             0xffffffff
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_5_data_SHIFT            0
#define BCHP_PERIPH_MISC_PER_SoftwareDebug_5_data_DEFAULT          0x00000000

/***************************************************************************
 *Watchdog_Reset_Control_NW - Watchdog Reset Control Register (Not affected by watchdog reset)
 ***************************************************************************/
/* PERIPH_MISC_PER :: Watchdog_Reset_Control_NW :: data [31:00] */
#define BCHP_PERIPH_MISC_PER_Watchdog_Reset_Control_NW_data_MASK   0xffffffff
#define BCHP_PERIPH_MISC_PER_Watchdog_Reset_Control_NW_data_SHIFT  0
#define BCHP_PERIPH_MISC_PER_Watchdog_Reset_Control_NW_data_DEFAULT 0x00000001

/***************************************************************************
 *SoftwareDebugNW_1 - Software Debug Reg (Not affected by watchdog reset)
 ***************************************************************************/
/* PERIPH_MISC_PER :: SoftwareDebugNW_1 :: data [31:00] */
#define BCHP_PERIPH_MISC_PER_SoftwareDebugNW_1_data_MASK           0xffffffff
#define BCHP_PERIPH_MISC_PER_SoftwareDebugNW_1_data_SHIFT          0
#define BCHP_PERIPH_MISC_PER_SoftwareDebugNW_1_data_DEFAULT        0x00000000

/***************************************************************************
 *SoftwareDebugNW_2 - Software Debug Reg (Not affected by watchdog reset)
 ***************************************************************************/
/* PERIPH_MISC_PER :: SoftwareDebugNW_2 :: data [31:00] */
#define BCHP_PERIPH_MISC_PER_SoftwareDebugNW_2_data_MASK           0xffffffff
#define BCHP_PERIPH_MISC_PER_SoftwareDebugNW_2_data_SHIFT          0
#define BCHP_PERIPH_MISC_PER_SoftwareDebugNW_2_data_DEFAULT        0x00000000

/***************************************************************************
 *SOFTRESETB - Soft ResetB Register
 ***************************************************************************/
/* PERIPH_MISC_PER :: SOFTRESETB :: hs_spim_soft_reset [31:31] */
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_hs_spim_soft_reset_MASK    0x80000000
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_hs_spim_soft_reset_SHIFT   31
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_hs_spim_soft_reset_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: SOFTRESETB :: hs_spim_pll_soft_reset [30:30] */
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_hs_spim_pll_soft_reset_MASK 0x40000000
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_hs_spim_pll_soft_reset_SHIFT 30
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_hs_spim_pll_soft_reset_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: SOFTRESETB :: diag_mem_soft_reset [29:29] */
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_diag_mem_soft_reset_MASK   0x20000000
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_diag_mem_soft_reset_SHIFT  29
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_diag_mem_soft_reset_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: SOFTRESETB :: softresetb [28:00] */
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_softresetb_MASK            0x1fffffff
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_softresetb_SHIFT           0
#define BCHP_PERIPH_MISC_PER_SOFTRESETB_softresetb_DEFAULT         0x1fffffff

/***************************************************************************
 *QAM_PLL_STATUS - Reference PLL Status
 ***************************************************************************/
/* PERIPH_MISC_PER :: QAM_PLL_STATUS :: reserved0 [31:02] */
#define BCHP_PERIPH_MISC_PER_QAM_PLL_STATUS_reserved0_MASK         0xfffffffc
#define BCHP_PERIPH_MISC_PER_QAM_PLL_STATUS_reserved0_SHIFT        2

/* PERIPH_MISC_PER :: QAM_PLL_STATUS :: dstb_qam_lock [01:01] */
#define BCHP_PERIPH_MISC_PER_QAM_PLL_STATUS_dstb_qam_lock_MASK     0x00000002
#define BCHP_PERIPH_MISC_PER_QAM_PLL_STATUS_dstb_qam_lock_SHIFT    1
#define BCHP_PERIPH_MISC_PER_QAM_PLL_STATUS_dstb_qam_lock_DEFAULT  0x00000000

/* PERIPH_MISC_PER :: QAM_PLL_STATUS :: dsta_qam_lock [00:00] */
#define BCHP_PERIPH_MISC_PER_QAM_PLL_STATUS_dsta_qam_lock_MASK     0x00000001
#define BCHP_PERIPH_MISC_PER_QAM_PLL_STATUS_dsta_qam_lock_SHIFT    0
#define BCHP_PERIPH_MISC_PER_QAM_PLL_STATUS_dsta_qam_lock_DEFAULT  0x00000000

/***************************************************************************
 *DIEREVID - Die Revision Id Register
 ***************************************************************************/
/* PERIPH_MISC_PER :: DIEREVID :: CHIPID [31:16] */
#define BCHP_PERIPH_MISC_PER_DIEREVID_CHIPID_MASK                  0xffff0000
#define BCHP_PERIPH_MISC_PER_DIEREVID_CHIPID_SHIFT                 16
#define BCHP_PERIPH_MISC_PER_DIEREVID_CHIPID_DEFAULT               0x00000000

/* PERIPH_MISC_PER :: DIEREVID :: REVID [15:00] */
#define BCHP_PERIPH_MISC_PER_DIEREVID_REVID_MASK                   0x0000ffff
#define BCHP_PERIPH_MISC_PER_DIEREVID_REVID_SHIFT                  0
#define BCHP_PERIPH_MISC_PER_DIEREVID_REVID_DEFAULT                0x000000d7

/***************************************************************************
 *SPIMASTER_CONTROL - SPIMASTERCONTROL Register
 ***************************************************************************/
/* PERIPH_MISC_PER :: SPIMASTER_CONTROL :: SPI_MASTER_CLK_OVERRIDE [31:31] */
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_SPI_MASTER_CLK_OVERRIDE_MASK 0x80000000
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_SPI_MASTER_CLK_OVERRIDE_SHIFT 31
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_SPI_MASTER_CLK_OVERRIDE_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: SPIMASTER_CONTROL :: reserved0 [30:19] */
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_reserved0_MASK      0x7ff80000
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_reserved0_SHIFT     19

/* PERIPH_MISC_PER :: SPIMASTER_CONTROL :: FORCE_SPIS_MISO_OUT [18:18] */
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_FORCE_SPIS_MISO_OUT_MASK 0x00040000
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_FORCE_SPIS_MISO_OUT_SHIFT 18
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_FORCE_SPIS_MISO_OUT_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: SPIMASTER_CONTROL :: SPI_PASSTHRU_EN [17:17] */
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_SPI_PASSTHRU_EN_MASK 0x00020000
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_SPI_PASSTHRU_EN_SHIFT 17
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_SPI_PASSTHRU_EN_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: SPIMASTER_CONTROL :: reserved1 [16:00] */
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_reserved1_MASK      0x0001ffff
#define BCHP_PERIPH_MISC_PER_SPIMASTER_CONTROL_reserved1_SHIFT     0

/***************************************************************************
 *alt_bootvector_reg - Alternate boot vector register
 ***************************************************************************/
/* PERIPH_MISC_PER :: alt_bootvector_reg :: rst_altbootvec [31:00] */
#define BCHP_PERIPH_MISC_PER_alt_bootvector_reg_rst_altbootvec_MASK 0xffffffff
#define BCHP_PERIPH_MISC_PER_alt_bootvector_reg_rst_altbootvec_SHIFT 0
#define BCHP_PERIPH_MISC_PER_alt_bootvector_reg_rst_altbootvec_DEFAULT 0xbfc00000

/***************************************************************************
 *PERIPH_INTERNAL_Ctrl - Periph Miscellaneous internal control
 ***************************************************************************/
/* PERIPH_MISC_PER :: PERIPH_INTERNAL_Ctrl :: reserved0 [31:02] */
#define BCHP_PERIPH_MISC_PER_PERIPH_INTERNAL_Ctrl_reserved0_MASK   0xfffffffc
#define BCHP_PERIPH_MISC_PER_PERIPH_INTERNAL_Ctrl_reserved0_SHIFT  2

/* PERIPH_MISC_PER :: PERIPH_INTERNAL_Ctrl :: bridge_config [01:00] */
#define BCHP_PERIPH_MISC_PER_PERIPH_INTERNAL_Ctrl_bridge_config_MASK 0x00000003
#define BCHP_PERIPH_MISC_PER_PERIPH_INTERNAL_Ctrl_bridge_config_SHIFT 0
#define BCHP_PERIPH_MISC_PER_PERIPH_INTERNAL_Ctrl_bridge_config_DEFAULT 0x00000000

/***************************************************************************
 *PCIECtrl - PCIE Control Register
 ***************************************************************************/
/* PERIPH_MISC_PER :: PCIECtrl :: reserved0 [31:02] */
#define BCHP_PERIPH_MISC_PER_PCIECtrl_reserved0_MASK               0xfffffffc
#define BCHP_PERIPH_MISC_PER_PCIECtrl_reserved0_SHIFT              2

/* PERIPH_MISC_PER :: PCIECtrl :: pcie_core1_soft_reset_n [01:01] */
#define BCHP_PERIPH_MISC_PER_PCIECtrl_pcie_core1_soft_reset_n_MASK 0x00000002
#define BCHP_PERIPH_MISC_PER_PCIECtrl_pcie_core1_soft_reset_n_SHIFT 1
#define BCHP_PERIPH_MISC_PER_PCIECtrl_pcie_core1_soft_reset_n_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PCIECtrl :: pcie_core0_soft_reset_n [00:00] */
#define BCHP_PERIPH_MISC_PER_PCIECtrl_pcie_core0_soft_reset_n_MASK 0x00000001
#define BCHP_PERIPH_MISC_PER_PCIECtrl_pcie_core0_soft_reset_n_SHIFT 0
#define BCHP_PERIPH_MISC_PER_PCIECtrl_pcie_core0_soft_reset_n_DEFAULT 0x00000000

/***************************************************************************
 *adsl_clock_sample - ADSL clock sample register
 ***************************************************************************/
/* PERIPH_MISC_PER :: adsl_clock_sample :: VDSL_NTR_IN_CTRL [31:31] */
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_VDSL_NTR_IN_CTRL_MASK 0x80000000
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_VDSL_NTR_IN_CTRL_SHIFT 31
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_VDSL_NTR_IN_CTRL_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: adsl_clock_sample :: PCM_NTR_IN_CTRL [30:29] */
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_PCM_NTR_IN_CTRL_MASK 0x60000000
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_PCM_NTR_IN_CTRL_SHIFT 29
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_PCM_NTR_IN_CTRL_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: adsl_clock_sample :: GPIO_NTR_OUT_CTRL [28:28] */
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_GPIO_NTR_OUT_CTRL_MASK 0x10000000
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_GPIO_NTR_OUT_CTRL_SHIFT 28
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_GPIO_NTR_OUT_CTRL_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: adsl_clock_sample :: reserved0 [27:07] */
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_reserved0_MASK      0x0fffff80
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_reserved0_SHIFT     7

/* PERIPH_MISC_PER :: adsl_clock_sample :: adsl_clk_sample [06:00] */
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_adsl_clk_sample_MASK 0x0000007f
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_adsl_clk_sample_SHIFT 0
#define BCHP_PERIPH_MISC_PER_adsl_clock_sample_adsl_clk_sample_DEFAULT 0x00000000

/***************************************************************************
 *rng_ctrl - RNG Control register
 ***************************************************************************/
/* PERIPH_MISC_PER :: rng_ctrl :: reserved0 [31:01] */
#define BCHP_PERIPH_MISC_PER_rng_ctrl_reserved0_MASK               0xfffffffe
#define BCHP_PERIPH_MISC_PER_rng_ctrl_reserved0_SHIFT              1

/* PERIPH_MISC_PER :: rng_ctrl :: byp_lfsr [00:00] */
#define BCHP_PERIPH_MISC_PER_rng_ctrl_byp_lfsr_MASK                0x00000001
#define BCHP_PERIPH_MISC_PER_rng_ctrl_byp_lfsr_SHIFT               0
#define BCHP_PERIPH_MISC_PER_rng_ctrl_byp_lfsr_DEFAULT             0x00000000

/***************************************************************************
 *mbox0_data - MBOX0 Data register
 ***************************************************************************/
/* PERIPH_MISC_PER :: mbox0_data :: mbox_data [31:00] */
#define BCHP_PERIPH_MISC_PER_mbox0_data_mbox_data_MASK             0xffffffff
#define BCHP_PERIPH_MISC_PER_mbox0_data_mbox_data_SHIFT            0
#define BCHP_PERIPH_MISC_PER_mbox0_data_mbox_data_DEFAULT          0x00000000

/***************************************************************************
 *mbox1_data - MBOX1 Data register
 ***************************************************************************/
/* PERIPH_MISC_PER :: mbox1_data :: mbox_data [31:00] */
#define BCHP_PERIPH_MISC_PER_mbox1_data_mbox_data_MASK             0xffffffff
#define BCHP_PERIPH_MISC_PER_mbox1_data_mbox_data_SHIFT            0
#define BCHP_PERIPH_MISC_PER_mbox1_data_mbox_data_DEFAULT          0x00000000

/***************************************************************************
 *mbox2_data - MBOX2 Data register
 ***************************************************************************/
/* PERIPH_MISC_PER :: mbox2_data :: mbox_data [31:00] */
#define BCHP_PERIPH_MISC_PER_mbox2_data_mbox_data_MASK             0xffffffff
#define BCHP_PERIPH_MISC_PER_mbox2_data_mbox_data_SHIFT            0
#define BCHP_PERIPH_MISC_PER_mbox2_data_mbox_data_DEFAULT          0x00000000

/***************************************************************************
 *mbox3_data - MBOX3 Data register
 ***************************************************************************/
/* PERIPH_MISC_PER :: mbox3_data :: mbox_data [31:00] */
#define BCHP_PERIPH_MISC_PER_mbox3_data_mbox_data_MASK             0xffffffff
#define BCHP_PERIPH_MISC_PER_mbox3_data_mbox_data_SHIFT            0
#define BCHP_PERIPH_MISC_PER_mbox3_data_mbox_data_DEFAULT          0x00000000

/***************************************************************************
 *mbox_ctrl - MBOX Control register
 ***************************************************************************/
/* PERIPH_MISC_PER :: mbox_ctrl :: mbox_status [31:20] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox_status_MASK            0xfff00000
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox_status_SHIFT           20
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox_status_DEFAULT         0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox3_intstat [19:19] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_intstat_MASK          0x00080000
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_intstat_SHIFT         19
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_intstat_DEFAULT       0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox2_intstat [18:18] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_intstat_MASK          0x00040000
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_intstat_SHIFT         18
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_intstat_DEFAULT       0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox1_intstat [17:17] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_intstat_MASK          0x00020000
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_intstat_SHIFT         17
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_intstat_DEFAULT       0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox0_intstat [16:16] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_intstat_MASK          0x00010000
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_intstat_SHIFT         16
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_intstat_DEFAULT       0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox3_full [15:15] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_full_MASK             0x00008000
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_full_SHIFT            15
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_full_DEFAULT          0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox2_full [14:14] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_full_MASK             0x00004000
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_full_SHIFT            14
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_full_DEFAULT          0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox1_full [13:13] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_full_MASK             0x00002000
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_full_SHIFT            13
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_full_DEFAULT          0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox0_full [12:12] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_full_MASK             0x00001000
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_full_SHIFT            12
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_full_DEFAULT          0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox3_empty [11:11] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_empty_MASK            0x00000800
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_empty_SHIFT           11
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_empty_DEFAULT         0x00000001

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox2_empty [10:10] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_empty_MASK            0x00000400
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_empty_SHIFT           10
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_empty_DEFAULT         0x00000001

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox1_empty [09:09] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_empty_MASK            0x00000200
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_empty_SHIFT           9
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_empty_DEFAULT         0x00000001

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox0_empty [08:08] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_empty_MASK            0x00000100
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_empty_SHIFT           8
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_empty_DEFAULT         0x00000001

/* PERIPH_MISC_PER :: mbox_ctrl :: reserved0 [07:06] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_reserved0_MASK              0x000000c0
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_reserved0_SHIFT             6

/* PERIPH_MISC_PER :: mbox_ctrl :: status_select [05:04] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_status_select_MASK          0x00000030
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_status_select_SHIFT         4
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_status_select_DEFAULT       0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox3_soft_reset [03:03] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_soft_reset_MASK       0x00000008
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_soft_reset_SHIFT      3
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox3_soft_reset_DEFAULT    0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox2_soft_reset [02:02] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_soft_reset_MASK       0x00000004
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_soft_reset_SHIFT      2
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox2_soft_reset_DEFAULT    0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox1_soft_reset [01:01] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_soft_reset_MASK       0x00000002
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_soft_reset_SHIFT      1
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox1_soft_reset_DEFAULT    0x00000000

/* PERIPH_MISC_PER :: mbox_ctrl :: mbox0_soft_reset [00:00] */
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_soft_reset_MASK       0x00000001
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_soft_reset_SHIFT      0
#define BCHP_PERIPH_MISC_PER_mbox_ctrl_mbox0_soft_reset_DEFAULT    0x00000000

/***************************************************************************
 *MII_PAD_CTL - MII interface pad control
 ***************************************************************************/
/* PERIPH_MISC_PER :: MII_PAD_CTL :: reserved0 [31:07] */
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_reserved0_MASK            0xffffff80
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_reserved0_SHIFT           7

/* PERIPH_MISC_PER :: MII_PAD_CTL :: GMII_PAD_MODEHV [06:06] */
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_MODEHV_MASK      0x00000040
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_MODEHV_SHIFT     6
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_MODEHV_DEFAULT   0x00000001

/* PERIPH_MISC_PER :: MII_PAD_CTL :: GMII_PAD_IND [05:05] */
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_IND_MASK         0x00000020
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_IND_SHIFT        5
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_IND_DEFAULT      0x00000000

/* PERIPH_MISC_PER :: MII_PAD_CTL :: GMII_PAD_SEL_GMII [04:04] */
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_SEL_GMII_MASK    0x00000010
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_SEL_GMII_SHIFT   4
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_SEL_GMII_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: MII_PAD_CTL :: GMII_PAD_AMP_EN [03:03] */
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_AMP_EN_MASK      0x00000008
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_AMP_EN_SHIFT     3
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_AMP_EN_DEFAULT   0x00000000

/* PERIPH_MISC_PER :: MII_PAD_CTL :: GMII_PAD_SEL [02:00] */
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_SEL_MASK         0x00000007
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_SEL_SHIFT        0
#define BCHP_PERIPH_MISC_PER_MII_PAD_CTL_GMII_PAD_SEL_DEFAULT      0x00000007

/***************************************************************************
 *RGMII1_PAD_CTL - RGMII1 interface pad control
 ***************************************************************************/
/* PERIPH_MISC_PER :: RGMII1_PAD_CTL :: reserved0 [31:07] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_reserved0_MASK         0xffffff80
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_reserved0_SHIFT        7

/* PERIPH_MISC_PER :: RGMII1_PAD_CTL :: GMII_PAD_MODEHV [06:06] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_MODEHV_MASK   0x00000040
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_MODEHV_SHIFT  6
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_MODEHV_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PAD_CTL :: GMII_PAD_IND [05:05] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_IND_MASK      0x00000020
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_IND_SHIFT     5
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_IND_DEFAULT   0x00000000

/* PERIPH_MISC_PER :: RGMII1_PAD_CTL :: GMII_PAD_SEL_GMII [04:04] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_SEL_GMII_MASK 0x00000010
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_SEL_GMII_SHIFT 4
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_SEL_GMII_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PAD_CTL :: GMII_PAD_AMP_EN [03:03] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_AMP_EN_MASK   0x00000008
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_AMP_EN_SHIFT  3
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_AMP_EN_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: RGMII1_PAD_CTL :: GMII_PAD_SEL [02:00] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_SEL_MASK      0x00000007
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_SEL_SHIFT     0
#define BCHP_PERIPH_MISC_PER_RGMII1_PAD_CTL_GMII_PAD_SEL_DEFAULT   0x00000007

/***************************************************************************
 *RGMII2_PAD_CTL - RGMII2 interface pad control
 ***************************************************************************/
/* PERIPH_MISC_PER :: RGMII2_PAD_CTL :: reserved0 [31:07] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_reserved0_MASK         0xffffff80
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_reserved0_SHIFT        7

/* PERIPH_MISC_PER :: RGMII2_PAD_CTL :: GMII_PAD_MODEHV [06:06] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_MODEHV_MASK   0x00000040
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_MODEHV_SHIFT  6
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_MODEHV_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PAD_CTL :: GMII_PAD_IND [05:05] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_IND_MASK      0x00000020
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_IND_SHIFT     5
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_IND_DEFAULT   0x00000000

/* PERIPH_MISC_PER :: RGMII2_PAD_CTL :: GMII_PAD_SEL_GMII [04:04] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_SEL_GMII_MASK 0x00000010
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_SEL_GMII_SHIFT 4
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_SEL_GMII_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PAD_CTL :: GMII_PAD_AMP_EN [03:03] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_AMP_EN_MASK   0x00000008
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_AMP_EN_SHIFT  3
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_AMP_EN_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: RGMII2_PAD_CTL :: GMII_PAD_SEL [02:00] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_SEL_MASK      0x00000007
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_SEL_SHIFT     0
#define BCHP_PERIPH_MISC_PER_RGMII2_PAD_CTL_GMII_PAD_SEL_DEFAULT   0x00000007

/***************************************************************************
 *RGMII3_PAD_CTL - RGMII3 interface pad control
 ***************************************************************************/
/* PERIPH_MISC_PER :: RGMII3_PAD_CTL :: reserved0 [31:07] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_reserved0_MASK         0xffffff80
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_reserved0_SHIFT        7

/* PERIPH_MISC_PER :: RGMII3_PAD_CTL :: GMII_PAD_MODEHV [06:06] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_MODEHV_MASK   0x00000040
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_MODEHV_SHIFT  6
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_MODEHV_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PAD_CTL :: GMII_PAD_IND [05:05] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_IND_MASK      0x00000020
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_IND_SHIFT     5
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_IND_DEFAULT   0x00000000

/* PERIPH_MISC_PER :: RGMII3_PAD_CTL :: GMII_PAD_SEL_GMII [04:04] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_SEL_GMII_MASK 0x00000010
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_SEL_GMII_SHIFT 4
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_SEL_GMII_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PAD_CTL :: GMII_PAD_AMP_EN [03:03] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_AMP_EN_MASK   0x00000008
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_AMP_EN_SHIFT  3
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_AMP_EN_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: RGMII3_PAD_CTL :: GMII_PAD_SEL [02:00] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_SEL_MASK      0x00000007
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_SEL_SHIFT     0
#define BCHP_PERIPH_MISC_PER_RGMII3_PAD_CTL_GMII_PAD_SEL_DEFAULT   0x00000007

/***************************************************************************
 *MII_PULL_CTL - MII interface pull control
 ***************************************************************************/
/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_TXER_CTL [31:30] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXER_CTL_MASK        0xc0000000
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXER_CTL_SHIFT       30
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXER_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_TXEN_CTL [29:28] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXEN_CTL_MASK        0x30000000
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXEN_CTL_SHIFT       28
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXEN_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_TXD3_CTL [27:26] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD3_CTL_MASK        0x0c000000
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD3_CTL_SHIFT       26
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD3_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_TXD2_CTL [25:24] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD2_CTL_MASK        0x03000000
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD2_CTL_SHIFT       24
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD2_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_TXD1_CTL [23:22] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD1_CTL_MASK        0x00c00000
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD1_CTL_SHIFT       22
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD1_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_TXD0_CTL [21:20] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD0_CTL_MASK        0x00300000
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD0_CTL_SHIFT       20
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXD0_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_TXCLK_CTL [19:18] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXCLK_CTL_MASK       0x000c0000
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXCLK_CTL_SHIFT      18
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_TXCLK_CTL_DEFAULT    0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_RXER_CTL [17:16] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXER_CTL_MASK        0x00030000
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXER_CTL_SHIFT       16
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXER_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_RXD3_CTL [15:14] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD3_CTL_MASK        0x0000c000
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD3_CTL_SHIFT       14
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD3_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_RXD2_CTL [13:12] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD2_CTL_MASK        0x00003000
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD2_CTL_SHIFT       12
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD2_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_RXD1_CTL [11:10] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD1_CTL_MASK        0x00000c00
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD1_CTL_SHIFT       10
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD1_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_RXD0_CTL [09:08] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD0_CTL_MASK        0x00000300
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD0_CTL_SHIFT       8
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXD0_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_RXDV_CTL [07:06] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXDV_CTL_MASK        0x000000c0
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXDV_CTL_SHIFT       6
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXDV_CTL_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_RXCLK_CTL [05:04] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXCLK_CTL_MASK       0x00000030
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXCLK_CTL_SHIFT      4
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_RXCLK_CTL_DEFAULT    0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_CRS_CTL [03:02] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_CRS_CTL_MASK         0x0000000c
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_CRS_CTL_SHIFT        2
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_CRS_CTL_DEFAULT      0x00000001

/* PERIPH_MISC_PER :: MII_PULL_CTL :: MII_COL_CTL [01:00] */
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_COL_CTL_MASK         0x00000003
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_COL_CTL_SHIFT        0
#define BCHP_PERIPH_MISC_PER_MII_PULL_CTL_MII_COL_CTL_DEFAULT      0x00000001

/***************************************************************************
 *RGMII1_PULL_CTL - RGMII1 interface pull control
 ***************************************************************************/
/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: reserved0 [31:24] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_reserved0_MASK        0xff000000
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_reserved0_SHIFT       24

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_TXD3_CTL [23:22] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD3_CTL_MASK   0x00c00000
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD3_CTL_SHIFT  22
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD3_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_TXD2_CTL [21:20] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD2_CTL_MASK   0x00300000
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD2_CTL_SHIFT  20
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD2_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_TXD1_CTL [19:18] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD1_CTL_MASK   0x000c0000
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD1_CTL_SHIFT  18
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD1_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_TXD0_CTL [17:16] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD0_CTL_MASK   0x00030000
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD0_CTL_SHIFT  16
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXD0_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_TXCTL_CTL [15:14] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXCTL_CTL_MASK  0x0000c000
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXCTL_CTL_SHIFT 14
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXCTL_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_TXCLK_CTL [13:12] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXCLK_CTL_MASK  0x00003000
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXCLK_CTL_SHIFT 12
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_TXCLK_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_RXD3_CTL [11:10] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD3_CTL_MASK   0x00000c00
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD3_CTL_SHIFT  10
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD3_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_RXD2_CTL [09:08] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD2_CTL_MASK   0x00000300
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD2_CTL_SHIFT  8
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD2_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_RXD1_CTL [07:06] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD1_CTL_MASK   0x000000c0
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD1_CTL_SHIFT  6
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD1_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_RXD0_CTL [05:04] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD0_CTL_MASK   0x00000030
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD0_CTL_SHIFT  4
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXD0_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_RXCTL_CTL [03:02] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXCTL_CTL_MASK  0x0000000c
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXCTL_CTL_SHIFT 2
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXCTL_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII1_PULL_CTL :: RGMII_RXCLK_CTL [01:00] */
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXCLK_CTL_MASK  0x00000003
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXCLK_CTL_SHIFT 0
#define BCHP_PERIPH_MISC_PER_RGMII1_PULL_CTL_RGMII_RXCLK_CTL_DEFAULT 0x00000001

/***************************************************************************
 *RGMII2_PULL_CTL - RGMII2 interface pull control
 ***************************************************************************/
/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: reserved0 [31:24] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_reserved0_MASK        0xff000000
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_reserved0_SHIFT       24

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_TXD3_CTL [23:22] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD3_CTL_MASK   0x00c00000
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD3_CTL_SHIFT  22
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD3_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_TXD2_CTL [21:20] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD2_CTL_MASK   0x00300000
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD2_CTL_SHIFT  20
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD2_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_TXD1_CTL [19:18] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD1_CTL_MASK   0x000c0000
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD1_CTL_SHIFT  18
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD1_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_TXD0_CTL [17:16] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD0_CTL_MASK   0x00030000
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD0_CTL_SHIFT  16
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXD0_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_TXCTL_CTL [15:14] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXCTL_CTL_MASK  0x0000c000
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXCTL_CTL_SHIFT 14
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXCTL_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_TXCLK_CTL [13:12] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXCLK_CTL_MASK  0x00003000
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXCLK_CTL_SHIFT 12
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_TXCLK_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_RXD3_CTL [11:10] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD3_CTL_MASK   0x00000c00
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD3_CTL_SHIFT  10
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD3_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_RXD2_CTL [09:08] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD2_CTL_MASK   0x00000300
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD2_CTL_SHIFT  8
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD2_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_RXD1_CTL [07:06] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD1_CTL_MASK   0x000000c0
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD1_CTL_SHIFT  6
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD1_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_RXD0_CTL [05:04] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD0_CTL_MASK   0x00000030
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD0_CTL_SHIFT  4
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXD0_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_RXCTL_CTL [03:02] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXCTL_CTL_MASK  0x0000000c
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXCTL_CTL_SHIFT 2
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXCTL_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII2_PULL_CTL :: RGMII_RXCLK_CTL [01:00] */
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXCLK_CTL_MASK  0x00000003
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXCLK_CTL_SHIFT 0
#define BCHP_PERIPH_MISC_PER_RGMII2_PULL_CTL_RGMII_RXCLK_CTL_DEFAULT 0x00000001

/***************************************************************************
 *RGMII3_PULL_CTL - RGMII3 interface pull control
 ***************************************************************************/
/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: reserved0 [31:24] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_reserved0_MASK        0xff000000
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_reserved0_SHIFT       24

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_TXD3_CTL [23:22] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD3_CTL_MASK   0x00c00000
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD3_CTL_SHIFT  22
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD3_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_TXD2_CTL [21:20] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD2_CTL_MASK   0x00300000
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD2_CTL_SHIFT  20
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD2_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_TXD1_CTL [19:18] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD1_CTL_MASK   0x000c0000
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD1_CTL_SHIFT  18
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD1_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_TXD0_CTL [17:16] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD0_CTL_MASK   0x00030000
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD0_CTL_SHIFT  16
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXD0_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_TXCTL_CTL [15:14] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXCTL_CTL_MASK  0x0000c000
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXCTL_CTL_SHIFT 14
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXCTL_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_TXCLK_CTL [13:12] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXCLK_CTL_MASK  0x00003000
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXCLK_CTL_SHIFT 12
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_TXCLK_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_RXD3_CTL [11:10] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD3_CTL_MASK   0x00000c00
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD3_CTL_SHIFT  10
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD3_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_RXD2_CTL [09:08] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD2_CTL_MASK   0x00000300
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD2_CTL_SHIFT  8
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD2_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_RXD1_CTL [07:06] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD1_CTL_MASK   0x000000c0
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD1_CTL_SHIFT  6
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD1_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_RXD0_CTL [05:04] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD0_CTL_MASK   0x00000030
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD0_CTL_SHIFT  4
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXD0_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_RXCTL_CTL [03:02] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXCTL_CTL_MASK  0x0000000c
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXCTL_CTL_SHIFT 2
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXCTL_CTL_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: RGMII3_PULL_CTL :: RGMII_RXCLK_CTL [01:00] */
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXCLK_CTL_MASK  0x00000003
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXCLK_CTL_SHIFT 0
#define BCHP_PERIPH_MISC_PER_RGMII3_PULL_CTL_RGMII_RXCLK_CTL_DEFAULT 0x00000001

/***************************************************************************
 *EN_WDCHIPRESET - WatchDog chip reset enable Register
 ***************************************************************************/
/* PERIPH_MISC_PER :: EN_WDCHIPRESET :: reserved0 [31:01] */
#define BCHP_PERIPH_MISC_PER_EN_WDCHIPRESET_reserved0_MASK         0xfffffffe
#define BCHP_PERIPH_MISC_PER_EN_WDCHIPRESET_reserved0_SHIFT        1

/* PERIPH_MISC_PER :: EN_WDCHIPRESET :: Enable_WDTChipReset [00:00] */
#define BCHP_PERIPH_MISC_PER_EN_WDCHIPRESET_Enable_WDTChipReset_MASK 0x00000001
#define BCHP_PERIPH_MISC_PER_EN_WDCHIPRESET_Enable_WDTChipReset_SHIFT 0
#define BCHP_PERIPH_MISC_PER_EN_WDCHIPRESET_Enable_WDTChipReset_DEFAULT 0x00000001

/***************************************************************************
 *boot_overlay_en - Boot overlay enable Register
 ***************************************************************************/
/* PERIPH_MISC_PER :: boot_overlay_en :: reserved0 [31:01] */
#define BCHP_PERIPH_MISC_PER_boot_overlay_en_reserved0_MASK        0xfffffffe
#define BCHP_PERIPH_MISC_PER_boot_overlay_en_reserved0_SHIFT       1

/* PERIPH_MISC_PER :: boot_overlay_en :: boot_overlay_en [00:00] */
#define BCHP_PERIPH_MISC_PER_boot_overlay_en_boot_overlay_en_MASK  0x00000001
#define BCHP_PERIPH_MISC_PER_boot_overlay_en_boot_overlay_en_SHIFT 0
#define BCHP_PERIPH_MISC_PER_boot_overlay_en_boot_overlay_en_DEFAULT 0x00000000

/***************************************************************************
 *SGMII_FIBER_DETECT - SGMII External Fiber Detect Control
 ***************************************************************************/
/* PERIPH_MISC_PER :: SGMII_FIBER_DETECT :: reserved0 [31:01] */
#define BCHP_PERIPH_MISC_PER_SGMII_FIBER_DETECT_reserved0_MASK     0xfffffffe
#define BCHP_PERIPH_MISC_PER_SGMII_FIBER_DETECT_reserved0_SHIFT    1

/* PERIPH_MISC_PER :: SGMII_FIBER_DETECT :: SGMII_FIBER_DETECT [00:00] */
#define BCHP_PERIPH_MISC_PER_SGMII_FIBER_DETECT_SGMII_FIBER_DETECT_MASK 0x00000001
#define BCHP_PERIPH_MISC_PER_SGMII_FIBER_DETECT_SGMII_FIBER_DETECT_SHIFT 0
#define BCHP_PERIPH_MISC_PER_SGMII_FIBER_DETECT_SGMII_FIBER_DETECT_DEFAULT 0x00000000

/***************************************************************************
 *sotp_out_0 - sotp outputs register
 ***************************************************************************/
/* PERIPH_MISC_PER :: sotp_out_0 :: sotp_regs_smau_ctrl_smau_ram_cfg_owl [31:30] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sotp_regs_smau_ctrl_smau_ram_cfg_owl_MASK 0xc0000000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sotp_regs_smau_ctrl_smau_ram_cfg_owl_SHIFT 30
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sotp_regs_smau_ctrl_smau_ram_cfg_owl_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: sysctrl_allmaster_ns [29:29] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sysctrl_allmaster_ns_MASK  0x20000000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sysctrl_allmaster_ns_SHIFT 29
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sysctrl_allmaster_ns_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: sotp_regs_dp_ecc_wrap_ecc_error [28:28] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sotp_regs_dp_ecc_wrap_ecc_error_MASK 0x10000000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sotp_regs_dp_ecc_wrap_ecc_error_SHIFT 28
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sotp_regs_dp_ecc_wrap_ecc_error_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_sotp_alarm [27:27] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_sotp_alarm_MASK 0x08000000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_sotp_alarm_SHIFT 27
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_sotp_alarm_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: sotp_otp_ready [26:26] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sotp_otp_ready_MASK        0x04000000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sotp_otp_ready_SHIFT       26
#define BCHP_PERIPH_MISC_PER_sotp_out_0_sotp_otp_ready_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: sotp_out_0 :: reserved0 [25:23] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_reserved0_MASK             0x03800000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_reserved0_SHIFT            23

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_debug_challenge_response_succes [22:22] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_debug_challenge_response_succes_MASK 0x00400000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_debug_challenge_response_succes_SHIFT 22
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_debug_challenge_response_succes_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_jtag_disable [21:21] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_jtag_disable_MASK 0x00200000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_jtag_disable_SHIFT 21
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_jtag_disable_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_disabled [20:20] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_disabled_MASK 0x00100000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_disabled_SHIFT 20
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_disabled_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_erased [19:19] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_erased_MASK 0x00080000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_erased_SHIFT 19
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_erased_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_super_debug_disable [18:18] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_super_debug_disable_MASK 0x00040000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_super_debug_disable_SHIFT 18
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_super_debug_disable_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_chip_unprogrammed [17:17] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_unprogrammed_MASK 0x00020000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_unprogrammed_SHIFT 17
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_unprogrammed_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_chip_unassigned [16:16] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_unassigned_MASK 0x00010000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_unassigned_SHIFT 16
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_unassigned_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_chip_production_non_ab [15:15] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_production_non_ab_MASK 0x00008000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_production_non_ab_SHIFT 15
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_production_non_ab_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_chip_production_ab [14:14] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_production_ab_MASK 0x00004000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_production_ab_SHIFT 14
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_production_ab_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_chip_pending_ab [13:13] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_pending_ab_MASK 0x00002000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_pending_ab_SHIFT 13
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_pending_ab_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_chip_invalid [12:12] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_invalid_MASK 0x00001000
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_invalid_SHIFT 12
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_invalid_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_chip_development_ab [11:11] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_development_ab_MASK 0x00000800
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_development_ab_SHIFT 11
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_chip_development_ab_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_crc_valid [10:10] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_crc_valid_MASK 0x00000400
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_crc_valid_SHIFT 10
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_crc_valid_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: sotp_out_0 :: iproc_to_core_sotp_crc_fail [09:00] */
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_crc_fail_MASK 0x000003ff
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_crc_fail_SHIFT 0
#define BCHP_PERIPH_MISC_PER_sotp_out_0_iproc_to_core_sotp_crc_fail_DEFAULT 0x000003ff

/***************************************************************************
 *sotp_out_1 - sotp_regs_iproc_rom_block_end_value  register
 ***************************************************************************/
/* PERIPH_MISC_PER :: sotp_out_1 :: sotp_regs_rom_block_end_value [31:00] */
#define BCHP_PERIPH_MISC_PER_sotp_out_1_sotp_regs_rom_block_end_value_MASK 0xffffffff
#define BCHP_PERIPH_MISC_PER_sotp_out_1_sotp_regs_rom_block_end_value_SHIFT 0
#define BCHP_PERIPH_MISC_PER_sotp_out_1_sotp_regs_rom_block_end_value_DEFAULT 0x00000000

/***************************************************************************
 *sotp_out_2 - sotp_regs_iproc_rom_block_start_value  register
 ***************************************************************************/
/* PERIPH_MISC_PER :: sotp_out_2 :: sotp_regs_rom_block_start_value [31:00] */
#define BCHP_PERIPH_MISC_PER_sotp_out_2_sotp_regs_rom_block_start_value_MASK 0xffffffff
#define BCHP_PERIPH_MISC_PER_sotp_out_2_sotp_regs_rom_block_start_value_SHIFT 0
#define BCHP_PERIPH_MISC_PER_sotp_out_2_sotp_regs_rom_block_start_value_DEFAULT 0x00000000

/***************************************************************************
 *sotp_inout - sotp_inout  register
 ***************************************************************************/
/* PERIPH_MISC_PER :: sotp_inout :: reserved_for_padding0 [31:11] */
#define BCHP_PERIPH_MISC_PER_sotp_inout_reserved_for_padding0_MASK 0xfffff800
#define BCHP_PERIPH_MISC_PER_sotp_inout_reserved_for_padding0_SHIFT 11

/* PERIPH_MISC_PER :: sotp_inout :: icfg_sotp_config_0_clk_enable [10:10] */
#define BCHP_PERIPH_MISC_PER_sotp_inout_icfg_sotp_config_0_clk_enable_MASK 0x00000400
#define BCHP_PERIPH_MISC_PER_sotp_inout_icfg_sotp_config_0_clk_enable_SHIFT 10
#define BCHP_PERIPH_MISC_PER_sotp_inout_icfg_sotp_config_0_clk_enable_DEFAULT 0x00000001

/* PERIPH_MISC_PER :: sotp_inout :: core_to_iproc_sotp_neutralize [09:09] */
#define BCHP_PERIPH_MISC_PER_sotp_inout_core_to_iproc_sotp_neutralize_MASK 0x00000200
#define BCHP_PERIPH_MISC_PER_sotp_inout_core_to_iproc_sotp_neutralize_SHIFT 9
#define BCHP_PERIPH_MISC_PER_sotp_inout_core_to_iproc_sotp_neutralize_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: sotp_inout :: reserved1 [08:08] */
#define BCHP_PERIPH_MISC_PER_sotp_inout_reserved1_MASK             0x00000100
#define BCHP_PERIPH_MISC_PER_sotp_inout_reserved1_SHIFT            8

/* PERIPH_MISC_PER :: sotp_inout :: iproc_to_core_sotp_sec_config [07:00] */
#define BCHP_PERIPH_MISC_PER_sotp_inout_iproc_to_core_sotp_sec_config_MASK 0x000000ff
#define BCHP_PERIPH_MISC_PER_sotp_inout_iproc_to_core_sotp_sec_config_SHIFT 0
#define BCHP_PERIPH_MISC_PER_sotp_inout_iproc_to_core_sotp_sec_config_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_CTL - UNIMAC control register (used in 3390)
 ***************************************************************************/
/* PERIPH_MISC_PER :: UNIMAC_CTL :: reserved0 [31:13] */
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_reserved0_MASK             0xffffe000
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_reserved0_SHIFT            13

/* PERIPH_MISC_PER :: UNIMAC_CTL :: rgmii0_tx_sel [12:11] */
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_rgmii0_tx_sel_MASK         0x00001800
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_rgmii0_tx_sel_SHIFT        11
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_rgmii0_tx_sel_DEFAULT      0x00000000

/* PERIPH_MISC_PER :: UNIMAC_CTL :: rgmii1_tx_sel [10:09] */
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_rgmii1_tx_sel_MASK         0x00000600
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_rgmii1_tx_sel_SHIFT        9
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_rgmii1_tx_sel_DEFAULT      0x00000003

/* PERIPH_MISC_PER :: UNIMAC_CTL :: p7_rx_sel [08:07] */
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_p7_rx_sel_MASK             0x00000180
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_p7_rx_sel_SHIFT            7
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_p7_rx_sel_DEFAULT          0x00000000

/* PERIPH_MISC_PER :: UNIMAC_CTL :: p4_rx_sel [06:05] */
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_p4_rx_sel_MASK             0x00000060
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_p4_rx_sel_SHIFT            5
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_p4_rx_sel_DEFAULT          0x00000000

/* PERIPH_MISC_PER :: UNIMAC_CTL :: unimac_rx_sel [04:04] */
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_unimac_rx_sel_MASK         0x00000010
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_unimac_rx_sel_SHIFT        4
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_unimac_rx_sel_DEFAULT      0x00000000

/* PERIPH_MISC_PER :: UNIMAC_CTL :: unimac_mdio_en [03:02] */
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_unimac_mdio_en_MASK        0x0000000c
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_unimac_mdio_en_SHIFT       2
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_unimac_mdio_en_DEFAULT     0x00000001

/* PERIPH_MISC_PER :: UNIMAC_CTL :: switch_mdio_en [01:00] */
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_switch_mdio_en_MASK        0x00000003
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_switch_mdio_en_SHIFT       0
#define BCHP_PERIPH_MISC_PER_UNIMAC_CTL_switch_mdio_en_DEFAULT     0x00000002

/***************************************************************************
 *MASK_UBUS_ERRORS - Mask UBUS errors generated by slave devices
 ***************************************************************************/
/* PERIPH_MISC_PER :: MASK_UBUS_ERRORS :: reserved0 [31:01] */
#define BCHP_PERIPH_MISC_PER_MASK_UBUS_ERRORS_reserved0_MASK       0xfffffffe
#define BCHP_PERIPH_MISC_PER_MASK_UBUS_ERRORS_reserved0_SHIFT      1

/* PERIPH_MISC_PER :: MASK_UBUS_ERRORS :: mask_reg_hole_access_error [00:00] */
#define BCHP_PERIPH_MISC_PER_MASK_UBUS_ERRORS_mask_reg_hole_access_error_MASK 0x00000001
#define BCHP_PERIPH_MISC_PER_MASK_UBUS_ERRORS_mask_reg_hole_access_error_SHIFT 0
#define BCHP_PERIPH_MISC_PER_MASK_UBUS_ERRORS_mask_reg_hole_access_error_DEFAULT 0x00000001

/***************************************************************************
 *tod_sync - TOD Sync selection register (used in 68620)
 ***************************************************************************/
/* PERIPH_MISC_PER :: tod_sync :: reserved0 [31:06] */
#define BCHP_PERIPH_MISC_PER_tod_sync_reserved0_MASK               0xffffffc0
#define BCHP_PERIPH_MISC_PER_tod_sync_reserved0_SHIFT              6

/* PERIPH_MISC_PER :: tod_sync :: ts_sync_polarity [05:05] */
#define BCHP_PERIPH_MISC_PER_tod_sync_ts_sync_polarity_MASK        0x00000020
#define BCHP_PERIPH_MISC_PER_tod_sync_ts_sync_polarity_SHIFT       5
#define BCHP_PERIPH_MISC_PER_tod_sync_ts_sync_polarity_DEFAULT     0x00000000

/* PERIPH_MISC_PER :: tod_sync :: tx_sync_select [04:00] */
#define BCHP_PERIPH_MISC_PER_tod_sync_tx_sync_select_MASK          0x0000001f
#define BCHP_PERIPH_MISC_PER_tod_sync_tx_sync_select_SHIFT         0
#define BCHP_PERIPH_MISC_PER_tod_sync_tx_sync_select_DEFAULT       0x00000000

/***************************************************************************
 *PM0_PM1_RESCAL_status - PM0/PM1 RESCAL status register (used in 68620)
 ***************************************************************************/
/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_status :: reserved0 [31:20] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_reserved0_MASK  0xfff00000
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_reserved0_SHIFT 20

/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_status :: curr_comp_cnt [19:14] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_curr_comp_cnt_MASK 0x000fc000
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_curr_comp_cnt_SHIFT 14
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_curr_comp_cnt_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_status :: done [13:13] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_done_MASK       0x00002000
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_done_SHIFT      13
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_done_DEFAULT    0x00000000

/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_status :: pon [12:09] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_pon_MASK        0x00001e00
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_pon_SHIFT       9
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_pon_DEFAULT     0x00000000

/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_status :: prev_comp_cnt [08:05] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_prev_comp_cnt_MASK 0x000001e0
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_prev_comp_cnt_SHIFT 5
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_prev_comp_cnt_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_status :: rescal_state [04:02] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_rescal_state_MASK 0x0000001c
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_rescal_state_SHIFT 2
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_rescal_state_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_status :: rescalcomp [01:01] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_rescalcomp_MASK 0x00000002
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_rescalcomp_SHIFT 1
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_rescalcomp_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_status :: valid [00:00] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_valid_MASK      0x00000001
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_valid_SHIFT     0
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status_valid_DEFAULT   0x00000000

/***************************************************************************
 *PM2_PM3_RESCAL_status - PM2/PM3 RESCAL status register (used in 68620)
 ***************************************************************************/
/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_status :: reserved0 [31:20] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_reserved0_MASK  0xfff00000
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_reserved0_SHIFT 20

/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_status :: curr_comp_cnt [19:14] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_curr_comp_cnt_MASK 0x000fc000
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_curr_comp_cnt_SHIFT 14
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_curr_comp_cnt_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_status :: done [13:13] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_done_MASK       0x00002000
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_done_SHIFT      13
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_done_DEFAULT    0x00000000

/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_status :: pon [12:09] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_pon_MASK        0x00001e00
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_pon_SHIFT       9
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_pon_DEFAULT     0x00000000

/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_status :: prev_comp_cnt [08:05] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_prev_comp_cnt_MASK 0x000001e0
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_prev_comp_cnt_SHIFT 5
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_prev_comp_cnt_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_status :: rescal_state [04:02] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_rescal_state_MASK 0x0000001c
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_rescal_state_SHIFT 2
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_rescal_state_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_status :: rescalcomp [01:01] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_rescalcomp_MASK 0x00000002
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_rescalcomp_SHIFT 1
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_rescalcomp_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_status :: valid [00:00] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_valid_MASK      0x00000001
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_valid_SHIFT     0
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status_valid_DEFAULT   0x00000000

/***************************************************************************
 *SGB_RESCAL_status - SGB RESCAL status register (used in 68620)
 ***************************************************************************/
/* PERIPH_MISC_PER :: SGB_RESCAL_status :: reserved0 [31:20] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_reserved0_MASK      0xfff00000
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_reserved0_SHIFT     20

/* PERIPH_MISC_PER :: SGB_RESCAL_status :: curr_comp_cnt [19:14] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_curr_comp_cnt_MASK  0x000fc000
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_curr_comp_cnt_SHIFT 14
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_curr_comp_cnt_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: SGB_RESCAL_status :: done [13:13] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_done_MASK           0x00002000
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_done_SHIFT          13
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_done_DEFAULT        0x00000000

/* PERIPH_MISC_PER :: SGB_RESCAL_status :: pon [12:09] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_pon_MASK            0x00001e00
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_pon_SHIFT           9
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_pon_DEFAULT         0x00000000

/* PERIPH_MISC_PER :: SGB_RESCAL_status :: prev_comp_cnt [08:05] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_prev_comp_cnt_MASK  0x000001e0
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_prev_comp_cnt_SHIFT 5
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_prev_comp_cnt_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: SGB_RESCAL_status :: rescal_state [04:02] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_rescal_state_MASK   0x0000001c
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_rescal_state_SHIFT  2
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_rescal_state_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: SGB_RESCAL_status :: rescalcomp [01:01] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_rescalcomp_MASK     0x00000002
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_rescalcomp_SHIFT    1
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_rescalcomp_DEFAULT  0x00000000

/* PERIPH_MISC_PER :: SGB_RESCAL_status :: valid [00:00] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_valid_MASK          0x00000001
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_valid_SHIFT         0
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_status_valid_DEFAULT       0x00000000

/***************************************************************************
 *PM0_PM1_RESCAL_config - PM0/PM1 RESCAL configuration register (used in 68620)
 ***************************************************************************/
/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_config :: reserved0 [31:16] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_reserved0_MASK  0xffff0000
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_reserved0_SHIFT 16

/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_config :: diag_on [15:15] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_diag_on_MASK    0x00008000
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_diag_on_SHIFT   15
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_diag_on_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_config :: pwrdn [14:14] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_pwrdn_MASK      0x00004000
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_pwrdn_SHIFT     14
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_pwrdn_DEFAULT   0x00000001

/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_config :: rescal_ctrl [13:01] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_rescal_ctrl_MASK 0x00003ffe
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_rescal_ctrl_SHIFT 1
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_rescal_ctrl_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM0_PM1_RESCAL_config :: rstb [00:00] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_rstb_MASK       0x00000001
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_rstb_SHIFT      0
#define BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_config_rstb_DEFAULT    0x00000000

/***************************************************************************
 *PM2_PM3_RESCAL_config - PM2/PM3 RESCAL configuration register (used in 68620)
 ***************************************************************************/
/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_config :: reserved0 [31:16] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_reserved0_MASK  0xffff0000
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_reserved0_SHIFT 16

/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_config :: diag_on [15:15] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_diag_on_MASK    0x00008000
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_diag_on_SHIFT   15
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_diag_on_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_config :: pwrdn [14:14] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_pwrdn_MASK      0x00004000
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_pwrdn_SHIFT     14
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_pwrdn_DEFAULT   0x00000001

/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_config :: rescal_ctrl [13:01] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_rescal_ctrl_MASK 0x00003ffe
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_rescal_ctrl_SHIFT 1
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_rescal_ctrl_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: PM2_PM3_RESCAL_config :: rstb [00:00] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_rstb_MASK       0x00000001
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_rstb_SHIFT      0
#define BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_config_rstb_DEFAULT    0x00000000

/***************************************************************************
 *SGB_RESCAL_config - SGB RESCAL configuration register (used in 68620)
 ***************************************************************************/
/* PERIPH_MISC_PER :: SGB_RESCAL_config :: reserved0 [31:16] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_reserved0_MASK      0xffff0000
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_reserved0_SHIFT     16

/* PERIPH_MISC_PER :: SGB_RESCAL_config :: diag_on [15:15] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_diag_on_MASK        0x00008000
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_diag_on_SHIFT       15
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_diag_on_DEFAULT     0x00000000

/* PERIPH_MISC_PER :: SGB_RESCAL_config :: pwrdn [14:14] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_pwrdn_MASK          0x00004000
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_pwrdn_SHIFT         14
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_pwrdn_DEFAULT       0x00000001

/* PERIPH_MISC_PER :: SGB_RESCAL_config :: rescal_ctrl [13:01] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_rescal_ctrl_MASK    0x00003ffe
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_rescal_ctrl_SHIFT   1
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_rescal_ctrl_DEFAULT 0x00000000

/* PERIPH_MISC_PER :: SGB_RESCAL_config :: rstb [00:00] */
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_rstb_MASK           0x00000001
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_rstb_SHIFT          0
#define BCHP_PERIPH_MISC_PER_SGB_RESCAL_config_rstb_DEFAULT        0x00000000

/***************************************************************************
 *PM0_PM1_TMON_config - PM0/PM1 TMON configuration register (used in 68620)
 ***************************************************************************/
/* PERIPH_MISC_PER :: PM0_PM1_TMON_config :: reserved0 [31:04] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_TMON_config_reserved0_MASK    0xfffffff0
#define BCHP_PERIPH_MISC_PER_PM0_PM1_TMON_config_reserved0_SHIFT   4

/* PERIPH_MISC_PER :: PM0_PM1_TMON_config :: pwrdn [03:03] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_TMON_config_pwrdn_MASK        0x00000008
#define BCHP_PERIPH_MISC_PER_PM0_PM1_TMON_config_pwrdn_SHIFT       3
#define BCHP_PERIPH_MISC_PER_PM0_PM1_TMON_config_pwrdn_DEFAULT     0x00000000

/* PERIPH_MISC_PER :: PM0_PM1_TMON_config :: ctrl [02:00] */
#define BCHP_PERIPH_MISC_PER_PM0_PM1_TMON_config_ctrl_MASK         0x00000007
#define BCHP_PERIPH_MISC_PER_PM0_PM1_TMON_config_ctrl_SHIFT        0
#define BCHP_PERIPH_MISC_PER_PM0_PM1_TMON_config_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *PM2_PM3_TMON_config - PM2/PM3 TMON configuration register (used in 68620)
 ***************************************************************************/
/* PERIPH_MISC_PER :: PM2_PM3_TMON_config :: reserved0 [31:04] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_TMON_config_reserved0_MASK    0xfffffff0
#define BCHP_PERIPH_MISC_PER_PM2_PM3_TMON_config_reserved0_SHIFT   4

/* PERIPH_MISC_PER :: PM2_PM3_TMON_config :: pwrdn [03:03] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_TMON_config_pwrdn_MASK        0x00000008
#define BCHP_PERIPH_MISC_PER_PM2_PM3_TMON_config_pwrdn_SHIFT       3
#define BCHP_PERIPH_MISC_PER_PM2_PM3_TMON_config_pwrdn_DEFAULT     0x00000000

/* PERIPH_MISC_PER :: PM2_PM3_TMON_config :: ctrl [02:00] */
#define BCHP_PERIPH_MISC_PER_PM2_PM3_TMON_config_ctrl_MASK         0x00000007
#define BCHP_PERIPH_MISC_PER_PM2_PM3_TMON_config_ctrl_SHIFT        0
#define BCHP_PERIPH_MISC_PER_PM2_PM3_TMON_config_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *SGB_TMON_config - SGB TMON configuration register (used in 68620)
 ***************************************************************************/
/* PERIPH_MISC_PER :: SGB_TMON_config :: reserved0 [31:04] */
#define BCHP_PERIPH_MISC_PER_SGB_TMON_config_reserved0_MASK        0xfffffff0
#define BCHP_PERIPH_MISC_PER_SGB_TMON_config_reserved0_SHIFT       4

/* PERIPH_MISC_PER :: SGB_TMON_config :: pwrdn [03:03] */
#define BCHP_PERIPH_MISC_PER_SGB_TMON_config_pwrdn_MASK            0x00000008
#define BCHP_PERIPH_MISC_PER_SGB_TMON_config_pwrdn_SHIFT           3
#define BCHP_PERIPH_MISC_PER_SGB_TMON_config_pwrdn_DEFAULT         0x00000000

/* PERIPH_MISC_PER :: SGB_TMON_config :: ctrl [02:00] */
#define BCHP_PERIPH_MISC_PER_SGB_TMON_config_ctrl_MASK             0x00000007
#define BCHP_PERIPH_MISC_PER_SGB_TMON_config_ctrl_SHIFT            0
#define BCHP_PERIPH_MISC_PER_SGB_TMON_config_ctrl_DEFAULT          0x00000000

/***************************************************************************
 *MDIO_master_select - MDIO master select register (used in 68620)
 ***************************************************************************/
/* PERIPH_MISC_PER :: MDIO_master_select :: reserved0 [31:01] */
#define BCHP_PERIPH_MISC_PER_MDIO_master_select_reserved0_MASK     0xfffffffe
#define BCHP_PERIPH_MISC_PER_MDIO_master_select_reserved0_SHIFT    1

/* PERIPH_MISC_PER :: MDIO_master_select :: INT_MDIO_SEL [00:00] */
#define BCHP_PERIPH_MISC_PER_MDIO_master_select_INT_MDIO_SEL_MASK  0x00000001
#define BCHP_PERIPH_MISC_PER_MDIO_master_select_INT_MDIO_SEL_SHIFT 0
#define BCHP_PERIPH_MISC_PER_MDIO_master_select_INT_MDIO_SEL_DEFAULT 0x00000000

#endif /* #ifndef BCHP_PERIPH_MISC_PER_H__ */

/* End of File */
