# File saved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
# 
# non-default properties - (restore without -noprops)
property attrcolor #000000
property attrfontsize 8
property autobundle 1
property backgroundcolor #ffffff
property boxcolor0 #000000
property boxcolor1 #000000
property boxcolor2 #000000
property boxinstcolor #000000
property boxpincolor #000000
property buscolor #008000
property closeenough 5
property createnetattrdsp 2048
property decorate 1
property elidetext 40
property fillcolor1 #ffffcc
property fillcolor2 #dfebf8
property fillcolor3 #f0f0f0
property gatecellname 2
property instattrmax 30
property instdrag 15
property instorder 1
property marksize 12
property maxfontsize 12
property maxzoom 5
property netcolor #19b400
property objecthighlight0 #ff00ff
property objecthighlight1 #ffff00
property objecthighlight2 #00ff00
property objecthighlight3 #ff6666
property objecthighlight4 #0000ff
property objecthighlight5 #ffc800
property objecthighlight7 #00ffff
property objecthighlight8 #ff00ff
property objecthighlight9 #ccccff
property objecthighlight10 #0ead00
property objecthighlight11 #cefc00
property objecthighlight12 #9e2dbe
property objecthighlight13 #ba6a29
property objecthighlight14 #fc0188
property objecthighlight15 #02f990
property objecthighlight16 #f1b0fb
property objecthighlight17 #fec004
property objecthighlight18 #149bff
property objecthighlight19 #eb591b
property overlapcolor #19b400
property pbuscolor #000000
property pbusnamecolor #000000
property pinattrmax 20
property pinorder 2
property pinpermute 0
property portcolor #000000
property portnamecolor #000000
property ripindexfontsize 8
property rippercolor #000000
property rubberbandcolor #000000
property rubberbandfontsize 12
property selectattr 0
property selectionappearance 2
property selectioncolor #0000ff
property sheetheight 44
property sheetwidth 68
property showmarks 1
property shownetname 0
property showpagenumbers 1
property showripindex 4
property timelimit 1
#
module new AXI_Test_wrapper work:AXI_Test_wrapper:NOFILE -nosplit
load symbol AXI_Test work:AXI_Test:NOFILE HIERBOX pin DDR_cas_n inout.left pin DDR_ck_n inout.left pin DDR_ck_p inout.left pin DDR_cke inout.left pin DDR_cs_n inout.left pin DDR_odt inout.left pin DDR_ras_n inout.left pin DDR_reset_n inout.left pin DDR_we_n inout.left pin FIXED_IO_ddr_vrn inout.left pin FIXED_IO_ddr_vrp inout.left pin FIXED_IO_ps_clk inout.right pin FIXED_IO_ps_porb inout.right pin FIXED_IO_ps_srstb inout.right pin i_Mode_0 input.left pin i_Trigger_0 input.left pin o_CMOS_Sync_Clk_0 output.right pin o_SPI_CS_0 output.right pin o_SPI_Clk_0 output.right pin o_SPI_MOSI_0 output.right pinBus DDR_addr inout.right [14:0] pinBus DDR_ba inout.right [2:0] pinBus DDR_dm inout.right [3:0] pinBus DDR_dq inout.right [31:0] pinBus DDR_dqs_n inout.right [3:0] pinBus DDR_dqs_p inout.right [3:0] pinBus FIXED_IO_mio inout.right [53:0] pinBus i_CMOS_Data_0 input.left [11:0] pinBus o_LED_0 output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol IBUF hdi_primitives BUF pin O output pin I input fillcolor 1
load symbol OBUF hdi_primitives BUF pin O output pin I input fillcolor 1
load symbol AXI_Test_PL_SPI_ADC_MasterStr_0_0 work_library16_17:AXI_Test_PL_SPI_ADC_MasterStr_0_0:AXI_Test_PL_SPI_ADC_MasterStr_0_0.edf HIERBOX pin i_ADC_Work input.left pin i_CMOS_Clk input.left pin i_Mode input.left pin i_SPI_MISO input.left pin i_Trigger input.left pin m00_axis_aclk input.left pin m00_axis_aresetn input.left pin m00_axis_tlast output.right pin m00_axis_tready input.left pin m00_axis_tvalid output.right pin o_CMOS_Sync_Clk output.right pin o_SPI_CS output.right pin o_SPI_Clk output.right pin o_SPI_MOSI output.right pin s00_axi_aclk input.left pin s00_axi_aresetn input.left pin s00_axi_arready output.right pin s00_axi_arvalid input.left pin s00_axi_awready output.right pin s00_axi_awvalid input.left pin s00_axi_bready input.left pin s00_axi_bvalid output.right pin s00_axi_rready input.left pin s00_axi_rvalid output.right pin s00_axi_wready output.right pin s00_axi_wvalid input.left pinBus i_CMOS_Data input.left [11:0] pinBus m00_axis_tdata output.right [31:0] pinBus m00_axis_tstrb output.right [3:0] pinBus o_LED output.right [7:0] pinBus s00_axi_araddr input.left [4:0] pinBus s00_axi_arprot input.left [2:0] pinBus s00_axi_awaddr input.left [4:0] pinBus s00_axi_awprot input.left [2:0] pinBus s00_axi_bresp output.right [1:0] pinBus s00_axi_rdata output.right [31:0] pinBus s00_axi_rresp output.right [1:0] pinBus s00_axi_wdata input.left [31:0] pinBus s00_axi_wstrb input.left [3:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol AXI_Test_axi_dma_0 work_library17_18:AXI_Test_axi_dma_0:AXI_Test_axi_dma_0.edf HIERBOX pin axi_resetn input.left pin m_axi_s2mm_aclk input.left pin m_axi_s2mm_awready input.left pin m_axi_s2mm_awvalid output.right pin m_axi_s2mm_bready output.right pin m_axi_s2mm_bvalid input.left pin m_axi_s2mm_wlast output.right pin m_axi_s2mm_wready input.left pin m_axi_s2mm_wvalid output.right pin s2mm_introut output.right pin s2mm_prmry_reset_out_n output.right pin s_axi_lite_aclk input.left pin s_axi_lite_arready output.right pin s_axi_lite_arvalid input.left pin s_axi_lite_awready output.right pin s_axi_lite_awvalid input.left pin s_axi_lite_bready input.left pin s_axi_lite_bvalid output.right pin s_axi_lite_rready input.left pin s_axi_lite_rvalid output.right pin s_axi_lite_wready output.right pin s_axi_lite_wvalid input.left pin s_axis_s2mm_tlast input.left pin s_axis_s2mm_tready output.right pin s_axis_s2mm_tvalid input.left pinBus axi_dma_tstvec output.right [31:0] pinBus m_axi_s2mm_awaddr output.right [31:0] pinBus m_axi_s2mm_awburst output.right [1:0] pinBus m_axi_s2mm_awcache output.right [3:0] pinBus m_axi_s2mm_awlen output.right [7:0] pinBus m_axi_s2mm_awprot output.right [2:0] pinBus m_axi_s2mm_awsize output.right [2:0] pinBus m_axi_s2mm_bresp input.left [1:0] pinBus m_axi_s2mm_wdata output.right [31:0] pinBus m_axi_s2mm_wstrb output.right [3:0] pinBus s_axi_lite_araddr input.left [9:0] pinBus s_axi_lite_awaddr input.left [9:0] pinBus s_axi_lite_bresp output.right [1:0] pinBus s_axi_lite_rdata output.right [31:0] pinBus s_axi_lite_rresp output.right [1:0] pinBus s_axi_lite_wdata input.left [31:0] pinBus s_axis_s2mm_tdata input.left [31:0] pinBus s_axis_s2mm_tkeep input.left [3:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol AXI_Test_axi_mem_intercon_1 work:AXI_Test_axi_mem_intercon_1:NOFILE HIERBOX pin ACLK input.left pin ARESETN input.left pin M00_ACLK input.left pin M00_ARESETN input.left pin M00_AXI_awready input.left pin M00_AXI_awvalid output.right pin M00_AXI_bready output.right pin M00_AXI_bvalid input.left pin M00_AXI_wlast output.right pin M00_AXI_wready input.left pin M00_AXI_wvalid output.right pin S00_ACLK input.left pin S00_ARESETN input.left pin S00_AXI_awready output.right pin S00_AXI_awvalid input.left pin S00_AXI_bready input.left pin S00_AXI_bvalid output.right pin S00_AXI_wlast input.left pin S00_AXI_wready output.right pin S00_AXI_wvalid input.left pinBus M00_AXI_awaddr output.right [31:0] pinBus M00_AXI_awburst output.right [1:0] pinBus M00_AXI_awcache output.right [3:0] pinBus M00_AXI_awlen output.right [3:0] pinBus M00_AXI_awlock output.right [1:0] pinBus M00_AXI_awprot output.right [2:0] pinBus M00_AXI_awqos output.right [3:0] pinBus M00_AXI_awsize output.right [2:0] pinBus M00_AXI_bresp input.left [1:0] pinBus M00_AXI_wdata output.right [63:0] pinBus M00_AXI_wstrb output.right [7:0] pinBus S00_AXI_awaddr input.left [31:0] pinBus S00_AXI_awburst input.left [1:0] pinBus S00_AXI_awcache input.left [3:0] pinBus S00_AXI_awlen input.left [7:0] pinBus S00_AXI_awprot input.left [2:0] pinBus S00_AXI_awsize input.left [2:0] pinBus S00_AXI_bresp output.right [1:0] pinBus S00_AXI_wdata input.left [31:0] pinBus S00_AXI_wstrb input.left [3:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol AXI_Test_processing_system7_0_0 work_library18_19:AXI_Test_processing_system7_0_0:AXI_Test_processing_system7_0_0.edf HIERBOX pin DDR_CAS_n inout.left pin DDR_CKE inout.left pin DDR_CS_n inout.left pin DDR_Clk inout.left pin DDR_Clk_n inout.left pin DDR_DRSTB inout.left pin DDR_ODT inout.left pin DDR_RAS_n inout.left pin DDR_VRN inout.left pin DDR_VRP inout.left pin DDR_WEB inout.left pin FCLK_CLK0 output.right pin FCLK_RESET0_N output.right pin M_AXI_GP0_ACLK input.left pin M_AXI_GP0_ARREADY input.left pin M_AXI_GP0_ARVALID output.right pin M_AXI_GP0_AWREADY input.left pin M_AXI_GP0_AWVALID output.right pin M_AXI_GP0_BREADY output.right pin M_AXI_GP0_BVALID input.left pin M_AXI_GP0_RLAST input.left pin M_AXI_GP0_RREADY output.right pin M_AXI_GP0_RVALID input.left pin M_AXI_GP0_WLAST output.right pin M_AXI_GP0_WREADY input.left pin M_AXI_GP0_WVALID output.right pin PS_CLK inout.left pin PS_PORB inout.left pin PS_SRSTB inout.right pin S_AXI_HP0_ACLK input.left pin S_AXI_HP0_ARREADY output.right pin S_AXI_HP0_ARVALID input.left pin S_AXI_HP0_AWREADY output.right pin S_AXI_HP0_AWVALID input.left pin S_AXI_HP0_BREADY input.left pin S_AXI_HP0_BVALID output.right pin S_AXI_HP0_RDISSUECAP1_EN input.left pin S_AXI_HP0_RLAST output.right pin S_AXI_HP0_RREADY input.left pin S_AXI_HP0_RVALID output.right pin S_AXI_HP0_WLAST input.left pin S_AXI_HP0_WREADY output.right pin S_AXI_HP0_WRISSUECAP1_EN input.left pin S_AXI_HP0_WVALID input.left pin TTC0_WAVE0_OUT output.right pin TTC0_WAVE1_OUT output.right pin TTC0_WAVE2_OUT output.right pin USB0_VBUS_PWRFAULT input.left pin USB0_VBUS_PWRSELECT output.right pinBus DDR_Addr inout.right [14:0] pinBus DDR_BankAddr inout.right [2:0] pinBus DDR_DM inout.right [3:0] pinBus DDR_DQ inout.right [31:0] pinBus DDR_DQS inout.right [3:0] pinBus DDR_DQS_n inout.right [3:0] pinBus MIO inout.right [53:0] pinBus M_AXI_GP0_ARADDR output.right [31:0] pinBus M_AXI_GP0_ARBURST output.right [1:0] pinBus M_AXI_GP0_ARCACHE output.right [3:0] pinBus M_AXI_GP0_ARID output.right [11:0] pinBus M_AXI_GP0_ARLEN output.right [3:0] pinBus M_AXI_GP0_ARLOCK output.right [1:0] pinBus M_AXI_GP0_ARPROT output.right [2:0] pinBus M_AXI_GP0_ARQOS output.right [3:0] pinBus M_AXI_GP0_ARSIZE output.right [2:0] pinBus M_AXI_GP0_AWADDR output.right [31:0] pinBus M_AXI_GP0_AWBURST output.right [1:0] pinBus M_AXI_GP0_AWCACHE output.right [3:0] pinBus M_AXI_GP0_AWID output.right [11:0] pinBus M_AXI_GP0_AWLEN output.right [3:0] pinBus M_AXI_GP0_AWLOCK output.right [1:0] pinBus M_AXI_GP0_AWPROT output.right [2:0] pinBus M_AXI_GP0_AWQOS output.right [3:0] pinBus M_AXI_GP0_AWSIZE output.right [2:0] pinBus M_AXI_GP0_BID input.left [11:0] pinBus M_AXI_GP0_BRESP input.left [1:0] pinBus M_AXI_GP0_RDATA input.left [31:0] pinBus M_AXI_GP0_RID input.left [11:0] pinBus M_AXI_GP0_RRESP input.left [1:0] pinBus M_AXI_GP0_WDATA output.right [31:0] pinBus M_AXI_GP0_WID output.right [11:0] pinBus M_AXI_GP0_WSTRB output.right [3:0] pinBus S_AXI_HP0_ARADDR input.left [31:0] pinBus S_AXI_HP0_ARBURST input.left [1:0] pinBus S_AXI_HP0_ARCACHE input.left [3:0] pinBus S_AXI_HP0_ARID input.left [5:0] pinBus S_AXI_HP0_ARLEN input.left [3:0] pinBus S_AXI_HP0_ARLOCK input.left [1:0] pinBus S_AXI_HP0_ARPROT input.left [2:0] pinBus S_AXI_HP0_ARQOS input.left [3:0] pinBus S_AXI_HP0_ARSIZE input.left [2:0] pinBus S_AXI_HP0_AWADDR input.left [31:0] pinBus S_AXI_HP0_AWBURST input.left [1:0] pinBus S_AXI_HP0_AWCACHE input.left [3:0] pinBus S_AXI_HP0_AWID input.left [5:0] pinBus S_AXI_HP0_AWLEN input.left [3:0] pinBus S_AXI_HP0_AWLOCK input.left [1:0] pinBus S_AXI_HP0_AWPROT input.left [2:0] pinBus S_AXI_HP0_AWQOS input.left [3:0] pinBus S_AXI_HP0_AWSIZE input.left [2:0] pinBus S_AXI_HP0_BID output.right [5:0] pinBus S_AXI_HP0_BRESP output.right [1:0] pinBus S_AXI_HP0_RACOUNT output.right [2:0] pinBus S_AXI_HP0_RCOUNT output.right [7:0] pinBus S_AXI_HP0_RDATA output.right [63:0] pinBus S_AXI_HP0_RID output.right [5:0] pinBus S_AXI_HP0_RRESP output.right [1:0] pinBus S_AXI_HP0_WACOUNT output.right [5:0] pinBus S_AXI_HP0_WCOUNT output.right [7:0] pinBus S_AXI_HP0_WDATA input.left [63:0] pinBus S_AXI_HP0_WID input.left [5:0] pinBus S_AXI_HP0_WSTRB input.left [7:0] pinBus USB0_PORT_INDCTL output.right [1:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol AXI_Test_ps7_0_axi_periph_0 work:AXI_Test_ps7_0_axi_periph_0:NOFILE HIERBOX pin ACLK input.left pin ARESETN input.left pin M00_ACLK input.left pin M00_ARESETN input.left pin M00_AXI_arready input.left pin M00_AXI_arvalid output.right pin M00_AXI_awready input.left pin M00_AXI_awvalid output.right pin M00_AXI_bready output.right pin M00_AXI_bvalid input.left pin M00_AXI_rready output.right pin M00_AXI_rvalid input.left pin M00_AXI_wready input.left pin M00_AXI_wvalid output.right pin M01_ACLK input.left pin M01_ARESETN input.left pin M01_AXI_arready input.left pin M01_AXI_arvalid output.right pin M01_AXI_awready input.left pin M01_AXI_awvalid output.right pin M01_AXI_bready output.right pin M01_AXI_bvalid input.left pin M01_AXI_rready output.right pin M01_AXI_rvalid input.left pin M01_AXI_wready input.left pin M01_AXI_wvalid output.right pin S00_ACLK input.left pin S00_ARESETN input.left pin S00_AXI_arready output.right pin S00_AXI_arvalid input.left pin S00_AXI_awready output.right pin S00_AXI_awvalid input.left pin S00_AXI_bready input.left pin S00_AXI_bvalid output.right pin S00_AXI_rlast output.right pin S00_AXI_rready input.left pin S00_AXI_rvalid output.right pin S00_AXI_wlast input.left pin S00_AXI_wready output.right pin S00_AXI_wvalid input.left pinBus M00_AXI_araddr output.right [31:0] pinBus M00_AXI_arprot output.right [2:0] pinBus M00_AXI_awaddr output.right [31:0] pinBus M00_AXI_awprot output.right [2:0] pinBus M00_AXI_bresp input.left [1:0] pinBus M00_AXI_rdata input.left [31:0] pinBus M00_AXI_rresp input.left [1:0] pinBus M00_AXI_wdata output.right [31:0] pinBus M00_AXI_wstrb output.right [3:0] pinBus M01_AXI_araddr output.right [31:0] pinBus M01_AXI_awaddr output.right [31:0] pinBus M01_AXI_bresp input.left [1:0] pinBus M01_AXI_rdata input.left [31:0] pinBus M01_AXI_rresp input.left [1:0] pinBus M01_AXI_wdata output.right [31:0] pinBus S00_AXI_araddr input.left [31:0] pinBus S00_AXI_arburst input.left [1:0] pinBus S00_AXI_arcache input.left [3:0] pinBus S00_AXI_arid input.left [11:0] pinBus S00_AXI_arlen input.left [3:0] pinBus S00_AXI_arlock input.left [1:0] pinBus S00_AXI_arprot input.left [2:0] pinBus S00_AXI_arqos input.left [3:0] pinBus S00_AXI_arsize input.left [2:0] pinBus S00_AXI_awaddr input.left [31:0] pinBus S00_AXI_awburst input.left [1:0] pinBus S00_AXI_awcache input.left [3:0] pinBus S00_AXI_awid input.left [11:0] pinBus S00_AXI_awlen input.left [3:0] pinBus S00_AXI_awlock input.left [1:0] pinBus S00_AXI_awprot input.left [2:0] pinBus S00_AXI_awqos input.left [3:0] pinBus S00_AXI_awsize input.left [2:0] pinBus S00_AXI_bid output.right [11:0] pinBus S00_AXI_bresp output.right [1:0] pinBus S00_AXI_rdata output.right [31:0] pinBus S00_AXI_rid output.right [11:0] pinBus S00_AXI_rresp output.right [1:0] pinBus S00_AXI_wdata input.left [31:0] pinBus S00_AXI_wid input.left [11:0] pinBus S00_AXI_wstrb input.left [3:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol AXI_Test_rst_ps7_0_100M_0 work_library19_20:AXI_Test_rst_ps7_0_100M_0:AXI_Test_rst_ps7_0_100M_0.edf HIERBOX pin aux_reset_in input.left pin dcm_locked input.left pin ext_reset_in input.left pin mb_debug_sys_rst input.left pin mb_reset output.right pin slowest_sync_clk input.left pinBus bus_struct_reset output.right [0:0] pinBus interconnect_aresetn output.right [0:0] pinBus peripheral_aresetn output.right [0:0] pinBus peripheral_reset output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load port DDR_cas_n inout -pg 1 -lvl 4 -x 9050 -y 20
load port DDR_ck_n inout -pg 1 -lvl 4 -x 9050 -y 40
load port DDR_ck_p inout -pg 1 -lvl 4 -x 9050 -y 60
load port DDR_cke inout -pg 1 -lvl 4 -x 9050 -y 80
load port DDR_cs_n inout -pg 1 -lvl 4 -x 9050 -y 100
load port DDR_odt inout -pg 1 -lvl 4 -x 9050 -y 120
load port DDR_ras_n inout -pg 1 -lvl 4 -x 9050 -y 140
load port DDR_reset_n inout -pg 1 -lvl 4 -x 9050 -y 160
load port DDR_we_n inout -pg 1 -lvl 4 -x 9050 -y 180
load port FIXED_IO_ddr_vrn inout -pg 1 -lvl 4 -x 9050 -y 200
load port FIXED_IO_ddr_vrp inout -pg 1 -lvl 4 -x 9050 -y 220
load port FIXED_IO_ps_clk inout -pg 1 -lvl 4 -x 9050 -y 420
load port FIXED_IO_ps_porb inout -pg 1 -lvl 4 -x 9050 -y 440
load port FIXED_IO_ps_srstb inout -pg 1 -lvl 4 -x 9050 -y 460
load port i_Mode_0 input -pg 1 -lvl 0 -x 0 -y 470
load port i_Trigger_0 input -pg 1 -lvl 0 -x 0 -y 540
load port o_CMOS_Sync_Clk_0 output -pg 1 -lvl 4 -x 9050 -y 500
load port o_SPI_CS_0 output -pg 1 -lvl 4 -x 9050 -y 570
load port o_SPI_Clk_0 output -pg 1 -lvl 4 -x 9050 -y 640
load port o_SPI_MOSI_0 output -pg 1 -lvl 4 -x 9050 -y 710
load portBus DDR_addr inout [14:0] -attr @name DDR_addr[14:0] -pg 1 -lvl 4 -x 9050 -y 280
load portBus DDR_ba inout [2:0] -attr @name DDR_ba[2:0] -pg 1 -lvl 4 -x 9050 -y 300
load portBus DDR_dm inout [3:0] -attr @name DDR_dm[3:0] -pg 1 -lvl 4 -x 9050 -y 320
load portBus DDR_dq inout [31:0] -attr @name DDR_dq[31:0] -pg 1 -lvl 4 -x 9050 -y 340
load portBus DDR_dqs_n inout [3:0] -attr @name DDR_dqs_n[3:0] -pg 1 -lvl 4 -x 9050 -y 360
load portBus DDR_dqs_p inout [3:0] -attr @name DDR_dqs_p[3:0] -pg 1 -lvl 4 -x 9050 -y 380
load portBus FIXED_IO_mio inout [53:0] -attr @name FIXED_IO_mio[53:0] -pg 1 -lvl 4 -x 9050 -y 400
load portBus i_CMOS_Data_0 input [11:0] -attr @name i_CMOS_Data_0[11:0] -pg 1 -lvl 0 -x 0 -y 260
load portBus o_LED_0 output [7:0] -attr @name o_LED_0[7:0] -pg 1 -lvl 4 -x 9050 -y 780
load inst AXI_Test_i AXI_Test work:AXI_Test:NOFILE -autohide -attr @cell(#000000) AXI_Test -attr @fillcolor #fafafa -pinBusAttr DDR_addr @name DDR_addr[14:0] -pinBusAttr DDR_ba @name DDR_ba[2:0] -pinBusAttr DDR_dm @name DDR_dm[3:0] -pinBusAttr DDR_dq @name DDR_dq[31:0] -pinBusAttr DDR_dqs_n @name DDR_dqs_n[3:0] -pinBusAttr DDR_dqs_p @name DDR_dqs_p[3:0] -pinBusAttr FIXED_IO_mio @name FIXED_IO_mio[53:0] -pinBusAttr i_CMOS_Data_0 @name i_CMOS_Data_0[11:0] -pinBusAttr o_LED_0 @name o_LED_0[7:0] -pg 1 -lvl 2 -x 750 -y 278
load inst i_CMOS_Data_0_IBUF[0]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 260
load inst i_CMOS_Data_0_IBUF[10]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 1100
load inst i_CMOS_Data_0_IBUF[11]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 1170
load inst i_CMOS_Data_0_IBUF[1]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 330
load inst i_CMOS_Data_0_IBUF[2]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 400
load inst i_CMOS_Data_0_IBUF[3]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 610
load inst i_CMOS_Data_0_IBUF[4]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 680
load inst i_CMOS_Data_0_IBUF[5]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 750
load inst i_CMOS_Data_0_IBUF[6]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 820
load inst i_CMOS_Data_0_IBUF[7]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 890
load inst i_CMOS_Data_0_IBUF[8]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 960
load inst i_CMOS_Data_0_IBUF[9]_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 1030
load inst i_Mode_0_IBUF_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 470
load inst i_Trigger_0_IBUF_inst IBUF hdi_primitives -attr @cell(#000000) IBUF -pg 1 -lvl 1 -x 60 -y 540
load inst o_CMOS_Sync_Clk_0_OBUF_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 500
load inst o_LED_0_OBUF[0]_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 780
load inst o_LED_0_OBUF[1]_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 850
load inst o_LED_0_OBUF[2]_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 920
load inst o_LED_0_OBUF[3]_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 990
load inst o_LED_0_OBUF[4]_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 1060
load inst o_LED_0_OBUF[5]_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 1130
load inst o_LED_0_OBUF[6]_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 1200
load inst o_LED_0_OBUF[7]_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 1270
load inst o_SPI_CS_0_OBUF_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 570
load inst o_SPI_Clk_0_OBUF_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 640
load inst o_SPI_MOSI_0_OBUF_inst OBUF hdi_primitives -attr @cell(#000000) OBUF -pg 1 -lvl 3 -x 8760 -y 710
load inst AXI_Test_i|PL_SPI_ADC_MasterStr_0 AXI_Test_PL_SPI_ADC_MasterStr_0_0 work_library16_17:AXI_Test_PL_SPI_ADC_MasterStr_0_0:AXI_Test_PL_SPI_ADC_MasterStr_0_0.edf -hier AXI_Test_i -autohide -attr @cell(#000000) AXI_Test_PL_SPI_ADC_MasterStr_0_0 -attr @name PL_SPI_ADC_MasterStr_0 -pinBusAttr i_CMOS_Data @name i_CMOS_Data[11:0] -pinBusAttr m00_axis_tdata @name m00_axis_tdata[31:0] -pinBusAttr m00_axis_tstrb @name m00_axis_tstrb[3:0] -pinBusAttr m00_axis_tstrb @attr n/c -pinBusAttr o_LED @name o_LED[7:0] -pinBusAttr s00_axi_araddr @name s00_axi_araddr[4:0] -pinBusAttr s00_axi_arprot @name s00_axi_arprot[2:0] -pinBusAttr s00_axi_awaddr @name s00_axi_awaddr[4:0] -pinBusAttr s00_axi_awprot @name s00_axi_awprot[2:0] -pinBusAttr s00_axi_bresp @name s00_axi_bresp[1:0] -pinBusAttr s00_axi_rdata @name s00_axi_rdata[31:0] -pinBusAttr s00_axi_rresp @name s00_axi_rresp[1:0] -pinBusAttr s00_axi_wdata @name s00_axi_wdata[31:0] -pinBusAttr s00_axi_wstrb @name s00_axi_wstrb[3:0] -pg 1 -lvl 4 -x 3960 -y 858
load inst AXI_Test_i|axi_dma AXI_Test_axi_dma_0 work_library17_18:AXI_Test_axi_dma_0:AXI_Test_axi_dma_0.edf -hier AXI_Test_i -autohide -attr @cell(#000000) AXI_Test_axi_dma_0 -attr @name axi_dma -pinAttr s2mm_introut @attr n/c -pinAttr s2mm_prmry_reset_out_n @attr n/c -pinBusAttr axi_dma_tstvec @name axi_dma_tstvec[31:0] -pinBusAttr axi_dma_tstvec @attr n/c -pinBusAttr m_axi_s2mm_awaddr @name m_axi_s2mm_awaddr[31:0] -pinBusAttr m_axi_s2mm_awburst @name m_axi_s2mm_awburst[1:0] -pinBusAttr m_axi_s2mm_awcache @name m_axi_s2mm_awcache[3:0] -pinBusAttr m_axi_s2mm_awcache @attr V=B\"0011\" -pinBusAttr m_axi_s2mm_awlen @name m_axi_s2mm_awlen[7:0] -pinBusAttr m_axi_s2mm_awprot @name m_axi_s2mm_awprot[2:0] -pinBusAttr m_axi_s2mm_awsize @name m_axi_s2mm_awsize[2:0] -pinBusAttr m_axi_s2mm_bresp @name m_axi_s2mm_bresp[1:0] -pinBusAttr m_axi_s2mm_wdata @name m_axi_s2mm_wdata[31:0] -pinBusAttr m_axi_s2mm_wstrb @name m_axi_s2mm_wstrb[3:0] -pinBusAttr s_axi_lite_araddr @name s_axi_lite_araddr[9:0] -pinBusAttr s_axi_lite_awaddr @name s_axi_lite_awaddr[9:0] -pinBusAttr s_axi_lite_bresp @name s_axi_lite_bresp[1:0] -pinBusAttr s_axi_lite_rdata @name s_axi_lite_rdata[31:0] -pinBusAttr s_axi_lite_rresp @name s_axi_lite_rresp[1:0] -pinBusAttr s_axi_lite_wdata @name s_axi_lite_wdata[31:0] -pinBusAttr s_axis_s2mm_tdata @name s_axis_s2mm_tdata[31:0] -pinBusAttr s_axis_s2mm_tkeep @name s_axis_s2mm_tkeep[3:0] -pg 1 -lvl 3 -x 2670 -y 978
load inst AXI_Test_i|axi_mem_intercon AXI_Test_axi_mem_intercon_1 work:AXI_Test_axi_mem_intercon_1:NOFILE -hier AXI_Test_i -autohide -attr @cell(#000000) AXI_Test_axi_mem_intercon_1 -attr @name axi_mem_intercon -pinBusAttr M00_AXI_awaddr @name M00_AXI_awaddr[31:0] -pinBusAttr M00_AXI_awburst @name M00_AXI_awburst[1:0] -pinBusAttr M00_AXI_awcache @name M00_AXI_awcache[3:0] -pinBusAttr M00_AXI_awlen @name M00_AXI_awlen[3:0] -pinBusAttr M00_AXI_awlock @name M00_AXI_awlock[1:0] -pinBusAttr M00_AXI_awprot @name M00_AXI_awprot[2:0] -pinBusAttr M00_AXI_awqos @name M00_AXI_awqos[3:0] -pinBusAttr M00_AXI_awsize @name M00_AXI_awsize[2:0] -pinBusAttr M00_AXI_bresp @name M00_AXI_bresp[1:0] -pinBusAttr M00_AXI_wdata @name M00_AXI_wdata[63:0] -pinBusAttr M00_AXI_wstrb @name M00_AXI_wstrb[7:0] -pinBusAttr S00_AXI_awaddr @name S00_AXI_awaddr[31:0] -pinBusAttr S00_AXI_awburst @name S00_AXI_awburst[1:0] -pinBusAttr S00_AXI_awcache @name S00_AXI_awcache[3:0] -pinBusAttr S00_AXI_awcache @attr V=B\"0011\" -pinBusAttr S00_AXI_awlen @name S00_AXI_awlen[7:0] -pinBusAttr S00_AXI_awprot @name S00_AXI_awprot[2:0] -pinBusAttr S00_AXI_awsize @name S00_AXI_awsize[2:0] -pinBusAttr S00_AXI_bresp @name S00_AXI_bresp[1:0] -pinBusAttr S00_AXI_wdata @name S00_AXI_wdata[31:0] -pinBusAttr S00_AXI_wstrb @name S00_AXI_wstrb[3:0] -pg 1 -lvl 2 -x 1820 -y 1818
load inst AXI_Test_i|processing_system7_0 AXI_Test_processing_system7_0_0 work_library18_19:AXI_Test_processing_system7_0_0:AXI_Test_processing_system7_0_0.edf -hier AXI_Test_i -autohide -attr @cell(#000000) AXI_Test_processing_system7_0_0 -attr @name processing_system7_0 -pinAttr S_AXI_HP0_ARREADY @attr n/c -pinAttr S_AXI_HP0_RLAST @attr n/c -pinAttr S_AXI_HP0_RVALID @attr n/c -pinAttr TTC0_WAVE0_OUT @attr n/c -pinAttr TTC0_WAVE1_OUT @attr n/c -pinAttr TTC0_WAVE2_OUT @attr n/c -pinAttr USB0_VBUS_PWRSELECT @attr n/c -pinBusAttr DDR_Addr @name DDR_Addr[14:0] -pinBusAttr DDR_BankAddr @name DDR_BankAddr[2:0] -pinBusAttr DDR_DM @name DDR_DM[3:0] -pinBusAttr DDR_DQ @name DDR_DQ[31:0] -pinBusAttr DDR_DQS @name DDR_DQS[3:0] -pinBusAttr DDR_DQS_n @name DDR_DQS_n[3:0] -pinBusAttr MIO @name MIO[53:0] -pinBusAttr M_AXI_GP0_ARADDR @name M_AXI_GP0_ARADDR[31:0] -pinBusAttr M_AXI_GP0_ARBURST @name M_AXI_GP0_ARBURST[1:0] -pinBusAttr M_AXI_GP0_ARCACHE @name M_AXI_GP0_ARCACHE[3:0] -pinBusAttr M_AXI_GP0_ARID @name M_AXI_GP0_ARID[11:0] -pinBusAttr M_AXI_GP0_ARLEN @name M_AXI_GP0_ARLEN[3:0] -pinBusAttr M_AXI_GP0_ARLOCK @name M_AXI_GP0_ARLOCK[1:0] -pinBusAttr M_AXI_GP0_ARPROT @name M_AXI_GP0_ARPROT[2:0] -pinBusAttr M_AXI_GP0_ARQOS @name M_AXI_GP0_ARQOS[3:0] -pinBusAttr M_AXI_GP0_ARSIZE @name M_AXI_GP0_ARSIZE[2:0] -pinBusAttr M_AXI_GP0_AWADDR @name M_AXI_GP0_AWADDR[31:0] -pinBusAttr M_AXI_GP0_AWBURST @name M_AXI_GP0_AWBURST[1:0] -pinBusAttr M_AXI_GP0_AWCACHE @name M_AXI_GP0_AWCACHE[3:0] -pinBusAttr M_AXI_GP0_AWID @name M_AXI_GP0_AWID[11:0] -pinBusAttr M_AXI_GP0_AWLEN @name M_AXI_GP0_AWLEN[3:0] -pinBusAttr M_AXI_GP0_AWLOCK @name M_AXI_GP0_AWLOCK[1:0] -pinBusAttr M_AXI_GP0_AWPROT @name M_AXI_GP0_AWPROT[2:0] -pinBusAttr M_AXI_GP0_AWQOS @name M_AXI_GP0_AWQOS[3:0] -pinBusAttr M_AXI_GP0_AWSIZE @name M_AXI_GP0_AWSIZE[2:0] -pinBusAttr M_AXI_GP0_BID @name M_AXI_GP0_BID[11:0] -pinBusAttr M_AXI_GP0_BRESP @name M_AXI_GP0_BRESP[1:0] -pinBusAttr M_AXI_GP0_RDATA @name M_AXI_GP0_RDATA[31:0] -pinBusAttr M_AXI_GP0_RID @name M_AXI_GP0_RID[11:0] -pinBusAttr M_AXI_GP0_RRESP @name M_AXI_GP0_RRESP[1:0] -pinBusAttr M_AXI_GP0_WDATA @name M_AXI_GP0_WDATA[31:0] -pinBusAttr M_AXI_GP0_WID @name M_AXI_GP0_WID[11:0] -pinBusAttr M_AXI_GP0_WSTRB @name M_AXI_GP0_WSTRB[3:0] -pinBusAttr S_AXI_HP0_ARADDR @name S_AXI_HP0_ARADDR[31:0] -pinBusAttr S_AXI_HP0_ARBURST @name S_AXI_HP0_ARBURST[1:0] -pinBusAttr S_AXI_HP0_ARBURST @attr V=B\"01\" -pinBusAttr S_AXI_HP0_ARCACHE @name S_AXI_HP0_ARCACHE[3:0] -pinBusAttr S_AXI_HP0_ARCACHE @attr V=B\"0011\" -pinBusAttr S_AXI_HP0_ARID @name S_AXI_HP0_ARID[5:0] -pinBusAttr S_AXI_HP0_ARLEN @name S_AXI_HP0_ARLEN[3:0] -pinBusAttr S_AXI_HP0_ARLOCK @name S_AXI_HP0_ARLOCK[1:0] -pinBusAttr S_AXI_HP0_ARPROT @name S_AXI_HP0_ARPROT[2:0] -pinBusAttr S_AXI_HP0_ARQOS @name S_AXI_HP0_ARQOS[3:0] -pinBusAttr S_AXI_HP0_ARSIZE @name S_AXI_HP0_ARSIZE[2:0] -pinBusAttr S_AXI_HP0_ARSIZE @attr V=B\"011\" -pinBusAttr S_AXI_HP0_AWADDR @name S_AXI_HP0_AWADDR[31:0] -pinBusAttr S_AXI_HP0_AWBURST @name S_AXI_HP0_AWBURST[1:0] -pinBusAttr S_AXI_HP0_AWCACHE @name S_AXI_HP0_AWCACHE[3:0] -pinBusAttr S_AXI_HP0_AWID @name S_AXI_HP0_AWID[5:0] -pinBusAttr S_AXI_HP0_AWLEN @name S_AXI_HP0_AWLEN[3:0] -pinBusAttr S_AXI_HP0_AWLOCK @name S_AXI_HP0_AWLOCK[1:0] -pinBusAttr S_AXI_HP0_AWPROT @name S_AXI_HP0_AWPROT[2:0] -pinBusAttr S_AXI_HP0_AWQOS @name S_AXI_HP0_AWQOS[3:0] -pinBusAttr S_AXI_HP0_AWSIZE @name S_AXI_HP0_AWSIZE[2:0] -pinBusAttr S_AXI_HP0_BID @name S_AXI_HP0_BID[5:0] -pinBusAttr S_AXI_HP0_BID @attr n/c -pinBusAttr S_AXI_HP0_BRESP @name S_AXI_HP0_BRESP[1:0] -pinBusAttr S_AXI_HP0_RACOUNT @name S_AXI_HP0_RACOUNT[2:0] -pinBusAttr S_AXI_HP0_RACOUNT @attr n/c -pinBusAttr S_AXI_HP0_RCOUNT @name S_AXI_HP0_RCOUNT[7:0] -pinBusAttr S_AXI_HP0_RCOUNT @attr n/c -pinBusAttr S_AXI_HP0_RDATA @name S_AXI_HP0_RDATA[63:0] -pinBusAttr S_AXI_HP0_RDATA @attr n/c -pinBusAttr S_AXI_HP0_RID @name S_AXI_HP0_RID[5:0] -pinBusAttr S_AXI_HP0_RID @attr n/c -pinBusAttr S_AXI_HP0_RRESP @name S_AXI_HP0_RRESP[1:0] -pinBusAttr S_AXI_HP0_RRESP @attr n/c -pinBusAttr S_AXI_HP0_WACOUNT @name S_AXI_HP0_WACOUNT[5:0] -pinBusAttr S_AXI_HP0_WACOUNT @attr n/c -pinBusAttr S_AXI_HP0_WCOUNT @name S_AXI_HP0_WCOUNT[7:0] -pinBusAttr S_AXI_HP0_WCOUNT @attr n/c -pinBusAttr S_AXI_HP0_WDATA @name S_AXI_HP0_WDATA[63:0] -pinBusAttr S_AXI_HP0_WID @name S_AXI_HP0_WID[5:0] -pinBusAttr S_AXI_HP0_WSTRB @name S_AXI_HP0_WSTRB[7:0] -pinBusAttr USB0_PORT_INDCTL @name USB0_PORT_INDCTL[1:0] -pinBusAttr USB0_PORT_INDCTL @attr n/c -pg 1 -lvl 6 -x 7100 -y 3058
load inst AXI_Test_i|ps7_0_axi_periph AXI_Test_ps7_0_axi_periph_0 work:AXI_Test_ps7_0_axi_periph_0:NOFILE -hier AXI_Test_i -autohide -attr @cell(#000000) AXI_Test_ps7_0_axi_periph_0 -attr @name ps7_0_axi_periph -pinBusAttr M00_AXI_araddr @name M00_AXI_araddr[31:0] -pinBusAttr M00_AXI_arprot @name M00_AXI_arprot[2:0] -pinBusAttr M00_AXI_awaddr @name M00_AXI_awaddr[31:0] -pinBusAttr M00_AXI_awprot @name M00_AXI_awprot[2:0] -pinBusAttr M00_AXI_bresp @name M00_AXI_bresp[1:0] -pinBusAttr M00_AXI_rdata @name M00_AXI_rdata[31:0] -pinBusAttr M00_AXI_rresp @name M00_AXI_rresp[1:0] -pinBusAttr M00_AXI_wdata @name M00_AXI_wdata[31:0] -pinBusAttr M00_AXI_wstrb @name M00_AXI_wstrb[3:0] -pinBusAttr M01_AXI_araddr @name M01_AXI_araddr[31:0] -pinBusAttr M01_AXI_awaddr @name M01_AXI_awaddr[31:0] -pinBusAttr M01_AXI_bresp @name M01_AXI_bresp[1:0] -pinBusAttr M01_AXI_rdata @name M01_AXI_rdata[31:0] -pinBusAttr M01_AXI_rresp @name M01_AXI_rresp[1:0] -pinBusAttr M01_AXI_wdata @name M01_AXI_wdata[31:0] -pinBusAttr S00_AXI_araddr @name S00_AXI_araddr[31:0] -pinBusAttr S00_AXI_arburst @name S00_AXI_arburst[1:0] -pinBusAttr S00_AXI_arcache @name S00_AXI_arcache[3:0] -pinBusAttr S00_AXI_arid @name S00_AXI_arid[11:0] -pinBusAttr S00_AXI_arlen @name S00_AXI_arlen[3:0] -pinBusAttr S00_AXI_arlock @name S00_AXI_arlock[1:0] -pinBusAttr S00_AXI_arprot @name S00_AXI_arprot[2:0] -pinBusAttr S00_AXI_arqos @name S00_AXI_arqos[3:0] -pinBusAttr S00_AXI_arsize @name S00_AXI_arsize[2:0] -pinBusAttr S00_AXI_awaddr @name S00_AXI_awaddr[31:0] -pinBusAttr S00_AXI_awburst @name S00_AXI_awburst[1:0] -pinBusAttr S00_AXI_awcache @name S00_AXI_awcache[3:0] -pinBusAttr S00_AXI_awid @name S00_AXI_awid[11:0] -pinBusAttr S00_AXI_awlen @name S00_AXI_awlen[3:0] -pinBusAttr S00_AXI_awlock @name S00_AXI_awlock[1:0] -pinBusAttr S00_AXI_awprot @name S00_AXI_awprot[2:0] -pinBusAttr S00_AXI_awqos @name S00_AXI_awqos[3:0] -pinBusAttr S00_AXI_awsize @name S00_AXI_awsize[2:0] -pinBusAttr S00_AXI_bid @name S00_AXI_bid[11:0] -pinBusAttr S00_AXI_bresp @name S00_AXI_bresp[1:0] -pinBusAttr S00_AXI_rdata @name S00_AXI_rdata[31:0] -pinBusAttr S00_AXI_rid @name S00_AXI_rid[11:0] -pinBusAttr S00_AXI_rresp @name S00_AXI_rresp[1:0] -pinBusAttr S00_AXI_wdata @name S00_AXI_wdata[31:0] -pinBusAttr S00_AXI_wid @name S00_AXI_wid[11:0] -pinBusAttr S00_AXI_wstrb @name S00_AXI_wstrb[3:0] -pg 1 -lvl 5 -x 5620 -y 298
load inst AXI_Test_i|rst_ps7_0_100M AXI_Test_rst_ps7_0_100M_0 work_library19_20:AXI_Test_rst_ps7_0_100M_0:AXI_Test_rst_ps7_0_100M_0.edf -hier AXI_Test_i -autohide -attr @cell(#000000) AXI_Test_rst_ps7_0_100M_0 -attr @name rst_ps7_0_100M -pinAttr mb_reset @attr n/c -pinBusAttr bus_struct_reset @name bus_struct_reset -pinBusAttr bus_struct_reset @attr n/c -pinBusAttr interconnect_aresetn @name interconnect_aresetn -pinBusAttr interconnect_aresetn @attr n/c -pinBusAttr peripheral_aresetn @name peripheral_aresetn -pinBusAttr peripheral_reset @name peripheral_reset -pinBusAttr peripheral_reset @attr n/c -pg 1 -lvl 1 -x 1010 -y 1838
load net DDR_addr[0] -attr @rip(#000000) DDR_addr[0] -pin AXI_Test_i DDR_addr[0] -port DDR_addr[0]
load net DDR_addr[10] -attr @rip(#000000) DDR_addr[10] -pin AXI_Test_i DDR_addr[10] -port DDR_addr[10]
load net DDR_addr[11] -attr @rip(#000000) DDR_addr[11] -pin AXI_Test_i DDR_addr[11] -port DDR_addr[11]
load net DDR_addr[12] -attr @rip(#000000) DDR_addr[12] -pin AXI_Test_i DDR_addr[12] -port DDR_addr[12]
load net DDR_addr[13] -attr @rip(#000000) DDR_addr[13] -pin AXI_Test_i DDR_addr[13] -port DDR_addr[13]
load net DDR_addr[14] -attr @rip(#000000) DDR_addr[14] -pin AXI_Test_i DDR_addr[14] -port DDR_addr[14]
load net DDR_addr[1] -attr @rip(#000000) DDR_addr[1] -pin AXI_Test_i DDR_addr[1] -port DDR_addr[1]
load net DDR_addr[2] -attr @rip(#000000) DDR_addr[2] -pin AXI_Test_i DDR_addr[2] -port DDR_addr[2]
load net DDR_addr[3] -attr @rip(#000000) DDR_addr[3] -pin AXI_Test_i DDR_addr[3] -port DDR_addr[3]
load net DDR_addr[4] -attr @rip(#000000) DDR_addr[4] -pin AXI_Test_i DDR_addr[4] -port DDR_addr[4]
load net DDR_addr[5] -attr @rip(#000000) DDR_addr[5] -pin AXI_Test_i DDR_addr[5] -port DDR_addr[5]
load net DDR_addr[6] -attr @rip(#000000) DDR_addr[6] -pin AXI_Test_i DDR_addr[6] -port DDR_addr[6]
load net DDR_addr[7] -attr @rip(#000000) DDR_addr[7] -pin AXI_Test_i DDR_addr[7] -port DDR_addr[7]
load net DDR_addr[8] -attr @rip(#000000) DDR_addr[8] -pin AXI_Test_i DDR_addr[8] -port DDR_addr[8]
load net DDR_addr[9] -attr @rip(#000000) DDR_addr[9] -pin AXI_Test_i DDR_addr[9] -port DDR_addr[9]
load net DDR_ba[0] -attr @rip(#000000) DDR_ba[0] -pin AXI_Test_i DDR_ba[0] -port DDR_ba[0]
load net DDR_ba[1] -attr @rip(#000000) DDR_ba[1] -pin AXI_Test_i DDR_ba[1] -port DDR_ba[1]
load net DDR_ba[2] -attr @rip(#000000) DDR_ba[2] -pin AXI_Test_i DDR_ba[2] -port DDR_ba[2]
load net DDR_cas_n -pin AXI_Test_i DDR_cas_n -port DDR_cas_n
netloc DDR_cas_n 1 1 3 380 18 8720J 20 NJ
load net DDR_ck_n -pin AXI_Test_i DDR_ck_n -port DDR_ck_n
netloc DDR_ck_n 1 1 3 400 38 8700J 40 NJ
load net DDR_ck_p -pin AXI_Test_i DDR_ck_p -port DDR_ck_p
netloc DDR_ck_p 1 1 3 420 58 8680J 60 NJ
load net DDR_cke -pin AXI_Test_i DDR_cke -port DDR_cke
netloc DDR_cke 1 1 3 440 78 8660J 80 NJ
load net DDR_cs_n -pin AXI_Test_i DDR_cs_n -port DDR_cs_n
netloc DDR_cs_n 1 1 3 460 98 8640J 100 NJ
load net DDR_dm[0] -attr @rip(#000000) DDR_dm[0] -pin AXI_Test_i DDR_dm[0] -port DDR_dm[0]
load net DDR_dm[1] -attr @rip(#000000) DDR_dm[1] -pin AXI_Test_i DDR_dm[1] -port DDR_dm[1]
load net DDR_dm[2] -attr @rip(#000000) DDR_dm[2] -pin AXI_Test_i DDR_dm[2] -port DDR_dm[2]
load net DDR_dm[3] -attr @rip(#000000) DDR_dm[3] -pin AXI_Test_i DDR_dm[3] -port DDR_dm[3]
load net DDR_dq[0] -attr @rip(#000000) DDR_dq[0] -pin AXI_Test_i DDR_dq[0] -port DDR_dq[0]
load net DDR_dq[10] -attr @rip(#000000) DDR_dq[10] -pin AXI_Test_i DDR_dq[10] -port DDR_dq[10]
load net DDR_dq[11] -attr @rip(#000000) DDR_dq[11] -pin AXI_Test_i DDR_dq[11] -port DDR_dq[11]
load net DDR_dq[12] -attr @rip(#000000) DDR_dq[12] -pin AXI_Test_i DDR_dq[12] -port DDR_dq[12]
load net DDR_dq[13] -attr @rip(#000000) DDR_dq[13] -pin AXI_Test_i DDR_dq[13] -port DDR_dq[13]
load net DDR_dq[14] -attr @rip(#000000) DDR_dq[14] -pin AXI_Test_i DDR_dq[14] -port DDR_dq[14]
load net DDR_dq[15] -attr @rip(#000000) DDR_dq[15] -pin AXI_Test_i DDR_dq[15] -port DDR_dq[15]
load net DDR_dq[16] -attr @rip(#000000) DDR_dq[16] -pin AXI_Test_i DDR_dq[16] -port DDR_dq[16]
load net DDR_dq[17] -attr @rip(#000000) DDR_dq[17] -pin AXI_Test_i DDR_dq[17] -port DDR_dq[17]
load net DDR_dq[18] -attr @rip(#000000) DDR_dq[18] -pin AXI_Test_i DDR_dq[18] -port DDR_dq[18]
load net DDR_dq[19] -attr @rip(#000000) DDR_dq[19] -pin AXI_Test_i DDR_dq[19] -port DDR_dq[19]
load net DDR_dq[1] -attr @rip(#000000) DDR_dq[1] -pin AXI_Test_i DDR_dq[1] -port DDR_dq[1]
load net DDR_dq[20] -attr @rip(#000000) DDR_dq[20] -pin AXI_Test_i DDR_dq[20] -port DDR_dq[20]
load net DDR_dq[21] -attr @rip(#000000) DDR_dq[21] -pin AXI_Test_i DDR_dq[21] -port DDR_dq[21]
load net DDR_dq[22] -attr @rip(#000000) DDR_dq[22] -pin AXI_Test_i DDR_dq[22] -port DDR_dq[22]
load net DDR_dq[23] -attr @rip(#000000) DDR_dq[23] -pin AXI_Test_i DDR_dq[23] -port DDR_dq[23]
load net DDR_dq[24] -attr @rip(#000000) DDR_dq[24] -pin AXI_Test_i DDR_dq[24] -port DDR_dq[24]
load net DDR_dq[25] -attr @rip(#000000) DDR_dq[25] -pin AXI_Test_i DDR_dq[25] -port DDR_dq[25]
load net DDR_dq[26] -attr @rip(#000000) DDR_dq[26] -pin AXI_Test_i DDR_dq[26] -port DDR_dq[26]
load net DDR_dq[27] -attr @rip(#000000) DDR_dq[27] -pin AXI_Test_i DDR_dq[27] -port DDR_dq[27]
load net DDR_dq[28] -attr @rip(#000000) DDR_dq[28] -pin AXI_Test_i DDR_dq[28] -port DDR_dq[28]
load net DDR_dq[29] -attr @rip(#000000) DDR_dq[29] -pin AXI_Test_i DDR_dq[29] -port DDR_dq[29]
load net DDR_dq[2] -attr @rip(#000000) DDR_dq[2] -pin AXI_Test_i DDR_dq[2] -port DDR_dq[2]
load net DDR_dq[30] -attr @rip(#000000) DDR_dq[30] -pin AXI_Test_i DDR_dq[30] -port DDR_dq[30]
load net DDR_dq[31] -attr @rip(#000000) DDR_dq[31] -pin AXI_Test_i DDR_dq[31] -port DDR_dq[31]
load net DDR_dq[3] -attr @rip(#000000) DDR_dq[3] -pin AXI_Test_i DDR_dq[3] -port DDR_dq[3]
load net DDR_dq[4] -attr @rip(#000000) DDR_dq[4] -pin AXI_Test_i DDR_dq[4] -port DDR_dq[4]
load net DDR_dq[5] -attr @rip(#000000) DDR_dq[5] -pin AXI_Test_i DDR_dq[5] -port DDR_dq[5]
load net DDR_dq[6] -attr @rip(#000000) DDR_dq[6] -pin AXI_Test_i DDR_dq[6] -port DDR_dq[6]
load net DDR_dq[7] -attr @rip(#000000) DDR_dq[7] -pin AXI_Test_i DDR_dq[7] -port DDR_dq[7]
load net DDR_dq[8] -attr @rip(#000000) DDR_dq[8] -pin AXI_Test_i DDR_dq[8] -port DDR_dq[8]
load net DDR_dq[9] -attr @rip(#000000) DDR_dq[9] -pin AXI_Test_i DDR_dq[9] -port DDR_dq[9]
load net DDR_dqs_n[0] -attr @rip(#000000) DDR_dqs_n[0] -pin AXI_Test_i DDR_dqs_n[0] -port DDR_dqs_n[0]
load net DDR_dqs_n[1] -attr @rip(#000000) DDR_dqs_n[1] -pin AXI_Test_i DDR_dqs_n[1] -port DDR_dqs_n[1]
load net DDR_dqs_n[2] -attr @rip(#000000) DDR_dqs_n[2] -pin AXI_Test_i DDR_dqs_n[2] -port DDR_dqs_n[2]
load net DDR_dqs_n[3] -attr @rip(#000000) DDR_dqs_n[3] -pin AXI_Test_i DDR_dqs_n[3] -port DDR_dqs_n[3]
load net DDR_dqs_p[0] -attr @rip(#000000) DDR_dqs_p[0] -pin AXI_Test_i DDR_dqs_p[0] -port DDR_dqs_p[0]
load net DDR_dqs_p[1] -attr @rip(#000000) DDR_dqs_p[1] -pin AXI_Test_i DDR_dqs_p[1] -port DDR_dqs_p[1]
load net DDR_dqs_p[2] -attr @rip(#000000) DDR_dqs_p[2] -pin AXI_Test_i DDR_dqs_p[2] -port DDR_dqs_p[2]
load net DDR_dqs_p[3] -attr @rip(#000000) DDR_dqs_p[3] -pin AXI_Test_i DDR_dqs_p[3] -port DDR_dqs_p[3]
load net DDR_odt -pin AXI_Test_i DDR_odt -port DDR_odt
netloc DDR_odt 1 1 3 480 118 8620J 120 NJ
load net DDR_ras_n -pin AXI_Test_i DDR_ras_n -port DDR_ras_n
netloc DDR_ras_n 1 1 3 500 138 8520J 140 NJ
load net DDR_reset_n -pin AXI_Test_i DDR_reset_n -port DDR_reset_n
netloc DDR_reset_n 1 1 3 520 158 8500J 160 NJ
load net DDR_we_n -pin AXI_Test_i DDR_we_n -port DDR_we_n
netloc DDR_we_n 1 1 3 540 178 8480J 180 NJ
load net FIXED_IO_ddr_vrn -pin AXI_Test_i FIXED_IO_ddr_vrn -port FIXED_IO_ddr_vrn
netloc FIXED_IO_ddr_vrn 1 1 3 560 198 8460J 200 NJ
load net FIXED_IO_ddr_vrp -pin AXI_Test_i FIXED_IO_ddr_vrp -port FIXED_IO_ddr_vrp
netloc FIXED_IO_ddr_vrp 1 1 3 580 218 8440J 220 NJ
load net FIXED_IO_mio[0] -attr @rip(#000000) FIXED_IO_mio[0] -pin AXI_Test_i FIXED_IO_mio[0] -port FIXED_IO_mio[0]
load net FIXED_IO_mio[10] -attr @rip(#000000) FIXED_IO_mio[10] -pin AXI_Test_i FIXED_IO_mio[10] -port FIXED_IO_mio[10]
load net FIXED_IO_mio[11] -attr @rip(#000000) FIXED_IO_mio[11] -pin AXI_Test_i FIXED_IO_mio[11] -port FIXED_IO_mio[11]
load net FIXED_IO_mio[12] -attr @rip(#000000) FIXED_IO_mio[12] -pin AXI_Test_i FIXED_IO_mio[12] -port FIXED_IO_mio[12]
load net FIXED_IO_mio[13] -attr @rip(#000000) FIXED_IO_mio[13] -pin AXI_Test_i FIXED_IO_mio[13] -port FIXED_IO_mio[13]
load net FIXED_IO_mio[14] -attr @rip(#000000) FIXED_IO_mio[14] -pin AXI_Test_i FIXED_IO_mio[14] -port FIXED_IO_mio[14]
load net FIXED_IO_mio[15] -attr @rip(#000000) FIXED_IO_mio[15] -pin AXI_Test_i FIXED_IO_mio[15] -port FIXED_IO_mio[15]
load net FIXED_IO_mio[16] -attr @rip(#000000) FIXED_IO_mio[16] -pin AXI_Test_i FIXED_IO_mio[16] -port FIXED_IO_mio[16]
load net FIXED_IO_mio[17] -attr @rip(#000000) FIXED_IO_mio[17] -pin AXI_Test_i FIXED_IO_mio[17] -port FIXED_IO_mio[17]
load net FIXED_IO_mio[18] -attr @rip(#000000) FIXED_IO_mio[18] -pin AXI_Test_i FIXED_IO_mio[18] -port FIXED_IO_mio[18]
load net FIXED_IO_mio[19] -attr @rip(#000000) FIXED_IO_mio[19] -pin AXI_Test_i FIXED_IO_mio[19] -port FIXED_IO_mio[19]
load net FIXED_IO_mio[1] -attr @rip(#000000) FIXED_IO_mio[1] -pin AXI_Test_i FIXED_IO_mio[1] -port FIXED_IO_mio[1]
load net FIXED_IO_mio[20] -attr @rip(#000000) FIXED_IO_mio[20] -pin AXI_Test_i FIXED_IO_mio[20] -port FIXED_IO_mio[20]
load net FIXED_IO_mio[21] -attr @rip(#000000) FIXED_IO_mio[21] -pin AXI_Test_i FIXED_IO_mio[21] -port FIXED_IO_mio[21]
load net FIXED_IO_mio[22] -attr @rip(#000000) FIXED_IO_mio[22] -pin AXI_Test_i FIXED_IO_mio[22] -port FIXED_IO_mio[22]
load net FIXED_IO_mio[23] -attr @rip(#000000) FIXED_IO_mio[23] -pin AXI_Test_i FIXED_IO_mio[23] -port FIXED_IO_mio[23]
load net FIXED_IO_mio[24] -attr @rip(#000000) FIXED_IO_mio[24] -pin AXI_Test_i FIXED_IO_mio[24] -port FIXED_IO_mio[24]
load net FIXED_IO_mio[25] -attr @rip(#000000) FIXED_IO_mio[25] -pin AXI_Test_i FIXED_IO_mio[25] -port FIXED_IO_mio[25]
load net FIXED_IO_mio[26] -attr @rip(#000000) FIXED_IO_mio[26] -pin AXI_Test_i FIXED_IO_mio[26] -port FIXED_IO_mio[26]
load net FIXED_IO_mio[27] -attr @rip(#000000) FIXED_IO_mio[27] -pin AXI_Test_i FIXED_IO_mio[27] -port FIXED_IO_mio[27]
load net FIXED_IO_mio[28] -attr @rip(#000000) FIXED_IO_mio[28] -pin AXI_Test_i FIXED_IO_mio[28] -port FIXED_IO_mio[28]
load net FIXED_IO_mio[29] -attr @rip(#000000) FIXED_IO_mio[29] -pin AXI_Test_i FIXED_IO_mio[29] -port FIXED_IO_mio[29]
load net FIXED_IO_mio[2] -attr @rip(#000000) FIXED_IO_mio[2] -pin AXI_Test_i FIXED_IO_mio[2] -port FIXED_IO_mio[2]
load net FIXED_IO_mio[30] -attr @rip(#000000) FIXED_IO_mio[30] -pin AXI_Test_i FIXED_IO_mio[30] -port FIXED_IO_mio[30]
load net FIXED_IO_mio[31] -attr @rip(#000000) FIXED_IO_mio[31] -pin AXI_Test_i FIXED_IO_mio[31] -port FIXED_IO_mio[31]
load net FIXED_IO_mio[32] -attr @rip(#000000) FIXED_IO_mio[32] -pin AXI_Test_i FIXED_IO_mio[32] -port FIXED_IO_mio[32]
load net FIXED_IO_mio[33] -attr @rip(#000000) FIXED_IO_mio[33] -pin AXI_Test_i FIXED_IO_mio[33] -port FIXED_IO_mio[33]
load net FIXED_IO_mio[34] -attr @rip(#000000) FIXED_IO_mio[34] -pin AXI_Test_i FIXED_IO_mio[34] -port FIXED_IO_mio[34]
load net FIXED_IO_mio[35] -attr @rip(#000000) FIXED_IO_mio[35] -pin AXI_Test_i FIXED_IO_mio[35] -port FIXED_IO_mio[35]
load net FIXED_IO_mio[36] -attr @rip(#000000) FIXED_IO_mio[36] -pin AXI_Test_i FIXED_IO_mio[36] -port FIXED_IO_mio[36]
load net FIXED_IO_mio[37] -attr @rip(#000000) FIXED_IO_mio[37] -pin AXI_Test_i FIXED_IO_mio[37] -port FIXED_IO_mio[37]
load net FIXED_IO_mio[38] -attr @rip(#000000) FIXED_IO_mio[38] -pin AXI_Test_i FIXED_IO_mio[38] -port FIXED_IO_mio[38]
load net FIXED_IO_mio[39] -attr @rip(#000000) FIXED_IO_mio[39] -pin AXI_Test_i FIXED_IO_mio[39] -port FIXED_IO_mio[39]
load net FIXED_IO_mio[3] -attr @rip(#000000) FIXED_IO_mio[3] -pin AXI_Test_i FIXED_IO_mio[3] -port FIXED_IO_mio[3]
load net FIXED_IO_mio[40] -attr @rip(#000000) FIXED_IO_mio[40] -pin AXI_Test_i FIXED_IO_mio[40] -port FIXED_IO_mio[40]
load net FIXED_IO_mio[41] -attr @rip(#000000) FIXED_IO_mio[41] -pin AXI_Test_i FIXED_IO_mio[41] -port FIXED_IO_mio[41]
load net FIXED_IO_mio[42] -attr @rip(#000000) FIXED_IO_mio[42] -pin AXI_Test_i FIXED_IO_mio[42] -port FIXED_IO_mio[42]
load net FIXED_IO_mio[43] -attr @rip(#000000) FIXED_IO_mio[43] -pin AXI_Test_i FIXED_IO_mio[43] -port FIXED_IO_mio[43]
load net FIXED_IO_mio[44] -attr @rip(#000000) FIXED_IO_mio[44] -pin AXI_Test_i FIXED_IO_mio[44] -port FIXED_IO_mio[44]
load net FIXED_IO_mio[45] -attr @rip(#000000) FIXED_IO_mio[45] -pin AXI_Test_i FIXED_IO_mio[45] -port FIXED_IO_mio[45]
load net FIXED_IO_mio[46] -attr @rip(#000000) FIXED_IO_mio[46] -pin AXI_Test_i FIXED_IO_mio[46] -port FIXED_IO_mio[46]
load net FIXED_IO_mio[47] -attr @rip(#000000) FIXED_IO_mio[47] -pin AXI_Test_i FIXED_IO_mio[47] -port FIXED_IO_mio[47]
load net FIXED_IO_mio[48] -attr @rip(#000000) FIXED_IO_mio[48] -pin AXI_Test_i FIXED_IO_mio[48] -port FIXED_IO_mio[48]
load net FIXED_IO_mio[49] -attr @rip(#000000) FIXED_IO_mio[49] -pin AXI_Test_i FIXED_IO_mio[49] -port FIXED_IO_mio[49]
load net FIXED_IO_mio[4] -attr @rip(#000000) FIXED_IO_mio[4] -pin AXI_Test_i FIXED_IO_mio[4] -port FIXED_IO_mio[4]
load net FIXED_IO_mio[50] -attr @rip(#000000) FIXED_IO_mio[50] -pin AXI_Test_i FIXED_IO_mio[50] -port FIXED_IO_mio[50]
load net FIXED_IO_mio[51] -attr @rip(#000000) FIXED_IO_mio[51] -pin AXI_Test_i FIXED_IO_mio[51] -port FIXED_IO_mio[51]
load net FIXED_IO_mio[52] -attr @rip(#000000) FIXED_IO_mio[52] -pin AXI_Test_i FIXED_IO_mio[52] -port FIXED_IO_mio[52]
load net FIXED_IO_mio[53] -attr @rip(#000000) FIXED_IO_mio[53] -pin AXI_Test_i FIXED_IO_mio[53] -port FIXED_IO_mio[53]
load net FIXED_IO_mio[5] -attr @rip(#000000) FIXED_IO_mio[5] -pin AXI_Test_i FIXED_IO_mio[5] -port FIXED_IO_mio[5]
load net FIXED_IO_mio[6] -attr @rip(#000000) FIXED_IO_mio[6] -pin AXI_Test_i FIXED_IO_mio[6] -port FIXED_IO_mio[6]
load net FIXED_IO_mio[7] -attr @rip(#000000) FIXED_IO_mio[7] -pin AXI_Test_i FIXED_IO_mio[7] -port FIXED_IO_mio[7]
load net FIXED_IO_mio[8] -attr @rip(#000000) FIXED_IO_mio[8] -pin AXI_Test_i FIXED_IO_mio[8] -port FIXED_IO_mio[8]
load net FIXED_IO_mio[9] -attr @rip(#000000) FIXED_IO_mio[9] -pin AXI_Test_i FIXED_IO_mio[9] -port FIXED_IO_mio[9]
load net FIXED_IO_ps_clk -pin AXI_Test_i FIXED_IO_ps_clk -port FIXED_IO_ps_clk
netloc FIXED_IO_ps_clk 1 2 2 8580J 420 NJ
load net FIXED_IO_ps_porb -pin AXI_Test_i FIXED_IO_ps_porb -port FIXED_IO_ps_porb
netloc FIXED_IO_ps_porb 1 2 2 8600J 440 NJ
load net FIXED_IO_ps_srstb -pin AXI_Test_i FIXED_IO_ps_srstb -port FIXED_IO_ps_srstb
netloc FIXED_IO_ps_srstb 1 2 2 8620J 460 NJ
load net i_CMOS_Data_0[0] -attr @rip(#000000) i_CMOS_Data_0[0] -port i_CMOS_Data_0[0] -pin i_CMOS_Data_0_IBUF[0]_inst I
load net i_CMOS_Data_0[10] -attr @rip(#000000) i_CMOS_Data_0[10] -port i_CMOS_Data_0[10] -pin i_CMOS_Data_0_IBUF[10]_inst I
load net i_CMOS_Data_0[11] -attr @rip(#000000) i_CMOS_Data_0[11] -port i_CMOS_Data_0[11] -pin i_CMOS_Data_0_IBUF[11]_inst I
load net i_CMOS_Data_0[1] -attr @rip(#000000) i_CMOS_Data_0[1] -port i_CMOS_Data_0[1] -pin i_CMOS_Data_0_IBUF[1]_inst I
load net i_CMOS_Data_0[2] -attr @rip(#000000) i_CMOS_Data_0[2] -port i_CMOS_Data_0[2] -pin i_CMOS_Data_0_IBUF[2]_inst I
load net i_CMOS_Data_0[3] -attr @rip(#000000) i_CMOS_Data_0[3] -port i_CMOS_Data_0[3] -pin i_CMOS_Data_0_IBUF[3]_inst I
load net i_CMOS_Data_0[4] -attr @rip(#000000) i_CMOS_Data_0[4] -port i_CMOS_Data_0[4] -pin i_CMOS_Data_0_IBUF[4]_inst I
load net i_CMOS_Data_0[5] -attr @rip(#000000) i_CMOS_Data_0[5] -port i_CMOS_Data_0[5] -pin i_CMOS_Data_0_IBUF[5]_inst I
load net i_CMOS_Data_0[6] -attr @rip(#000000) i_CMOS_Data_0[6] -port i_CMOS_Data_0[6] -pin i_CMOS_Data_0_IBUF[6]_inst I
load net i_CMOS_Data_0[7] -attr @rip(#000000) i_CMOS_Data_0[7] -port i_CMOS_Data_0[7] -pin i_CMOS_Data_0_IBUF[7]_inst I
load net i_CMOS_Data_0[8] -attr @rip(#000000) i_CMOS_Data_0[8] -port i_CMOS_Data_0[8] -pin i_CMOS_Data_0_IBUF[8]_inst I
load net i_CMOS_Data_0[9] -attr @rip(#000000) i_CMOS_Data_0[9] -port i_CMOS_Data_0[9] -pin i_CMOS_Data_0_IBUF[9]_inst I
load net i_CMOS_Data_0_IBUF[0] -attr @rip(#000000) 0 -pin AXI_Test_i i_CMOS_Data_0[0] -pin i_CMOS_Data_0_IBUF[0]_inst O
load net i_CMOS_Data_0_IBUF[10] -attr @rip(#000000) 10 -pin AXI_Test_i i_CMOS_Data_0[10] -pin i_CMOS_Data_0_IBUF[10]_inst O
load net i_CMOS_Data_0_IBUF[11] -attr @rip(#000000) 11 -pin AXI_Test_i i_CMOS_Data_0[11] -pin i_CMOS_Data_0_IBUF[11]_inst O
load net i_CMOS_Data_0_IBUF[1] -attr @rip(#000000) 1 -pin AXI_Test_i i_CMOS_Data_0[1] -pin i_CMOS_Data_0_IBUF[1]_inst O
load net i_CMOS_Data_0_IBUF[2] -attr @rip(#000000) 2 -pin AXI_Test_i i_CMOS_Data_0[2] -pin i_CMOS_Data_0_IBUF[2]_inst O
load net i_CMOS_Data_0_IBUF[3] -attr @rip(#000000) 3 -pin AXI_Test_i i_CMOS_Data_0[3] -pin i_CMOS_Data_0_IBUF[3]_inst O
load net i_CMOS_Data_0_IBUF[4] -attr @rip(#000000) 4 -pin AXI_Test_i i_CMOS_Data_0[4] -pin i_CMOS_Data_0_IBUF[4]_inst O
load net i_CMOS_Data_0_IBUF[5] -attr @rip(#000000) 5 -pin AXI_Test_i i_CMOS_Data_0[5] -pin i_CMOS_Data_0_IBUF[5]_inst O
load net i_CMOS_Data_0_IBUF[6] -attr @rip(#000000) 6 -pin AXI_Test_i i_CMOS_Data_0[6] -pin i_CMOS_Data_0_IBUF[6]_inst O
load net i_CMOS_Data_0_IBUF[7] -attr @rip(#000000) 7 -pin AXI_Test_i i_CMOS_Data_0[7] -pin i_CMOS_Data_0_IBUF[7]_inst O
load net i_CMOS_Data_0_IBUF[8] -attr @rip(#000000) 8 -pin AXI_Test_i i_CMOS_Data_0[8] -pin i_CMOS_Data_0_IBUF[8]_inst O
load net i_CMOS_Data_0_IBUF[9] -attr @rip(#000000) 9 -pin AXI_Test_i i_CMOS_Data_0[9] -pin i_CMOS_Data_0_IBUF[9]_inst O
load net i_Mode_0 -port i_Mode_0 -pin i_Mode_0_IBUF_inst I
netloc i_Mode_0 1 0 1 NJ 470
load net i_Mode_0_IBUF -pin AXI_Test_i i_Mode_0 -pin i_Mode_0_IBUF_inst O
netloc i_Mode_0_IBUF 1 1 1 340J 470n
load net i_Trigger_0 -port i_Trigger_0 -pin i_Trigger_0_IBUF_inst I
netloc i_Trigger_0 1 0 1 NJ 540
load net i_Trigger_0_IBUF -pin AXI_Test_i i_Trigger_0 -pin i_Trigger_0_IBUF_inst O
netloc i_Trigger_0_IBUF 1 1 1 320J 540n
load net o_CMOS_Sync_Clk_0 -port o_CMOS_Sync_Clk_0 -pin o_CMOS_Sync_Clk_0_OBUF_inst O
netloc o_CMOS_Sync_Clk_0 1 3 1 NJ 500
load net o_CMOS_Sync_Clk_0_OBUF -pin AXI_Test_i o_CMOS_Sync_Clk_0 -pin o_CMOS_Sync_Clk_0_OBUF_inst I
netloc o_CMOS_Sync_Clk_0_OBUF 1 2 1 8640J 500n
load net o_LED_0[0] -attr @rip(#000000) 0 -port o_LED_0[0] -pin o_LED_0_OBUF[0]_inst O
load net o_LED_0[1] -attr @rip(#000000) 1 -port o_LED_0[1] -pin o_LED_0_OBUF[1]_inst O
load net o_LED_0[2] -attr @rip(#000000) 2 -port o_LED_0[2] -pin o_LED_0_OBUF[2]_inst O
load net o_LED_0[3] -attr @rip(#000000) 3 -port o_LED_0[3] -pin o_LED_0_OBUF[3]_inst O
load net o_LED_0[4] -attr @rip(#000000) 4 -port o_LED_0[4] -pin o_LED_0_OBUF[4]_inst O
load net o_LED_0[5] -attr @rip(#000000) 5 -port o_LED_0[5] -pin o_LED_0_OBUF[5]_inst O
load net o_LED_0[6] -attr @rip(#000000) 6 -port o_LED_0[6] -pin o_LED_0_OBUF[6]_inst O
load net o_LED_0[7] -attr @rip(#000000) 7 -port o_LED_0[7] -pin o_LED_0_OBUF[7]_inst O
load net o_LED_0_OBUF[0] -attr @rip(#000000) o_LED_0[0] -pin AXI_Test_i o_LED_0[0] -pin o_LED_0_OBUF[0]_inst I
load net o_LED_0_OBUF[1] -attr @rip(#000000) o_LED_0[1] -pin AXI_Test_i o_LED_0[1] -pin o_LED_0_OBUF[1]_inst I
load net o_LED_0_OBUF[2] -attr @rip(#000000) o_LED_0[2] -pin AXI_Test_i o_LED_0[2] -pin o_LED_0_OBUF[2]_inst I
load net o_LED_0_OBUF[3] -attr @rip(#000000) o_LED_0[3] -pin AXI_Test_i o_LED_0[3] -pin o_LED_0_OBUF[3]_inst I
load net o_LED_0_OBUF[4] -attr @rip(#000000) o_LED_0[4] -pin AXI_Test_i o_LED_0[4] -pin o_LED_0_OBUF[4]_inst I
load net o_LED_0_OBUF[5] -attr @rip(#000000) o_LED_0[5] -pin AXI_Test_i o_LED_0[5] -pin o_LED_0_OBUF[5]_inst I
load net o_LED_0_OBUF[6] -attr @rip(#000000) o_LED_0[6] -pin AXI_Test_i o_LED_0[6] -pin o_LED_0_OBUF[6]_inst I
load net o_LED_0_OBUF[7] -attr @rip(#000000) o_LED_0[7] -pin AXI_Test_i o_LED_0[7] -pin o_LED_0_OBUF[7]_inst I
load net o_SPI_CS_0 -port o_SPI_CS_0 -pin o_SPI_CS_0_OBUF_inst O
netloc o_SPI_CS_0 1 3 1 NJ 570
load net o_SPI_CS_0_OBUF -pin AXI_Test_i o_SPI_CS_0 -pin o_SPI_CS_0_OBUF_inst I
netloc o_SPI_CS_0_OBUF 1 2 1 8660J 570n
load net o_SPI_Clk_0 -port o_SPI_Clk_0 -pin o_SPI_Clk_0_OBUF_inst O
netloc o_SPI_Clk_0 1 3 1 NJ 640
load net o_SPI_Clk_0_OBUF -pin AXI_Test_i o_SPI_Clk_0 -pin o_SPI_Clk_0_OBUF_inst I
netloc o_SPI_Clk_0_OBUF 1 2 1 8680J 640n
load net o_SPI_MOSI_0 -port o_SPI_MOSI_0 -pin o_SPI_MOSI_0_OBUF_inst O
netloc o_SPI_MOSI_0 1 3 1 NJ 710
load net o_SPI_MOSI_0_OBUF -pin AXI_Test_i o_SPI_MOSI_0 -pin o_SPI_MOSI_0_OBUF_inst I
netloc o_SPI_MOSI_0_OBUF 1 2 1 8720J 710n
load net AXI_Test_i|<const0> -ground -attr @name <const0> -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_ADC_Work -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_SPI_MISO -pin AXI_Test_i|axi_mem_intercon ACLK -pin AXI_Test_i|axi_mem_intercon ARESETN -pin AXI_Test_i|axi_mem_intercon M00_ACLK -pin AXI_Test_i|axi_mem_intercon M00_ARESETN -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARVALID -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_RDISSUECAP1_EN -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_RREADY -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WRISSUECAP1_EN -pin AXI_Test_i|processing_system7_0 USB0_VBUS_PWRFAULT -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[31] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[30] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[29] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[28] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[27] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[26] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[25] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[24] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[23] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[22] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[21] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[20] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[19] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[18] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[17] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[16] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[15] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[14] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[13] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[12] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[11] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[10] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[9] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[8] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[7] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[6] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[5] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[4] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARADDR[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARBURST[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARCACHE[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARCACHE[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARID[5] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARID[4] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARID[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARID[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARID[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARID[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARLEN[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARLEN[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARLEN[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARLEN[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARLOCK[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARLOCK[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARPROT[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARPROT[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARPROT[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARQOS[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARQOS[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARQOS[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARQOS[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARSIZE[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWID[5] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWID[4] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWID[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWID[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWID[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWID[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WID[5] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WID[4] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WID[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WID[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WID[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WID[0] -pin AXI_Test_i|ps7_0_axi_periph M00_ACLK -pin AXI_Test_i|ps7_0_axi_periph M00_ARESETN -pin AXI_Test_i|ps7_0_axi_periph M01_ACLK -pin AXI_Test_i|ps7_0_axi_periph M01_ARESETN -pin AXI_Test_i|ps7_0_axi_periph S00_ACLK -pin AXI_Test_i|ps7_0_axi_periph S00_ARESETN -pin AXI_Test_i|rst_ps7_0_100M mb_debug_sys_rst
load net AXI_Test_i|<const1> -power -attr @name <const1> -pin AXI_Test_i|axi_dma s_axis_s2mm_tkeep[3] -pin AXI_Test_i|axi_dma s_axis_s2mm_tkeep[2] -pin AXI_Test_i|axi_dma s_axis_s2mm_tkeep[1] -pin AXI_Test_i|axi_dma s_axis_s2mm_tkeep[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARBURST[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARCACHE[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARCACHE[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARSIZE[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ARSIZE[0] -pin AXI_Test_i|rst_ps7_0_100M aux_reset_in -pin AXI_Test_i|rst_ps7_0_100M dcm_locked
load net AXI_Test_i|DDR_addr[0] -attr @rip DDR_Addr[0] -attr @name DDR_addr[0] -hierPin AXI_Test_i DDR_addr[0] -pin AXI_Test_i|processing_system7_0 DDR_Addr[0]
load net AXI_Test_i|DDR_addr[10] -attr @rip DDR_Addr[10] -attr @name DDR_addr[10] -hierPin AXI_Test_i DDR_addr[10] -pin AXI_Test_i|processing_system7_0 DDR_Addr[10]
load net AXI_Test_i|DDR_addr[11] -attr @rip DDR_Addr[11] -attr @name DDR_addr[11] -hierPin AXI_Test_i DDR_addr[11] -pin AXI_Test_i|processing_system7_0 DDR_Addr[11]
load net AXI_Test_i|DDR_addr[12] -attr @rip DDR_Addr[12] -attr @name DDR_addr[12] -hierPin AXI_Test_i DDR_addr[12] -pin AXI_Test_i|processing_system7_0 DDR_Addr[12]
load net AXI_Test_i|DDR_addr[13] -attr @rip DDR_Addr[13] -attr @name DDR_addr[13] -hierPin AXI_Test_i DDR_addr[13] -pin AXI_Test_i|processing_system7_0 DDR_Addr[13]
load net AXI_Test_i|DDR_addr[14] -attr @rip DDR_Addr[14] -attr @name DDR_addr[14] -hierPin AXI_Test_i DDR_addr[14] -pin AXI_Test_i|processing_system7_0 DDR_Addr[14]
load net AXI_Test_i|DDR_addr[1] -attr @rip DDR_Addr[1] -attr @name DDR_addr[1] -hierPin AXI_Test_i DDR_addr[1] -pin AXI_Test_i|processing_system7_0 DDR_Addr[1]
load net AXI_Test_i|DDR_addr[2] -attr @rip DDR_Addr[2] -attr @name DDR_addr[2] -hierPin AXI_Test_i DDR_addr[2] -pin AXI_Test_i|processing_system7_0 DDR_Addr[2]
load net AXI_Test_i|DDR_addr[3] -attr @rip DDR_Addr[3] -attr @name DDR_addr[3] -hierPin AXI_Test_i DDR_addr[3] -pin AXI_Test_i|processing_system7_0 DDR_Addr[3]
load net AXI_Test_i|DDR_addr[4] -attr @rip DDR_Addr[4] -attr @name DDR_addr[4] -hierPin AXI_Test_i DDR_addr[4] -pin AXI_Test_i|processing_system7_0 DDR_Addr[4]
load net AXI_Test_i|DDR_addr[5] -attr @rip DDR_Addr[5] -attr @name DDR_addr[5] -hierPin AXI_Test_i DDR_addr[5] -pin AXI_Test_i|processing_system7_0 DDR_Addr[5]
load net AXI_Test_i|DDR_addr[6] -attr @rip DDR_Addr[6] -attr @name DDR_addr[6] -hierPin AXI_Test_i DDR_addr[6] -pin AXI_Test_i|processing_system7_0 DDR_Addr[6]
load net AXI_Test_i|DDR_addr[7] -attr @rip DDR_Addr[7] -attr @name DDR_addr[7] -hierPin AXI_Test_i DDR_addr[7] -pin AXI_Test_i|processing_system7_0 DDR_Addr[7]
load net AXI_Test_i|DDR_addr[8] -attr @rip DDR_Addr[8] -attr @name DDR_addr[8] -hierPin AXI_Test_i DDR_addr[8] -pin AXI_Test_i|processing_system7_0 DDR_Addr[8]
load net AXI_Test_i|DDR_addr[9] -attr @rip DDR_Addr[9] -attr @name DDR_addr[9] -hierPin AXI_Test_i DDR_addr[9] -pin AXI_Test_i|processing_system7_0 DDR_Addr[9]
load net AXI_Test_i|DDR_ba[0] -attr @rip DDR_BankAddr[0] -attr @name DDR_ba[0] -hierPin AXI_Test_i DDR_ba[0] -pin AXI_Test_i|processing_system7_0 DDR_BankAddr[0]
load net AXI_Test_i|DDR_ba[1] -attr @rip DDR_BankAddr[1] -attr @name DDR_ba[1] -hierPin AXI_Test_i DDR_ba[1] -pin AXI_Test_i|processing_system7_0 DDR_BankAddr[1]
load net AXI_Test_i|DDR_ba[2] -attr @rip DDR_BankAddr[2] -attr @name DDR_ba[2] -hierPin AXI_Test_i DDR_ba[2] -pin AXI_Test_i|processing_system7_0 DDR_BankAddr[2]
load net AXI_Test_i|DDR_cas_n -attr @name DDR_cas_n -hierPin AXI_Test_i DDR_cas_n -pin AXI_Test_i|processing_system7_0 DDR_CAS_n
netloc AXI_Test_i|DDR_cas_n 1 0 6 NJ 2348 NJ 2348 NJ 2348 NJ 2348 4770J 2148 6600
load net AXI_Test_i|DDR_ck_n -attr @name DDR_ck_n -hierPin AXI_Test_i DDR_ck_n -pin AXI_Test_i|processing_system7_0 DDR_Clk_n
netloc AXI_Test_i|DDR_ck_n 1 0 6 NJ 2368 NJ 2368 NJ 2368 NJ 2368 4190J 2168 6500
load net AXI_Test_i|DDR_ck_p -attr @name DDR_ck_p -hierPin AXI_Test_i DDR_ck_p -pin AXI_Test_i|processing_system7_0 DDR_Clk
netloc AXI_Test_i|DDR_ck_p 1 0 6 NJ 2388 NJ 2388 NJ 2388 NJ 2388 4210J 2188 6480
load net AXI_Test_i|DDR_cke -attr @name DDR_cke -hierPin AXI_Test_i DDR_cke -pin AXI_Test_i|processing_system7_0 DDR_CKE
netloc AXI_Test_i|DDR_cke 1 0 6 NJ 2408 NJ 2408 NJ 2408 NJ 2408 4230J 2208 6540
load net AXI_Test_i|DDR_cs_n -attr @name DDR_cs_n -hierPin AXI_Test_i DDR_cs_n -pin AXI_Test_i|processing_system7_0 DDR_CS_n
netloc AXI_Test_i|DDR_cs_n 1 0 6 NJ 2428 NJ 2428 NJ 2428 NJ 2428 4270J 2228 6460
load net AXI_Test_i|DDR_dm[0] -attr @rip DDR_DM[0] -attr @name DDR_dm[0] -hierPin AXI_Test_i DDR_dm[0] -pin AXI_Test_i|processing_system7_0 DDR_DM[0]
load net AXI_Test_i|DDR_dm[1] -attr @rip DDR_DM[1] -attr @name DDR_dm[1] -hierPin AXI_Test_i DDR_dm[1] -pin AXI_Test_i|processing_system7_0 DDR_DM[1]
load net AXI_Test_i|DDR_dm[2] -attr @rip DDR_DM[2] -attr @name DDR_dm[2] -hierPin AXI_Test_i DDR_dm[2] -pin AXI_Test_i|processing_system7_0 DDR_DM[2]
load net AXI_Test_i|DDR_dm[3] -attr @rip DDR_DM[3] -attr @name DDR_dm[3] -hierPin AXI_Test_i DDR_dm[3] -pin AXI_Test_i|processing_system7_0 DDR_DM[3]
load net AXI_Test_i|DDR_dq[0] -attr @rip DDR_DQ[0] -attr @name DDR_dq[0] -hierPin AXI_Test_i DDR_dq[0] -pin AXI_Test_i|processing_system7_0 DDR_DQ[0]
load net AXI_Test_i|DDR_dq[10] -attr @rip DDR_DQ[10] -attr @name DDR_dq[10] -hierPin AXI_Test_i DDR_dq[10] -pin AXI_Test_i|processing_system7_0 DDR_DQ[10]
load net AXI_Test_i|DDR_dq[11] -attr @rip DDR_DQ[11] -attr @name DDR_dq[11] -hierPin AXI_Test_i DDR_dq[11] -pin AXI_Test_i|processing_system7_0 DDR_DQ[11]
load net AXI_Test_i|DDR_dq[12] -attr @rip DDR_DQ[12] -attr @name DDR_dq[12] -hierPin AXI_Test_i DDR_dq[12] -pin AXI_Test_i|processing_system7_0 DDR_DQ[12]
load net AXI_Test_i|DDR_dq[13] -attr @rip DDR_DQ[13] -attr @name DDR_dq[13] -hierPin AXI_Test_i DDR_dq[13] -pin AXI_Test_i|processing_system7_0 DDR_DQ[13]
load net AXI_Test_i|DDR_dq[14] -attr @rip DDR_DQ[14] -attr @name DDR_dq[14] -hierPin AXI_Test_i DDR_dq[14] -pin AXI_Test_i|processing_system7_0 DDR_DQ[14]
load net AXI_Test_i|DDR_dq[15] -attr @rip DDR_DQ[15] -attr @name DDR_dq[15] -hierPin AXI_Test_i DDR_dq[15] -pin AXI_Test_i|processing_system7_0 DDR_DQ[15]
load net AXI_Test_i|DDR_dq[16] -attr @rip DDR_DQ[16] -attr @name DDR_dq[16] -hierPin AXI_Test_i DDR_dq[16] -pin AXI_Test_i|processing_system7_0 DDR_DQ[16]
load net AXI_Test_i|DDR_dq[17] -attr @rip DDR_DQ[17] -attr @name DDR_dq[17] -hierPin AXI_Test_i DDR_dq[17] -pin AXI_Test_i|processing_system7_0 DDR_DQ[17]
load net AXI_Test_i|DDR_dq[18] -attr @rip DDR_DQ[18] -attr @name DDR_dq[18] -hierPin AXI_Test_i DDR_dq[18] -pin AXI_Test_i|processing_system7_0 DDR_DQ[18]
load net AXI_Test_i|DDR_dq[19] -attr @rip DDR_DQ[19] -attr @name DDR_dq[19] -hierPin AXI_Test_i DDR_dq[19] -pin AXI_Test_i|processing_system7_0 DDR_DQ[19]
load net AXI_Test_i|DDR_dq[1] -attr @rip DDR_DQ[1] -attr @name DDR_dq[1] -hierPin AXI_Test_i DDR_dq[1] -pin AXI_Test_i|processing_system7_0 DDR_DQ[1]
load net AXI_Test_i|DDR_dq[20] -attr @rip DDR_DQ[20] -attr @name DDR_dq[20] -hierPin AXI_Test_i DDR_dq[20] -pin AXI_Test_i|processing_system7_0 DDR_DQ[20]
load net AXI_Test_i|DDR_dq[21] -attr @rip DDR_DQ[21] -attr @name DDR_dq[21] -hierPin AXI_Test_i DDR_dq[21] -pin AXI_Test_i|processing_system7_0 DDR_DQ[21]
load net AXI_Test_i|DDR_dq[22] -attr @rip DDR_DQ[22] -attr @name DDR_dq[22] -hierPin AXI_Test_i DDR_dq[22] -pin AXI_Test_i|processing_system7_0 DDR_DQ[22]
load net AXI_Test_i|DDR_dq[23] -attr @rip DDR_DQ[23] -attr @name DDR_dq[23] -hierPin AXI_Test_i DDR_dq[23] -pin AXI_Test_i|processing_system7_0 DDR_DQ[23]
load net AXI_Test_i|DDR_dq[24] -attr @rip DDR_DQ[24] -attr @name DDR_dq[24] -hierPin AXI_Test_i DDR_dq[24] -pin AXI_Test_i|processing_system7_0 DDR_DQ[24]
load net AXI_Test_i|DDR_dq[25] -attr @rip DDR_DQ[25] -attr @name DDR_dq[25] -hierPin AXI_Test_i DDR_dq[25] -pin AXI_Test_i|processing_system7_0 DDR_DQ[25]
load net AXI_Test_i|DDR_dq[26] -attr @rip DDR_DQ[26] -attr @name DDR_dq[26] -hierPin AXI_Test_i DDR_dq[26] -pin AXI_Test_i|processing_system7_0 DDR_DQ[26]
load net AXI_Test_i|DDR_dq[27] -attr @rip DDR_DQ[27] -attr @name DDR_dq[27] -hierPin AXI_Test_i DDR_dq[27] -pin AXI_Test_i|processing_system7_0 DDR_DQ[27]
load net AXI_Test_i|DDR_dq[28] -attr @rip DDR_DQ[28] -attr @name DDR_dq[28] -hierPin AXI_Test_i DDR_dq[28] -pin AXI_Test_i|processing_system7_0 DDR_DQ[28]
load net AXI_Test_i|DDR_dq[29] -attr @rip DDR_DQ[29] -attr @name DDR_dq[29] -hierPin AXI_Test_i DDR_dq[29] -pin AXI_Test_i|processing_system7_0 DDR_DQ[29]
load net AXI_Test_i|DDR_dq[2] -attr @rip DDR_DQ[2] -attr @name DDR_dq[2] -hierPin AXI_Test_i DDR_dq[2] -pin AXI_Test_i|processing_system7_0 DDR_DQ[2]
load net AXI_Test_i|DDR_dq[30] -attr @rip DDR_DQ[30] -attr @name DDR_dq[30] -hierPin AXI_Test_i DDR_dq[30] -pin AXI_Test_i|processing_system7_0 DDR_DQ[30]
load net AXI_Test_i|DDR_dq[31] -attr @rip DDR_DQ[31] -attr @name DDR_dq[31] -hierPin AXI_Test_i DDR_dq[31] -pin AXI_Test_i|processing_system7_0 DDR_DQ[31]
load net AXI_Test_i|DDR_dq[3] -attr @rip DDR_DQ[3] -attr @name DDR_dq[3] -hierPin AXI_Test_i DDR_dq[3] -pin AXI_Test_i|processing_system7_0 DDR_DQ[3]
load net AXI_Test_i|DDR_dq[4] -attr @rip DDR_DQ[4] -attr @name DDR_dq[4] -hierPin AXI_Test_i DDR_dq[4] -pin AXI_Test_i|processing_system7_0 DDR_DQ[4]
load net AXI_Test_i|DDR_dq[5] -attr @rip DDR_DQ[5] -attr @name DDR_dq[5] -hierPin AXI_Test_i DDR_dq[5] -pin AXI_Test_i|processing_system7_0 DDR_DQ[5]
load net AXI_Test_i|DDR_dq[6] -attr @rip DDR_DQ[6] -attr @name DDR_dq[6] -hierPin AXI_Test_i DDR_dq[6] -pin AXI_Test_i|processing_system7_0 DDR_DQ[6]
load net AXI_Test_i|DDR_dq[7] -attr @rip DDR_DQ[7] -attr @name DDR_dq[7] -hierPin AXI_Test_i DDR_dq[7] -pin AXI_Test_i|processing_system7_0 DDR_DQ[7]
load net AXI_Test_i|DDR_dq[8] -attr @rip DDR_DQ[8] -attr @name DDR_dq[8] -hierPin AXI_Test_i DDR_dq[8] -pin AXI_Test_i|processing_system7_0 DDR_DQ[8]
load net AXI_Test_i|DDR_dq[9] -attr @rip DDR_DQ[9] -attr @name DDR_dq[9] -hierPin AXI_Test_i DDR_dq[9] -pin AXI_Test_i|processing_system7_0 DDR_DQ[9]
load net AXI_Test_i|DDR_dqs_n[0] -attr @rip DDR_DQS_n[0] -attr @name DDR_dqs_n[0] -hierPin AXI_Test_i DDR_dqs_n[0] -pin AXI_Test_i|processing_system7_0 DDR_DQS_n[0]
load net AXI_Test_i|DDR_dqs_n[1] -attr @rip DDR_DQS_n[1] -attr @name DDR_dqs_n[1] -hierPin AXI_Test_i DDR_dqs_n[1] -pin AXI_Test_i|processing_system7_0 DDR_DQS_n[1]
load net AXI_Test_i|DDR_dqs_n[2] -attr @rip DDR_DQS_n[2] -attr @name DDR_dqs_n[2] -hierPin AXI_Test_i DDR_dqs_n[2] -pin AXI_Test_i|processing_system7_0 DDR_DQS_n[2]
load net AXI_Test_i|DDR_dqs_n[3] -attr @rip DDR_DQS_n[3] -attr @name DDR_dqs_n[3] -hierPin AXI_Test_i DDR_dqs_n[3] -pin AXI_Test_i|processing_system7_0 DDR_DQS_n[3]
load net AXI_Test_i|DDR_dqs_p[0] -attr @rip DDR_DQS[0] -attr @name DDR_dqs_p[0] -hierPin AXI_Test_i DDR_dqs_p[0] -pin AXI_Test_i|processing_system7_0 DDR_DQS[0]
load net AXI_Test_i|DDR_dqs_p[1] -attr @rip DDR_DQS[1] -attr @name DDR_dqs_p[1] -hierPin AXI_Test_i DDR_dqs_p[1] -pin AXI_Test_i|processing_system7_0 DDR_DQS[1]
load net AXI_Test_i|DDR_dqs_p[2] -attr @rip DDR_DQS[2] -attr @name DDR_dqs_p[2] -hierPin AXI_Test_i DDR_dqs_p[2] -pin AXI_Test_i|processing_system7_0 DDR_DQS[2]
load net AXI_Test_i|DDR_dqs_p[3] -attr @rip DDR_DQS[3] -attr @name DDR_dqs_p[3] -hierPin AXI_Test_i DDR_dqs_p[3] -pin AXI_Test_i|processing_system7_0 DDR_DQS[3]
load net AXI_Test_i|DDR_odt -attr @name DDR_odt -hierPin AXI_Test_i DDR_odt -pin AXI_Test_i|processing_system7_0 DDR_ODT
netloc AXI_Test_i|DDR_odt 1 0 6 NJ 2448 NJ 2448 NJ 2448 NJ 2448 4310J 2248 6320
load net AXI_Test_i|DDR_ras_n -attr @name DDR_ras_n -hierPin AXI_Test_i DDR_ras_n -pin AXI_Test_i|processing_system7_0 DDR_RAS_n
netloc AXI_Test_i|DDR_ras_n 1 0 6 NJ 2468 NJ 2468 NJ 2468 NJ 2468 4790J 2268 6240
load net AXI_Test_i|DDR_reset_n -attr @name DDR_reset_n -hierPin AXI_Test_i DDR_reset_n -pin AXI_Test_i|processing_system7_0 DDR_DRSTB
netloc AXI_Test_i|DDR_reset_n 1 0 6 NJ 2488 NJ 2488 NJ 2488 NJ 2488 4810J 2288 6280
load net AXI_Test_i|DDR_we_n -attr @name DDR_we_n -hierPin AXI_Test_i DDR_we_n -pin AXI_Test_i|processing_system7_0 DDR_WEB
netloc AXI_Test_i|DDR_we_n 1 0 6 NJ 2508 NJ 2508 NJ 2508 NJ 2508 4830J 2308 6140
load net AXI_Test_i|FIXED_IO_ddr_vrn -attr @name FIXED_IO_ddr_vrn -hierPin AXI_Test_i FIXED_IO_ddr_vrn -pin AXI_Test_i|processing_system7_0 DDR_VRN
netloc AXI_Test_i|FIXED_IO_ddr_vrn 1 0 6 NJ 2528 NJ 2528 NJ 2528 NJ 2528 4850J 2328 6160
load net AXI_Test_i|FIXED_IO_ddr_vrp -attr @name FIXED_IO_ddr_vrp -hierPin AXI_Test_i FIXED_IO_ddr_vrp -pin AXI_Test_i|processing_system7_0 DDR_VRP
netloc AXI_Test_i|FIXED_IO_ddr_vrp 1 0 6 NJ 2548 NJ 2548 NJ 2548 NJ 2548 4870J 2348 6100
load net AXI_Test_i|FIXED_IO_mio[0] -attr @rip MIO[0] -attr @name FIXED_IO_mio[0] -hierPin AXI_Test_i FIXED_IO_mio[0] -pin AXI_Test_i|processing_system7_0 MIO[0]
load net AXI_Test_i|FIXED_IO_mio[10] -attr @rip MIO[10] -attr @name FIXED_IO_mio[10] -hierPin AXI_Test_i FIXED_IO_mio[10] -pin AXI_Test_i|processing_system7_0 MIO[10]
load net AXI_Test_i|FIXED_IO_mio[11] -attr @rip MIO[11] -attr @name FIXED_IO_mio[11] -hierPin AXI_Test_i FIXED_IO_mio[11] -pin AXI_Test_i|processing_system7_0 MIO[11]
load net AXI_Test_i|FIXED_IO_mio[12] -attr @rip MIO[12] -attr @name FIXED_IO_mio[12] -hierPin AXI_Test_i FIXED_IO_mio[12] -pin AXI_Test_i|processing_system7_0 MIO[12]
load net AXI_Test_i|FIXED_IO_mio[13] -attr @rip MIO[13] -attr @name FIXED_IO_mio[13] -hierPin AXI_Test_i FIXED_IO_mio[13] -pin AXI_Test_i|processing_system7_0 MIO[13]
load net AXI_Test_i|FIXED_IO_mio[14] -attr @rip MIO[14] -attr @name FIXED_IO_mio[14] -hierPin AXI_Test_i FIXED_IO_mio[14] -pin AXI_Test_i|processing_system7_0 MIO[14]
load net AXI_Test_i|FIXED_IO_mio[15] -attr @rip MIO[15] -attr @name FIXED_IO_mio[15] -hierPin AXI_Test_i FIXED_IO_mio[15] -pin AXI_Test_i|processing_system7_0 MIO[15]
load net AXI_Test_i|FIXED_IO_mio[16] -attr @rip MIO[16] -attr @name FIXED_IO_mio[16] -hierPin AXI_Test_i FIXED_IO_mio[16] -pin AXI_Test_i|processing_system7_0 MIO[16]
load net AXI_Test_i|FIXED_IO_mio[17] -attr @rip MIO[17] -attr @name FIXED_IO_mio[17] -hierPin AXI_Test_i FIXED_IO_mio[17] -pin AXI_Test_i|processing_system7_0 MIO[17]
load net AXI_Test_i|FIXED_IO_mio[18] -attr @rip MIO[18] -attr @name FIXED_IO_mio[18] -hierPin AXI_Test_i FIXED_IO_mio[18] -pin AXI_Test_i|processing_system7_0 MIO[18]
load net AXI_Test_i|FIXED_IO_mio[19] -attr @rip MIO[19] -attr @name FIXED_IO_mio[19] -hierPin AXI_Test_i FIXED_IO_mio[19] -pin AXI_Test_i|processing_system7_0 MIO[19]
load net AXI_Test_i|FIXED_IO_mio[1] -attr @rip MIO[1] -attr @name FIXED_IO_mio[1] -hierPin AXI_Test_i FIXED_IO_mio[1] -pin AXI_Test_i|processing_system7_0 MIO[1]
load net AXI_Test_i|FIXED_IO_mio[20] -attr @rip MIO[20] -attr @name FIXED_IO_mio[20] -hierPin AXI_Test_i FIXED_IO_mio[20] -pin AXI_Test_i|processing_system7_0 MIO[20]
load net AXI_Test_i|FIXED_IO_mio[21] -attr @rip MIO[21] -attr @name FIXED_IO_mio[21] -hierPin AXI_Test_i FIXED_IO_mio[21] -pin AXI_Test_i|processing_system7_0 MIO[21]
load net AXI_Test_i|FIXED_IO_mio[22] -attr @rip MIO[22] -attr @name FIXED_IO_mio[22] -hierPin AXI_Test_i FIXED_IO_mio[22] -pin AXI_Test_i|processing_system7_0 MIO[22]
load net AXI_Test_i|FIXED_IO_mio[23] -attr @rip MIO[23] -attr @name FIXED_IO_mio[23] -hierPin AXI_Test_i FIXED_IO_mio[23] -pin AXI_Test_i|processing_system7_0 MIO[23]
load net AXI_Test_i|FIXED_IO_mio[24] -attr @rip MIO[24] -attr @name FIXED_IO_mio[24] -hierPin AXI_Test_i FIXED_IO_mio[24] -pin AXI_Test_i|processing_system7_0 MIO[24]
load net AXI_Test_i|FIXED_IO_mio[25] -attr @rip MIO[25] -attr @name FIXED_IO_mio[25] -hierPin AXI_Test_i FIXED_IO_mio[25] -pin AXI_Test_i|processing_system7_0 MIO[25]
load net AXI_Test_i|FIXED_IO_mio[26] -attr @rip MIO[26] -attr @name FIXED_IO_mio[26] -hierPin AXI_Test_i FIXED_IO_mio[26] -pin AXI_Test_i|processing_system7_0 MIO[26]
load net AXI_Test_i|FIXED_IO_mio[27] -attr @rip MIO[27] -attr @name FIXED_IO_mio[27] -hierPin AXI_Test_i FIXED_IO_mio[27] -pin AXI_Test_i|processing_system7_0 MIO[27]
load net AXI_Test_i|FIXED_IO_mio[28] -attr @rip MIO[28] -attr @name FIXED_IO_mio[28] -hierPin AXI_Test_i FIXED_IO_mio[28] -pin AXI_Test_i|processing_system7_0 MIO[28]
load net AXI_Test_i|FIXED_IO_mio[29] -attr @rip MIO[29] -attr @name FIXED_IO_mio[29] -hierPin AXI_Test_i FIXED_IO_mio[29] -pin AXI_Test_i|processing_system7_0 MIO[29]
load net AXI_Test_i|FIXED_IO_mio[2] -attr @rip MIO[2] -attr @name FIXED_IO_mio[2] -hierPin AXI_Test_i FIXED_IO_mio[2] -pin AXI_Test_i|processing_system7_0 MIO[2]
load net AXI_Test_i|FIXED_IO_mio[30] -attr @rip MIO[30] -attr @name FIXED_IO_mio[30] -hierPin AXI_Test_i FIXED_IO_mio[30] -pin AXI_Test_i|processing_system7_0 MIO[30]
load net AXI_Test_i|FIXED_IO_mio[31] -attr @rip MIO[31] -attr @name FIXED_IO_mio[31] -hierPin AXI_Test_i FIXED_IO_mio[31] -pin AXI_Test_i|processing_system7_0 MIO[31]
load net AXI_Test_i|FIXED_IO_mio[32] -attr @rip MIO[32] -attr @name FIXED_IO_mio[32] -hierPin AXI_Test_i FIXED_IO_mio[32] -pin AXI_Test_i|processing_system7_0 MIO[32]
load net AXI_Test_i|FIXED_IO_mio[33] -attr @rip MIO[33] -attr @name FIXED_IO_mio[33] -hierPin AXI_Test_i FIXED_IO_mio[33] -pin AXI_Test_i|processing_system7_0 MIO[33]
load net AXI_Test_i|FIXED_IO_mio[34] -attr @rip MIO[34] -attr @name FIXED_IO_mio[34] -hierPin AXI_Test_i FIXED_IO_mio[34] -pin AXI_Test_i|processing_system7_0 MIO[34]
load net AXI_Test_i|FIXED_IO_mio[35] -attr @rip MIO[35] -attr @name FIXED_IO_mio[35] -hierPin AXI_Test_i FIXED_IO_mio[35] -pin AXI_Test_i|processing_system7_0 MIO[35]
load net AXI_Test_i|FIXED_IO_mio[36] -attr @rip MIO[36] -attr @name FIXED_IO_mio[36] -hierPin AXI_Test_i FIXED_IO_mio[36] -pin AXI_Test_i|processing_system7_0 MIO[36]
load net AXI_Test_i|FIXED_IO_mio[37] -attr @rip MIO[37] -attr @name FIXED_IO_mio[37] -hierPin AXI_Test_i FIXED_IO_mio[37] -pin AXI_Test_i|processing_system7_0 MIO[37]
load net AXI_Test_i|FIXED_IO_mio[38] -attr @rip MIO[38] -attr @name FIXED_IO_mio[38] -hierPin AXI_Test_i FIXED_IO_mio[38] -pin AXI_Test_i|processing_system7_0 MIO[38]
load net AXI_Test_i|FIXED_IO_mio[39] -attr @rip MIO[39] -attr @name FIXED_IO_mio[39] -hierPin AXI_Test_i FIXED_IO_mio[39] -pin AXI_Test_i|processing_system7_0 MIO[39]
load net AXI_Test_i|FIXED_IO_mio[3] -attr @rip MIO[3] -attr @name FIXED_IO_mio[3] -hierPin AXI_Test_i FIXED_IO_mio[3] -pin AXI_Test_i|processing_system7_0 MIO[3]
load net AXI_Test_i|FIXED_IO_mio[40] -attr @rip MIO[40] -attr @name FIXED_IO_mio[40] -hierPin AXI_Test_i FIXED_IO_mio[40] -pin AXI_Test_i|processing_system7_0 MIO[40]
load net AXI_Test_i|FIXED_IO_mio[41] -attr @rip MIO[41] -attr @name FIXED_IO_mio[41] -hierPin AXI_Test_i FIXED_IO_mio[41] -pin AXI_Test_i|processing_system7_0 MIO[41]
load net AXI_Test_i|FIXED_IO_mio[42] -attr @rip MIO[42] -attr @name FIXED_IO_mio[42] -hierPin AXI_Test_i FIXED_IO_mio[42] -pin AXI_Test_i|processing_system7_0 MIO[42]
load net AXI_Test_i|FIXED_IO_mio[43] -attr @rip MIO[43] -attr @name FIXED_IO_mio[43] -hierPin AXI_Test_i FIXED_IO_mio[43] -pin AXI_Test_i|processing_system7_0 MIO[43]
load net AXI_Test_i|FIXED_IO_mio[44] -attr @rip MIO[44] -attr @name FIXED_IO_mio[44] -hierPin AXI_Test_i FIXED_IO_mio[44] -pin AXI_Test_i|processing_system7_0 MIO[44]
load net AXI_Test_i|FIXED_IO_mio[45] -attr @rip MIO[45] -attr @name FIXED_IO_mio[45] -hierPin AXI_Test_i FIXED_IO_mio[45] -pin AXI_Test_i|processing_system7_0 MIO[45]
load net AXI_Test_i|FIXED_IO_mio[46] -attr @rip MIO[46] -attr @name FIXED_IO_mio[46] -hierPin AXI_Test_i FIXED_IO_mio[46] -pin AXI_Test_i|processing_system7_0 MIO[46]
load net AXI_Test_i|FIXED_IO_mio[47] -attr @rip MIO[47] -attr @name FIXED_IO_mio[47] -hierPin AXI_Test_i FIXED_IO_mio[47] -pin AXI_Test_i|processing_system7_0 MIO[47]
load net AXI_Test_i|FIXED_IO_mio[48] -attr @rip MIO[48] -attr @name FIXED_IO_mio[48] -hierPin AXI_Test_i FIXED_IO_mio[48] -pin AXI_Test_i|processing_system7_0 MIO[48]
load net AXI_Test_i|FIXED_IO_mio[49] -attr @rip MIO[49] -attr @name FIXED_IO_mio[49] -hierPin AXI_Test_i FIXED_IO_mio[49] -pin AXI_Test_i|processing_system7_0 MIO[49]
load net AXI_Test_i|FIXED_IO_mio[4] -attr @rip MIO[4] -attr @name FIXED_IO_mio[4] -hierPin AXI_Test_i FIXED_IO_mio[4] -pin AXI_Test_i|processing_system7_0 MIO[4]
load net AXI_Test_i|FIXED_IO_mio[50] -attr @rip MIO[50] -attr @name FIXED_IO_mio[50] -hierPin AXI_Test_i FIXED_IO_mio[50] -pin AXI_Test_i|processing_system7_0 MIO[50]
load net AXI_Test_i|FIXED_IO_mio[51] -attr @rip MIO[51] -attr @name FIXED_IO_mio[51] -hierPin AXI_Test_i FIXED_IO_mio[51] -pin AXI_Test_i|processing_system7_0 MIO[51]
load net AXI_Test_i|FIXED_IO_mio[52] -attr @rip MIO[52] -attr @name FIXED_IO_mio[52] -hierPin AXI_Test_i FIXED_IO_mio[52] -pin AXI_Test_i|processing_system7_0 MIO[52]
load net AXI_Test_i|FIXED_IO_mio[53] -attr @rip MIO[53] -attr @name FIXED_IO_mio[53] -hierPin AXI_Test_i FIXED_IO_mio[53] -pin AXI_Test_i|processing_system7_0 MIO[53]
load net AXI_Test_i|FIXED_IO_mio[5] -attr @rip MIO[5] -attr @name FIXED_IO_mio[5] -hierPin AXI_Test_i FIXED_IO_mio[5] -pin AXI_Test_i|processing_system7_0 MIO[5]
load net AXI_Test_i|FIXED_IO_mio[6] -attr @rip MIO[6] -attr @name FIXED_IO_mio[6] -hierPin AXI_Test_i FIXED_IO_mio[6] -pin AXI_Test_i|processing_system7_0 MIO[6]
load net AXI_Test_i|FIXED_IO_mio[7] -attr @rip MIO[7] -attr @name FIXED_IO_mio[7] -hierPin AXI_Test_i FIXED_IO_mio[7] -pin AXI_Test_i|processing_system7_0 MIO[7]
load net AXI_Test_i|FIXED_IO_mio[8] -attr @rip MIO[8] -attr @name FIXED_IO_mio[8] -hierPin AXI_Test_i FIXED_IO_mio[8] -pin AXI_Test_i|processing_system7_0 MIO[8]
load net AXI_Test_i|FIXED_IO_mio[9] -attr @rip MIO[9] -attr @name FIXED_IO_mio[9] -hierPin AXI_Test_i FIXED_IO_mio[9] -pin AXI_Test_i|processing_system7_0 MIO[9]
load net AXI_Test_i|FIXED_IO_ps_clk -attr @name FIXED_IO_ps_clk -hierPin AXI_Test_i FIXED_IO_ps_clk -pin AXI_Test_i|processing_system7_0 PS_CLK
netloc AXI_Test_i|FIXED_IO_ps_clk 1 5 2 6780 2288 NJ
load net AXI_Test_i|FIXED_IO_ps_porb -attr @name FIXED_IO_ps_porb -hierPin AXI_Test_i FIXED_IO_ps_porb -pin AXI_Test_i|processing_system7_0 PS_PORB
netloc AXI_Test_i|FIXED_IO_ps_porb 1 5 2 6800 2308 NJ
load net AXI_Test_i|FIXED_IO_ps_srstb -attr @name FIXED_IO_ps_srstb -hierPin AXI_Test_i FIXED_IO_ps_srstb -pin AXI_Test_i|processing_system7_0 PS_SRSTB
netloc AXI_Test_i|FIXED_IO_ps_srstb 1 6 1 8250 2328n
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[0] -attr @rip m00_axis_tdata[0] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[0] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[0]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[10] -attr @rip m00_axis_tdata[10] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[10] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[10] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[10]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[11] -attr @rip m00_axis_tdata[11] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[11] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[11] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[11]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[12] -attr @rip m00_axis_tdata[12] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[12] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[12] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[12]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[13] -attr @rip m00_axis_tdata[13] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[13] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[13] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[13]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[14] -attr @rip m00_axis_tdata[14] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[14] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[14] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[14]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[15] -attr @rip m00_axis_tdata[15] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[15] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[15] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[15]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[16] -attr @rip m00_axis_tdata[16] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[16] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[16] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[16]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[17] -attr @rip m00_axis_tdata[17] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[17] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[17] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[17]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[18] -attr @rip m00_axis_tdata[18] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[18] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[18] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[18]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[19] -attr @rip m00_axis_tdata[19] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[19] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[19] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[19]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[1] -attr @rip m00_axis_tdata[1] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[1] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[1]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[20] -attr @rip m00_axis_tdata[20] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[20] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[20] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[20]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[21] -attr @rip m00_axis_tdata[21] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[21] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[21] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[21]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[22] -attr @rip m00_axis_tdata[22] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[22] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[22] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[22]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[23] -attr @rip m00_axis_tdata[23] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[23] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[23] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[23]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[24] -attr @rip m00_axis_tdata[24] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[24] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[24] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[24]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[25] -attr @rip m00_axis_tdata[25] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[25] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[25] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[25]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[26] -attr @rip m00_axis_tdata[26] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[26] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[26] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[26]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[27] -attr @rip m00_axis_tdata[27] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[27] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[27] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[27]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[28] -attr @rip m00_axis_tdata[28] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[28] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[28] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[28]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[29] -attr @rip m00_axis_tdata[29] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[29] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[29] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[29]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[2] -attr @rip m00_axis_tdata[2] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[2] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[2] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[2]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[30] -attr @rip m00_axis_tdata[30] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[30] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[30] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[30]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[31] -attr @rip m00_axis_tdata[31] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[31] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[31] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[31]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[3] -attr @rip m00_axis_tdata[3] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[3] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[3] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[3]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[4] -attr @rip m00_axis_tdata[4] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[4] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[4] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[4]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[5] -attr @rip m00_axis_tdata[5] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[5] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[5] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[5]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[6] -attr @rip m00_axis_tdata[6] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[6] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[6] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[6]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[7] -attr @rip m00_axis_tdata[7] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[7] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[7] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[7]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[8] -attr @rip m00_axis_tdata[8] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[8] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[8] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[8]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[9] -attr @rip m00_axis_tdata[9] -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[9] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tdata[9] -pin AXI_Test_i|axi_dma s_axis_s2mm_tdata[9]
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TLAST -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TLAST -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tlast -pin AXI_Test_i|axi_dma s_axis_s2mm_tlast
netloc AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TLAST 1 2 3 2300 688 NJ 688 4210
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TREADY -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TREADY -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tready -pin AXI_Test_i|axi_dma s_axis_s2mm_tready
netloc AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TREADY 1 3 1 3500 1028n
load net AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TVALID -attr @name PL_SPI_ADC_MasterStr_0_m00_axis_TVALID -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_tvalid -pin AXI_Test_i|axi_dma s_axis_s2mm_tvalid
netloc AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TVALID 1 2 3 2320 708 NJ 708 4190
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[0] -attr @rip m_axi_s2mm_awaddr[0] -attr @name axi_dma_M_AXI_S2MM_AWADDR[0] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[0] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[0]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[10] -attr @rip m_axi_s2mm_awaddr[10] -attr @name axi_dma_M_AXI_S2MM_AWADDR[10] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[10] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[10]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[11] -attr @rip m_axi_s2mm_awaddr[11] -attr @name axi_dma_M_AXI_S2MM_AWADDR[11] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[11] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[11]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[12] -attr @rip m_axi_s2mm_awaddr[12] -attr @name axi_dma_M_AXI_S2MM_AWADDR[12] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[12] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[12]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[13] -attr @rip m_axi_s2mm_awaddr[13] -attr @name axi_dma_M_AXI_S2MM_AWADDR[13] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[13] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[13]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[14] -attr @rip m_axi_s2mm_awaddr[14] -attr @name axi_dma_M_AXI_S2MM_AWADDR[14] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[14] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[14]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[15] -attr @rip m_axi_s2mm_awaddr[15] -attr @name axi_dma_M_AXI_S2MM_AWADDR[15] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[15] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[15]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[16] -attr @rip m_axi_s2mm_awaddr[16] -attr @name axi_dma_M_AXI_S2MM_AWADDR[16] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[16] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[16]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[17] -attr @rip m_axi_s2mm_awaddr[17] -attr @name axi_dma_M_AXI_S2MM_AWADDR[17] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[17] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[17]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[18] -attr @rip m_axi_s2mm_awaddr[18] -attr @name axi_dma_M_AXI_S2MM_AWADDR[18] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[18] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[18]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[19] -attr @rip m_axi_s2mm_awaddr[19] -attr @name axi_dma_M_AXI_S2MM_AWADDR[19] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[19] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[19]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[1] -attr @rip m_axi_s2mm_awaddr[1] -attr @name axi_dma_M_AXI_S2MM_AWADDR[1] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[1] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[1]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[20] -attr @rip m_axi_s2mm_awaddr[20] -attr @name axi_dma_M_AXI_S2MM_AWADDR[20] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[20] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[20]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[21] -attr @rip m_axi_s2mm_awaddr[21] -attr @name axi_dma_M_AXI_S2MM_AWADDR[21] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[21] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[21]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[22] -attr @rip m_axi_s2mm_awaddr[22] -attr @name axi_dma_M_AXI_S2MM_AWADDR[22] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[22] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[22]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[23] -attr @rip m_axi_s2mm_awaddr[23] -attr @name axi_dma_M_AXI_S2MM_AWADDR[23] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[23] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[23]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[24] -attr @rip m_axi_s2mm_awaddr[24] -attr @name axi_dma_M_AXI_S2MM_AWADDR[24] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[24] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[24]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[25] -attr @rip m_axi_s2mm_awaddr[25] -attr @name axi_dma_M_AXI_S2MM_AWADDR[25] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[25] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[25]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[26] -attr @rip m_axi_s2mm_awaddr[26] -attr @name axi_dma_M_AXI_S2MM_AWADDR[26] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[26] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[26]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[27] -attr @rip m_axi_s2mm_awaddr[27] -attr @name axi_dma_M_AXI_S2MM_AWADDR[27] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[27] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[27]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[28] -attr @rip m_axi_s2mm_awaddr[28] -attr @name axi_dma_M_AXI_S2MM_AWADDR[28] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[28] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[28]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[29] -attr @rip m_axi_s2mm_awaddr[29] -attr @name axi_dma_M_AXI_S2MM_AWADDR[29] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[29] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[29]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[2] -attr @rip m_axi_s2mm_awaddr[2] -attr @name axi_dma_M_AXI_S2MM_AWADDR[2] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[2] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[2]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[30] -attr @rip m_axi_s2mm_awaddr[30] -attr @name axi_dma_M_AXI_S2MM_AWADDR[30] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[30] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[30]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[31] -attr @rip m_axi_s2mm_awaddr[31] -attr @name axi_dma_M_AXI_S2MM_AWADDR[31] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[31] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[31]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[3] -attr @rip m_axi_s2mm_awaddr[3] -attr @name axi_dma_M_AXI_S2MM_AWADDR[3] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[3] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[3]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[4] -attr @rip m_axi_s2mm_awaddr[4] -attr @name axi_dma_M_AXI_S2MM_AWADDR[4] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[4] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[4]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[5] -attr @rip m_axi_s2mm_awaddr[5] -attr @name axi_dma_M_AXI_S2MM_AWADDR[5] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[5] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[5]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[6] -attr @rip m_axi_s2mm_awaddr[6] -attr @name axi_dma_M_AXI_S2MM_AWADDR[6] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[6] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[6]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[7] -attr @rip m_axi_s2mm_awaddr[7] -attr @name axi_dma_M_AXI_S2MM_AWADDR[7] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[7] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[7]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[8] -attr @rip m_axi_s2mm_awaddr[8] -attr @name axi_dma_M_AXI_S2MM_AWADDR[8] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[8] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[8]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[9] -attr @rip m_axi_s2mm_awaddr[9] -attr @name axi_dma_M_AXI_S2MM_AWADDR[9] -pin AXI_Test_i|axi_dma m_axi_s2mm_awaddr[9] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awaddr[9]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWBURST[0] -attr @rip m_axi_s2mm_awburst[0] -attr @name axi_dma_M_AXI_S2MM_AWBURST[0] -pin AXI_Test_i|axi_dma m_axi_s2mm_awburst[0] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awburst[0]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWBURST[1] -attr @rip m_axi_s2mm_awburst[1] -attr @name axi_dma_M_AXI_S2MM_AWBURST[1] -pin AXI_Test_i|axi_dma m_axi_s2mm_awburst[1] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awburst[1]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWCACHE[0] -attr @rip m_axi_s2mm_awcache[0] -attr @name axi_dma_M_AXI_S2MM_AWCACHE[0] -pin AXI_Test_i|axi_dma m_axi_s2mm_awcache[0] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awcache[0]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWCACHE[1] -attr @rip m_axi_s2mm_awcache[1] -attr @name axi_dma_M_AXI_S2MM_AWCACHE[1] -pin AXI_Test_i|axi_dma m_axi_s2mm_awcache[1] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awcache[1]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWCACHE[2] -attr @rip m_axi_s2mm_awcache[2] -attr @name axi_dma_M_AXI_S2MM_AWCACHE[2] -pin AXI_Test_i|axi_dma m_axi_s2mm_awcache[2] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awcache[2]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWCACHE[3] -attr @rip m_axi_s2mm_awcache[3] -attr @name axi_dma_M_AXI_S2MM_AWCACHE[3] -pin AXI_Test_i|axi_dma m_axi_s2mm_awcache[3] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awcache[3]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[0] -attr @rip m_axi_s2mm_awlen[0] -attr @name axi_dma_M_AXI_S2MM_AWLEN[0] -pin AXI_Test_i|axi_dma m_axi_s2mm_awlen[0] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awlen[0]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[1] -attr @rip m_axi_s2mm_awlen[1] -attr @name axi_dma_M_AXI_S2MM_AWLEN[1] -pin AXI_Test_i|axi_dma m_axi_s2mm_awlen[1] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awlen[1]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[2] -attr @rip m_axi_s2mm_awlen[2] -attr @name axi_dma_M_AXI_S2MM_AWLEN[2] -pin AXI_Test_i|axi_dma m_axi_s2mm_awlen[2] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awlen[2]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[3] -attr @rip m_axi_s2mm_awlen[3] -attr @name axi_dma_M_AXI_S2MM_AWLEN[3] -pin AXI_Test_i|axi_dma m_axi_s2mm_awlen[3] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awlen[3]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[4] -attr @rip m_axi_s2mm_awlen[4] -attr @name axi_dma_M_AXI_S2MM_AWLEN[4] -pin AXI_Test_i|axi_dma m_axi_s2mm_awlen[4] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awlen[4]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[5] -attr @rip m_axi_s2mm_awlen[5] -attr @name axi_dma_M_AXI_S2MM_AWLEN[5] -pin AXI_Test_i|axi_dma m_axi_s2mm_awlen[5] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awlen[5]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[6] -attr @rip m_axi_s2mm_awlen[6] -attr @name axi_dma_M_AXI_S2MM_AWLEN[6] -pin AXI_Test_i|axi_dma m_axi_s2mm_awlen[6] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awlen[6]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[7] -attr @rip m_axi_s2mm_awlen[7] -attr @name axi_dma_M_AXI_S2MM_AWLEN[7] -pin AXI_Test_i|axi_dma m_axi_s2mm_awlen[7] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awlen[7]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWPROT[0] -attr @rip m_axi_s2mm_awprot[0] -attr @name axi_dma_M_AXI_S2MM_AWPROT[0] -pin AXI_Test_i|axi_dma m_axi_s2mm_awprot[0] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awprot[0]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWPROT[1] -attr @rip m_axi_s2mm_awprot[1] -attr @name axi_dma_M_AXI_S2MM_AWPROT[1] -pin AXI_Test_i|axi_dma m_axi_s2mm_awprot[1] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awprot[1]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWPROT[2] -attr @rip m_axi_s2mm_awprot[2] -attr @name axi_dma_M_AXI_S2MM_AWPROT[2] -pin AXI_Test_i|axi_dma m_axi_s2mm_awprot[2] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awprot[2]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWREADY -attr @name axi_dma_M_AXI_S2MM_AWREADY -pin AXI_Test_i|axi_dma m_axi_s2mm_awready -pin AXI_Test_i|axi_mem_intercon S00_AXI_awready
netloc AXI_Test_i|axi_dma_M_AXI_S2MM_AWREADY 1 2 1 2140 1048n
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWSIZE[0] -attr @rip m_axi_s2mm_awsize[0] -attr @name axi_dma_M_AXI_S2MM_AWSIZE[0] -pin AXI_Test_i|axi_dma m_axi_s2mm_awsize[0] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awsize[0]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWSIZE[1] -attr @rip m_axi_s2mm_awsize[1] -attr @name axi_dma_M_AXI_S2MM_AWSIZE[1] -pin AXI_Test_i|axi_dma m_axi_s2mm_awsize[1] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awsize[1]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWSIZE[2] -attr @rip m_axi_s2mm_awsize[2] -attr @name axi_dma_M_AXI_S2MM_AWSIZE[2] -pin AXI_Test_i|axi_dma m_axi_s2mm_awsize[2] -pin AXI_Test_i|axi_mem_intercon S00_AXI_awsize[2]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_AWVALID -attr @name axi_dma_M_AXI_S2MM_AWVALID -pin AXI_Test_i|axi_dma m_axi_s2mm_awvalid -pin AXI_Test_i|axi_mem_intercon S00_AXI_awvalid
netloc AXI_Test_i|axi_dma_M_AXI_S2MM_AWVALID 1 1 3 1300 1448 NJ 1448 3060
load net AXI_Test_i|axi_dma_M_AXI_S2MM_BREADY -attr @name axi_dma_M_AXI_S2MM_BREADY -pin AXI_Test_i|axi_dma m_axi_s2mm_bready -pin AXI_Test_i|axi_mem_intercon S00_AXI_bready
netloc AXI_Test_i|axi_dma_M_AXI_S2MM_BREADY 1 1 3 1320 1488 NJ 1488 3040
load net AXI_Test_i|axi_dma_M_AXI_S2MM_BRESP[0] -attr @rip S00_AXI_bresp[0] -attr @name axi_dma_M_AXI_S2MM_BRESP[0] -pin AXI_Test_i|axi_dma m_axi_s2mm_bresp[0] -pin AXI_Test_i|axi_mem_intercon S00_AXI_bresp[0]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_BRESP[1] -attr @rip S00_AXI_bresp[1] -attr @name axi_dma_M_AXI_S2MM_BRESP[1] -pin AXI_Test_i|axi_dma m_axi_s2mm_bresp[1] -pin AXI_Test_i|axi_mem_intercon S00_AXI_bresp[1]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_BVALID -attr @name axi_dma_M_AXI_S2MM_BVALID -pin AXI_Test_i|axi_dma m_axi_s2mm_bvalid -pin AXI_Test_i|axi_mem_intercon S00_AXI_bvalid
netloc AXI_Test_i|axi_dma_M_AXI_S2MM_BVALID 1 2 1 2220 1088n
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[0] -attr @rip m_axi_s2mm_wdata[0] -attr @name axi_dma_M_AXI_S2MM_WDATA[0] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[0] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[0]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[10] -attr @rip m_axi_s2mm_wdata[10] -attr @name axi_dma_M_AXI_S2MM_WDATA[10] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[10] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[10]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[11] -attr @rip m_axi_s2mm_wdata[11] -attr @name axi_dma_M_AXI_S2MM_WDATA[11] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[11] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[11]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[12] -attr @rip m_axi_s2mm_wdata[12] -attr @name axi_dma_M_AXI_S2MM_WDATA[12] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[12] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[12]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[13] -attr @rip m_axi_s2mm_wdata[13] -attr @name axi_dma_M_AXI_S2MM_WDATA[13] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[13] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[13]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[14] -attr @rip m_axi_s2mm_wdata[14] -attr @name axi_dma_M_AXI_S2MM_WDATA[14] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[14] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[14]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[15] -attr @rip m_axi_s2mm_wdata[15] -attr @name axi_dma_M_AXI_S2MM_WDATA[15] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[15] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[15]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[16] -attr @rip m_axi_s2mm_wdata[16] -attr @name axi_dma_M_AXI_S2MM_WDATA[16] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[16] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[16]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[17] -attr @rip m_axi_s2mm_wdata[17] -attr @name axi_dma_M_AXI_S2MM_WDATA[17] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[17] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[17]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[18] -attr @rip m_axi_s2mm_wdata[18] -attr @name axi_dma_M_AXI_S2MM_WDATA[18] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[18] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[18]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[19] -attr @rip m_axi_s2mm_wdata[19] -attr @name axi_dma_M_AXI_S2MM_WDATA[19] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[19] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[19]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[1] -attr @rip m_axi_s2mm_wdata[1] -attr @name axi_dma_M_AXI_S2MM_WDATA[1] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[1] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[1]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[20] -attr @rip m_axi_s2mm_wdata[20] -attr @name axi_dma_M_AXI_S2MM_WDATA[20] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[20] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[20]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[21] -attr @rip m_axi_s2mm_wdata[21] -attr @name axi_dma_M_AXI_S2MM_WDATA[21] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[21] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[21]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[22] -attr @rip m_axi_s2mm_wdata[22] -attr @name axi_dma_M_AXI_S2MM_WDATA[22] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[22] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[22]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[23] -attr @rip m_axi_s2mm_wdata[23] -attr @name axi_dma_M_AXI_S2MM_WDATA[23] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[23] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[23]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[24] -attr @rip m_axi_s2mm_wdata[24] -attr @name axi_dma_M_AXI_S2MM_WDATA[24] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[24] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[24]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[25] -attr @rip m_axi_s2mm_wdata[25] -attr @name axi_dma_M_AXI_S2MM_WDATA[25] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[25] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[25]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[26] -attr @rip m_axi_s2mm_wdata[26] -attr @name axi_dma_M_AXI_S2MM_WDATA[26] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[26] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[26]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[27] -attr @rip m_axi_s2mm_wdata[27] -attr @name axi_dma_M_AXI_S2MM_WDATA[27] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[27] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[27]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[28] -attr @rip m_axi_s2mm_wdata[28] -attr @name axi_dma_M_AXI_S2MM_WDATA[28] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[28] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[28]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[29] -attr @rip m_axi_s2mm_wdata[29] -attr @name axi_dma_M_AXI_S2MM_WDATA[29] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[29] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[29]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[2] -attr @rip m_axi_s2mm_wdata[2] -attr @name axi_dma_M_AXI_S2MM_WDATA[2] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[2] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[2]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[30] -attr @rip m_axi_s2mm_wdata[30] -attr @name axi_dma_M_AXI_S2MM_WDATA[30] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[30] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[30]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[31] -attr @rip m_axi_s2mm_wdata[31] -attr @name axi_dma_M_AXI_S2MM_WDATA[31] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[31] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[31]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[3] -attr @rip m_axi_s2mm_wdata[3] -attr @name axi_dma_M_AXI_S2MM_WDATA[3] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[3] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[3]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[4] -attr @rip m_axi_s2mm_wdata[4] -attr @name axi_dma_M_AXI_S2MM_WDATA[4] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[4] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[4]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[5] -attr @rip m_axi_s2mm_wdata[5] -attr @name axi_dma_M_AXI_S2MM_WDATA[5] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[5] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[5]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[6] -attr @rip m_axi_s2mm_wdata[6] -attr @name axi_dma_M_AXI_S2MM_WDATA[6] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[6] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[6]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[7] -attr @rip m_axi_s2mm_wdata[7] -attr @name axi_dma_M_AXI_S2MM_WDATA[7] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[7] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[7]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[8] -attr @rip m_axi_s2mm_wdata[8] -attr @name axi_dma_M_AXI_S2MM_WDATA[8] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[8] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[8]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[9] -attr @rip m_axi_s2mm_wdata[9] -attr @name axi_dma_M_AXI_S2MM_WDATA[9] -pin AXI_Test_i|axi_dma m_axi_s2mm_wdata[9] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wdata[9]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WLAST -attr @name axi_dma_M_AXI_S2MM_WLAST -pin AXI_Test_i|axi_dma m_axi_s2mm_wlast -pin AXI_Test_i|axi_mem_intercon S00_AXI_wlast
netloc AXI_Test_i|axi_dma_M_AXI_S2MM_WLAST 1 1 3 1340 1508 NJ 1508 3020
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WREADY -attr @name axi_dma_M_AXI_S2MM_WREADY -pin AXI_Test_i|axi_dma m_axi_s2mm_wready -pin AXI_Test_i|axi_mem_intercon S00_AXI_wready
netloc AXI_Test_i|axi_dma_M_AXI_S2MM_WREADY 1 2 1 2260 1108n
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WSTRB[0] -attr @rip m_axi_s2mm_wstrb[0] -attr @name axi_dma_M_AXI_S2MM_WSTRB[0] -pin AXI_Test_i|axi_dma m_axi_s2mm_wstrb[0] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wstrb[0]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WSTRB[1] -attr @rip m_axi_s2mm_wstrb[1] -attr @name axi_dma_M_AXI_S2MM_WSTRB[1] -pin AXI_Test_i|axi_dma m_axi_s2mm_wstrb[1] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wstrb[1]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WSTRB[2] -attr @rip m_axi_s2mm_wstrb[2] -attr @name axi_dma_M_AXI_S2MM_WSTRB[2] -pin AXI_Test_i|axi_dma m_axi_s2mm_wstrb[2] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wstrb[2]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WSTRB[3] -attr @rip m_axi_s2mm_wstrb[3] -attr @name axi_dma_M_AXI_S2MM_WSTRB[3] -pin AXI_Test_i|axi_dma m_axi_s2mm_wstrb[3] -pin AXI_Test_i|axi_mem_intercon S00_AXI_wstrb[3]
load net AXI_Test_i|axi_dma_M_AXI_S2MM_WVALID -attr @name axi_dma_M_AXI_S2MM_WVALID -pin AXI_Test_i|axi_dma m_axi_s2mm_wvalid -pin AXI_Test_i|axi_mem_intercon S00_AXI_wvalid
netloc AXI_Test_i|axi_dma_M_AXI_S2MM_WVALID 1 1 3 1360 1548 NJ 1548 3000
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[0] -attr @rip M00_AXI_awaddr[0] -attr @name axi_mem_intercon_M00_AXI_AWADDR[0] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[0]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[10] -attr @rip M00_AXI_awaddr[10] -attr @name axi_mem_intercon_M00_AXI_AWADDR[10] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[10] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[10]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[11] -attr @rip M00_AXI_awaddr[11] -attr @name axi_mem_intercon_M00_AXI_AWADDR[11] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[11] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[11]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[12] -attr @rip M00_AXI_awaddr[12] -attr @name axi_mem_intercon_M00_AXI_AWADDR[12] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[12] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[12]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[13] -attr @rip M00_AXI_awaddr[13] -attr @name axi_mem_intercon_M00_AXI_AWADDR[13] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[13] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[13]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[14] -attr @rip M00_AXI_awaddr[14] -attr @name axi_mem_intercon_M00_AXI_AWADDR[14] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[14] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[14]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[15] -attr @rip M00_AXI_awaddr[15] -attr @name axi_mem_intercon_M00_AXI_AWADDR[15] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[15] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[15]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[16] -attr @rip M00_AXI_awaddr[16] -attr @name axi_mem_intercon_M00_AXI_AWADDR[16] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[16] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[16]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[17] -attr @rip M00_AXI_awaddr[17] -attr @name axi_mem_intercon_M00_AXI_AWADDR[17] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[17] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[17]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[18] -attr @rip M00_AXI_awaddr[18] -attr @name axi_mem_intercon_M00_AXI_AWADDR[18] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[18] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[18]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[19] -attr @rip M00_AXI_awaddr[19] -attr @name axi_mem_intercon_M00_AXI_AWADDR[19] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[19] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[19]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[1] -attr @rip M00_AXI_awaddr[1] -attr @name axi_mem_intercon_M00_AXI_AWADDR[1] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[1]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[20] -attr @rip M00_AXI_awaddr[20] -attr @name axi_mem_intercon_M00_AXI_AWADDR[20] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[20] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[20]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[21] -attr @rip M00_AXI_awaddr[21] -attr @name axi_mem_intercon_M00_AXI_AWADDR[21] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[21] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[21]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[22] -attr @rip M00_AXI_awaddr[22] -attr @name axi_mem_intercon_M00_AXI_AWADDR[22] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[22] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[22]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[23] -attr @rip M00_AXI_awaddr[23] -attr @name axi_mem_intercon_M00_AXI_AWADDR[23] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[23] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[23]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[24] -attr @rip M00_AXI_awaddr[24] -attr @name axi_mem_intercon_M00_AXI_AWADDR[24] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[24] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[24]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[25] -attr @rip M00_AXI_awaddr[25] -attr @name axi_mem_intercon_M00_AXI_AWADDR[25] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[25] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[25]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[26] -attr @rip M00_AXI_awaddr[26] -attr @name axi_mem_intercon_M00_AXI_AWADDR[26] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[26] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[26]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[27] -attr @rip M00_AXI_awaddr[27] -attr @name axi_mem_intercon_M00_AXI_AWADDR[27] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[27] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[27]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[28] -attr @rip M00_AXI_awaddr[28] -attr @name axi_mem_intercon_M00_AXI_AWADDR[28] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[28] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[28]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[29] -attr @rip M00_AXI_awaddr[29] -attr @name axi_mem_intercon_M00_AXI_AWADDR[29] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[29] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[29]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[2] -attr @rip M00_AXI_awaddr[2] -attr @name axi_mem_intercon_M00_AXI_AWADDR[2] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[2]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[30] -attr @rip M00_AXI_awaddr[30] -attr @name axi_mem_intercon_M00_AXI_AWADDR[30] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[30] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[30]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[31] -attr @rip M00_AXI_awaddr[31] -attr @name axi_mem_intercon_M00_AXI_AWADDR[31] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[31] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[31]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[3] -attr @rip M00_AXI_awaddr[3] -attr @name axi_mem_intercon_M00_AXI_AWADDR[3] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[3]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[4] -attr @rip M00_AXI_awaddr[4] -attr @name axi_mem_intercon_M00_AXI_AWADDR[4] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[4] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[4]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[5] -attr @rip M00_AXI_awaddr[5] -attr @name axi_mem_intercon_M00_AXI_AWADDR[5] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[5] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[5]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[6] -attr @rip M00_AXI_awaddr[6] -attr @name axi_mem_intercon_M00_AXI_AWADDR[6] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[6] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[6]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[7] -attr @rip M00_AXI_awaddr[7] -attr @name axi_mem_intercon_M00_AXI_AWADDR[7] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[7] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[7]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[8] -attr @rip M00_AXI_awaddr[8] -attr @name axi_mem_intercon_M00_AXI_AWADDR[8] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[8] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[8]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[9] -attr @rip M00_AXI_awaddr[9] -attr @name axi_mem_intercon_M00_AXI_AWADDR[9] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awaddr[9] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWADDR[9]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWBURST[0] -attr @rip M00_AXI_awburst[0] -attr @name axi_mem_intercon_M00_AXI_AWBURST[0] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awburst[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWBURST[0]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWBURST[1] -attr @rip M00_AXI_awburst[1] -attr @name axi_mem_intercon_M00_AXI_AWBURST[1] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awburst[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWBURST[1]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWCACHE[0] -attr @rip M00_AXI_awcache[0] -attr @name axi_mem_intercon_M00_AXI_AWCACHE[0] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awcache[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWCACHE[0]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWCACHE[1] -attr @rip M00_AXI_awcache[1] -attr @name axi_mem_intercon_M00_AXI_AWCACHE[1] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awcache[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWCACHE[1]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWCACHE[2] -attr @rip M00_AXI_awcache[2] -attr @name axi_mem_intercon_M00_AXI_AWCACHE[2] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awcache[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWCACHE[2]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWCACHE[3] -attr @rip M00_AXI_awcache[3] -attr @name axi_mem_intercon_M00_AXI_AWCACHE[3] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awcache[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWCACHE[3]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWLEN[0] -attr @rip M00_AXI_awlen[0] -attr @name axi_mem_intercon_M00_AXI_AWLEN[0] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awlen[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWLEN[0]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWLEN[1] -attr @rip M00_AXI_awlen[1] -attr @name axi_mem_intercon_M00_AXI_AWLEN[1] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awlen[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWLEN[1]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWLEN[2] -attr @rip M00_AXI_awlen[2] -attr @name axi_mem_intercon_M00_AXI_AWLEN[2] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awlen[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWLEN[2]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWLEN[3] -attr @rip M00_AXI_awlen[3] -attr @name axi_mem_intercon_M00_AXI_AWLEN[3] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awlen[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWLEN[3]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWLOCK[0] -attr @rip M00_AXI_awlock[0] -attr @name axi_mem_intercon_M00_AXI_AWLOCK[0] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awlock[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWLOCK[0]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWLOCK[1] -attr @rip M00_AXI_awlock[1] -attr @name axi_mem_intercon_M00_AXI_AWLOCK[1] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awlock[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWLOCK[1]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWPROT[0] -attr @rip M00_AXI_awprot[0] -attr @name axi_mem_intercon_M00_AXI_AWPROT[0] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awprot[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWPROT[0]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWPROT[1] -attr @rip M00_AXI_awprot[1] -attr @name axi_mem_intercon_M00_AXI_AWPROT[1] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awprot[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWPROT[1]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWPROT[2] -attr @rip M00_AXI_awprot[2] -attr @name axi_mem_intercon_M00_AXI_AWPROT[2] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awprot[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWPROT[2]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWQOS[0] -attr @rip M00_AXI_awqos[0] -attr @name axi_mem_intercon_M00_AXI_AWQOS[0] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awqos[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWQOS[0]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWQOS[1] -attr @rip M00_AXI_awqos[1] -attr @name axi_mem_intercon_M00_AXI_AWQOS[1] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awqos[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWQOS[1]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWQOS[2] -attr @rip M00_AXI_awqos[2] -attr @name axi_mem_intercon_M00_AXI_AWQOS[2] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awqos[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWQOS[2]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWQOS[3] -attr @rip M00_AXI_awqos[3] -attr @name axi_mem_intercon_M00_AXI_AWQOS[3] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awqos[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWQOS[3]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWREADY -attr @name axi_mem_intercon_M00_AXI_AWREADY -pin AXI_Test_i|axi_mem_intercon M00_AXI_awready -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWREADY
netloc AXI_Test_i|axi_mem_intercon_M00_AXI_AWREADY 1 1 6 1520 1588 2360J 1668 3260J 1828 NJ 1828 NJ 1828 8090
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWSIZE[0] -attr @rip M00_AXI_awsize[0] -attr @name axi_mem_intercon_M00_AXI_AWSIZE[0] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awsize[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWSIZE[0]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWSIZE[1] -attr @rip M00_AXI_awsize[1] -attr @name axi_mem_intercon_M00_AXI_AWSIZE[1] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awsize[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWSIZE[1]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWSIZE[2] -attr @rip M00_AXI_awsize[2] -attr @name axi_mem_intercon_M00_AXI_AWSIZE[2] -pin AXI_Test_i|axi_mem_intercon M00_AXI_awsize[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWSIZE[2]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_AWVALID -attr @name axi_mem_intercon_M00_AXI_AWVALID -pin AXI_Test_i|axi_mem_intercon M00_AXI_awvalid -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_AWVALID
netloc AXI_Test_i|axi_mem_intercon_M00_AXI_AWVALID 1 2 4 NJ 2028 NJ 2028 NJ 2028 6040
load net AXI_Test_i|axi_mem_intercon_M00_AXI_BREADY -attr @name axi_mem_intercon_M00_AXI_BREADY -pin AXI_Test_i|axi_mem_intercon M00_AXI_bready -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_BREADY
netloc AXI_Test_i|axi_mem_intercon_M00_AXI_BREADY 1 2 4 NJ 2048 NJ 2048 NJ 2048 6020
load net AXI_Test_i|axi_mem_intercon_M00_AXI_BRESP[0] -attr @rip S_AXI_HP0_BRESP[0] -attr @name axi_mem_intercon_M00_AXI_BRESP[0] -pin AXI_Test_i|axi_mem_intercon M00_AXI_bresp[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_BRESP[0]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_BRESP[1] -attr @rip S_AXI_HP0_BRESP[1] -attr @name axi_mem_intercon_M00_AXI_BRESP[1] -pin AXI_Test_i|axi_mem_intercon M00_AXI_bresp[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_BRESP[1]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_BVALID -attr @name axi_mem_intercon_M00_AXI_BVALID -pin AXI_Test_i|axi_mem_intercon M00_AXI_bvalid -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_BVALID
netloc AXI_Test_i|axi_mem_intercon_M00_AXI_BVALID 1 1 6 1380 2748 NJ 2748 NJ 2748 NJ 2748 NJ 2748 8030
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[0] -attr @rip M00_AXI_wdata[0] -attr @name axi_mem_intercon_M00_AXI_WDATA[0] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[0]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[10] -attr @rip M00_AXI_wdata[10] -attr @name axi_mem_intercon_M00_AXI_WDATA[10] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[10] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[10]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[11] -attr @rip M00_AXI_wdata[11] -attr @name axi_mem_intercon_M00_AXI_WDATA[11] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[11] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[11]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[12] -attr @rip M00_AXI_wdata[12] -attr @name axi_mem_intercon_M00_AXI_WDATA[12] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[12] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[12]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[13] -attr @rip M00_AXI_wdata[13] -attr @name axi_mem_intercon_M00_AXI_WDATA[13] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[13] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[13]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[14] -attr @rip M00_AXI_wdata[14] -attr @name axi_mem_intercon_M00_AXI_WDATA[14] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[14] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[14]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[15] -attr @rip M00_AXI_wdata[15] -attr @name axi_mem_intercon_M00_AXI_WDATA[15] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[15] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[15]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[16] -attr @rip M00_AXI_wdata[16] -attr @name axi_mem_intercon_M00_AXI_WDATA[16] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[16] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[16]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[17] -attr @rip M00_AXI_wdata[17] -attr @name axi_mem_intercon_M00_AXI_WDATA[17] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[17] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[17]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[18] -attr @rip M00_AXI_wdata[18] -attr @name axi_mem_intercon_M00_AXI_WDATA[18] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[18] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[18]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[19] -attr @rip M00_AXI_wdata[19] -attr @name axi_mem_intercon_M00_AXI_WDATA[19] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[19] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[19]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[1] -attr @rip M00_AXI_wdata[1] -attr @name axi_mem_intercon_M00_AXI_WDATA[1] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[1]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[20] -attr @rip M00_AXI_wdata[20] -attr @name axi_mem_intercon_M00_AXI_WDATA[20] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[20] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[20]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[21] -attr @rip M00_AXI_wdata[21] -attr @name axi_mem_intercon_M00_AXI_WDATA[21] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[21] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[21]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[22] -attr @rip M00_AXI_wdata[22] -attr @name axi_mem_intercon_M00_AXI_WDATA[22] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[22] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[22]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[23] -attr @rip M00_AXI_wdata[23] -attr @name axi_mem_intercon_M00_AXI_WDATA[23] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[23] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[23]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[24] -attr @rip M00_AXI_wdata[24] -attr @name axi_mem_intercon_M00_AXI_WDATA[24] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[24] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[24]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[25] -attr @rip M00_AXI_wdata[25] -attr @name axi_mem_intercon_M00_AXI_WDATA[25] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[25] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[25]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[26] -attr @rip M00_AXI_wdata[26] -attr @name axi_mem_intercon_M00_AXI_WDATA[26] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[26] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[26]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[27] -attr @rip M00_AXI_wdata[27] -attr @name axi_mem_intercon_M00_AXI_WDATA[27] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[27] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[27]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[28] -attr @rip M00_AXI_wdata[28] -attr @name axi_mem_intercon_M00_AXI_WDATA[28] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[28] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[28]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[29] -attr @rip M00_AXI_wdata[29] -attr @name axi_mem_intercon_M00_AXI_WDATA[29] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[29] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[29]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[2] -attr @rip M00_AXI_wdata[2] -attr @name axi_mem_intercon_M00_AXI_WDATA[2] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[2]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[30] -attr @rip M00_AXI_wdata[30] -attr @name axi_mem_intercon_M00_AXI_WDATA[30] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[30] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[30]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[31] -attr @rip M00_AXI_wdata[31] -attr @name axi_mem_intercon_M00_AXI_WDATA[31] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[31] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[31]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[32] -attr @rip M00_AXI_wdata[32] -attr @name axi_mem_intercon_M00_AXI_WDATA[32] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[32] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[32]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[33] -attr @rip M00_AXI_wdata[33] -attr @name axi_mem_intercon_M00_AXI_WDATA[33] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[33] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[33]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[34] -attr @rip M00_AXI_wdata[34] -attr @name axi_mem_intercon_M00_AXI_WDATA[34] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[34] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[34]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[35] -attr @rip M00_AXI_wdata[35] -attr @name axi_mem_intercon_M00_AXI_WDATA[35] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[35] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[35]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[36] -attr @rip M00_AXI_wdata[36] -attr @name axi_mem_intercon_M00_AXI_WDATA[36] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[36] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[36]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[37] -attr @rip M00_AXI_wdata[37] -attr @name axi_mem_intercon_M00_AXI_WDATA[37] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[37] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[37]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[38] -attr @rip M00_AXI_wdata[38] -attr @name axi_mem_intercon_M00_AXI_WDATA[38] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[38] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[38]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[39] -attr @rip M00_AXI_wdata[39] -attr @name axi_mem_intercon_M00_AXI_WDATA[39] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[39] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[39]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[3] -attr @rip M00_AXI_wdata[3] -attr @name axi_mem_intercon_M00_AXI_WDATA[3] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[3]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[40] -attr @rip M00_AXI_wdata[40] -attr @name axi_mem_intercon_M00_AXI_WDATA[40] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[40] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[40]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[41] -attr @rip M00_AXI_wdata[41] -attr @name axi_mem_intercon_M00_AXI_WDATA[41] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[41] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[41]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[42] -attr @rip M00_AXI_wdata[42] -attr @name axi_mem_intercon_M00_AXI_WDATA[42] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[42] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[42]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[43] -attr @rip M00_AXI_wdata[43] -attr @name axi_mem_intercon_M00_AXI_WDATA[43] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[43] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[43]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[44] -attr @rip M00_AXI_wdata[44] -attr @name axi_mem_intercon_M00_AXI_WDATA[44] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[44] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[44]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[45] -attr @rip M00_AXI_wdata[45] -attr @name axi_mem_intercon_M00_AXI_WDATA[45] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[45] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[45]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[46] -attr @rip M00_AXI_wdata[46] -attr @name axi_mem_intercon_M00_AXI_WDATA[46] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[46] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[46]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[47] -attr @rip M00_AXI_wdata[47] -attr @name axi_mem_intercon_M00_AXI_WDATA[47] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[47] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[47]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[48] -attr @rip M00_AXI_wdata[48] -attr @name axi_mem_intercon_M00_AXI_WDATA[48] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[48] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[48]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[49] -attr @rip M00_AXI_wdata[49] -attr @name axi_mem_intercon_M00_AXI_WDATA[49] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[49] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[49]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[4] -attr @rip M00_AXI_wdata[4] -attr @name axi_mem_intercon_M00_AXI_WDATA[4] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[4] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[4]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[50] -attr @rip M00_AXI_wdata[50] -attr @name axi_mem_intercon_M00_AXI_WDATA[50] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[50] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[50]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[51] -attr @rip M00_AXI_wdata[51] -attr @name axi_mem_intercon_M00_AXI_WDATA[51] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[51] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[51]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[52] -attr @rip M00_AXI_wdata[52] -attr @name axi_mem_intercon_M00_AXI_WDATA[52] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[52] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[52]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[53] -attr @rip M00_AXI_wdata[53] -attr @name axi_mem_intercon_M00_AXI_WDATA[53] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[53] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[53]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[54] -attr @rip M00_AXI_wdata[54] -attr @name axi_mem_intercon_M00_AXI_WDATA[54] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[54] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[54]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[55] -attr @rip M00_AXI_wdata[55] -attr @name axi_mem_intercon_M00_AXI_WDATA[55] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[55] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[55]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[56] -attr @rip M00_AXI_wdata[56] -attr @name axi_mem_intercon_M00_AXI_WDATA[56] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[56] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[56]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[57] -attr @rip M00_AXI_wdata[57] -attr @name axi_mem_intercon_M00_AXI_WDATA[57] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[57] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[57]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[58] -attr @rip M00_AXI_wdata[58] -attr @name axi_mem_intercon_M00_AXI_WDATA[58] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[58] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[58]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[59] -attr @rip M00_AXI_wdata[59] -attr @name axi_mem_intercon_M00_AXI_WDATA[59] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[59] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[59]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[5] -attr @rip M00_AXI_wdata[5] -attr @name axi_mem_intercon_M00_AXI_WDATA[5] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[5] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[5]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[60] -attr @rip M00_AXI_wdata[60] -attr @name axi_mem_intercon_M00_AXI_WDATA[60] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[60] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[60]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[61] -attr @rip M00_AXI_wdata[61] -attr @name axi_mem_intercon_M00_AXI_WDATA[61] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[61] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[61]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[62] -attr @rip M00_AXI_wdata[62] -attr @name axi_mem_intercon_M00_AXI_WDATA[62] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[62] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[62]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[63] -attr @rip M00_AXI_wdata[63] -attr @name axi_mem_intercon_M00_AXI_WDATA[63] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[63] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[63]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[6] -attr @rip M00_AXI_wdata[6] -attr @name axi_mem_intercon_M00_AXI_WDATA[6] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[6] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[6]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[7] -attr @rip M00_AXI_wdata[7] -attr @name axi_mem_intercon_M00_AXI_WDATA[7] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[7] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[7]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[8] -attr @rip M00_AXI_wdata[8] -attr @name axi_mem_intercon_M00_AXI_WDATA[8] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[8] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[8]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[9] -attr @rip M00_AXI_wdata[9] -attr @name axi_mem_intercon_M00_AXI_WDATA[9] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wdata[9] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WDATA[9]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WLAST -attr @name axi_mem_intercon_M00_AXI_WLAST -pin AXI_Test_i|axi_mem_intercon M00_AXI_wlast -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WLAST
netloc AXI_Test_i|axi_mem_intercon_M00_AXI_WLAST 1 2 4 NJ 2088 NJ 2088 NJ 2088 5980
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WREADY -attr @name axi_mem_intercon_M00_AXI_WREADY -pin AXI_Test_i|axi_mem_intercon M00_AXI_wready -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WREADY
netloc AXI_Test_i|axi_mem_intercon_M00_AXI_WREADY 1 1 6 1400 2828 NJ 2828 NJ 2828 NJ 2828 NJ 2828 7990
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[0] -attr @rip M00_AXI_wstrb[0] -attr @name axi_mem_intercon_M00_AXI_WSTRB[0] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wstrb[0] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WSTRB[0]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[1] -attr @rip M00_AXI_wstrb[1] -attr @name axi_mem_intercon_M00_AXI_WSTRB[1] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wstrb[1] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WSTRB[1]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[2] -attr @rip M00_AXI_wstrb[2] -attr @name axi_mem_intercon_M00_AXI_WSTRB[2] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wstrb[2] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WSTRB[2]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[3] -attr @rip M00_AXI_wstrb[3] -attr @name axi_mem_intercon_M00_AXI_WSTRB[3] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wstrb[3] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WSTRB[3]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[4] -attr @rip M00_AXI_wstrb[4] -attr @name axi_mem_intercon_M00_AXI_WSTRB[4] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wstrb[4] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WSTRB[4]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[5] -attr @rip M00_AXI_wstrb[5] -attr @name axi_mem_intercon_M00_AXI_WSTRB[5] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wstrb[5] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WSTRB[5]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[6] -attr @rip M00_AXI_wstrb[6] -attr @name axi_mem_intercon_M00_AXI_WSTRB[6] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wstrb[6] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WSTRB[6]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[7] -attr @rip M00_AXI_wstrb[7] -attr @name axi_mem_intercon_M00_AXI_WSTRB[7] -pin AXI_Test_i|axi_mem_intercon M00_AXI_wstrb[7] -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WSTRB[7]
load net AXI_Test_i|axi_mem_intercon_M00_AXI_WVALID -attr @name axi_mem_intercon_M00_AXI_WVALID -pin AXI_Test_i|axi_mem_intercon M00_AXI_wvalid -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_WVALID
netloc AXI_Test_i|axi_mem_intercon_M00_AXI_WVALID 1 2 4 NJ 2128 NJ 2128 NJ 2128 5940
load net AXI_Test_i|i_CMOS_Data_0[0] -attr @rip i_CMOS_Data_0[0] -attr @name i_CMOS_Data_0[0] -hierPin AXI_Test_i i_CMOS_Data_0[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[0]
load net AXI_Test_i|i_CMOS_Data_0[10] -attr @rip i_CMOS_Data_0[10] -attr @name i_CMOS_Data_0[10] -hierPin AXI_Test_i i_CMOS_Data_0[10] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[10]
load net AXI_Test_i|i_CMOS_Data_0[11] -attr @rip i_CMOS_Data_0[11] -attr @name i_CMOS_Data_0[11] -hierPin AXI_Test_i i_CMOS_Data_0[11] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[11]
load net AXI_Test_i|i_CMOS_Data_0[1] -attr @rip i_CMOS_Data_0[1] -attr @name i_CMOS_Data_0[1] -hierPin AXI_Test_i i_CMOS_Data_0[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[1]
load net AXI_Test_i|i_CMOS_Data_0[2] -attr @rip i_CMOS_Data_0[2] -attr @name i_CMOS_Data_0[2] -hierPin AXI_Test_i i_CMOS_Data_0[2] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[2]
load net AXI_Test_i|i_CMOS_Data_0[3] -attr @rip i_CMOS_Data_0[3] -attr @name i_CMOS_Data_0[3] -hierPin AXI_Test_i i_CMOS_Data_0[3] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[3]
load net AXI_Test_i|i_CMOS_Data_0[4] -attr @rip i_CMOS_Data_0[4] -attr @name i_CMOS_Data_0[4] -hierPin AXI_Test_i i_CMOS_Data_0[4] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[4]
load net AXI_Test_i|i_CMOS_Data_0[5] -attr @rip i_CMOS_Data_0[5] -attr @name i_CMOS_Data_0[5] -hierPin AXI_Test_i i_CMOS_Data_0[5] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[5]
load net AXI_Test_i|i_CMOS_Data_0[6] -attr @rip i_CMOS_Data_0[6] -attr @name i_CMOS_Data_0[6] -hierPin AXI_Test_i i_CMOS_Data_0[6] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[6]
load net AXI_Test_i|i_CMOS_Data_0[7] -attr @rip i_CMOS_Data_0[7] -attr @name i_CMOS_Data_0[7] -hierPin AXI_Test_i i_CMOS_Data_0[7] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[7]
load net AXI_Test_i|i_CMOS_Data_0[8] -attr @rip i_CMOS_Data_0[8] -attr @name i_CMOS_Data_0[8] -hierPin AXI_Test_i i_CMOS_Data_0[8] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[8]
load net AXI_Test_i|i_CMOS_Data_0[9] -attr @rip i_CMOS_Data_0[9] -attr @name i_CMOS_Data_0[9] -hierPin AXI_Test_i i_CMOS_Data_0[9] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Data[9]
load net AXI_Test_i|i_Mode_0 -attr @name i_Mode_0 -hierPin AXI_Test_i i_Mode_0 -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_Mode
netloc AXI_Test_i|i_Mode_0 1 0 4 780J 2308 1220J 1628 2300J 1708 3420
load net AXI_Test_i|i_Trigger_0 -attr @name i_Trigger_0 -hierPin AXI_Test_i i_Trigger_0 -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_Trigger
netloc AXI_Test_i|i_Trigger_0 1 0 4 800J 2328 1280J 1688 2160J 1768 3340
load net AXI_Test_i|o_CMOS_Sync_Clk_0 -attr @name o_CMOS_Sync_Clk_0 -hierPin AXI_Test_i o_CMOS_Sync_Clk_0 -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_CMOS_Sync_Clk
netloc AXI_Test_i|o_CMOS_Sync_Clk_0 1 4 3 4750 2368 6220J 2348 NJ
load net AXI_Test_i|o_LED_0[0] -attr @rip o_LED[0] -attr @name o_LED_0[0] -hierPin AXI_Test_i o_LED_0[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_LED[0]
load net AXI_Test_i|o_LED_0[1] -attr @rip o_LED[1] -attr @name o_LED_0[1] -hierPin AXI_Test_i o_LED_0[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_LED[1]
load net AXI_Test_i|o_LED_0[2] -attr @rip o_LED[2] -attr @name o_LED_0[2] -hierPin AXI_Test_i o_LED_0[2] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_LED[2]
load net AXI_Test_i|o_LED_0[3] -attr @rip o_LED[3] -attr @name o_LED_0[3] -hierPin AXI_Test_i o_LED_0[3] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_LED[3]
load net AXI_Test_i|o_LED_0[4] -attr @rip o_LED[4] -attr @name o_LED_0[4] -hierPin AXI_Test_i o_LED_0[4] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_LED[4]
load net AXI_Test_i|o_LED_0[5] -attr @rip o_LED[5] -attr @name o_LED_0[5] -hierPin AXI_Test_i o_LED_0[5] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_LED[5]
load net AXI_Test_i|o_LED_0[6] -attr @rip o_LED[6] -attr @name o_LED_0[6] -hierPin AXI_Test_i o_LED_0[6] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_LED[6]
load net AXI_Test_i|o_LED_0[7] -attr @rip o_LED[7] -attr @name o_LED_0[7] -hierPin AXI_Test_i o_LED_0[7] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_LED[7]
load net AXI_Test_i|o_SPI_CS_0 -attr @name o_SPI_CS_0 -hierPin AXI_Test_i o_SPI_CS_0 -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_SPI_CS
netloc AXI_Test_i|o_SPI_CS_0 1 4 3 4650 2408 6360J 2388 NJ
load net AXI_Test_i|o_SPI_Clk_0 -attr @name o_SPI_Clk_0 -hierPin AXI_Test_i o_SPI_Clk_0 -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_SPI_Clk
netloc AXI_Test_i|o_SPI_Clk_0 1 4 3 4590 2428 6400J 2408 NJ
load net AXI_Test_i|o_SPI_MOSI_0 -attr @name o_SPI_MOSI_0 -hierPin AXI_Test_i o_SPI_MOSI_0 -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 o_SPI_MOSI
netloc AXI_Test_i|o_SPI_MOSI_0 1 4 3 4530 2448 6420J 2428 NJ
load net AXI_Test_i|processing_system7_0_FCLK_CLK0 -attr @name processing_system7_0_FCLK_CLK0 -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 i_CMOS_Clk -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_aclk -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_aclk -pin AXI_Test_i|axi_dma m_axi_s2mm_aclk -pin AXI_Test_i|axi_dma s_axi_lite_aclk -pin AXI_Test_i|axi_mem_intercon S00_ACLK -pin AXI_Test_i|processing_system7_0 FCLK_CLK0 -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ACLK -pin AXI_Test_i|processing_system7_0 S_AXI_HP0_ACLK -pin AXI_Test_i|ps7_0_axi_periph ACLK -pin AXI_Test_i|rst_ps7_0_100M slowest_sync_clk
netloc AXI_Test_i|processing_system7_0_FCLK_CLK0 1 0 7 840 1988 1260 1428 2200 1428 3400 1348 4890 1388 6440 2448 7690
load net AXI_Test_i|processing_system7_0_FCLK_RESET0_N -attr @name processing_system7_0_FCLK_RESET0_N -pin AXI_Test_i|processing_system7_0 FCLK_RESET0_N -pin AXI_Test_i|rst_ps7_0_100M ext_reset_in
netloc AXI_Test_i|processing_system7_0_FCLK_RESET0_N 1 0 7 820 2588 NJ 2588 NJ 2588 NJ 2588 4890J 2468 NJ 2468 7670
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[0] -attr @rip M_AXI_GP0_ARADDR[0] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[10] -attr @rip M_AXI_GP0_ARADDR[10] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[10] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[10] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[10]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[11] -attr @rip M_AXI_GP0_ARADDR[11] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[11] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[11] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[11]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[12] -attr @rip M_AXI_GP0_ARADDR[12] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[12] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[12] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[12]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[13] -attr @rip M_AXI_GP0_ARADDR[13] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[13] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[13] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[13]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[14] -attr @rip M_AXI_GP0_ARADDR[14] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[14] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[14] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[14]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[15] -attr @rip M_AXI_GP0_ARADDR[15] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[15] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[15] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[15]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[16] -attr @rip M_AXI_GP0_ARADDR[16] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[16] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[16] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[16]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[17] -attr @rip M_AXI_GP0_ARADDR[17] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[17] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[17] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[17]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[18] -attr @rip M_AXI_GP0_ARADDR[18] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[18] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[18] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[18]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[19] -attr @rip M_AXI_GP0_ARADDR[19] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[19] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[19] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[19]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[1] -attr @rip M_AXI_GP0_ARADDR[1] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[20] -attr @rip M_AXI_GP0_ARADDR[20] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[20] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[20] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[20]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[21] -attr @rip M_AXI_GP0_ARADDR[21] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[21] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[21] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[21]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[22] -attr @rip M_AXI_GP0_ARADDR[22] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[22] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[22] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[22]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[23] -attr @rip M_AXI_GP0_ARADDR[23] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[23] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[23] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[23]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[24] -attr @rip M_AXI_GP0_ARADDR[24] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[24] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[24] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[24]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[25] -attr @rip M_AXI_GP0_ARADDR[25] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[25] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[25] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[25]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[26] -attr @rip M_AXI_GP0_ARADDR[26] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[26] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[26] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[26]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[27] -attr @rip M_AXI_GP0_ARADDR[27] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[27] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[27] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[27]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[28] -attr @rip M_AXI_GP0_ARADDR[28] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[28] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[28] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[28]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[29] -attr @rip M_AXI_GP0_ARADDR[29] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[29] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[29] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[29]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[2] -attr @rip M_AXI_GP0_ARADDR[2] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[30] -attr @rip M_AXI_GP0_ARADDR[30] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[30] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[30] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[30]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[31] -attr @rip M_AXI_GP0_ARADDR[31] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[31] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[31] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[31]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[3] -attr @rip M_AXI_GP0_ARADDR[3] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[4] -attr @rip M_AXI_GP0_ARADDR[4] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[4] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[4] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[4]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[5] -attr @rip M_AXI_GP0_ARADDR[5] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[5] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[5] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[5]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[6] -attr @rip M_AXI_GP0_ARADDR[6] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[6] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[6] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[6]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[7] -attr @rip M_AXI_GP0_ARADDR[7] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[7] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[7] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[7]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[8] -attr @rip M_AXI_GP0_ARADDR[8] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[8] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[8] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[8]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[9] -attr @rip M_AXI_GP0_ARADDR[9] -attr @name processing_system7_0_M_AXI_GP0_ARADDR[9] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARADDR[9] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_araddr[9]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARBURST[0] -attr @rip M_AXI_GP0_ARBURST[0] -attr @name processing_system7_0_M_AXI_GP0_ARBURST[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARBURST[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arburst[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARBURST[1] -attr @rip M_AXI_GP0_ARBURST[1] -attr @name processing_system7_0_M_AXI_GP0_ARBURST[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARBURST[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arburst[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARCACHE[0] -attr @rip M_AXI_GP0_ARCACHE[0] -attr @name processing_system7_0_M_AXI_GP0_ARCACHE[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARCACHE[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arcache[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARCACHE[1] -attr @rip M_AXI_GP0_ARCACHE[1] -attr @name processing_system7_0_M_AXI_GP0_ARCACHE[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARCACHE[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arcache[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARCACHE[2] -attr @rip M_AXI_GP0_ARCACHE[2] -attr @name processing_system7_0_M_AXI_GP0_ARCACHE[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARCACHE[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arcache[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARCACHE[3] -attr @rip M_AXI_GP0_ARCACHE[3] -attr @name processing_system7_0_M_AXI_GP0_ARCACHE[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARCACHE[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arcache[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[0] -attr @rip M_AXI_GP0_ARID[0] -attr @name processing_system7_0_M_AXI_GP0_ARID[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[10] -attr @rip M_AXI_GP0_ARID[10] -attr @name processing_system7_0_M_AXI_GP0_ARID[10] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[10] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[10]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[11] -attr @rip M_AXI_GP0_ARID[11] -attr @name processing_system7_0_M_AXI_GP0_ARID[11] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[11] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[11]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[1] -attr @rip M_AXI_GP0_ARID[1] -attr @name processing_system7_0_M_AXI_GP0_ARID[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[2] -attr @rip M_AXI_GP0_ARID[2] -attr @name processing_system7_0_M_AXI_GP0_ARID[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[3] -attr @rip M_AXI_GP0_ARID[3] -attr @name processing_system7_0_M_AXI_GP0_ARID[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[4] -attr @rip M_AXI_GP0_ARID[4] -attr @name processing_system7_0_M_AXI_GP0_ARID[4] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[4] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[4]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[5] -attr @rip M_AXI_GP0_ARID[5] -attr @name processing_system7_0_M_AXI_GP0_ARID[5] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[5] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[5]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[6] -attr @rip M_AXI_GP0_ARID[6] -attr @name processing_system7_0_M_AXI_GP0_ARID[6] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[6] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[6]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[7] -attr @rip M_AXI_GP0_ARID[7] -attr @name processing_system7_0_M_AXI_GP0_ARID[7] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[7] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[7]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[8] -attr @rip M_AXI_GP0_ARID[8] -attr @name processing_system7_0_M_AXI_GP0_ARID[8] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[8] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[8]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[9] -attr @rip M_AXI_GP0_ARID[9] -attr @name processing_system7_0_M_AXI_GP0_ARID[9] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARID[9] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arid[9]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLEN[0] -attr @rip M_AXI_GP0_ARLEN[0] -attr @name processing_system7_0_M_AXI_GP0_ARLEN[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARLEN[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arlen[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLEN[1] -attr @rip M_AXI_GP0_ARLEN[1] -attr @name processing_system7_0_M_AXI_GP0_ARLEN[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARLEN[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arlen[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLEN[2] -attr @rip M_AXI_GP0_ARLEN[2] -attr @name processing_system7_0_M_AXI_GP0_ARLEN[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARLEN[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arlen[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLEN[3] -attr @rip M_AXI_GP0_ARLEN[3] -attr @name processing_system7_0_M_AXI_GP0_ARLEN[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARLEN[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arlen[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLOCK[0] -attr @rip M_AXI_GP0_ARLOCK[0] -attr @name processing_system7_0_M_AXI_GP0_ARLOCK[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARLOCK[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arlock[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLOCK[1] -attr @rip M_AXI_GP0_ARLOCK[1] -attr @name processing_system7_0_M_AXI_GP0_ARLOCK[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARLOCK[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arlock[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARPROT[0] -attr @rip M_AXI_GP0_ARPROT[0] -attr @name processing_system7_0_M_AXI_GP0_ARPROT[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARPROT[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arprot[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARPROT[1] -attr @rip M_AXI_GP0_ARPROT[1] -attr @name processing_system7_0_M_AXI_GP0_ARPROT[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARPROT[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arprot[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARPROT[2] -attr @rip M_AXI_GP0_ARPROT[2] -attr @name processing_system7_0_M_AXI_GP0_ARPROT[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARPROT[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arprot[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARQOS[0] -attr @rip M_AXI_GP0_ARQOS[0] -attr @name processing_system7_0_M_AXI_GP0_ARQOS[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARQOS[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arqos[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARQOS[1] -attr @rip M_AXI_GP0_ARQOS[1] -attr @name processing_system7_0_M_AXI_GP0_ARQOS[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARQOS[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arqos[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARQOS[2] -attr @rip M_AXI_GP0_ARQOS[2] -attr @name processing_system7_0_M_AXI_GP0_ARQOS[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARQOS[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arqos[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARQOS[3] -attr @rip M_AXI_GP0_ARQOS[3] -attr @name processing_system7_0_M_AXI_GP0_ARQOS[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARQOS[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arqos[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARREADY -attr @name processing_system7_0_M_AXI_GP0_ARREADY -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARREADY -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arready
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_ARREADY 1 5 1 6760 888n
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARSIZE[0] -attr @rip M_AXI_GP0_ARSIZE[0] -attr @name processing_system7_0_M_AXI_GP0_ARSIZE[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARSIZE[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arsize[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARSIZE[1] -attr @rip M_AXI_GP0_ARSIZE[1] -attr @name processing_system7_0_M_AXI_GP0_ARSIZE[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARSIZE[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arsize[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARSIZE[2] -attr @rip M_AXI_GP0_ARSIZE[2] -attr @name processing_system7_0_M_AXI_GP0_ARSIZE[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARSIZE[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arsize[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_ARVALID -attr @name processing_system7_0_M_AXI_GP0_ARVALID -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_ARVALID -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_arvalid
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_ARVALID 1 4 3 5250 2608 NJ 2608 7750
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[0] -attr @rip M_AXI_GP0_AWADDR[0] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[10] -attr @rip M_AXI_GP0_AWADDR[10] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[10] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[10] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[10]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[11] -attr @rip M_AXI_GP0_AWADDR[11] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[11] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[11] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[11]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[12] -attr @rip M_AXI_GP0_AWADDR[12] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[12] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[12] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[12]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[13] -attr @rip M_AXI_GP0_AWADDR[13] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[13] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[13] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[13]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[14] -attr @rip M_AXI_GP0_AWADDR[14] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[14] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[14] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[14]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[15] -attr @rip M_AXI_GP0_AWADDR[15] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[15] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[15] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[15]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[16] -attr @rip M_AXI_GP0_AWADDR[16] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[16] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[16] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[16]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[17] -attr @rip M_AXI_GP0_AWADDR[17] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[17] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[17] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[17]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[18] -attr @rip M_AXI_GP0_AWADDR[18] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[18] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[18] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[18]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[19] -attr @rip M_AXI_GP0_AWADDR[19] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[19] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[19] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[19]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[1] -attr @rip M_AXI_GP0_AWADDR[1] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[20] -attr @rip M_AXI_GP0_AWADDR[20] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[20] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[20] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[20]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[21] -attr @rip M_AXI_GP0_AWADDR[21] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[21] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[21] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[21]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[22] -attr @rip M_AXI_GP0_AWADDR[22] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[22] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[22] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[22]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[23] -attr @rip M_AXI_GP0_AWADDR[23] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[23] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[23] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[23]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[24] -attr @rip M_AXI_GP0_AWADDR[24] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[24] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[24] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[24]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[25] -attr @rip M_AXI_GP0_AWADDR[25] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[25] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[25] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[25]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[26] -attr @rip M_AXI_GP0_AWADDR[26] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[26] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[26] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[26]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[27] -attr @rip M_AXI_GP0_AWADDR[27] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[27] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[27] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[27]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[28] -attr @rip M_AXI_GP0_AWADDR[28] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[28] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[28] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[28]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[29] -attr @rip M_AXI_GP0_AWADDR[29] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[29] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[29] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[29]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[2] -attr @rip M_AXI_GP0_AWADDR[2] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[30] -attr @rip M_AXI_GP0_AWADDR[30] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[30] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[30] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[30]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[31] -attr @rip M_AXI_GP0_AWADDR[31] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[31] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[31] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[31]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[3] -attr @rip M_AXI_GP0_AWADDR[3] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[4] -attr @rip M_AXI_GP0_AWADDR[4] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[4] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[4] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[4]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[5] -attr @rip M_AXI_GP0_AWADDR[5] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[5] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[5] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[5]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[6] -attr @rip M_AXI_GP0_AWADDR[6] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[6] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[6] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[6]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[7] -attr @rip M_AXI_GP0_AWADDR[7] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[7] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[7] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[7]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[8] -attr @rip M_AXI_GP0_AWADDR[8] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[8] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[8] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[8]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[9] -attr @rip M_AXI_GP0_AWADDR[9] -attr @name processing_system7_0_M_AXI_GP0_AWADDR[9] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWADDR[9] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awaddr[9]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWBURST[0] -attr @rip M_AXI_GP0_AWBURST[0] -attr @name processing_system7_0_M_AXI_GP0_AWBURST[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWBURST[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awburst[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWBURST[1] -attr @rip M_AXI_GP0_AWBURST[1] -attr @name processing_system7_0_M_AXI_GP0_AWBURST[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWBURST[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awburst[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWCACHE[0] -attr @rip M_AXI_GP0_AWCACHE[0] -attr @name processing_system7_0_M_AXI_GP0_AWCACHE[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWCACHE[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awcache[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWCACHE[1] -attr @rip M_AXI_GP0_AWCACHE[1] -attr @name processing_system7_0_M_AXI_GP0_AWCACHE[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWCACHE[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awcache[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWCACHE[2] -attr @rip M_AXI_GP0_AWCACHE[2] -attr @name processing_system7_0_M_AXI_GP0_AWCACHE[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWCACHE[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awcache[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWCACHE[3] -attr @rip M_AXI_GP0_AWCACHE[3] -attr @name processing_system7_0_M_AXI_GP0_AWCACHE[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWCACHE[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awcache[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[0] -attr @rip M_AXI_GP0_AWID[0] -attr @name processing_system7_0_M_AXI_GP0_AWID[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[10] -attr @rip M_AXI_GP0_AWID[10] -attr @name processing_system7_0_M_AXI_GP0_AWID[10] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[10] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[10]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[11] -attr @rip M_AXI_GP0_AWID[11] -attr @name processing_system7_0_M_AXI_GP0_AWID[11] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[11] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[11]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[1] -attr @rip M_AXI_GP0_AWID[1] -attr @name processing_system7_0_M_AXI_GP0_AWID[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[2] -attr @rip M_AXI_GP0_AWID[2] -attr @name processing_system7_0_M_AXI_GP0_AWID[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[3] -attr @rip M_AXI_GP0_AWID[3] -attr @name processing_system7_0_M_AXI_GP0_AWID[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[4] -attr @rip M_AXI_GP0_AWID[4] -attr @name processing_system7_0_M_AXI_GP0_AWID[4] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[4] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[4]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[5] -attr @rip M_AXI_GP0_AWID[5] -attr @name processing_system7_0_M_AXI_GP0_AWID[5] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[5] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[5]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[6] -attr @rip M_AXI_GP0_AWID[6] -attr @name processing_system7_0_M_AXI_GP0_AWID[6] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[6] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[6]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[7] -attr @rip M_AXI_GP0_AWID[7] -attr @name processing_system7_0_M_AXI_GP0_AWID[7] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[7] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[7]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[8] -attr @rip M_AXI_GP0_AWID[8] -attr @name processing_system7_0_M_AXI_GP0_AWID[8] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[8] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[8]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[9] -attr @rip M_AXI_GP0_AWID[9] -attr @name processing_system7_0_M_AXI_GP0_AWID[9] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWID[9] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awid[9]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLEN[0] -attr @rip M_AXI_GP0_AWLEN[0] -attr @name processing_system7_0_M_AXI_GP0_AWLEN[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWLEN[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awlen[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLEN[1] -attr @rip M_AXI_GP0_AWLEN[1] -attr @name processing_system7_0_M_AXI_GP0_AWLEN[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWLEN[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awlen[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLEN[2] -attr @rip M_AXI_GP0_AWLEN[2] -attr @name processing_system7_0_M_AXI_GP0_AWLEN[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWLEN[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awlen[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLEN[3] -attr @rip M_AXI_GP0_AWLEN[3] -attr @name processing_system7_0_M_AXI_GP0_AWLEN[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWLEN[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awlen[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLOCK[0] -attr @rip M_AXI_GP0_AWLOCK[0] -attr @name processing_system7_0_M_AXI_GP0_AWLOCK[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWLOCK[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awlock[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLOCK[1] -attr @rip M_AXI_GP0_AWLOCK[1] -attr @name processing_system7_0_M_AXI_GP0_AWLOCK[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWLOCK[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awlock[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWPROT[0] -attr @rip M_AXI_GP0_AWPROT[0] -attr @name processing_system7_0_M_AXI_GP0_AWPROT[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWPROT[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awprot[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWPROT[1] -attr @rip M_AXI_GP0_AWPROT[1] -attr @name processing_system7_0_M_AXI_GP0_AWPROT[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWPROT[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awprot[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWPROT[2] -attr @rip M_AXI_GP0_AWPROT[2] -attr @name processing_system7_0_M_AXI_GP0_AWPROT[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWPROT[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awprot[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWQOS[0] -attr @rip M_AXI_GP0_AWQOS[0] -attr @name processing_system7_0_M_AXI_GP0_AWQOS[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWQOS[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awqos[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWQOS[1] -attr @rip M_AXI_GP0_AWQOS[1] -attr @name processing_system7_0_M_AXI_GP0_AWQOS[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWQOS[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awqos[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWQOS[2] -attr @rip M_AXI_GP0_AWQOS[2] -attr @name processing_system7_0_M_AXI_GP0_AWQOS[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWQOS[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awqos[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWQOS[3] -attr @rip M_AXI_GP0_AWQOS[3] -attr @name processing_system7_0_M_AXI_GP0_AWQOS[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWQOS[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awqos[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWREADY -attr @name processing_system7_0_M_AXI_GP0_AWREADY -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWREADY -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awready
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_AWREADY 1 5 1 6740 908n
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWSIZE[0] -attr @rip M_AXI_GP0_AWSIZE[0] -attr @name processing_system7_0_M_AXI_GP0_AWSIZE[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWSIZE[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awsize[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWSIZE[1] -attr @rip M_AXI_GP0_AWSIZE[1] -attr @name processing_system7_0_M_AXI_GP0_AWSIZE[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWSIZE[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awsize[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWSIZE[2] -attr @rip M_AXI_GP0_AWSIZE[2] -attr @name processing_system7_0_M_AXI_GP0_AWSIZE[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWSIZE[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awsize[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_AWVALID -attr @name processing_system7_0_M_AXI_GP0_AWVALID -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_AWVALID -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_awvalid
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_AWVALID 1 4 3 4910 2988 NJ 2988 7450
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[0] -attr @rip S00_AXI_bid[0] -attr @name processing_system7_0_M_AXI_GP0_BID[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[10] -attr @rip S00_AXI_bid[10] -attr @name processing_system7_0_M_AXI_GP0_BID[10] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[10] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[10]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[11] -attr @rip S00_AXI_bid[11] -attr @name processing_system7_0_M_AXI_GP0_BID[11] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[11] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[11]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[1] -attr @rip S00_AXI_bid[1] -attr @name processing_system7_0_M_AXI_GP0_BID[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[2] -attr @rip S00_AXI_bid[2] -attr @name processing_system7_0_M_AXI_GP0_BID[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[3] -attr @rip S00_AXI_bid[3] -attr @name processing_system7_0_M_AXI_GP0_BID[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[4] -attr @rip S00_AXI_bid[4] -attr @name processing_system7_0_M_AXI_GP0_BID[4] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[4] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[4]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[5] -attr @rip S00_AXI_bid[5] -attr @name processing_system7_0_M_AXI_GP0_BID[5] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[5] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[5]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[6] -attr @rip S00_AXI_bid[6] -attr @name processing_system7_0_M_AXI_GP0_BID[6] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[6] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[6]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[7] -attr @rip S00_AXI_bid[7] -attr @name processing_system7_0_M_AXI_GP0_BID[7] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[7] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[7]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[8] -attr @rip S00_AXI_bid[8] -attr @name processing_system7_0_M_AXI_GP0_BID[8] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[8] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[8]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[9] -attr @rip S00_AXI_bid[9] -attr @name processing_system7_0_M_AXI_GP0_BID[9] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BID[9] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bid[9]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BREADY -attr @name processing_system7_0_M_AXI_GP0_BREADY -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BREADY -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bready
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_BREADY 1 4 3 5350 2688 NJ 2688 7950
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BRESP[0] -attr @rip S00_AXI_bresp[0] -attr @name processing_system7_0_M_AXI_GP0_BRESP[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BRESP[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bresp[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BRESP[1] -attr @rip S00_AXI_bresp[1] -attr @name processing_system7_0_M_AXI_GP0_BRESP[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BRESP[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bresp[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_BVALID -attr @name processing_system7_0_M_AXI_GP0_BVALID -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_BVALID -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_bvalid
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_BVALID 1 5 1 6680 968n
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[0] -attr @rip S00_AXI_rdata[0] -attr @name processing_system7_0_M_AXI_GP0_RDATA[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[10] -attr @rip S00_AXI_rdata[10] -attr @name processing_system7_0_M_AXI_GP0_RDATA[10] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[10] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[10]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[11] -attr @rip S00_AXI_rdata[11] -attr @name processing_system7_0_M_AXI_GP0_RDATA[11] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[11] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[11]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[12] -attr @rip S00_AXI_rdata[12] -attr @name processing_system7_0_M_AXI_GP0_RDATA[12] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[12] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[12]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[13] -attr @rip S00_AXI_rdata[13] -attr @name processing_system7_0_M_AXI_GP0_RDATA[13] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[13] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[13]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[14] -attr @rip S00_AXI_rdata[14] -attr @name processing_system7_0_M_AXI_GP0_RDATA[14] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[14] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[14]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[15] -attr @rip S00_AXI_rdata[15] -attr @name processing_system7_0_M_AXI_GP0_RDATA[15] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[15] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[15]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[16] -attr @rip S00_AXI_rdata[16] -attr @name processing_system7_0_M_AXI_GP0_RDATA[16] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[16] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[16]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[17] -attr @rip S00_AXI_rdata[17] -attr @name processing_system7_0_M_AXI_GP0_RDATA[17] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[17] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[17]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[18] -attr @rip S00_AXI_rdata[18] -attr @name processing_system7_0_M_AXI_GP0_RDATA[18] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[18] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[18]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[19] -attr @rip S00_AXI_rdata[19] -attr @name processing_system7_0_M_AXI_GP0_RDATA[19] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[19] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[19]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[1] -attr @rip S00_AXI_rdata[1] -attr @name processing_system7_0_M_AXI_GP0_RDATA[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[20] -attr @rip S00_AXI_rdata[20] -attr @name processing_system7_0_M_AXI_GP0_RDATA[20] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[20] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[20]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[21] -attr @rip S00_AXI_rdata[21] -attr @name processing_system7_0_M_AXI_GP0_RDATA[21] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[21] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[21]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[22] -attr @rip S00_AXI_rdata[22] -attr @name processing_system7_0_M_AXI_GP0_RDATA[22] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[22] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[22]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[23] -attr @rip S00_AXI_rdata[23] -attr @name processing_system7_0_M_AXI_GP0_RDATA[23] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[23] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[23]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[24] -attr @rip S00_AXI_rdata[24] -attr @name processing_system7_0_M_AXI_GP0_RDATA[24] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[24] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[24]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[25] -attr @rip S00_AXI_rdata[25] -attr @name processing_system7_0_M_AXI_GP0_RDATA[25] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[25] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[25]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[26] -attr @rip S00_AXI_rdata[26] -attr @name processing_system7_0_M_AXI_GP0_RDATA[26] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[26] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[26]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[27] -attr @rip S00_AXI_rdata[27] -attr @name processing_system7_0_M_AXI_GP0_RDATA[27] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[27] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[27]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[28] -attr @rip S00_AXI_rdata[28] -attr @name processing_system7_0_M_AXI_GP0_RDATA[28] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[28] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[28]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[29] -attr @rip S00_AXI_rdata[29] -attr @name processing_system7_0_M_AXI_GP0_RDATA[29] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[29] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[29]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[2] -attr @rip S00_AXI_rdata[2] -attr @name processing_system7_0_M_AXI_GP0_RDATA[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[30] -attr @rip S00_AXI_rdata[30] -attr @name processing_system7_0_M_AXI_GP0_RDATA[30] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[30] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[30]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[31] -attr @rip S00_AXI_rdata[31] -attr @name processing_system7_0_M_AXI_GP0_RDATA[31] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[31] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[31]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[3] -attr @rip S00_AXI_rdata[3] -attr @name processing_system7_0_M_AXI_GP0_RDATA[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[4] -attr @rip S00_AXI_rdata[4] -attr @name processing_system7_0_M_AXI_GP0_RDATA[4] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[4] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[4]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[5] -attr @rip S00_AXI_rdata[5] -attr @name processing_system7_0_M_AXI_GP0_RDATA[5] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[5] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[5]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[6] -attr @rip S00_AXI_rdata[6] -attr @name processing_system7_0_M_AXI_GP0_RDATA[6] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[6] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[6]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[7] -attr @rip S00_AXI_rdata[7] -attr @name processing_system7_0_M_AXI_GP0_RDATA[7] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[7] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[7]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[8] -attr @rip S00_AXI_rdata[8] -attr @name processing_system7_0_M_AXI_GP0_RDATA[8] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[8] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[8]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[9] -attr @rip S00_AXI_rdata[9] -attr @name processing_system7_0_M_AXI_GP0_RDATA[9] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RDATA[9] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rdata[9]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[0] -attr @rip S00_AXI_rid[0] -attr @name processing_system7_0_M_AXI_GP0_RID[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[10] -attr @rip S00_AXI_rid[10] -attr @name processing_system7_0_M_AXI_GP0_RID[10] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[10] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[10]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[11] -attr @rip S00_AXI_rid[11] -attr @name processing_system7_0_M_AXI_GP0_RID[11] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[11] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[11]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[1] -attr @rip S00_AXI_rid[1] -attr @name processing_system7_0_M_AXI_GP0_RID[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[2] -attr @rip S00_AXI_rid[2] -attr @name processing_system7_0_M_AXI_GP0_RID[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[3] -attr @rip S00_AXI_rid[3] -attr @name processing_system7_0_M_AXI_GP0_RID[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[4] -attr @rip S00_AXI_rid[4] -attr @name processing_system7_0_M_AXI_GP0_RID[4] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[4] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[4]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[5] -attr @rip S00_AXI_rid[5] -attr @name processing_system7_0_M_AXI_GP0_RID[5] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[5] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[5]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[6] -attr @rip S00_AXI_rid[6] -attr @name processing_system7_0_M_AXI_GP0_RID[6] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[6] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[6]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[7] -attr @rip S00_AXI_rid[7] -attr @name processing_system7_0_M_AXI_GP0_RID[7] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[7] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[7]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[8] -attr @rip S00_AXI_rid[8] -attr @name processing_system7_0_M_AXI_GP0_RID[8] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[8] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[8]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[9] -attr @rip S00_AXI_rid[9] -attr @name processing_system7_0_M_AXI_GP0_RID[9] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RID[9] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rid[9]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RLAST -attr @name processing_system7_0_M_AXI_GP0_RLAST -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RLAST -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rlast
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_RLAST 1 5 1 6620 1028n
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RREADY -attr @name processing_system7_0_M_AXI_GP0_RREADY -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RREADY -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rready
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_RREADY 1 4 3 5370 2708 NJ 2708 7930
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RRESP[0] -attr @rip S00_AXI_rresp[0] -attr @name processing_system7_0_M_AXI_GP0_RRESP[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RRESP[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rresp[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RRESP[1] -attr @rip S00_AXI_rresp[1] -attr @name processing_system7_0_M_AXI_GP0_RRESP[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RRESP[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rresp[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_RVALID -attr @name processing_system7_0_M_AXI_GP0_RVALID -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_RVALID -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_rvalid
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_RVALID 1 5 1 6560 1068n
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[0] -attr @rip M_AXI_GP0_WDATA[0] -attr @name processing_system7_0_M_AXI_GP0_WDATA[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[10] -attr @rip M_AXI_GP0_WDATA[10] -attr @name processing_system7_0_M_AXI_GP0_WDATA[10] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[10] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[10]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[11] -attr @rip M_AXI_GP0_WDATA[11] -attr @name processing_system7_0_M_AXI_GP0_WDATA[11] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[11] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[11]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[12] -attr @rip M_AXI_GP0_WDATA[12] -attr @name processing_system7_0_M_AXI_GP0_WDATA[12] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[12] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[12]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[13] -attr @rip M_AXI_GP0_WDATA[13] -attr @name processing_system7_0_M_AXI_GP0_WDATA[13] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[13] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[13]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[14] -attr @rip M_AXI_GP0_WDATA[14] -attr @name processing_system7_0_M_AXI_GP0_WDATA[14] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[14] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[14]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[15] -attr @rip M_AXI_GP0_WDATA[15] -attr @name processing_system7_0_M_AXI_GP0_WDATA[15] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[15] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[15]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[16] -attr @rip M_AXI_GP0_WDATA[16] -attr @name processing_system7_0_M_AXI_GP0_WDATA[16] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[16] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[16]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[17] -attr @rip M_AXI_GP0_WDATA[17] -attr @name processing_system7_0_M_AXI_GP0_WDATA[17] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[17] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[17]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[18] -attr @rip M_AXI_GP0_WDATA[18] -attr @name processing_system7_0_M_AXI_GP0_WDATA[18] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[18] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[18]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[19] -attr @rip M_AXI_GP0_WDATA[19] -attr @name processing_system7_0_M_AXI_GP0_WDATA[19] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[19] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[19]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[1] -attr @rip M_AXI_GP0_WDATA[1] -attr @name processing_system7_0_M_AXI_GP0_WDATA[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[20] -attr @rip M_AXI_GP0_WDATA[20] -attr @name processing_system7_0_M_AXI_GP0_WDATA[20] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[20] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[20]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[21] -attr @rip M_AXI_GP0_WDATA[21] -attr @name processing_system7_0_M_AXI_GP0_WDATA[21] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[21] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[21]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[22] -attr @rip M_AXI_GP0_WDATA[22] -attr @name processing_system7_0_M_AXI_GP0_WDATA[22] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[22] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[22]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[23] -attr @rip M_AXI_GP0_WDATA[23] -attr @name processing_system7_0_M_AXI_GP0_WDATA[23] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[23] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[23]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[24] -attr @rip M_AXI_GP0_WDATA[24] -attr @name processing_system7_0_M_AXI_GP0_WDATA[24] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[24] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[24]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[25] -attr @rip M_AXI_GP0_WDATA[25] -attr @name processing_system7_0_M_AXI_GP0_WDATA[25] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[25] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[25]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[26] -attr @rip M_AXI_GP0_WDATA[26] -attr @name processing_system7_0_M_AXI_GP0_WDATA[26] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[26] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[26]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[27] -attr @rip M_AXI_GP0_WDATA[27] -attr @name processing_system7_0_M_AXI_GP0_WDATA[27] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[27] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[27]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[28] -attr @rip M_AXI_GP0_WDATA[28] -attr @name processing_system7_0_M_AXI_GP0_WDATA[28] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[28] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[28]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[29] -attr @rip M_AXI_GP0_WDATA[29] -attr @name processing_system7_0_M_AXI_GP0_WDATA[29] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[29] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[29]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[2] -attr @rip M_AXI_GP0_WDATA[2] -attr @name processing_system7_0_M_AXI_GP0_WDATA[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[30] -attr @rip M_AXI_GP0_WDATA[30] -attr @name processing_system7_0_M_AXI_GP0_WDATA[30] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[30] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[30]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[31] -attr @rip M_AXI_GP0_WDATA[31] -attr @name processing_system7_0_M_AXI_GP0_WDATA[31] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[31] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[31]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[3] -attr @rip M_AXI_GP0_WDATA[3] -attr @name processing_system7_0_M_AXI_GP0_WDATA[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[4] -attr @rip M_AXI_GP0_WDATA[4] -attr @name processing_system7_0_M_AXI_GP0_WDATA[4] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[4] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[4]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[5] -attr @rip M_AXI_GP0_WDATA[5] -attr @name processing_system7_0_M_AXI_GP0_WDATA[5] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[5] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[5]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[6] -attr @rip M_AXI_GP0_WDATA[6] -attr @name processing_system7_0_M_AXI_GP0_WDATA[6] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[6] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[6]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[7] -attr @rip M_AXI_GP0_WDATA[7] -attr @name processing_system7_0_M_AXI_GP0_WDATA[7] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[7] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[7]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[8] -attr @rip M_AXI_GP0_WDATA[8] -attr @name processing_system7_0_M_AXI_GP0_WDATA[8] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[8] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[8]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[9] -attr @rip M_AXI_GP0_WDATA[9] -attr @name processing_system7_0_M_AXI_GP0_WDATA[9] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WDATA[9] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wdata[9]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[0] -attr @rip M_AXI_GP0_WID[0] -attr @name processing_system7_0_M_AXI_GP0_WID[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[10] -attr @rip M_AXI_GP0_WID[10] -attr @name processing_system7_0_M_AXI_GP0_WID[10] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[10] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[10]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[11] -attr @rip M_AXI_GP0_WID[11] -attr @name processing_system7_0_M_AXI_GP0_WID[11] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[11] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[11]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[1] -attr @rip M_AXI_GP0_WID[1] -attr @name processing_system7_0_M_AXI_GP0_WID[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[2] -attr @rip M_AXI_GP0_WID[2] -attr @name processing_system7_0_M_AXI_GP0_WID[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[3] -attr @rip M_AXI_GP0_WID[3] -attr @name processing_system7_0_M_AXI_GP0_WID[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[4] -attr @rip M_AXI_GP0_WID[4] -attr @name processing_system7_0_M_AXI_GP0_WID[4] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[4] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[4]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[5] -attr @rip M_AXI_GP0_WID[5] -attr @name processing_system7_0_M_AXI_GP0_WID[5] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[5] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[5]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[6] -attr @rip M_AXI_GP0_WID[6] -attr @name processing_system7_0_M_AXI_GP0_WID[6] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[6] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[6]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[7] -attr @rip M_AXI_GP0_WID[7] -attr @name processing_system7_0_M_AXI_GP0_WID[7] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[7] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[7]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[8] -attr @rip M_AXI_GP0_WID[8] -attr @name processing_system7_0_M_AXI_GP0_WID[8] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[8] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[8]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[9] -attr @rip M_AXI_GP0_WID[9] -attr @name processing_system7_0_M_AXI_GP0_WID[9] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WID[9] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wid[9]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WLAST -attr @name processing_system7_0_M_AXI_GP0_WLAST -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WLAST -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wlast
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_WLAST 1 4 3 5390 2728 NJ 2728 7970
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WREADY -attr @name processing_system7_0_M_AXI_GP0_WREADY -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WREADY -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wready
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_WREADY 1 5 1 6520 1088n
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WSTRB[0] -attr @rip M_AXI_GP0_WSTRB[0] -attr @name processing_system7_0_M_AXI_GP0_WSTRB[0] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WSTRB[0] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wstrb[0]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WSTRB[1] -attr @rip M_AXI_GP0_WSTRB[1] -attr @name processing_system7_0_M_AXI_GP0_WSTRB[1] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WSTRB[1] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wstrb[1]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WSTRB[2] -attr @rip M_AXI_GP0_WSTRB[2] -attr @name processing_system7_0_M_AXI_GP0_WSTRB[2] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WSTRB[2] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wstrb[2]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WSTRB[3] -attr @rip M_AXI_GP0_WSTRB[3] -attr @name processing_system7_0_M_AXI_GP0_WSTRB[3] -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WSTRB[3] -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wstrb[3]
load net AXI_Test_i|processing_system7_0_M_AXI_GP0_WVALID -attr @name processing_system7_0_M_AXI_GP0_WVALID -pin AXI_Test_i|processing_system7_0 M_AXI_GP0_WVALID -pin AXI_Test_i|ps7_0_axi_periph S00_AXI_wvalid
netloc AXI_Test_i|processing_system7_0_M_AXI_GP0_WVALID 1 4 3 5430 2628 NJ 2628 8050
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARADDR[0] -attr @rip M00_AXI_araddr[0] -attr @name ps7_0_axi_periph_M00_AXI_ARADDR[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_araddr[0] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_araddr[0]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARADDR[1] -attr @rip M00_AXI_araddr[1] -attr @name ps7_0_axi_periph_M00_AXI_ARADDR[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_araddr[1] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_araddr[1]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARADDR[2] -attr @rip M00_AXI_araddr[2] -attr @name ps7_0_axi_periph_M00_AXI_ARADDR[2] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_araddr[2] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_araddr[2]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARADDR[3] -attr @rip M00_AXI_araddr[3] -attr @name ps7_0_axi_periph_M00_AXI_ARADDR[3] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_araddr[3] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_araddr[3]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARADDR[4] -attr @rip M00_AXI_araddr[4] -attr @name ps7_0_axi_periph_M00_AXI_ARADDR[4] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_araddr[4] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_araddr[4]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARPROT[0] -attr @rip M00_AXI_arprot[0] -attr @name ps7_0_axi_periph_M00_AXI_ARPROT[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_arprot[0] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_arprot[0]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARPROT[1] -attr @rip M00_AXI_arprot[1] -attr @name ps7_0_axi_periph_M00_AXI_ARPROT[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_arprot[1] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_arprot[1]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARPROT[2] -attr @rip M00_AXI_arprot[2] -attr @name ps7_0_axi_periph_M00_AXI_ARPROT[2] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_arprot[2] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_arprot[2]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARREADY -attr @name ps7_0_axi_periph_M00_AXI_ARREADY -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_arready -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_arready
netloc AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARREADY 1 4 1 4310 388n
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARVALID -attr @name ps7_0_axi_periph_M00_AXI_ARVALID -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_arvalid -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_arvalid
netloc AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARVALID 1 3 3 3660 1368 4790J 1528 6300
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWADDR[0] -attr @rip M00_AXI_awaddr[0] -attr @name ps7_0_axi_periph_M00_AXI_AWADDR[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_awaddr[0] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_awaddr[0]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWADDR[1] -attr @rip M00_AXI_awaddr[1] -attr @name ps7_0_axi_periph_M00_AXI_AWADDR[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_awaddr[1] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_awaddr[1]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWADDR[2] -attr @rip M00_AXI_awaddr[2] -attr @name ps7_0_axi_periph_M00_AXI_AWADDR[2] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_awaddr[2] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_awaddr[2]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWADDR[3] -attr @rip M00_AXI_awaddr[3] -attr @name ps7_0_axi_periph_M00_AXI_AWADDR[3] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_awaddr[3] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_awaddr[3]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWADDR[4] -attr @rip M00_AXI_awaddr[4] -attr @name ps7_0_axi_periph_M00_AXI_AWADDR[4] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_awaddr[4] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_awaddr[4]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWPROT[0] -attr @rip M00_AXI_awprot[0] -attr @name ps7_0_axi_periph_M00_AXI_AWPROT[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_awprot[0] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_awprot[0]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWPROT[1] -attr @rip M00_AXI_awprot[1] -attr @name ps7_0_axi_periph_M00_AXI_AWPROT[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_awprot[1] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_awprot[1]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWPROT[2] -attr @rip M00_AXI_awprot[2] -attr @name ps7_0_axi_periph_M00_AXI_AWPROT[2] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_awprot[2] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_awprot[2]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWREADY -attr @name ps7_0_axi_periph_M00_AXI_AWREADY -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_awready -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_awready
netloc AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWREADY 1 4 1 4350 408n
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWVALID -attr @name ps7_0_axi_periph_M00_AXI_AWVALID -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_awvalid -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_awvalid
netloc AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWVALID 1 3 3 3680 1388 4770J 1548 6240
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_BREADY -attr @name ps7_0_axi_periph_M00_AXI_BREADY -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_bready -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_bready
netloc AXI_Test_i|ps7_0_axi_periph_M00_AXI_BREADY 1 3 3 3700 1408 4730J 1568 6220
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_BRESP[0] -attr @rip s00_axi_bresp[0] -attr @name ps7_0_axi_periph_M00_AXI_BRESP[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_bresp[0] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_bresp[0]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_BRESP[1] -attr @rip s00_axi_bresp[1] -attr @name ps7_0_axi_periph_M00_AXI_BRESP[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_bresp[1] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_bresp[1]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_BVALID -attr @name ps7_0_axi_periph_M00_AXI_BVALID -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_bvalid -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_bvalid
netloc AXI_Test_i|ps7_0_axi_periph_M00_AXI_BVALID 1 4 1 4410 448n
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[0] -attr @rip s00_axi_rdata[0] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[0] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[0]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[10] -attr @rip s00_axi_rdata[10] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[10] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[10] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[10]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[11] -attr @rip s00_axi_rdata[11] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[11] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[11] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[11]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[12] -attr @rip s00_axi_rdata[12] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[12] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[12] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[12]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[13] -attr @rip s00_axi_rdata[13] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[13] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[13] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[13]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[14] -attr @rip s00_axi_rdata[14] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[14] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[14] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[14]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[15] -attr @rip s00_axi_rdata[15] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[15] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[15] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[15]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[16] -attr @rip s00_axi_rdata[16] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[16] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[16] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[16]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[17] -attr @rip s00_axi_rdata[17] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[17] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[17] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[17]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[18] -attr @rip s00_axi_rdata[18] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[18] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[18] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[18]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[19] -attr @rip s00_axi_rdata[19] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[19] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[19] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[19]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[1] -attr @rip s00_axi_rdata[1] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[1] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[1]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[20] -attr @rip s00_axi_rdata[20] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[20] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[20] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[20]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[21] -attr @rip s00_axi_rdata[21] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[21] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[21] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[21]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[22] -attr @rip s00_axi_rdata[22] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[22] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[22] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[22]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[23] -attr @rip s00_axi_rdata[23] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[23] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[23] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[23]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[24] -attr @rip s00_axi_rdata[24] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[24] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[24] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[24]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[25] -attr @rip s00_axi_rdata[25] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[25] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[25] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[25]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[26] -attr @rip s00_axi_rdata[26] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[26] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[26] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[26]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[27] -attr @rip s00_axi_rdata[27] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[27] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[27] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[27]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[28] -attr @rip s00_axi_rdata[28] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[28] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[28] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[28]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[29] -attr @rip s00_axi_rdata[29] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[29] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[29] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[29]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[2] -attr @rip s00_axi_rdata[2] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[2] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[2] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[2]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[30] -attr @rip s00_axi_rdata[30] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[30] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[30] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[30]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[31] -attr @rip s00_axi_rdata[31] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[31] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[31] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[31]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[3] -attr @rip s00_axi_rdata[3] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[3] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[3] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[3]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[4] -attr @rip s00_axi_rdata[4] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[4] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[4] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[4]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[5] -attr @rip s00_axi_rdata[5] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[5] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[5] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[5]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[6] -attr @rip s00_axi_rdata[6] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[6] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[6] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[6]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[7] -attr @rip s00_axi_rdata[7] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[7] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[7] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[7]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[8] -attr @rip s00_axi_rdata[8] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[8] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[8] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[8]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[9] -attr @rip s00_axi_rdata[9] -attr @name ps7_0_axi_periph_M00_AXI_RDATA[9] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rdata[9] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rdata[9]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RREADY -attr @name ps7_0_axi_periph_M00_AXI_RREADY -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rready -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rready
netloc AXI_Test_i|ps7_0_axi_periph_M00_AXI_RREADY 1 3 3 3720 1428 4690J 1588 6200
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RRESP[0] -attr @rip s00_axi_rresp[0] -attr @name ps7_0_axi_periph_M00_AXI_RRESP[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rresp[0] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rresp[0]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RRESP[1] -attr @rip s00_axi_rresp[1] -attr @name ps7_0_axi_periph_M00_AXI_RRESP[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rresp[1] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rresp[1]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_RVALID -attr @name ps7_0_axi_periph_M00_AXI_RVALID -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_rvalid -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_rvalid
netloc AXI_Test_i|ps7_0_axi_periph_M00_AXI_RVALID 1 4 1 4470 508n
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[0] -attr @rip M00_AXI_wdata[0] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[0] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[0]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[10] -attr @rip M00_AXI_wdata[10] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[10] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[10] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[10]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[11] -attr @rip M00_AXI_wdata[11] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[11] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[11] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[11]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[12] -attr @rip M00_AXI_wdata[12] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[12] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[12] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[12]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[13] -attr @rip M00_AXI_wdata[13] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[13] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[13] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[13]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[14] -attr @rip M00_AXI_wdata[14] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[14] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[14] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[14]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[15] -attr @rip M00_AXI_wdata[15] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[15] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[15] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[15]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[16] -attr @rip M00_AXI_wdata[16] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[16] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[16] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[16]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[17] -attr @rip M00_AXI_wdata[17] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[17] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[17] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[17]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[18] -attr @rip M00_AXI_wdata[18] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[18] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[18] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[18]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[19] -attr @rip M00_AXI_wdata[19] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[19] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[19] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[19]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[1] -attr @rip M00_AXI_wdata[1] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[1] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[1]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[20] -attr @rip M00_AXI_wdata[20] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[20] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[20] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[20]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[21] -attr @rip M00_AXI_wdata[21] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[21] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[21] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[21]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[22] -attr @rip M00_AXI_wdata[22] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[22] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[22] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[22]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[23] -attr @rip M00_AXI_wdata[23] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[23] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[23] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[23]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[24] -attr @rip M00_AXI_wdata[24] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[24] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[24] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[24]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[25] -attr @rip M00_AXI_wdata[25] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[25] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[25] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[25]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[26] -attr @rip M00_AXI_wdata[26] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[26] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[26] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[26]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[27] -attr @rip M00_AXI_wdata[27] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[27] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[27] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[27]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[28] -attr @rip M00_AXI_wdata[28] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[28] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[28] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[28]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[29] -attr @rip M00_AXI_wdata[29] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[29] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[29] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[29]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[2] -attr @rip M00_AXI_wdata[2] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[2] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[2] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[2]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[30] -attr @rip M00_AXI_wdata[30] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[30] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[30] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[30]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[31] -attr @rip M00_AXI_wdata[31] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[31] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[31] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[31]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[3] -attr @rip M00_AXI_wdata[3] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[3] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[3] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[3]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[4] -attr @rip M00_AXI_wdata[4] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[4] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[4] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[4]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[5] -attr @rip M00_AXI_wdata[5] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[5] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[5] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[5]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[6] -attr @rip M00_AXI_wdata[6] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[6] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[6] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[6]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[7] -attr @rip M00_AXI_wdata[7] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[7] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[7] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[7]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[8] -attr @rip M00_AXI_wdata[8] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[8] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[8] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[8]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[9] -attr @rip M00_AXI_wdata[9] -attr @name ps7_0_axi_periph_M00_AXI_WDATA[9] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wdata[9] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wdata[9]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WREADY -attr @name ps7_0_axi_periph_M00_AXI_WREADY -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wready -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wready
netloc AXI_Test_i|ps7_0_axi_periph_M00_AXI_WREADY 1 4 1 4490 528n
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WSTRB[0] -attr @rip M00_AXI_wstrb[0] -attr @name ps7_0_axi_periph_M00_AXI_WSTRB[0] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wstrb[0] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wstrb[0]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WSTRB[1] -attr @rip M00_AXI_wstrb[1] -attr @name ps7_0_axi_periph_M00_AXI_WSTRB[1] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wstrb[1] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wstrb[1]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WSTRB[2] -attr @rip M00_AXI_wstrb[2] -attr @name ps7_0_axi_periph_M00_AXI_WSTRB[2] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wstrb[2] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wstrb[2]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WSTRB[3] -attr @rip M00_AXI_wstrb[3] -attr @name ps7_0_axi_periph_M00_AXI_WSTRB[3] -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wstrb[3] -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wstrb[3]
load net AXI_Test_i|ps7_0_axi_periph_M00_AXI_WVALID -attr @name ps7_0_axi_periph_M00_AXI_WVALID -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_wvalid -pin AXI_Test_i|ps7_0_axi_periph M00_AXI_wvalid
netloc AXI_Test_i|ps7_0_axi_periph_M00_AXI_WVALID 1 3 3 3780 1488 4430J 1648 6140
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[0] -attr @rip M01_AXI_araddr[0] -attr @name ps7_0_axi_periph_M01_AXI_ARADDR[0] -pin AXI_Test_i|axi_dma s_axi_lite_araddr[0] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_araddr[0]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[1] -attr @rip M01_AXI_araddr[1] -attr @name ps7_0_axi_periph_M01_AXI_ARADDR[1] -pin AXI_Test_i|axi_dma s_axi_lite_araddr[1] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_araddr[1]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[2] -attr @rip M01_AXI_araddr[2] -attr @name ps7_0_axi_periph_M01_AXI_ARADDR[2] -pin AXI_Test_i|axi_dma s_axi_lite_araddr[2] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_araddr[2]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[3] -attr @rip M01_AXI_araddr[3] -attr @name ps7_0_axi_periph_M01_AXI_ARADDR[3] -pin AXI_Test_i|axi_dma s_axi_lite_araddr[3] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_araddr[3]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[4] -attr @rip M01_AXI_araddr[4] -attr @name ps7_0_axi_periph_M01_AXI_ARADDR[4] -pin AXI_Test_i|axi_dma s_axi_lite_araddr[4] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_araddr[4]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[5] -attr @rip M01_AXI_araddr[5] -attr @name ps7_0_axi_periph_M01_AXI_ARADDR[5] -pin AXI_Test_i|axi_dma s_axi_lite_araddr[5] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_araddr[5]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[6] -attr @rip M01_AXI_araddr[6] -attr @name ps7_0_axi_periph_M01_AXI_ARADDR[6] -pin AXI_Test_i|axi_dma s_axi_lite_araddr[6] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_araddr[6]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[7] -attr @rip M01_AXI_araddr[7] -attr @name ps7_0_axi_periph_M01_AXI_ARADDR[7] -pin AXI_Test_i|axi_dma s_axi_lite_araddr[7] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_araddr[7]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[8] -attr @rip M01_AXI_araddr[8] -attr @name ps7_0_axi_periph_M01_AXI_ARADDR[8] -pin AXI_Test_i|axi_dma s_axi_lite_araddr[8] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_araddr[8]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[9] -attr @rip M01_AXI_araddr[9] -attr @name ps7_0_axi_periph_M01_AXI_ARADDR[9] -pin AXI_Test_i|axi_dma s_axi_lite_araddr[9] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_araddr[9]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARREADY -attr @name ps7_0_axi_periph_M01_AXI_ARREADY -pin AXI_Test_i|axi_dma s_axi_lite_arready -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_arready
netloc AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARREADY 1 3 2 3640J 1528 4510
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARVALID -attr @name ps7_0_axi_periph_M01_AXI_ARVALID -pin AXI_Test_i|axi_dma s_axi_lite_arvalid -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_arvalid
netloc AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARVALID 1 2 4 2340 1468 3460J 1688 NJ 1688 6100
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[0] -attr @rip M01_AXI_awaddr[0] -attr @name ps7_0_axi_periph_M01_AXI_AWADDR[0] -pin AXI_Test_i|axi_dma s_axi_lite_awaddr[0] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awaddr[0]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[1] -attr @rip M01_AXI_awaddr[1] -attr @name ps7_0_axi_periph_M01_AXI_AWADDR[1] -pin AXI_Test_i|axi_dma s_axi_lite_awaddr[1] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awaddr[1]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[2] -attr @rip M01_AXI_awaddr[2] -attr @name ps7_0_axi_periph_M01_AXI_AWADDR[2] -pin AXI_Test_i|axi_dma s_axi_lite_awaddr[2] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awaddr[2]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[3] -attr @rip M01_AXI_awaddr[3] -attr @name ps7_0_axi_periph_M01_AXI_AWADDR[3] -pin AXI_Test_i|axi_dma s_axi_lite_awaddr[3] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awaddr[3]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[4] -attr @rip M01_AXI_awaddr[4] -attr @name ps7_0_axi_periph_M01_AXI_AWADDR[4] -pin AXI_Test_i|axi_dma s_axi_lite_awaddr[4] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awaddr[4]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[5] -attr @rip M01_AXI_awaddr[5] -attr @name ps7_0_axi_periph_M01_AXI_AWADDR[5] -pin AXI_Test_i|axi_dma s_axi_lite_awaddr[5] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awaddr[5]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[6] -attr @rip M01_AXI_awaddr[6] -attr @name ps7_0_axi_periph_M01_AXI_AWADDR[6] -pin AXI_Test_i|axi_dma s_axi_lite_awaddr[6] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awaddr[6]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[7] -attr @rip M01_AXI_awaddr[7] -attr @name ps7_0_axi_periph_M01_AXI_AWADDR[7] -pin AXI_Test_i|axi_dma s_axi_lite_awaddr[7] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awaddr[7]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[8] -attr @rip M01_AXI_awaddr[8] -attr @name ps7_0_axi_periph_M01_AXI_AWADDR[8] -pin AXI_Test_i|axi_dma s_axi_lite_awaddr[8] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awaddr[8]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[9] -attr @rip M01_AXI_awaddr[9] -attr @name ps7_0_axi_periph_M01_AXI_AWADDR[9] -pin AXI_Test_i|axi_dma s_axi_lite_awaddr[9] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awaddr[9]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWREADY -attr @name ps7_0_axi_periph_M01_AXI_AWREADY -pin AXI_Test_i|axi_dma s_axi_lite_awready -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awready
netloc AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWREADY 1 3 2 3620J 1548 4570
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWVALID -attr @name ps7_0_axi_periph_M01_AXI_AWVALID -pin AXI_Test_i|axi_dma s_axi_lite_awvalid -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_awvalid
netloc AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWVALID 1 2 4 2380 1568 3400J 1728 NJ 1728 6060
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_BREADY -attr @name ps7_0_axi_periph_M01_AXI_BREADY -pin AXI_Test_i|axi_dma s_axi_lite_bready -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_bready
netloc AXI_Test_i|ps7_0_axi_periph_M01_AXI_BREADY 1 2 4 2400 1588 3380J 1748 NJ 1748 6040
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_BRESP[0] -attr @rip s_axi_lite_bresp[0] -attr @name ps7_0_axi_periph_M01_AXI_BRESP[0] -pin AXI_Test_i|axi_dma s_axi_lite_bresp[0] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_bresp[0]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_BRESP[1] -attr @rip s_axi_lite_bresp[1] -attr @name ps7_0_axi_periph_M01_AXI_BRESP[1] -pin AXI_Test_i|axi_dma s_axi_lite_bresp[1] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_bresp[1]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_BVALID -attr @name ps7_0_axi_periph_M01_AXI_BVALID -pin AXI_Test_i|axi_dma s_axi_lite_bvalid -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_bvalid
netloc AXI_Test_i|ps7_0_axi_periph_M01_AXI_BVALID 1 3 2 3580J 1588 4670
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[0] -attr @rip s_axi_lite_rdata[0] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[0] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[0] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[0]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[10] -attr @rip s_axi_lite_rdata[10] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[10] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[10] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[10]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[11] -attr @rip s_axi_lite_rdata[11] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[11] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[11] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[11]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[12] -attr @rip s_axi_lite_rdata[12] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[12] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[12] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[12]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[13] -attr @rip s_axi_lite_rdata[13] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[13] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[13] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[13]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[14] -attr @rip s_axi_lite_rdata[14] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[14] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[14] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[14]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[15] -attr @rip s_axi_lite_rdata[15] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[15] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[15] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[15]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[16] -attr @rip s_axi_lite_rdata[16] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[16] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[16] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[16]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[17] -attr @rip s_axi_lite_rdata[17] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[17] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[17] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[17]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[18] -attr @rip s_axi_lite_rdata[18] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[18] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[18] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[18]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[19] -attr @rip s_axi_lite_rdata[19] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[19] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[19] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[19]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[1] -attr @rip s_axi_lite_rdata[1] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[1] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[1] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[1]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[20] -attr @rip s_axi_lite_rdata[20] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[20] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[20] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[20]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[21] -attr @rip s_axi_lite_rdata[21] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[21] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[21] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[21]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[22] -attr @rip s_axi_lite_rdata[22] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[22] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[22] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[22]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[23] -attr @rip s_axi_lite_rdata[23] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[23] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[23] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[23]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[24] -attr @rip s_axi_lite_rdata[24] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[24] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[24] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[24]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[25] -attr @rip s_axi_lite_rdata[25] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[25] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[25] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[25]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[26] -attr @rip s_axi_lite_rdata[26] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[26] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[26] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[26]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[27] -attr @rip s_axi_lite_rdata[27] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[27] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[27] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[27]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[28] -attr @rip s_axi_lite_rdata[28] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[28] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[28] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[28]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[29] -attr @rip s_axi_lite_rdata[29] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[29] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[29] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[29]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[2] -attr @rip s_axi_lite_rdata[2] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[2] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[2] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[2]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[30] -attr @rip s_axi_lite_rdata[30] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[30] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[30] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[30]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[31] -attr @rip s_axi_lite_rdata[31] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[31] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[31] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[31]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[3] -attr @rip s_axi_lite_rdata[3] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[3] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[3] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[3]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[4] -attr @rip s_axi_lite_rdata[4] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[4] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[4] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[4]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[5] -attr @rip s_axi_lite_rdata[5] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[5] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[5] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[5]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[6] -attr @rip s_axi_lite_rdata[6] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[6] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[6] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[6]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[7] -attr @rip s_axi_lite_rdata[7] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[7] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[7] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[7]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[8] -attr @rip s_axi_lite_rdata[8] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[8] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[8] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[8]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[9] -attr @rip s_axi_lite_rdata[9] -attr @name ps7_0_axi_periph_M01_AXI_RDATA[9] -pin AXI_Test_i|axi_dma s_axi_lite_rdata[9] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rdata[9]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RREADY -attr @name ps7_0_axi_periph_M01_AXI_RREADY -pin AXI_Test_i|axi_dma s_axi_lite_rready -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rready
netloc AXI_Test_i|ps7_0_axi_periph_M01_AXI_RREADY 1 2 4 2420 1608 3360J 1768 NJ 1768 6020
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RRESP[0] -attr @rip s_axi_lite_rresp[0] -attr @name ps7_0_axi_periph_M01_AXI_RRESP[0] -pin AXI_Test_i|axi_dma s_axi_lite_rresp[0] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rresp[0]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RRESP[1] -attr @rip s_axi_lite_rresp[1] -attr @name ps7_0_axi_periph_M01_AXI_RRESP[1] -pin AXI_Test_i|axi_dma s_axi_lite_rresp[1] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rresp[1]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_RVALID -attr @name ps7_0_axi_periph_M01_AXI_RVALID -pin AXI_Test_i|axi_dma s_axi_lite_rvalid -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_rvalid
netloc AXI_Test_i|ps7_0_axi_periph_M01_AXI_RVALID 1 3 2 3320J 1648 4330
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[0] -attr @rip M01_AXI_wdata[0] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[0] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[0] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[0]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[10] -attr @rip M01_AXI_wdata[10] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[10] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[10] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[10]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[11] -attr @rip M01_AXI_wdata[11] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[11] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[11] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[11]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[12] -attr @rip M01_AXI_wdata[12] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[12] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[12] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[12]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[13] -attr @rip M01_AXI_wdata[13] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[13] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[13] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[13]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[14] -attr @rip M01_AXI_wdata[14] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[14] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[14] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[14]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[15] -attr @rip M01_AXI_wdata[15] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[15] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[15] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[15]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[16] -attr @rip M01_AXI_wdata[16] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[16] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[16] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[16]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[17] -attr @rip M01_AXI_wdata[17] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[17] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[17] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[17]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[18] -attr @rip M01_AXI_wdata[18] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[18] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[18] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[18]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[19] -attr @rip M01_AXI_wdata[19] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[19] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[19] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[19]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[1] -attr @rip M01_AXI_wdata[1] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[1] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[1] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[1]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[20] -attr @rip M01_AXI_wdata[20] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[20] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[20] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[20]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[21] -attr @rip M01_AXI_wdata[21] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[21] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[21] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[21]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[22] -attr @rip M01_AXI_wdata[22] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[22] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[22] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[22]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[23] -attr @rip M01_AXI_wdata[23] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[23] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[23] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[23]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[24] -attr @rip M01_AXI_wdata[24] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[24] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[24] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[24]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[25] -attr @rip M01_AXI_wdata[25] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[25] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[25] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[25]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[26] -attr @rip M01_AXI_wdata[26] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[26] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[26] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[26]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[27] -attr @rip M01_AXI_wdata[27] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[27] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[27] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[27]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[28] -attr @rip M01_AXI_wdata[28] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[28] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[28] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[28]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[29] -attr @rip M01_AXI_wdata[29] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[29] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[29] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[29]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[2] -attr @rip M01_AXI_wdata[2] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[2] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[2] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[2]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[30] -attr @rip M01_AXI_wdata[30] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[30] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[30] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[30]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[31] -attr @rip M01_AXI_wdata[31] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[31] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[31] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[31]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[3] -attr @rip M01_AXI_wdata[3] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[3] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[3] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[3]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[4] -attr @rip M01_AXI_wdata[4] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[4] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[4] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[4]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[5] -attr @rip M01_AXI_wdata[5] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[5] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[5] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[5]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[6] -attr @rip M01_AXI_wdata[6] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[6] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[6] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[6]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[7] -attr @rip M01_AXI_wdata[7] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[7] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[7] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[7]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[8] -attr @rip M01_AXI_wdata[8] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[8] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[8] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[8]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[9] -attr @rip M01_AXI_wdata[9] -attr @name ps7_0_axi_periph_M01_AXI_WDATA[9] -pin AXI_Test_i|axi_dma s_axi_lite_wdata[9] -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wdata[9]
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WREADY -attr @name ps7_0_axi_periph_M01_AXI_WREADY -pin AXI_Test_i|axi_dma s_axi_lite_wready -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wready
netloc AXI_Test_i|ps7_0_axi_periph_M01_AXI_WREADY 1 3 2 3480J 1668 4370
load net AXI_Test_i|ps7_0_axi_periph_M01_AXI_WVALID -attr @name ps7_0_axi_periph_M01_AXI_WVALID -pin AXI_Test_i|axi_dma s_axi_lite_wvalid -pin AXI_Test_i|ps7_0_axi_periph M01_AXI_wvalid
netloc AXI_Test_i|ps7_0_axi_periph_M01_AXI_WVALID 1 2 4 2460 1648 3280J 1808 NJ 1808 5980
load net AXI_Test_i|rst_ps7_0_100M_peripheral_aresetn -attr @rip peripheral_aresetn[0] -attr @name rst_ps7_0_100M_peripheral_aresetn -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 m00_axis_aresetn -pin AXI_Test_i|PL_SPI_ADC_MasterStr_0 s00_axi_aresetn -pin AXI_Test_i|axi_dma axi_resetn -pin AXI_Test_i|axi_mem_intercon S00_ARESETN -pin AXI_Test_i|ps7_0_axi_periph ARESETN -pin AXI_Test_i|rst_ps7_0_100M peripheral_aresetn[0]
netloc AXI_Test_i|rst_ps7_0_100M_peripheral_aresetn 1 1 4 1240 1408 2120 888 3380 728 4270
load netBundle @AXI_Test_i|DDR_addr 15 AXI_Test_i|DDR_addr[14] AXI_Test_i|DDR_addr[13] AXI_Test_i|DDR_addr[12] AXI_Test_i|DDR_addr[11] AXI_Test_i|DDR_addr[10] AXI_Test_i|DDR_addr[9] AXI_Test_i|DDR_addr[8] AXI_Test_i|DDR_addr[7] AXI_Test_i|DDR_addr[6] AXI_Test_i|DDR_addr[5] AXI_Test_i|DDR_addr[4] AXI_Test_i|DDR_addr[3] AXI_Test_i|DDR_addr[2] AXI_Test_i|DDR_addr[1] AXI_Test_i|DDR_addr[0] -autobundled
netbloc @AXI_Test_i|DDR_addr 1 6 1 8110 2148n
load netBundle @AXI_Test_i|DDR_ba 3 AXI_Test_i|DDR_ba[2] AXI_Test_i|DDR_ba[1] AXI_Test_i|DDR_ba[0] -autobundled
netbloc @AXI_Test_i|DDR_ba 1 6 1 8130 2168n
load netBundle @AXI_Test_i|DDR_dm 4 AXI_Test_i|DDR_dm[3] AXI_Test_i|DDR_dm[2] AXI_Test_i|DDR_dm[1] AXI_Test_i|DDR_dm[0] -autobundled
netbloc @AXI_Test_i|DDR_dm 1 6 1 8150 2188n
load netBundle @AXI_Test_i|DDR_dq 32 AXI_Test_i|DDR_dq[31] AXI_Test_i|DDR_dq[30] AXI_Test_i|DDR_dq[29] AXI_Test_i|DDR_dq[28] AXI_Test_i|DDR_dq[27] AXI_Test_i|DDR_dq[26] AXI_Test_i|DDR_dq[25] AXI_Test_i|DDR_dq[24] AXI_Test_i|DDR_dq[23] AXI_Test_i|DDR_dq[22] AXI_Test_i|DDR_dq[21] AXI_Test_i|DDR_dq[20] AXI_Test_i|DDR_dq[19] AXI_Test_i|DDR_dq[18] AXI_Test_i|DDR_dq[17] AXI_Test_i|DDR_dq[16] AXI_Test_i|DDR_dq[15] AXI_Test_i|DDR_dq[14] AXI_Test_i|DDR_dq[13] AXI_Test_i|DDR_dq[12] AXI_Test_i|DDR_dq[11] AXI_Test_i|DDR_dq[10] AXI_Test_i|DDR_dq[9] AXI_Test_i|DDR_dq[8] AXI_Test_i|DDR_dq[7] AXI_Test_i|DDR_dq[6] AXI_Test_i|DDR_dq[5] AXI_Test_i|DDR_dq[4] AXI_Test_i|DDR_dq[3] AXI_Test_i|DDR_dq[2] AXI_Test_i|DDR_dq[1] AXI_Test_i|DDR_dq[0] -autobundled
netbloc @AXI_Test_i|DDR_dq 1 6 1 8170 2208n
load netBundle @AXI_Test_i|DDR_dqs_n 4 AXI_Test_i|DDR_dqs_n[3] AXI_Test_i|DDR_dqs_n[2] AXI_Test_i|DDR_dqs_n[1] AXI_Test_i|DDR_dqs_n[0] -autobundled
netbloc @AXI_Test_i|DDR_dqs_n 1 6 1 8190 2228n
load netBundle @AXI_Test_i|DDR_dqs_p 4 AXI_Test_i|DDR_dqs_p[3] AXI_Test_i|DDR_dqs_p[2] AXI_Test_i|DDR_dqs_p[1] AXI_Test_i|DDR_dqs_p[0] -autobundled
netbloc @AXI_Test_i|DDR_dqs_p 1 6 1 8210 2248n
load netBundle @AXI_Test_i|FIXED_IO_mio 54 AXI_Test_i|FIXED_IO_mio[53] AXI_Test_i|FIXED_IO_mio[52] AXI_Test_i|FIXED_IO_mio[51] AXI_Test_i|FIXED_IO_mio[50] AXI_Test_i|FIXED_IO_mio[49] AXI_Test_i|FIXED_IO_mio[48] AXI_Test_i|FIXED_IO_mio[47] AXI_Test_i|FIXED_IO_mio[46] AXI_Test_i|FIXED_IO_mio[45] AXI_Test_i|FIXED_IO_mio[44] AXI_Test_i|FIXED_IO_mio[43] AXI_Test_i|FIXED_IO_mio[42] AXI_Test_i|FIXED_IO_mio[41] AXI_Test_i|FIXED_IO_mio[40] AXI_Test_i|FIXED_IO_mio[39] AXI_Test_i|FIXED_IO_mio[38] AXI_Test_i|FIXED_IO_mio[37] AXI_Test_i|FIXED_IO_mio[36] AXI_Test_i|FIXED_IO_mio[35] AXI_Test_i|FIXED_IO_mio[34] AXI_Test_i|FIXED_IO_mio[33] AXI_Test_i|FIXED_IO_mio[32] AXI_Test_i|FIXED_IO_mio[31] AXI_Test_i|FIXED_IO_mio[30] AXI_Test_i|FIXED_IO_mio[29] AXI_Test_i|FIXED_IO_mio[28] AXI_Test_i|FIXED_IO_mio[27] AXI_Test_i|FIXED_IO_mio[26] AXI_Test_i|FIXED_IO_mio[25] AXI_Test_i|FIXED_IO_mio[24] AXI_Test_i|FIXED_IO_mio[23] AXI_Test_i|FIXED_IO_mio[22] AXI_Test_i|FIXED_IO_mio[21] AXI_Test_i|FIXED_IO_mio[20] AXI_Test_i|FIXED_IO_mio[19] AXI_Test_i|FIXED_IO_mio[18] AXI_Test_i|FIXED_IO_mio[17] AXI_Test_i|FIXED_IO_mio[16] AXI_Test_i|FIXED_IO_mio[15] AXI_Test_i|FIXED_IO_mio[14] AXI_Test_i|FIXED_IO_mio[13] AXI_Test_i|FIXED_IO_mio[12] AXI_Test_i|FIXED_IO_mio[11] AXI_Test_i|FIXED_IO_mio[10] AXI_Test_i|FIXED_IO_mio[9] AXI_Test_i|FIXED_IO_mio[8] AXI_Test_i|FIXED_IO_mio[7] AXI_Test_i|FIXED_IO_mio[6] AXI_Test_i|FIXED_IO_mio[5] AXI_Test_i|FIXED_IO_mio[4] AXI_Test_i|FIXED_IO_mio[3] AXI_Test_i|FIXED_IO_mio[2] AXI_Test_i|FIXED_IO_mio[1] AXI_Test_i|FIXED_IO_mio[0] -autobundled
netbloc @AXI_Test_i|FIXED_IO_mio 1 6 1 8230 2268n
load netBundle @AXI_Test_i|i_CMOS_Data_0 12 AXI_Test_i|i_CMOS_Data_0[11] AXI_Test_i|i_CMOS_Data_0[10] AXI_Test_i|i_CMOS_Data_0[9] AXI_Test_i|i_CMOS_Data_0[8] AXI_Test_i|i_CMOS_Data_0[7] AXI_Test_i|i_CMOS_Data_0[6] AXI_Test_i|i_CMOS_Data_0[5] AXI_Test_i|i_CMOS_Data_0[4] AXI_Test_i|i_CMOS_Data_0[3] AXI_Test_i|i_CMOS_Data_0[2] AXI_Test_i|i_CMOS_Data_0[1] AXI_Test_i|i_CMOS_Data_0[0] -autobundled
netbloc @AXI_Test_i|i_CMOS_Data_0 1 0 4 NJ 2568 NJ 2568 NJ 2568 3520
load netBundle @AXI_Test_i|PL_SPI_ADC_MasterSt 32 AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[31] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[30] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[29] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[28] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[27] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[26] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[25] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[24] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[23] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[22] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[21] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[20] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[19] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[18] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[17] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[16] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[15] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[14] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[13] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[12] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[11] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[10] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[9] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[8] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[7] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[6] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[5] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[4] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[3] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[2] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[1] AXI_Test_i|PL_SPI_ADC_MasterStr_0_m00_axis_TDATA[0] -autobundled
netbloc @AXI_Test_i|PL_SPI_ADC_MasterSt 1 2 3 2280 668 NJ 668 4230
load netBundle @AXI_Test_i|o_LED_0 8 AXI_Test_i|o_LED_0[7] AXI_Test_i|o_LED_0[6] AXI_Test_i|o_LED_0[5] AXI_Test_i|o_LED_0[4] AXI_Test_i|o_LED_0[3] AXI_Test_i|o_LED_0[2] AXI_Test_i|o_LED_0[1] AXI_Test_i|o_LED_0[0] -autobundled
netbloc @AXI_Test_i|o_LED_0 1 4 3 4710 2388 6300J 2368 NJ
load netBundle @AXI_Test_i|ps7_0_axi_periph_M 2 AXI_Test_i|ps7_0_axi_periph_M00_AXI_BRESP[1] AXI_Test_i|ps7_0_axi_periph_M00_AXI_BRESP[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M 1 4 1 4390 428n
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_1 32 AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[31] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[30] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[29] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[28] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[27] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[26] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[25] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[24] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[23] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[22] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[21] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[20] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[19] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[18] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[17] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[16] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[15] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[14] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[13] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[12] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[11] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[10] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[9] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[8] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[7] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[6] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[5] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[4] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[3] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[2] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[1] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RDATA[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_1 1 4 1 4430 468n
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_2 2 AXI_Test_i|ps7_0_axi_periph_M00_AXI_RRESP[1] AXI_Test_i|ps7_0_axi_periph_M00_AXI_RRESP[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_2 1 4 1 4450 488n
load netBundle @AXI_Test_i|axi_dma_M_AXI_S2MM_ 32 AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[31] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[30] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[29] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[28] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[27] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[26] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[25] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[24] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[23] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[22] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[21] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[20] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[19] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[18] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[17] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[16] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[15] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[14] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[13] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[12] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[11] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[10] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[9] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[8] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[7] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[6] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[5] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[4] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[3] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[2] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[1] AXI_Test_i|axi_dma_M_AXI_S2MM_AWADDR[0] -autobundled
netbloc @AXI_Test_i|axi_dma_M_AXI_S2MM_ 1 1 3 1560 1768 2060J 1848 3220
load netBundle @AXI_Test_i|axi_dma_M_AXI_S2MM__1 2 AXI_Test_i|axi_dma_M_AXI_S2MM_AWBURST[1] AXI_Test_i|axi_dma_M_AXI_S2MM_AWBURST[0] -autobundled
netbloc @AXI_Test_i|axi_dma_M_AXI_S2MM__1 1 1 3 1420 1648 2240J 1728 3200
load netBundle @AXI_Test_i|axi_dma_M_AXI_S2MM__2 4 AXI_Test_i|axi_dma_M_AXI_S2MM_AWCACHE[3] AXI_Test_i|axi_dma_M_AXI_S2MM_AWCACHE[2] AXI_Test_i|axi_dma_M_AXI_S2MM_AWCACHE[1] AXI_Test_i|axi_dma_M_AXI_S2MM_AWCACHE[0] -autobundled
netbloc @AXI_Test_i|axi_dma_M_AXI_S2MM__2 1 1 3 1440 1668 2200J 1748 3180
load netBundle @AXI_Test_i|axi_dma_M_AXI_S2MM__3 8 AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[7] AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[6] AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[5] AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[4] AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[3] AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[2] AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[1] AXI_Test_i|axi_dma_M_AXI_S2MM_AWLEN[0] -autobundled
netbloc @AXI_Test_i|axi_dma_M_AXI_S2MM__3 1 1 3 1460 1708 2120J 1788 3160
load netBundle @AXI_Test_i|axi_dma_M_AXI_S2MM__4 3 AXI_Test_i|axi_dma_M_AXI_S2MM_AWPROT[2] AXI_Test_i|axi_dma_M_AXI_S2MM_AWPROT[1] AXI_Test_i|axi_dma_M_AXI_S2MM_AWPROT[0] -autobundled
netbloc @AXI_Test_i|axi_dma_M_AXI_S2MM__4 1 1 3 1480 1728 2100J 1808 3140
load netBundle @AXI_Test_i|axi_dma_M_AXI_S2MM__5 3 AXI_Test_i|axi_dma_M_AXI_S2MM_AWSIZE[2] AXI_Test_i|axi_dma_M_AXI_S2MM_AWSIZE[1] AXI_Test_i|axi_dma_M_AXI_S2MM_AWSIZE[0] -autobundled
netbloc @AXI_Test_i|axi_dma_M_AXI_S2MM__5 1 1 3 1500 1748 2080J 1828 3120
load netBundle @AXI_Test_i|axi_dma_M_AXI_S2MM__6 32 AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[31] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[30] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[29] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[28] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[27] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[26] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[25] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[24] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[23] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[22] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[21] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[20] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[19] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[18] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[17] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[16] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[15] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[14] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[13] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[12] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[11] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[10] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[9] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[8] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[7] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[6] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[5] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[4] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[3] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[2] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[1] AXI_Test_i|axi_dma_M_AXI_S2MM_WDATA[0] -autobundled
netbloc @AXI_Test_i|axi_dma_M_AXI_S2MM__6 1 1 3 1540 2308 NJ 2308 3100
load netBundle @AXI_Test_i|axi_dma_M_AXI_S2MM__7 4 AXI_Test_i|axi_dma_M_AXI_S2MM_WSTRB[3] AXI_Test_i|axi_dma_M_AXI_S2MM_WSTRB[2] AXI_Test_i|axi_dma_M_AXI_S2MM_WSTRB[1] AXI_Test_i|axi_dma_M_AXI_S2MM_WSTRB[0] -autobundled
netbloc @AXI_Test_i|axi_dma_M_AXI_S2MM__7 1 1 3 1560 2328 NJ 2328 3080
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_3 2 AXI_Test_i|ps7_0_axi_periph_M01_AXI_BRESP[1] AXI_Test_i|ps7_0_axi_periph_M01_AXI_BRESP[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_3 1 3 2 3600J 1568 4630
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_4 32 AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[31] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[30] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[29] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[28] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[27] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[26] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[25] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[24] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[23] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[22] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[21] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[20] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[19] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[18] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[17] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[16] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[15] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[14] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[13] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[12] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[11] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[10] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[9] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[8] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[7] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[6] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[5] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[4] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[3] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[2] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[1] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RDATA[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_4 1 3 2 3560J 1608 4250
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_5 2 AXI_Test_i|ps7_0_axi_periph_M01_AXI_RRESP[1] AXI_Test_i|ps7_0_axi_periph_M01_AXI_RRESP[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_5 1 3 2 3540J 1628 4290
load netBundle @AXI_Test_i|axi_mem_intercon_M 32 AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[31] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[30] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[29] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[28] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[27] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[26] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[25] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[24] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[23] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[22] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[21] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[20] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[19] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[18] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[17] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[16] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[15] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[14] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[13] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[12] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[11] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[10] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[9] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[8] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[7] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[6] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[5] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[4] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[3] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[2] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[1] AXI_Test_i|axi_mem_intercon_M00_AXI_AWADDR[0] -autobundled
netbloc @AXI_Test_i|axi_mem_intercon_M 1 2 4 NJ 1868 NJ 1868 NJ 1868 6380
load netBundle @AXI_Test_i|axi_mem_intercon_M_1 2 AXI_Test_i|axi_mem_intercon_M00_AXI_AWBURST[1] AXI_Test_i|axi_mem_intercon_M00_AXI_AWBURST[0] -autobundled
netbloc @AXI_Test_i|axi_mem_intercon_M_1 1 2 4 NJ 1888 NJ 1888 NJ 1888 6340
load netBundle @AXI_Test_i|axi_mem_intercon_M_2 4 AXI_Test_i|axi_mem_intercon_M00_AXI_AWCACHE[3] AXI_Test_i|axi_mem_intercon_M00_AXI_AWCACHE[2] AXI_Test_i|axi_mem_intercon_M00_AXI_AWCACHE[1] AXI_Test_i|axi_mem_intercon_M00_AXI_AWCACHE[0] -autobundled
netbloc @AXI_Test_i|axi_mem_intercon_M_2 1 2 4 NJ 1908 NJ 1908 NJ 1908 6260
load netBundle @AXI_Test_i|axi_mem_intercon_M_3 4 AXI_Test_i|axi_mem_intercon_M00_AXI_AWLEN[3] AXI_Test_i|axi_mem_intercon_M00_AXI_AWLEN[2] AXI_Test_i|axi_mem_intercon_M00_AXI_AWLEN[1] AXI_Test_i|axi_mem_intercon_M00_AXI_AWLEN[0] -autobundled
netbloc @AXI_Test_i|axi_mem_intercon_M_3 1 2 4 NJ 1928 NJ 1928 NJ 1928 6200
load netBundle @AXI_Test_i|axi_mem_intercon_M_4 2 AXI_Test_i|axi_mem_intercon_M00_AXI_AWLOCK[1] AXI_Test_i|axi_mem_intercon_M00_AXI_AWLOCK[0] -autobundled
netbloc @AXI_Test_i|axi_mem_intercon_M_4 1 2 4 NJ 1948 NJ 1948 NJ 1948 6180
load netBundle @AXI_Test_i|axi_mem_intercon_M_5 3 AXI_Test_i|axi_mem_intercon_M00_AXI_AWPROT[2] AXI_Test_i|axi_mem_intercon_M00_AXI_AWPROT[1] AXI_Test_i|axi_mem_intercon_M00_AXI_AWPROT[0] -autobundled
netbloc @AXI_Test_i|axi_mem_intercon_M_5 1 2 4 NJ 1968 NJ 1968 NJ 1968 6120
load netBundle @AXI_Test_i|axi_mem_intercon_M_6 4 AXI_Test_i|axi_mem_intercon_M00_AXI_AWQOS[3] AXI_Test_i|axi_mem_intercon_M00_AXI_AWQOS[2] AXI_Test_i|axi_mem_intercon_M00_AXI_AWQOS[1] AXI_Test_i|axi_mem_intercon_M00_AXI_AWQOS[0] -autobundled
netbloc @AXI_Test_i|axi_mem_intercon_M_6 1 2 4 NJ 1988 NJ 1988 NJ 1988 6080
load netBundle @AXI_Test_i|axi_mem_intercon_M_7 3 AXI_Test_i|axi_mem_intercon_M00_AXI_AWSIZE[2] AXI_Test_i|axi_mem_intercon_M00_AXI_AWSIZE[1] AXI_Test_i|axi_mem_intercon_M00_AXI_AWSIZE[0] -autobundled
netbloc @AXI_Test_i|axi_mem_intercon_M_7 1 2 4 NJ 2008 NJ 2008 NJ 2008 6060
load netBundle @AXI_Test_i|axi_mem_intercon_M_8 64 AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[63] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[62] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[61] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[60] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[59] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[58] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[57] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[56] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[55] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[54] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[53] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[52] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[51] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[50] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[49] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[48] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[47] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[46] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[45] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[44] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[43] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[42] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[41] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[40] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[39] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[38] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[37] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[36] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[35] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[34] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[33] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[32] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[31] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[30] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[29] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[28] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[27] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[26] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[25] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[24] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[23] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[22] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[21] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[20] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[19] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[18] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[17] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[16] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[15] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[14] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[13] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[12] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[11] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[10] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[9] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[8] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[7] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[6] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[5] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[4] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[3] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[2] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[1] AXI_Test_i|axi_mem_intercon_M00_AXI_WDATA[0] -autobundled
netbloc @AXI_Test_i|axi_mem_intercon_M_8 1 2 4 NJ 2068 NJ 2068 NJ 2068 6000
load netBundle @AXI_Test_i|axi_mem_intercon_M_9 8 AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[7] AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[6] AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[5] AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[4] AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[3] AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[2] AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[1] AXI_Test_i|axi_mem_intercon_M00_AXI_WSTRB[0] -autobundled
netbloc @AXI_Test_i|axi_mem_intercon_M_9 1 2 4 NJ 2108 NJ 2108 NJ 2108 5960
load netBundle @AXI_Test_i|axi_dma_M_AXI_S2MM__8 2 AXI_Test_i|axi_dma_M_AXI_S2MM_BRESP[1] AXI_Test_i|axi_dma_M_AXI_S2MM_BRESP[0] -autobundled
netbloc @AXI_Test_i|axi_dma_M_AXI_S2MM__8 1 2 1 2180 1068n
load netBundle @AXI_Test_i|processing_system7_ 32 AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[31] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[30] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[29] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[28] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[27] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[26] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[25] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[24] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[23] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[22] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[21] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[20] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[19] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[18] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[17] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[16] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[15] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[14] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[13] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[12] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[11] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[10] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[9] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[8] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[7] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[6] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[5] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[4] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARADDR[0] -autobundled
netbloc @AXI_Test_i|processing_system7_ 1 4 3 5090 2488 NJ 2488 7650
load netBundle @AXI_Test_i|processing_system7__1 2 AXI_Test_i|processing_system7_0_M_AXI_GP0_ARBURST[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARBURST[0] -autobundled
netbloc @AXI_Test_i|processing_system7__1 1 4 3 5270 1368 NJ 1368 7910
load netBundle @AXI_Test_i|processing_system7__2 4 AXI_Test_i|processing_system7_0_M_AXI_GP0_ARCACHE[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARCACHE[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARCACHE[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARCACHE[0] -autobundled
netbloc @AXI_Test_i|processing_system7__2 1 4 3 5290 1408 NJ 1408 7890
load netBundle @AXI_Test_i|processing_system7__3 12 AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[11] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[10] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[9] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[8] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[7] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[6] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[5] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[4] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARID[0] -autobundled
netbloc @AXI_Test_i|processing_system7__3 1 4 3 5310 1428 NJ 1428 7870
load netBundle @AXI_Test_i|processing_system7__4 4 AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLEN[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLEN[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLEN[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLEN[0] -autobundled
netbloc @AXI_Test_i|processing_system7__4 1 4 3 5150 2508 NJ 2508 7850
load netBundle @AXI_Test_i|processing_system7__5 2 AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLOCK[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARLOCK[0] -autobundled
netbloc @AXI_Test_i|processing_system7__5 1 4 3 5170 2528 NJ 2528 7830
load netBundle @AXI_Test_i|processing_system7__6 3 AXI_Test_i|processing_system7_0_M_AXI_GP0_ARPROT[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARPROT[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARPROT[0] -autobundled
netbloc @AXI_Test_i|processing_system7__6 1 4 3 5190 2548 NJ 2548 7810
load netBundle @AXI_Test_i|processing_system7__7 4 AXI_Test_i|processing_system7_0_M_AXI_GP0_ARQOS[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARQOS[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARQOS[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARQOS[0] -autobundled
netbloc @AXI_Test_i|processing_system7__7 1 4 3 5210 2568 NJ 2568 7790
load netBundle @AXI_Test_i|processing_system7__8 3 AXI_Test_i|processing_system7_0_M_AXI_GP0_ARSIZE[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARSIZE[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_ARSIZE[0] -autobundled
netbloc @AXI_Test_i|processing_system7__8 1 4 3 5230 2588 NJ 2588 7770
load netBundle @AXI_Test_i|processing_system7__9 32 AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[31] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[30] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[29] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[28] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[27] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[26] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[25] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[24] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[23] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[22] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[21] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[20] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[19] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[18] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[17] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[16] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[15] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[14] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[13] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[12] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[11] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[10] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[9] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[8] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[7] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[6] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[5] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[4] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWADDR[0] -autobundled
netbloc @AXI_Test_i|processing_system7__9 1 4 3 5130 2648 NJ 2648 7730
load netBundle @AXI_Test_i|processing_system7__10 2 AXI_Test_i|processing_system7_0_M_AXI_GP0_AWBURST[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWBURST[0] -autobundled
netbloc @AXI_Test_i|processing_system7__10 1 4 3 4930 2768 NJ 2768 7610
load netBundle @AXI_Test_i|processing_system7__11 4 AXI_Test_i|processing_system7_0_M_AXI_GP0_AWCACHE[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWCACHE[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWCACHE[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWCACHE[0] -autobundled
netbloc @AXI_Test_i|processing_system7__11 1 4 3 4950 2788 NJ 2788 7590
load netBundle @AXI_Test_i|processing_system7__12 12 AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[11] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[10] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[9] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[8] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[7] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[6] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[5] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[4] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWID[0] -autobundled
netbloc @AXI_Test_i|processing_system7__12 1 4 3 4970 2808 NJ 2808 7570
load netBundle @AXI_Test_i|processing_system7__13 4 AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLEN[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLEN[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLEN[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLEN[0] -autobundled
netbloc @AXI_Test_i|processing_system7__13 1 4 3 4990 2848 NJ 2848 7550
load netBundle @AXI_Test_i|processing_system7__14 2 AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLOCK[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWLOCK[0] -autobundled
netbloc @AXI_Test_i|processing_system7__14 1 4 3 5010 2868 NJ 2868 7530
load netBundle @AXI_Test_i|processing_system7__15 3 AXI_Test_i|processing_system7_0_M_AXI_GP0_AWPROT[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWPROT[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWPROT[0] -autobundled
netbloc @AXI_Test_i|processing_system7__15 1 4 3 5030 2888 NJ 2888 7510
load netBundle @AXI_Test_i|processing_system7__16 4 AXI_Test_i|processing_system7_0_M_AXI_GP0_AWQOS[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWQOS[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWQOS[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWQOS[0] -autobundled
netbloc @AXI_Test_i|processing_system7__16 1 4 3 5050 2908 NJ 2908 7490
load netBundle @AXI_Test_i|processing_system7__17 3 AXI_Test_i|processing_system7_0_M_AXI_GP0_AWSIZE[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWSIZE[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_AWSIZE[0] -autobundled
netbloc @AXI_Test_i|processing_system7__17 1 4 3 5070 2928 NJ 2928 7470
load netBundle @AXI_Test_i|processing_system7__18 32 AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[31] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[30] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[29] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[28] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[27] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[26] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[25] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[24] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[23] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[22] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[21] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[20] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[19] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[18] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[17] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[16] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[15] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[14] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[13] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[12] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[11] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[10] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[9] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[8] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[7] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[6] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[5] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[4] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_WDATA[0] -autobundled
netbloc @AXI_Test_i|processing_system7__18 1 4 3 5110 2968 NJ 2968 7630
load netBundle @AXI_Test_i|processing_system7__19 12 AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[11] AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[10] AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[9] AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[8] AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[7] AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[6] AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[5] AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[4] AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_WID[0] -autobundled
netbloc @AXI_Test_i|processing_system7__19 1 4 3 5410 2668 NJ 2668 8010
load netBundle @AXI_Test_i|processing_system7__20 4 AXI_Test_i|processing_system7_0_M_AXI_GP0_WSTRB[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_WSTRB[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_WSTRB[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_WSTRB[0] -autobundled
netbloc @AXI_Test_i|processing_system7__20 1 4 3 5330 2948 NJ 2948 7710
load netBundle @AXI_Test_i|axi_mem_intercon_M_10 2 AXI_Test_i|axi_mem_intercon_M00_AXI_BRESP[1] AXI_Test_i|axi_mem_intercon_M00_AXI_BRESP[0] -autobundled
netbloc @AXI_Test_i|axi_mem_intercon_M_10 1 1 6 1540 1608 2320J 1688 3240J 1848 NJ 1848 NJ 1848 8070
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_6 5 AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARADDR[4] AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARADDR[3] AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARADDR[2] AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARADDR[1] AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARADDR[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_6 1 3 3 3580 748 4870J 1448 6280
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_7 3 AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARPROT[2] AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARPROT[1] AXI_Test_i|ps7_0_axi_periph_M00_AXI_ARPROT[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_7 1 3 3 3600 768 4850J 1468 6260
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_8 5 AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWADDR[4] AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWADDR[3] AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWADDR[2] AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWADDR[1] AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWADDR[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_8 1 3 3 3620 788 4830J 1488 5960
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_9 3 AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWPROT[2] AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWPROT[1] AXI_Test_i|ps7_0_axi_periph_M00_AXI_AWPROT[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_9 1 3 3 3640 808 4810J 1508 5940
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_10 32 AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[31] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[30] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[29] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[28] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[27] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[26] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[25] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[24] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[23] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[22] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[21] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[20] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[19] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[18] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[17] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[16] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[15] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[14] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[13] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[12] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[11] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[10] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[9] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[8] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[7] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[6] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[5] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[4] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[3] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[2] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[1] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WDATA[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_10 1 3 3 3740 1448 4610J 1608 6180
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_11 4 AXI_Test_i|ps7_0_axi_periph_M00_AXI_WSTRB[3] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WSTRB[2] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WSTRB[1] AXI_Test_i|ps7_0_axi_periph_M00_AXI_WSTRB[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_11 1 3 3 3760 1468 4550J 1628 6160
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_12 10 AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[9] AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[8] AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[7] AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[6] AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[5] AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[4] AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[3] AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[2] AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[1] AXI_Test_i|ps7_0_axi_periph_M01_AXI_ARADDR[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_12 1 2 4 2460 908 3360J 1508 4410J 1668 6120
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_13 10 AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[9] AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[8] AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[7] AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[6] AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[5] AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[4] AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[3] AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[2] AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[1] AXI_Test_i|ps7_0_axi_periph_M01_AXI_AWADDR[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_13 1 2 4 2360 1528 3440J 1708 NJ 1708 6080
load netBundle @AXI_Test_i|ps7_0_axi_periph_M_14 32 AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[31] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[30] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[29] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[28] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[27] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[26] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[25] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[24] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[23] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[22] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[21] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[20] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[19] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[18] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[17] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[16] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[15] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[14] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[13] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[12] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[11] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[10] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[9] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[8] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[7] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[6] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[5] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[4] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[3] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[2] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[1] AXI_Test_i|ps7_0_axi_periph_M01_AXI_WDATA[0] -autobundled
netbloc @AXI_Test_i|ps7_0_axi_periph_M_14 1 2 4 2440 1628 3300J 1788 NJ 1788 6000
load netBundle @AXI_Test_i|processing_system7__21 12 AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[11] AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[10] AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[9] AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[8] AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[7] AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[6] AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[5] AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[4] AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_BID[0] -autobundled
netbloc @AXI_Test_i|processing_system7__21 1 5 1 6720 928n
load netBundle @AXI_Test_i|processing_system7__22 2 AXI_Test_i|processing_system7_0_M_AXI_GP0_BRESP[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_BRESP[0] -autobundled
netbloc @AXI_Test_i|processing_system7__22 1 5 1 6700 948n
load netBundle @AXI_Test_i|processing_system7__23 32 AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[31] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[30] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[29] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[28] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[27] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[26] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[25] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[24] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[23] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[22] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[21] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[20] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[19] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[18] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[17] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[16] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[15] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[14] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[13] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[12] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[11] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[10] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[9] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[8] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[7] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[6] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[5] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[4] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_RDATA[0] -autobundled
netbloc @AXI_Test_i|processing_system7__23 1 5 1 6660 988n
load netBundle @AXI_Test_i|processing_system7__24 12 AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[11] AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[10] AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[9] AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[8] AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[7] AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[6] AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[5] AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[4] AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[3] AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[2] AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_RID[0] -autobundled
netbloc @AXI_Test_i|processing_system7__24 1 5 1 6640 1008n
load netBundle @AXI_Test_i|processing_system7__25 2 AXI_Test_i|processing_system7_0_M_AXI_GP0_RRESP[1] AXI_Test_i|processing_system7_0_M_AXI_GP0_RRESP[0] -autobundled
netbloc @AXI_Test_i|processing_system7__25 1 5 1 6580 1048n
load netBundle @DDR_addr 15 DDR_addr[14] DDR_addr[13] DDR_addr[12] DDR_addr[11] DDR_addr[10] DDR_addr[9] DDR_addr[8] DDR_addr[7] DDR_addr[6] DDR_addr[5] DDR_addr[4] DDR_addr[3] DDR_addr[2] DDR_addr[1] DDR_addr[0] -autobundled
netbloc @DDR_addr 1 2 2 8440J 280 NJ
load netBundle @DDR_ba 3 DDR_ba[2] DDR_ba[1] DDR_ba[0] -autobundled
netbloc @DDR_ba 1 2 2 8460J 300 NJ
load netBundle @DDR_dm 4 DDR_dm[3] DDR_dm[2] DDR_dm[1] DDR_dm[0] -autobundled
netbloc @DDR_dm 1 2 2 8480J 320 NJ
load netBundle @DDR_dq 32 DDR_dq[31] DDR_dq[30] DDR_dq[29] DDR_dq[28] DDR_dq[27] DDR_dq[26] DDR_dq[25] DDR_dq[24] DDR_dq[23] DDR_dq[22] DDR_dq[21] DDR_dq[20] DDR_dq[19] DDR_dq[18] DDR_dq[17] DDR_dq[16] DDR_dq[15] DDR_dq[14] DDR_dq[13] DDR_dq[12] DDR_dq[11] DDR_dq[10] DDR_dq[9] DDR_dq[8] DDR_dq[7] DDR_dq[6] DDR_dq[5] DDR_dq[4] DDR_dq[3] DDR_dq[2] DDR_dq[1] DDR_dq[0] -autobundled
netbloc @DDR_dq 1 2 2 8500J 340 NJ
load netBundle @DDR_dqs_n 4 DDR_dqs_n[3] DDR_dqs_n[2] DDR_dqs_n[1] DDR_dqs_n[0] -autobundled
netbloc @DDR_dqs_n 1 2 2 8520J 360 NJ
load netBundle @DDR_dqs_p 4 DDR_dqs_p[3] DDR_dqs_p[2] DDR_dqs_p[1] DDR_dqs_p[0] -autobundled
netbloc @DDR_dqs_p 1 2 2 8540J 380 NJ
load netBundle @FIXED_IO_mio 54 FIXED_IO_mio[53] FIXED_IO_mio[52] FIXED_IO_mio[51] FIXED_IO_mio[50] FIXED_IO_mio[49] FIXED_IO_mio[48] FIXED_IO_mio[47] FIXED_IO_mio[46] FIXED_IO_mio[45] FIXED_IO_mio[44] FIXED_IO_mio[43] FIXED_IO_mio[42] FIXED_IO_mio[41] FIXED_IO_mio[40] FIXED_IO_mio[39] FIXED_IO_mio[38] FIXED_IO_mio[37] FIXED_IO_mio[36] FIXED_IO_mio[35] FIXED_IO_mio[34] FIXED_IO_mio[33] FIXED_IO_mio[32] FIXED_IO_mio[31] FIXED_IO_mio[30] FIXED_IO_mio[29] FIXED_IO_mio[28] FIXED_IO_mio[27] FIXED_IO_mio[26] FIXED_IO_mio[25] FIXED_IO_mio[24] FIXED_IO_mio[23] FIXED_IO_mio[22] FIXED_IO_mio[21] FIXED_IO_mio[20] FIXED_IO_mio[19] FIXED_IO_mio[18] FIXED_IO_mio[17] FIXED_IO_mio[16] FIXED_IO_mio[15] FIXED_IO_mio[14] FIXED_IO_mio[13] FIXED_IO_mio[12] FIXED_IO_mio[11] FIXED_IO_mio[10] FIXED_IO_mio[9] FIXED_IO_mio[8] FIXED_IO_mio[7] FIXED_IO_mio[6] FIXED_IO_mio[5] FIXED_IO_mio[4] FIXED_IO_mio[3] FIXED_IO_mio[2] FIXED_IO_mio[1] FIXED_IO_mio[0] -autobundled
netbloc @FIXED_IO_mio 1 2 2 8560J 400 NJ
load netBundle @i_CMOS_Data_0 12 i_CMOS_Data_0[11] i_CMOS_Data_0[10] i_CMOS_Data_0[9] i_CMOS_Data_0[8] i_CMOS_Data_0[7] i_CMOS_Data_0[6] i_CMOS_Data_0[5] i_CMOS_Data_0[4] i_CMOS_Data_0[3] i_CMOS_Data_0[2] i_CMOS_Data_0[1] i_CMOS_Data_0[0] -autobundled
netbloc @i_CMOS_Data_0 1 0 1 20 260n
load netBundle @o_LED_0 8 o_LED_0[7] o_LED_0[6] o_LED_0[5] o_LED_0[4] o_LED_0[3] o_LED_0[2] o_LED_0[1] o_LED_0[0] -autobundled
netbloc @o_LED_0 1 3 1 9030 780n
load netBundle @o_LED_0_OBUF 8 o_LED_0_OBUF[7] o_LED_0_OBUF[6] o_LED_0_OBUF[5] o_LED_0_OBUF[4] o_LED_0_OBUF[3] o_LED_0_OBUF[2] o_LED_0_OBUF[1] o_LED_0_OBUF[0] -autobundled
netbloc @o_LED_0_OBUF 1 2 1 8700 780n
load netBundle @i_CMOS_Data_0_IBUF 12 i_CMOS_Data_0_IBUF[11] i_CMOS_Data_0_IBUF[10] i_CMOS_Data_0_IBUF[9] i_CMOS_Data_0_IBUF[8] i_CMOS_Data_0_IBUF[7] i_CMOS_Data_0_IBUF[6] i_CMOS_Data_0_IBUF[5] i_CMOS_Data_0_IBUF[4] i_CMOS_Data_0_IBUF[3] i_CMOS_Data_0_IBUF[2] i_CMOS_Data_0_IBUF[1] i_CMOS_Data_0_IBUF[0] -autobundled
netbloc @i_CMOS_Data_0_IBUF 1 1 1 360 260n
levelinfo -pg 1 0 60 750 8760 9050
levelinfo -hier AXI_Test_i * 1010 1820 2670 3960 5620 7100 *
pagesize -pg 1 -db -bbox -sgen -210 0 9250 4260
pagesize -hier AXI_Test_i -db -bbox -sgen 750 248 8280 4228
show
zoom 1.33922
scrollpos 4609 1109
#
# initialize ictrl to current module AXI_Test_wrapper work:AXI_Test_wrapper:NOFILE
ictrl init topinfo |
