// Seed: 2464636018
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wand id_4
);
  assign id_0 = 1'b0;
endmodule
module module_1 (
    input  wor   id_0,
    output tri   id_1,
    output logic id_2,
    input  logic id_3,
    output tri   id_4
);
  logic id_6;
  assign id_4 = 1;
  assign id_2 = id_6;
  module_0(
      id_1, id_0, id_1, id_1, id_0
  );
  tri1 id_7;
  assign id_7 = 1;
  always begin
    id_2 <= id_3;
  end
  wire id_8, id_9, id_10;
endmodule
