/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define LED1__0__MASK 0x40u
#define LED1__0__PC CYREG_PRT0_PC6
#define LED1__0__PORT 0u
#define LED1__0__SHIFT 6u
#define LED1__AG CYREG_PRT0_AG
#define LED1__AMUX CYREG_PRT0_AMUX
#define LED1__BIE CYREG_PRT0_BIE
#define LED1__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED1__BYP CYREG_PRT0_BYP
#define LED1__CTL CYREG_PRT0_CTL
#define LED1__DM0 CYREG_PRT0_DM0
#define LED1__DM1 CYREG_PRT0_DM1
#define LED1__DM2 CYREG_PRT0_DM2
#define LED1__DR CYREG_PRT0_DR
#define LED1__INP_DIS CYREG_PRT0_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT0_LCD_EN
#define LED1__MASK 0x40u
#define LED1__PORT 0u
#define LED1__PRT CYREG_PRT0_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED1__PS CYREG_PRT0_PS
#define LED1__SHIFT 6u
#define LED1__SLW CYREG_PRT0_SLW

/* LED2 */
#define LED2__0__INTTYPE CYREG_PICU0_INTTYPE7
#define LED2__0__MASK 0x80u
#define LED2__0__PC CYREG_PRT0_PC7
#define LED2__0__PORT 0u
#define LED2__0__SHIFT 7u
#define LED2__AG CYREG_PRT0_AG
#define LED2__AMUX CYREG_PRT0_AMUX
#define LED2__BIE CYREG_PRT0_BIE
#define LED2__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED2__BYP CYREG_PRT0_BYP
#define LED2__CTL CYREG_PRT0_CTL
#define LED2__DM0 CYREG_PRT0_DM0
#define LED2__DM1 CYREG_PRT0_DM1
#define LED2__DM2 CYREG_PRT0_DM2
#define LED2__DR CYREG_PRT0_DR
#define LED2__INP_DIS CYREG_PRT0_INP_DIS
#define LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED2__LCD_EN CYREG_PRT0_LCD_EN
#define LED2__MASK 0x80u
#define LED2__PORT 0u
#define LED2__PRT CYREG_PRT0_PRT
#define LED2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED2__PS CYREG_PRT0_PS
#define LED2__SHIFT 7u
#define LED2__SLW CYREG_PRT0_SLW

/* LED_EN */
#define LED_EN__0__INTTYPE CYREG_PICU0_INTTYPE4
#define LED_EN__0__MASK 0x10u
#define LED_EN__0__PC CYREG_PRT0_PC4
#define LED_EN__0__PORT 0u
#define LED_EN__0__SHIFT 4u
#define LED_EN__AG CYREG_PRT0_AG
#define LED_EN__AMUX CYREG_PRT0_AMUX
#define LED_EN__BIE CYREG_PRT0_BIE
#define LED_EN__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_EN__BYP CYREG_PRT0_BYP
#define LED_EN__CTL CYREG_PRT0_CTL
#define LED_EN__DM0 CYREG_PRT0_DM0
#define LED_EN__DM1 CYREG_PRT0_DM1
#define LED_EN__DM2 CYREG_PRT0_DM2
#define LED_EN__DR CYREG_PRT0_DR
#define LED_EN__INP_DIS CYREG_PRT0_INP_DIS
#define LED_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_EN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_EN__LCD_EN CYREG_PRT0_LCD_EN
#define LED_EN__MASK 0x10u
#define LED_EN__PORT 0u
#define LED_EN__PRT CYREG_PRT0_PRT
#define LED_EN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_EN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_EN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_EN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_EN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_EN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_EN__PS CYREG_PRT0_PS
#define LED_EN__SHIFT 4u
#define LED_EN__SLW CYREG_PRT0_SLW

/* WaveDAC */
#define WaveDAC_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define WaveDAC_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define WaveDAC_VDAC8_viDAC8__D CYREG_DAC2_D
#define WaveDAC_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define WaveDAC_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define WaveDAC_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define WaveDAC_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define WaveDAC_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define WaveDAC_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define WaveDAC_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define WaveDAC_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define WaveDAC_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define WaveDAC_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define WaveDAC_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define WaveDAC_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define WaveDAC_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define WaveDAC_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define WaveDAC_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define WaveDAC_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define WaveDAC_VDAC8_viDAC8__TST CYREG_DAC2_TST
#define WaveDAC_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC_Wave1_DMA__DRQ_NUMBER 0u
#define WaveDAC_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC_Wave1_DMA__PRIORITY 2u
#define WaveDAC_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC_Wave1_DMA__TERMOUT1_SEL 0u
#define WaveDAC_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC_Wave2_DMA__DRQ_NUMBER 1u
#define WaveDAC_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC_Wave2_DMA__PRIORITY 2u
#define WaveDAC_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC_Wave2_DMA__TERMOUT1_SEL 0u

/* STest_RRB */
#define STest_RRB__0__INTTYPE CYREG_PICU1_INTTYPE2
#define STest_RRB__0__MASK 0x04u
#define STest_RRB__0__PC CYREG_PRT1_PC2
#define STest_RRB__0__PORT 1u
#define STest_RRB__0__SHIFT 2u
#define STest_RRB__AG CYREG_PRT1_AG
#define STest_RRB__AMUX CYREG_PRT1_AMUX
#define STest_RRB__BIE CYREG_PRT1_BIE
#define STest_RRB__BIT_MASK CYREG_PRT1_BIT_MASK
#define STest_RRB__BYP CYREG_PRT1_BYP
#define STest_RRB__CTL CYREG_PRT1_CTL
#define STest_RRB__DM0 CYREG_PRT1_DM0
#define STest_RRB__DM1 CYREG_PRT1_DM1
#define STest_RRB__DM2 CYREG_PRT1_DM2
#define STest_RRB__DR CYREG_PRT1_DR
#define STest_RRB__INP_DIS CYREG_PRT1_INP_DIS
#define STest_RRB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define STest_RRB__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define STest_RRB__LCD_EN CYREG_PRT1_LCD_EN
#define STest_RRB__MASK 0x04u
#define STest_RRB__PORT 1u
#define STest_RRB__PRT CYREG_PRT1_PRT
#define STest_RRB__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define STest_RRB__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define STest_RRB__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define STest_RRB__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define STest_RRB__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define STest_RRB__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define STest_RRB__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define STest_RRB__PS CYREG_PRT1_PS
#define STest_RRB__SHIFT 2u
#define STest_RRB__SLW CYREG_PRT1_SLW

/* Timer_DAC */
#define Timer_DAC_TimerHW__CAP0 CYREG_TMR3_CAP0
#define Timer_DAC_TimerHW__CAP1 CYREG_TMR3_CAP1
#define Timer_DAC_TimerHW__CFG0 CYREG_TMR3_CFG0
#define Timer_DAC_TimerHW__CFG1 CYREG_TMR3_CFG1
#define Timer_DAC_TimerHW__CFG2 CYREG_TMR3_CFG2
#define Timer_DAC_TimerHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define Timer_DAC_TimerHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define Timer_DAC_TimerHW__PER0 CYREG_TMR3_PER0
#define Timer_DAC_TimerHW__PER1 CYREG_TMR3_PER1
#define Timer_DAC_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_DAC_TimerHW__PM_ACT_MSK 0x08u
#define Timer_DAC_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_DAC_TimerHW__PM_STBY_MSK 0x08u
#define Timer_DAC_TimerHW__RT0 CYREG_TMR3_RT0
#define Timer_DAC_TimerHW__RT1 CYREG_TMR3_RT1
#define Timer_DAC_TimerHW__SR0 CYREG_TMR3_SR0

/* Timer_10ms */
#define Timer_10ms_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_10ms_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_10ms_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_10ms_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_10ms_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_10ms_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_10ms_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_10ms_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_10ms_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_10ms_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_10ms_TimerHW__PM_ACT_MSK 0x01u
#define Timer_10ms_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_10ms_TimerHW__PM_STBY_MSK 0x01u
#define Timer_10ms_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_10ms_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_10ms_TimerHW__SR0 CYREG_TMR0_SR0

/* Timer_20ms */
#define Timer_20ms_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_20ms_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_20ms_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_20ms_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_20ms_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_20ms_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_20ms_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_20ms_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_20ms_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_20ms_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_20ms_TimerHW__PM_ACT_MSK 0x02u
#define Timer_20ms_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_20ms_TimerHW__PM_STBY_MSK 0x02u
#define Timer_20ms_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_20ms_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_20ms_TimerHW__SR0 CYREG_TMR1_SR0

/* Timer_50ms */
#define Timer_50ms_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_50ms_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_50ms_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_50ms_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_50ms_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_50ms_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_50ms_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_50ms_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_50ms_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_50ms_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_50ms_TimerHW__PM_ACT_MSK 0x04u
#define Timer_50ms_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_50ms_TimerHW__PM_STBY_MSK 0x04u
#define Timer_50ms_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_50ms_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_50ms_TimerHW__SR0 CYREG_TMR2_SR0

/* QUAD_DATA_1 */
#define QUAD_DATA_1__0__INTTYPE CYREG_PICU5_INTTYPE7
#define QUAD_DATA_1__0__MASK 0x80u
#define QUAD_DATA_1__0__PC CYREG_PRT5_PC7
#define QUAD_DATA_1__0__PORT 5u
#define QUAD_DATA_1__0__SHIFT 7u
#define QUAD_DATA_1__AG CYREG_PRT5_AG
#define QUAD_DATA_1__AMUX CYREG_PRT5_AMUX
#define QUAD_DATA_1__BIE CYREG_PRT5_BIE
#define QUAD_DATA_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define QUAD_DATA_1__BYP CYREG_PRT5_BYP
#define QUAD_DATA_1__CTL CYREG_PRT5_CTL
#define QUAD_DATA_1__DM0 CYREG_PRT5_DM0
#define QUAD_DATA_1__DM1 CYREG_PRT5_DM1
#define QUAD_DATA_1__DM2 CYREG_PRT5_DM2
#define QUAD_DATA_1__DR CYREG_PRT5_DR
#define QUAD_DATA_1__INP_DIS CYREG_PRT5_INP_DIS
#define QUAD_DATA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define QUAD_DATA_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define QUAD_DATA_1__LCD_EN CYREG_PRT5_LCD_EN
#define QUAD_DATA_1__MASK 0x80u
#define QUAD_DATA_1__PORT 5u
#define QUAD_DATA_1__PRT CYREG_PRT5_PRT
#define QUAD_DATA_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define QUAD_DATA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define QUAD_DATA_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define QUAD_DATA_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define QUAD_DATA_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define QUAD_DATA_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define QUAD_DATA_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define QUAD_DATA_1__PS CYREG_PRT5_PS
#define QUAD_DATA_1__SHIFT 7u
#define QUAD_DATA_1__SLW CYREG_PRT5_SLW

/* QUAD_DATA_2 */
#define QUAD_DATA_2__0__INTTYPE CYREG_PICU5_INTTYPE6
#define QUAD_DATA_2__0__MASK 0x40u
#define QUAD_DATA_2__0__PC CYREG_PRT5_PC6
#define QUAD_DATA_2__0__PORT 5u
#define QUAD_DATA_2__0__SHIFT 6u
#define QUAD_DATA_2__AG CYREG_PRT5_AG
#define QUAD_DATA_2__AMUX CYREG_PRT5_AMUX
#define QUAD_DATA_2__BIE CYREG_PRT5_BIE
#define QUAD_DATA_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define QUAD_DATA_2__BYP CYREG_PRT5_BYP
#define QUAD_DATA_2__CTL CYREG_PRT5_CTL
#define QUAD_DATA_2__DM0 CYREG_PRT5_DM0
#define QUAD_DATA_2__DM1 CYREG_PRT5_DM1
#define QUAD_DATA_2__DM2 CYREG_PRT5_DM2
#define QUAD_DATA_2__DR CYREG_PRT5_DR
#define QUAD_DATA_2__INP_DIS CYREG_PRT5_INP_DIS
#define QUAD_DATA_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define QUAD_DATA_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define QUAD_DATA_2__LCD_EN CYREG_PRT5_LCD_EN
#define QUAD_DATA_2__MASK 0x40u
#define QUAD_DATA_2__PORT 5u
#define QUAD_DATA_2__PRT CYREG_PRT5_PRT
#define QUAD_DATA_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define QUAD_DATA_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define QUAD_DATA_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define QUAD_DATA_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define QUAD_DATA_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define QUAD_DATA_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define QUAD_DATA_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define QUAD_DATA_2__PS CYREG_PRT5_PS
#define QUAD_DATA_2__SHIFT 6u
#define QUAD_DATA_2__SLW CYREG_PRT5_SLW

/* QUAD_DATA_3 */
#define QUAD_DATA_3__0__INTTYPE CYREG_PICU5_INTTYPE5
#define QUAD_DATA_3__0__MASK 0x20u
#define QUAD_DATA_3__0__PC CYREG_PRT5_PC5
#define QUAD_DATA_3__0__PORT 5u
#define QUAD_DATA_3__0__SHIFT 5u
#define QUAD_DATA_3__AG CYREG_PRT5_AG
#define QUAD_DATA_3__AMUX CYREG_PRT5_AMUX
#define QUAD_DATA_3__BIE CYREG_PRT5_BIE
#define QUAD_DATA_3__BIT_MASK CYREG_PRT5_BIT_MASK
#define QUAD_DATA_3__BYP CYREG_PRT5_BYP
#define QUAD_DATA_3__CTL CYREG_PRT5_CTL
#define QUAD_DATA_3__DM0 CYREG_PRT5_DM0
#define QUAD_DATA_3__DM1 CYREG_PRT5_DM1
#define QUAD_DATA_3__DM2 CYREG_PRT5_DM2
#define QUAD_DATA_3__DR CYREG_PRT5_DR
#define QUAD_DATA_3__INP_DIS CYREG_PRT5_INP_DIS
#define QUAD_DATA_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define QUAD_DATA_3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define QUAD_DATA_3__LCD_EN CYREG_PRT5_LCD_EN
#define QUAD_DATA_3__MASK 0x20u
#define QUAD_DATA_3__PORT 5u
#define QUAD_DATA_3__PRT CYREG_PRT5_PRT
#define QUAD_DATA_3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define QUAD_DATA_3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define QUAD_DATA_3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define QUAD_DATA_3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define QUAD_DATA_3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define QUAD_DATA_3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define QUAD_DATA_3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define QUAD_DATA_3__PS CYREG_PRT5_PS
#define QUAD_DATA_3__SHIFT 5u
#define QUAD_DATA_3__SLW CYREG_PRT5_SLW

/* QUAD_DATA_4 */
#define QUAD_DATA_4__0__INTTYPE CYREG_PICU5_INTTYPE4
#define QUAD_DATA_4__0__MASK 0x10u
#define QUAD_DATA_4__0__PC CYREG_PRT5_PC4
#define QUAD_DATA_4__0__PORT 5u
#define QUAD_DATA_4__0__SHIFT 4u
#define QUAD_DATA_4__AG CYREG_PRT5_AG
#define QUAD_DATA_4__AMUX CYREG_PRT5_AMUX
#define QUAD_DATA_4__BIE CYREG_PRT5_BIE
#define QUAD_DATA_4__BIT_MASK CYREG_PRT5_BIT_MASK
#define QUAD_DATA_4__BYP CYREG_PRT5_BYP
#define QUAD_DATA_4__CTL CYREG_PRT5_CTL
#define QUAD_DATA_4__DM0 CYREG_PRT5_DM0
#define QUAD_DATA_4__DM1 CYREG_PRT5_DM1
#define QUAD_DATA_4__DM2 CYREG_PRT5_DM2
#define QUAD_DATA_4__DR CYREG_PRT5_DR
#define QUAD_DATA_4__INP_DIS CYREG_PRT5_INP_DIS
#define QUAD_DATA_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define QUAD_DATA_4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define QUAD_DATA_4__LCD_EN CYREG_PRT5_LCD_EN
#define QUAD_DATA_4__MASK 0x10u
#define QUAD_DATA_4__PORT 5u
#define QUAD_DATA_4__PRT CYREG_PRT5_PRT
#define QUAD_DATA_4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define QUAD_DATA_4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define QUAD_DATA_4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define QUAD_DATA_4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define QUAD_DATA_4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define QUAD_DATA_4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define QUAD_DATA_4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define QUAD_DATA_4__PS CYREG_PRT5_PS
#define QUAD_DATA_4__SHIFT 4u
#define QUAD_DATA_4__SLW CYREG_PRT5_SLW

/* QUAD_DATA_5 */
#define QUAD_DATA_5__0__INTTYPE CYREG_PICU12_INTTYPE7
#define QUAD_DATA_5__0__MASK 0x80u
#define QUAD_DATA_5__0__PC CYREG_PRT12_PC7
#define QUAD_DATA_5__0__PORT 12u
#define QUAD_DATA_5__0__SHIFT 7u
#define QUAD_DATA_5__AG CYREG_PRT12_AG
#define QUAD_DATA_5__BIE CYREG_PRT12_BIE
#define QUAD_DATA_5__BIT_MASK CYREG_PRT12_BIT_MASK
#define QUAD_DATA_5__BYP CYREG_PRT12_BYP
#define QUAD_DATA_5__DM0 CYREG_PRT12_DM0
#define QUAD_DATA_5__DM1 CYREG_PRT12_DM1
#define QUAD_DATA_5__DM2 CYREG_PRT12_DM2
#define QUAD_DATA_5__DR CYREG_PRT12_DR
#define QUAD_DATA_5__INP_DIS CYREG_PRT12_INP_DIS
#define QUAD_DATA_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define QUAD_DATA_5__MASK 0x80u
#define QUAD_DATA_5__PORT 12u
#define QUAD_DATA_5__PRT CYREG_PRT12_PRT
#define QUAD_DATA_5__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define QUAD_DATA_5__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define QUAD_DATA_5__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define QUAD_DATA_5__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define QUAD_DATA_5__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define QUAD_DATA_5__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define QUAD_DATA_5__PS CYREG_PRT12_PS
#define QUAD_DATA_5__SHIFT 7u
#define QUAD_DATA_5__SIO_CFG CYREG_PRT12_SIO_CFG
#define QUAD_DATA_5__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define QUAD_DATA_5__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define QUAD_DATA_5__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define QUAD_DATA_5__SLW CYREG_PRT12_SLW

/* QUAD_DATA_6 */
#define QUAD_DATA_6__0__INTTYPE CYREG_PICU12_INTTYPE6
#define QUAD_DATA_6__0__MASK 0x40u
#define QUAD_DATA_6__0__PC CYREG_PRT12_PC6
#define QUAD_DATA_6__0__PORT 12u
#define QUAD_DATA_6__0__SHIFT 6u
#define QUAD_DATA_6__AG CYREG_PRT12_AG
#define QUAD_DATA_6__BIE CYREG_PRT12_BIE
#define QUAD_DATA_6__BIT_MASK CYREG_PRT12_BIT_MASK
#define QUAD_DATA_6__BYP CYREG_PRT12_BYP
#define QUAD_DATA_6__DM0 CYREG_PRT12_DM0
#define QUAD_DATA_6__DM1 CYREG_PRT12_DM1
#define QUAD_DATA_6__DM2 CYREG_PRT12_DM2
#define QUAD_DATA_6__DR CYREG_PRT12_DR
#define QUAD_DATA_6__INP_DIS CYREG_PRT12_INP_DIS
#define QUAD_DATA_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define QUAD_DATA_6__MASK 0x40u
#define QUAD_DATA_6__PORT 12u
#define QUAD_DATA_6__PRT CYREG_PRT12_PRT
#define QUAD_DATA_6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define QUAD_DATA_6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define QUAD_DATA_6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define QUAD_DATA_6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define QUAD_DATA_6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define QUAD_DATA_6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define QUAD_DATA_6__PS CYREG_PRT12_PS
#define QUAD_DATA_6__SHIFT 6u
#define QUAD_DATA_6__SIO_CFG CYREG_PRT12_SIO_CFG
#define QUAD_DATA_6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define QUAD_DATA_6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define QUAD_DATA_6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define QUAD_DATA_6__SLW CYREG_PRT12_SLW

/* QUAD_DATA_7 */
#define QUAD_DATA_7__0__INTTYPE CYREG_PICU1_INTTYPE7
#define QUAD_DATA_7__0__MASK 0x80u
#define QUAD_DATA_7__0__PC CYREG_PRT1_PC7
#define QUAD_DATA_7__0__PORT 1u
#define QUAD_DATA_7__0__SHIFT 7u
#define QUAD_DATA_7__AG CYREG_PRT1_AG
#define QUAD_DATA_7__AMUX CYREG_PRT1_AMUX
#define QUAD_DATA_7__BIE CYREG_PRT1_BIE
#define QUAD_DATA_7__BIT_MASK CYREG_PRT1_BIT_MASK
#define QUAD_DATA_7__BYP CYREG_PRT1_BYP
#define QUAD_DATA_7__CTL CYREG_PRT1_CTL
#define QUAD_DATA_7__DM0 CYREG_PRT1_DM0
#define QUAD_DATA_7__DM1 CYREG_PRT1_DM1
#define QUAD_DATA_7__DM2 CYREG_PRT1_DM2
#define QUAD_DATA_7__DR CYREG_PRT1_DR
#define QUAD_DATA_7__INP_DIS CYREG_PRT1_INP_DIS
#define QUAD_DATA_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define QUAD_DATA_7__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define QUAD_DATA_7__LCD_EN CYREG_PRT1_LCD_EN
#define QUAD_DATA_7__MASK 0x80u
#define QUAD_DATA_7__PORT 1u
#define QUAD_DATA_7__PRT CYREG_PRT1_PRT
#define QUAD_DATA_7__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define QUAD_DATA_7__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define QUAD_DATA_7__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define QUAD_DATA_7__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define QUAD_DATA_7__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define QUAD_DATA_7__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define QUAD_DATA_7__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define QUAD_DATA_7__PS CYREG_PRT1_PS
#define QUAD_DATA_7__SHIFT 7u
#define QUAD_DATA_7__SLW CYREG_PRT1_SLW

/* QUAD_DATA_8 */
#define QUAD_DATA_8__0__INTTYPE CYREG_PICU1_INTTYPE6
#define QUAD_DATA_8__0__MASK 0x40u
#define QUAD_DATA_8__0__PC CYREG_PRT1_PC6
#define QUAD_DATA_8__0__PORT 1u
#define QUAD_DATA_8__0__SHIFT 6u
#define QUAD_DATA_8__AG CYREG_PRT1_AG
#define QUAD_DATA_8__AMUX CYREG_PRT1_AMUX
#define QUAD_DATA_8__BIE CYREG_PRT1_BIE
#define QUAD_DATA_8__BIT_MASK CYREG_PRT1_BIT_MASK
#define QUAD_DATA_8__BYP CYREG_PRT1_BYP
#define QUAD_DATA_8__CTL CYREG_PRT1_CTL
#define QUAD_DATA_8__DM0 CYREG_PRT1_DM0
#define QUAD_DATA_8__DM1 CYREG_PRT1_DM1
#define QUAD_DATA_8__DM2 CYREG_PRT1_DM2
#define QUAD_DATA_8__DR CYREG_PRT1_DR
#define QUAD_DATA_8__INP_DIS CYREG_PRT1_INP_DIS
#define QUAD_DATA_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define QUAD_DATA_8__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define QUAD_DATA_8__LCD_EN CYREG_PRT1_LCD_EN
#define QUAD_DATA_8__MASK 0x40u
#define QUAD_DATA_8__PORT 1u
#define QUAD_DATA_8__PRT CYREG_PRT1_PRT
#define QUAD_DATA_8__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define QUAD_DATA_8__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define QUAD_DATA_8__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define QUAD_DATA_8__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define QUAD_DATA_8__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define QUAD_DATA_8__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define QUAD_DATA_8__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define QUAD_DATA_8__PS CYREG_PRT1_PS
#define QUAD_DATA_8__SHIFT 6u
#define QUAD_DATA_8__SLW CYREG_PRT1_SLW

/* UART_115200 */
#define UART_115200_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_115200_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_115200_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_115200_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_115200_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_115200_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_115200_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_115200_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_115200_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_115200_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_115200_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define UART_115200_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_115200_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define UART_115200_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_115200_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_115200_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_115200_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define UART_115200_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_115200_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_115200_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define UART_115200_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_115200_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define UART_115200_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define UART_115200_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_115200_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_115200_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_115200_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_115200_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_115200_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_115200_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_115200_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_115200_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_115200_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_115200_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_115200_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_115200_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_115200_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_115200_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_115200_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_115200_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_115200_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_115200_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_115200_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_115200_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_115200_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_115200_BUART_sRX_RxSts__3__POS 3
#define UART_115200_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_115200_BUART_sRX_RxSts__4__POS 4
#define UART_115200_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_115200_BUART_sRX_RxSts__5__POS 5
#define UART_115200_BUART_sRX_RxSts__MASK 0x38u
#define UART_115200_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define UART_115200_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_115200_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_115200_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_115200_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define UART_115200_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define UART_115200_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB14_A0
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB14_A1
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB14_D0
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB14_D1
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB14_F0
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB14_F1
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_115200_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_115200_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_115200_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_115200_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_115200_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_115200_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_115200_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_115200_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_115200_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_115200_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_115200_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_115200_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_115200_BUART_sTX_TxSts__0__POS 0
#define UART_115200_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_115200_BUART_sTX_TxSts__1__POS 1
#define UART_115200_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_115200_BUART_sTX_TxSts__2__POS 2
#define UART_115200_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_115200_BUART_sTX_TxSts__3__POS 3
#define UART_115200_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_115200_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB15_MSK
#define UART_115200_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_115200_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB15_ST
#define UART_115200_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_115200_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_115200_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_115200_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_115200_IntClock__INDEX 0x03u
#define UART_115200_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_115200_IntClock__PM_ACT_MSK 0x08u
#define UART_115200_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_115200_IntClock__PM_STBY_MSK 0x08u
#define UART_115200_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_115200_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_115200_TXInternalInterrupt__INTC_MASK 0x02u
#define UART_115200_TXInternalInterrupt__INTC_NUMBER 1u
#define UART_115200_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_115200_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_115200_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_115200_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_230400 */
#define UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_230400_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_230400_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_230400_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_230400_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_230400_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_230400_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_230400_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_230400_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_230400_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define UART_230400_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_230400_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define UART_230400_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_230400_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_230400_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_230400_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define UART_230400_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_230400_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_230400_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define UART_230400_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_230400_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define UART_230400_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define UART_230400_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_230400_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_230400_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_230400_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_230400_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_230400_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_230400_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_230400_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_230400_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_230400_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_230400_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_230400_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_230400_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_230400_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_230400_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_230400_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_230400_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_230400_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_230400_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_230400_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_230400_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_230400_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_230400_BUART_sRX_RxSts__3__POS 3
#define UART_230400_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_230400_BUART_sRX_RxSts__4__POS 4
#define UART_230400_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_230400_BUART_sRX_RxSts__5__POS 5
#define UART_230400_BUART_sRX_RxSts__MASK 0x38u
#define UART_230400_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_230400_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_230400_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_230400_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_230400_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define UART_230400_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define UART_230400_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB11_ST
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB10_A0
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB10_A1
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB10_D0
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB10_D1
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB10_F0
#define UART_230400_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB10_F1
#define UART_230400_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_230400_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_230400_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_230400_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_230400_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_230400_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_230400_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_230400_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_230400_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_230400_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_230400_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_230400_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_230400_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_230400_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_230400_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_230400_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_230400_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_230400_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_230400_BUART_sTX_TxSts__0__POS 0
#define UART_230400_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_230400_BUART_sTX_TxSts__1__POS 1
#define UART_230400_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_230400_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_230400_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_230400_BUART_sTX_TxSts__2__POS 2
#define UART_230400_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_230400_BUART_sTX_TxSts__3__POS 3
#define UART_230400_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_230400_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB13_MSK
#define UART_230400_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_230400_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB13_ST
#define UART_230400_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_230400_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_230400_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_230400_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_230400_IntClock__INDEX 0x02u
#define UART_230400_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_230400_IntClock__PM_ACT_MSK 0x04u
#define UART_230400_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_230400_IntClock__PM_STBY_MSK 0x04u
#define UART_230400_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_230400_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_230400_TXInternalInterrupt__INTC_MASK 0x04u
#define UART_230400_TXInternalInterrupt__INTC_NUMBER 2u
#define UART_230400_TXInternalInterrupt__INTC_PRIOR_NUM 3u
#define UART_230400_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_230400_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_230400_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_460800 */
#define UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_460800_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_460800_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_460800_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_460800_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_460800_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_460800_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_460800_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_460800_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_460800_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_460800_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_460800_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_460800_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_460800_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_460800_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_460800_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_460800_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_460800_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_460800_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_460800_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_460800_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_460800_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_460800_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_460800_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_460800_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_460800_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_460800_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_460800_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_460800_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_460800_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_460800_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_460800_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_460800_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_460800_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_460800_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_460800_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_460800_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_460800_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_460800_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_460800_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_460800_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_460800_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_460800_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_460800_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_460800_BUART_sRX_RxSts__3__POS 3
#define UART_460800_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_460800_BUART_sRX_RxSts__4__POS 4
#define UART_460800_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_460800_BUART_sRX_RxSts__5__POS 5
#define UART_460800_BUART_sRX_RxSts__MASK 0x38u
#define UART_460800_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_460800_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_460800_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB12_A0
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB12_A1
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB12_D0
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB12_D1
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB12_F0
#define UART_460800_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB12_F1
#define UART_460800_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_460800_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_460800_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_460800_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_460800_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_460800_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_460800_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_460800_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_460800_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define UART_460800_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define UART_460800_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_460800_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define UART_460800_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define UART_460800_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_460800_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_460800_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define UART_460800_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define UART_460800_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_460800_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_460800_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_460800_BUART_sTX_TxSts__0__POS 0
#define UART_460800_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_460800_BUART_sTX_TxSts__1__POS 1
#define UART_460800_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_460800_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_460800_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_460800_BUART_sTX_TxSts__2__POS 2
#define UART_460800_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_460800_BUART_sTX_TxSts__3__POS 3
#define UART_460800_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_460800_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB02_MSK
#define UART_460800_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_460800_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB02_ST
#define UART_460800_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_460800_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_460800_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_460800_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_460800_IntClock__INDEX 0x01u
#define UART_460800_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_460800_IntClock__PM_ACT_MSK 0x02u
#define UART_460800_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_460800_IntClock__PM_STBY_MSK 0x02u
#define UART_460800_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_460800_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_460800_TXInternalInterrupt__INTC_MASK 0x08u
#define UART_460800_TXInternalInterrupt__INTC_NUMBER 3u
#define UART_460800_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_460800_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define UART_460800_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_460800_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x05u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x20u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x20u
#define timer_clock_2__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define timer_clock_2__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define timer_clock_2__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define timer_clock_2__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_2__INDEX 0x04u
#define timer_clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_2__PM_ACT_MSK 0x10u
#define timer_clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_2__PM_STBY_MSK 0x10u

/* DIAG_UART_TX */
#define DIAG_UART_TX__0__INTTYPE CYREG_PICU4_INTTYPE7
#define DIAG_UART_TX__0__MASK 0x80u
#define DIAG_UART_TX__0__PC CYREG_PRT4_PC7
#define DIAG_UART_TX__0__PORT 4u
#define DIAG_UART_TX__0__SHIFT 7u
#define DIAG_UART_TX__AG CYREG_PRT4_AG
#define DIAG_UART_TX__AMUX CYREG_PRT4_AMUX
#define DIAG_UART_TX__BIE CYREG_PRT4_BIE
#define DIAG_UART_TX__BIT_MASK CYREG_PRT4_BIT_MASK
#define DIAG_UART_TX__BYP CYREG_PRT4_BYP
#define DIAG_UART_TX__CTL CYREG_PRT4_CTL
#define DIAG_UART_TX__DM0 CYREG_PRT4_DM0
#define DIAG_UART_TX__DM1 CYREG_PRT4_DM1
#define DIAG_UART_TX__DM2 CYREG_PRT4_DM2
#define DIAG_UART_TX__DR CYREG_PRT4_DR
#define DIAG_UART_TX__INP_DIS CYREG_PRT4_INP_DIS
#define DIAG_UART_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define DIAG_UART_TX__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define DIAG_UART_TX__LCD_EN CYREG_PRT4_LCD_EN
#define DIAG_UART_TX__MASK 0x80u
#define DIAG_UART_TX__PORT 4u
#define DIAG_UART_TX__PRT CYREG_PRT4_PRT
#define DIAG_UART_TX__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define DIAG_UART_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define DIAG_UART_TX__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define DIAG_UART_TX__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define DIAG_UART_TX__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define DIAG_UART_TX__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define DIAG_UART_TX__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define DIAG_UART_TX__PS CYREG_PRT4_PS
#define DIAG_UART_TX__SHIFT 7u
#define DIAG_UART_TX__SLW CYREG_PRT4_SLW

/* RTest_HSide1 */
#define RTest_HSide1__0__INTTYPE CYREG_PICU12_INTTYPE3
#define RTest_HSide1__0__MASK 0x08u
#define RTest_HSide1__0__PC CYREG_PRT12_PC3
#define RTest_HSide1__0__PORT 12u
#define RTest_HSide1__0__SHIFT 3u
#define RTest_HSide1__AG CYREG_PRT12_AG
#define RTest_HSide1__BIE CYREG_PRT12_BIE
#define RTest_HSide1__BIT_MASK CYREG_PRT12_BIT_MASK
#define RTest_HSide1__BYP CYREG_PRT12_BYP
#define RTest_HSide1__DM0 CYREG_PRT12_DM0
#define RTest_HSide1__DM1 CYREG_PRT12_DM1
#define RTest_HSide1__DM2 CYREG_PRT12_DM2
#define RTest_HSide1__DR CYREG_PRT12_DR
#define RTest_HSide1__INP_DIS CYREG_PRT12_INP_DIS
#define RTest_HSide1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RTest_HSide1__MASK 0x08u
#define RTest_HSide1__PORT 12u
#define RTest_HSide1__PRT CYREG_PRT12_PRT
#define RTest_HSide1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RTest_HSide1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RTest_HSide1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RTest_HSide1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RTest_HSide1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RTest_HSide1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RTest_HSide1__PS CYREG_PRT12_PS
#define RTest_HSide1__SHIFT 3u
#define RTest_HSide1__SIO_CFG CYREG_PRT12_SIO_CFG
#define RTest_HSide1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RTest_HSide1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RTest_HSide1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RTest_HSide1__SLW CYREG_PRT12_SLW

/* RTest_HSide2 */
#define RTest_HSide2__0__INTTYPE CYREG_PICU12_INTTYPE2
#define RTest_HSide2__0__MASK 0x04u
#define RTest_HSide2__0__PC CYREG_PRT12_PC2
#define RTest_HSide2__0__PORT 12u
#define RTest_HSide2__0__SHIFT 2u
#define RTest_HSide2__AG CYREG_PRT12_AG
#define RTest_HSide2__BIE CYREG_PRT12_BIE
#define RTest_HSide2__BIT_MASK CYREG_PRT12_BIT_MASK
#define RTest_HSide2__BYP CYREG_PRT12_BYP
#define RTest_HSide2__DM0 CYREG_PRT12_DM0
#define RTest_HSide2__DM1 CYREG_PRT12_DM1
#define RTest_HSide2__DM2 CYREG_PRT12_DM2
#define RTest_HSide2__DR CYREG_PRT12_DR
#define RTest_HSide2__INP_DIS CYREG_PRT12_INP_DIS
#define RTest_HSide2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RTest_HSide2__MASK 0x04u
#define RTest_HSide2__PORT 12u
#define RTest_HSide2__PRT CYREG_PRT12_PRT
#define RTest_HSide2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RTest_HSide2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RTest_HSide2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RTest_HSide2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RTest_HSide2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RTest_HSide2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RTest_HSide2__PS CYREG_PRT12_PS
#define RTest_HSide2__SHIFT 2u
#define RTest_HSide2__SIO_CFG CYREG_PRT12_SIO_CFG
#define RTest_HSide2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RTest_HSide2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RTest_HSide2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RTest_HSide2__SLW CYREG_PRT12_SLW

/* RTest_HSide3 */
#define RTest_HSide3__0__INTTYPE CYREG_PICU3_INTTYPE7
#define RTest_HSide3__0__MASK 0x80u
#define RTest_HSide3__0__PC CYREG_PRT3_PC7
#define RTest_HSide3__0__PORT 3u
#define RTest_HSide3__0__SHIFT 7u
#define RTest_HSide3__AG CYREG_PRT3_AG
#define RTest_HSide3__AMUX CYREG_PRT3_AMUX
#define RTest_HSide3__BIE CYREG_PRT3_BIE
#define RTest_HSide3__BIT_MASK CYREG_PRT3_BIT_MASK
#define RTest_HSide3__BYP CYREG_PRT3_BYP
#define RTest_HSide3__CTL CYREG_PRT3_CTL
#define RTest_HSide3__DM0 CYREG_PRT3_DM0
#define RTest_HSide3__DM1 CYREG_PRT3_DM1
#define RTest_HSide3__DM2 CYREG_PRT3_DM2
#define RTest_HSide3__DR CYREG_PRT3_DR
#define RTest_HSide3__INP_DIS CYREG_PRT3_INP_DIS
#define RTest_HSide3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RTest_HSide3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RTest_HSide3__LCD_EN CYREG_PRT3_LCD_EN
#define RTest_HSide3__MASK 0x80u
#define RTest_HSide3__PORT 3u
#define RTest_HSide3__PRT CYREG_PRT3_PRT
#define RTest_HSide3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RTest_HSide3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RTest_HSide3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RTest_HSide3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RTest_HSide3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RTest_HSide3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RTest_HSide3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RTest_HSide3__PS CYREG_PRT3_PS
#define RTest_HSide3__SHIFT 7u
#define RTest_HSide3__SLW CYREG_PRT3_SLW

/* RTest_HSide4 */
#define RTest_HSide4__0__INTTYPE CYREG_PICU3_INTTYPE6
#define RTest_HSide4__0__MASK 0x40u
#define RTest_HSide4__0__PC CYREG_PRT3_PC6
#define RTest_HSide4__0__PORT 3u
#define RTest_HSide4__0__SHIFT 6u
#define RTest_HSide4__AG CYREG_PRT3_AG
#define RTest_HSide4__AMUX CYREG_PRT3_AMUX
#define RTest_HSide4__BIE CYREG_PRT3_BIE
#define RTest_HSide4__BIT_MASK CYREG_PRT3_BIT_MASK
#define RTest_HSide4__BYP CYREG_PRT3_BYP
#define RTest_HSide4__CTL CYREG_PRT3_CTL
#define RTest_HSide4__DM0 CYREG_PRT3_DM0
#define RTest_HSide4__DM1 CYREG_PRT3_DM1
#define RTest_HSide4__DM2 CYREG_PRT3_DM2
#define RTest_HSide4__DR CYREG_PRT3_DR
#define RTest_HSide4__INP_DIS CYREG_PRT3_INP_DIS
#define RTest_HSide4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RTest_HSide4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RTest_HSide4__LCD_EN CYREG_PRT3_LCD_EN
#define RTest_HSide4__MASK 0x40u
#define RTest_HSide4__PORT 3u
#define RTest_HSide4__PRT CYREG_PRT3_PRT
#define RTest_HSide4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RTest_HSide4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RTest_HSide4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RTest_HSide4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RTest_HSide4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RTest_HSide4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RTest_HSide4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RTest_HSide4__PS CYREG_PRT3_PS
#define RTest_HSide4__SHIFT 6u
#define RTest_HSide4__SLW CYREG_PRT3_SLW

/* RTest_HSide5 */
#define RTest_HSide5__0__INTTYPE CYREG_PICU15_INTTYPE3
#define RTest_HSide5__0__MASK 0x08u
#define RTest_HSide5__0__PC CYREG_IO_PC_PRT15_PC3
#define RTest_HSide5__0__PORT 15u
#define RTest_HSide5__0__SHIFT 3u
#define RTest_HSide5__AG CYREG_PRT15_AG
#define RTest_HSide5__AMUX CYREG_PRT15_AMUX
#define RTest_HSide5__BIE CYREG_PRT15_BIE
#define RTest_HSide5__BIT_MASK CYREG_PRT15_BIT_MASK
#define RTest_HSide5__BYP CYREG_PRT15_BYP
#define RTest_HSide5__CTL CYREG_PRT15_CTL
#define RTest_HSide5__DM0 CYREG_PRT15_DM0
#define RTest_HSide5__DM1 CYREG_PRT15_DM1
#define RTest_HSide5__DM2 CYREG_PRT15_DM2
#define RTest_HSide5__DR CYREG_PRT15_DR
#define RTest_HSide5__INP_DIS CYREG_PRT15_INP_DIS
#define RTest_HSide5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define RTest_HSide5__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define RTest_HSide5__LCD_EN CYREG_PRT15_LCD_EN
#define RTest_HSide5__MASK 0x08u
#define RTest_HSide5__PORT 15u
#define RTest_HSide5__PRT CYREG_PRT15_PRT
#define RTest_HSide5__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define RTest_HSide5__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define RTest_HSide5__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define RTest_HSide5__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define RTest_HSide5__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define RTest_HSide5__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define RTest_HSide5__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define RTest_HSide5__PS CYREG_PRT15_PS
#define RTest_HSide5__SHIFT 3u
#define RTest_HSide5__SLW CYREG_PRT15_SLW

/* RTest_HSide6 */
#define RTest_HSide6__0__INTTYPE CYREG_PICU15_INTTYPE2
#define RTest_HSide6__0__MASK 0x04u
#define RTest_HSide6__0__PC CYREG_IO_PC_PRT15_PC2
#define RTest_HSide6__0__PORT 15u
#define RTest_HSide6__0__SHIFT 2u
#define RTest_HSide6__AG CYREG_PRT15_AG
#define RTest_HSide6__AMUX CYREG_PRT15_AMUX
#define RTest_HSide6__BIE CYREG_PRT15_BIE
#define RTest_HSide6__BIT_MASK CYREG_PRT15_BIT_MASK
#define RTest_HSide6__BYP CYREG_PRT15_BYP
#define RTest_HSide6__CTL CYREG_PRT15_CTL
#define RTest_HSide6__DM0 CYREG_PRT15_DM0
#define RTest_HSide6__DM1 CYREG_PRT15_DM1
#define RTest_HSide6__DM2 CYREG_PRT15_DM2
#define RTest_HSide6__DR CYREG_PRT15_DR
#define RTest_HSide6__INP_DIS CYREG_PRT15_INP_DIS
#define RTest_HSide6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define RTest_HSide6__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define RTest_HSide6__LCD_EN CYREG_PRT15_LCD_EN
#define RTest_HSide6__MASK 0x04u
#define RTest_HSide6__PORT 15u
#define RTest_HSide6__PRT CYREG_PRT15_PRT
#define RTest_HSide6__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define RTest_HSide6__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define RTest_HSide6__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define RTest_HSide6__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define RTest_HSide6__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define RTest_HSide6__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define RTest_HSide6__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define RTest_HSide6__PS CYREG_PRT15_PS
#define RTest_HSide6__SHIFT 2u
#define RTest_HSide6__SLW CYREG_PRT15_SLW

/* RTest_HSide7 */
#define RTest_HSide7__0__INTTYPE CYREG_PICU12_INTTYPE1
#define RTest_HSide7__0__MASK 0x02u
#define RTest_HSide7__0__PC CYREG_PRT12_PC1
#define RTest_HSide7__0__PORT 12u
#define RTest_HSide7__0__SHIFT 1u
#define RTest_HSide7__AG CYREG_PRT12_AG
#define RTest_HSide7__BIE CYREG_PRT12_BIE
#define RTest_HSide7__BIT_MASK CYREG_PRT12_BIT_MASK
#define RTest_HSide7__BYP CYREG_PRT12_BYP
#define RTest_HSide7__DM0 CYREG_PRT12_DM0
#define RTest_HSide7__DM1 CYREG_PRT12_DM1
#define RTest_HSide7__DM2 CYREG_PRT12_DM2
#define RTest_HSide7__DR CYREG_PRT12_DR
#define RTest_HSide7__INP_DIS CYREG_PRT12_INP_DIS
#define RTest_HSide7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RTest_HSide7__MASK 0x02u
#define RTest_HSide7__PORT 12u
#define RTest_HSide7__PRT CYREG_PRT12_PRT
#define RTest_HSide7__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RTest_HSide7__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RTest_HSide7__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RTest_HSide7__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RTest_HSide7__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RTest_HSide7__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RTest_HSide7__PS CYREG_PRT12_PS
#define RTest_HSide7__SHIFT 1u
#define RTest_HSide7__SIO_CFG CYREG_PRT12_SIO_CFG
#define RTest_HSide7__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RTest_HSide7__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RTest_HSide7__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RTest_HSide7__SLW CYREG_PRT12_SLW

/* RTest_HSide8 */
#define RTest_HSide8__0__INTTYPE CYREG_PICU12_INTTYPE0
#define RTest_HSide8__0__MASK 0x01u
#define RTest_HSide8__0__PC CYREG_PRT12_PC0
#define RTest_HSide8__0__PORT 12u
#define RTest_HSide8__0__SHIFT 0u
#define RTest_HSide8__AG CYREG_PRT12_AG
#define RTest_HSide8__BIE CYREG_PRT12_BIE
#define RTest_HSide8__BIT_MASK CYREG_PRT12_BIT_MASK
#define RTest_HSide8__BYP CYREG_PRT12_BYP
#define RTest_HSide8__DM0 CYREG_PRT12_DM0
#define RTest_HSide8__DM1 CYREG_PRT12_DM1
#define RTest_HSide8__DM2 CYREG_PRT12_DM2
#define RTest_HSide8__DR CYREG_PRT12_DR
#define RTest_HSide8__INP_DIS CYREG_PRT12_INP_DIS
#define RTest_HSide8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RTest_HSide8__MASK 0x01u
#define RTest_HSide8__PORT 12u
#define RTest_HSide8__PRT CYREG_PRT12_PRT
#define RTest_HSide8__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RTest_HSide8__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RTest_HSide8__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RTest_HSide8__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RTest_HSide8__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RTest_HSide8__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RTest_HSide8__PS CYREG_PRT12_PS
#define RTest_HSide8__SHIFT 0u
#define RTest_HSide8__SIO_CFG CYREG_PRT12_SIO_CFG
#define RTest_HSide8__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RTest_HSide8__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RTest_HSide8__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RTest_HSide8__SLW CYREG_PRT12_SLW

/* PB_NextAction */
#define PB_NextAction__0__INTTYPE CYREG_PICU4_INTTYPE3
#define PB_NextAction__0__MASK 0x08u
#define PB_NextAction__0__PC CYREG_PRT4_PC3
#define PB_NextAction__0__PORT 4u
#define PB_NextAction__0__SHIFT 3u
#define PB_NextAction__AG CYREG_PRT4_AG
#define PB_NextAction__AMUX CYREG_PRT4_AMUX
#define PB_NextAction__BIE CYREG_PRT4_BIE
#define PB_NextAction__BIT_MASK CYREG_PRT4_BIT_MASK
#define PB_NextAction__BYP CYREG_PRT4_BYP
#define PB_NextAction__CTL CYREG_PRT4_CTL
#define PB_NextAction__DM0 CYREG_PRT4_DM0
#define PB_NextAction__DM1 CYREG_PRT4_DM1
#define PB_NextAction__DM2 CYREG_PRT4_DM2
#define PB_NextAction__DR CYREG_PRT4_DR
#define PB_NextAction__INP_DIS CYREG_PRT4_INP_DIS
#define PB_NextAction__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PB_NextAction__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PB_NextAction__LCD_EN CYREG_PRT4_LCD_EN
#define PB_NextAction__MASK 0x08u
#define PB_NextAction__PORT 4u
#define PB_NextAction__PRT CYREG_PRT4_PRT
#define PB_NextAction__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PB_NextAction__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PB_NextAction__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PB_NextAction__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PB_NextAction__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PB_NextAction__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PB_NextAction__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PB_NextAction__PS CYREG_PRT4_PS
#define PB_NextAction__SHIFT 3u
#define PB_NextAction__SLW CYREG_PRT4_SLW

/* RTest_DEMUX_A */
#define RTest_DEMUX_A__0__INTTYPE CYREG_PICU5_INTTYPE3
#define RTest_DEMUX_A__0__MASK 0x08u
#define RTest_DEMUX_A__0__PC CYREG_PRT5_PC3
#define RTest_DEMUX_A__0__PORT 5u
#define RTest_DEMUX_A__0__SHIFT 3u
#define RTest_DEMUX_A__AG CYREG_PRT5_AG
#define RTest_DEMUX_A__AMUX CYREG_PRT5_AMUX
#define RTest_DEMUX_A__BIE CYREG_PRT5_BIE
#define RTest_DEMUX_A__BIT_MASK CYREG_PRT5_BIT_MASK
#define RTest_DEMUX_A__BYP CYREG_PRT5_BYP
#define RTest_DEMUX_A__CTL CYREG_PRT5_CTL
#define RTest_DEMUX_A__DM0 CYREG_PRT5_DM0
#define RTest_DEMUX_A__DM1 CYREG_PRT5_DM1
#define RTest_DEMUX_A__DM2 CYREG_PRT5_DM2
#define RTest_DEMUX_A__DR CYREG_PRT5_DR
#define RTest_DEMUX_A__INP_DIS CYREG_PRT5_INP_DIS
#define RTest_DEMUX_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define RTest_DEMUX_A__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RTest_DEMUX_A__LCD_EN CYREG_PRT5_LCD_EN
#define RTest_DEMUX_A__MASK 0x08u
#define RTest_DEMUX_A__PORT 5u
#define RTest_DEMUX_A__PRT CYREG_PRT5_PRT
#define RTest_DEMUX_A__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RTest_DEMUX_A__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RTest_DEMUX_A__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RTest_DEMUX_A__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RTest_DEMUX_A__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RTest_DEMUX_A__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RTest_DEMUX_A__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RTest_DEMUX_A__PS CYREG_PRT5_PS
#define RTest_DEMUX_A__SHIFT 3u
#define RTest_DEMUX_A__SLW CYREG_PRT5_SLW

/* RTest_DEMUX_B */
#define RTest_DEMUX_B__0__INTTYPE CYREG_PICU5_INTTYPE2
#define RTest_DEMUX_B__0__MASK 0x04u
#define RTest_DEMUX_B__0__PC CYREG_PRT5_PC2
#define RTest_DEMUX_B__0__PORT 5u
#define RTest_DEMUX_B__0__SHIFT 2u
#define RTest_DEMUX_B__AG CYREG_PRT5_AG
#define RTest_DEMUX_B__AMUX CYREG_PRT5_AMUX
#define RTest_DEMUX_B__BIE CYREG_PRT5_BIE
#define RTest_DEMUX_B__BIT_MASK CYREG_PRT5_BIT_MASK
#define RTest_DEMUX_B__BYP CYREG_PRT5_BYP
#define RTest_DEMUX_B__CTL CYREG_PRT5_CTL
#define RTest_DEMUX_B__DM0 CYREG_PRT5_DM0
#define RTest_DEMUX_B__DM1 CYREG_PRT5_DM1
#define RTest_DEMUX_B__DM2 CYREG_PRT5_DM2
#define RTest_DEMUX_B__DR CYREG_PRT5_DR
#define RTest_DEMUX_B__INP_DIS CYREG_PRT5_INP_DIS
#define RTest_DEMUX_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define RTest_DEMUX_B__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RTest_DEMUX_B__LCD_EN CYREG_PRT5_LCD_EN
#define RTest_DEMUX_B__MASK 0x04u
#define RTest_DEMUX_B__PORT 5u
#define RTest_DEMUX_B__PRT CYREG_PRT5_PRT
#define RTest_DEMUX_B__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RTest_DEMUX_B__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RTest_DEMUX_B__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RTest_DEMUX_B__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RTest_DEMUX_B__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RTest_DEMUX_B__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RTest_DEMUX_B__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RTest_DEMUX_B__PS CYREG_PRT5_PS
#define RTest_DEMUX_B__SHIFT 2u
#define RTest_DEMUX_B__SLW CYREG_PRT5_SLW

/* RTest_DEMUX_C */
#define RTest_DEMUX_C__0__INTTYPE CYREG_PICU5_INTTYPE1
#define RTest_DEMUX_C__0__MASK 0x02u
#define RTest_DEMUX_C__0__PC CYREG_PRT5_PC1
#define RTest_DEMUX_C__0__PORT 5u
#define RTest_DEMUX_C__0__SHIFT 1u
#define RTest_DEMUX_C__AG CYREG_PRT5_AG
#define RTest_DEMUX_C__AMUX CYREG_PRT5_AMUX
#define RTest_DEMUX_C__BIE CYREG_PRT5_BIE
#define RTest_DEMUX_C__BIT_MASK CYREG_PRT5_BIT_MASK
#define RTest_DEMUX_C__BYP CYREG_PRT5_BYP
#define RTest_DEMUX_C__CTL CYREG_PRT5_CTL
#define RTest_DEMUX_C__DM0 CYREG_PRT5_DM0
#define RTest_DEMUX_C__DM1 CYREG_PRT5_DM1
#define RTest_DEMUX_C__DM2 CYREG_PRT5_DM2
#define RTest_DEMUX_C__DR CYREG_PRT5_DR
#define RTest_DEMUX_C__INP_DIS CYREG_PRT5_INP_DIS
#define RTest_DEMUX_C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define RTest_DEMUX_C__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RTest_DEMUX_C__LCD_EN CYREG_PRT5_LCD_EN
#define RTest_DEMUX_C__MASK 0x02u
#define RTest_DEMUX_C__PORT 5u
#define RTest_DEMUX_C__PRT CYREG_PRT5_PRT
#define RTest_DEMUX_C__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RTest_DEMUX_C__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RTest_DEMUX_C__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RTest_DEMUX_C__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RTest_DEMUX_C__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RTest_DEMUX_C__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RTest_DEMUX_C__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RTest_DEMUX_C__PS CYREG_PRT5_PS
#define RTest_DEMUX_C__SHIFT 1u
#define RTest_DEMUX_C__SLW CYREG_PRT5_SLW

/* RTest_SIREN_EN */
#define RTest_SIREN_EN__0__INTTYPE CYREG_PICU0_INTTYPE0
#define RTest_SIREN_EN__0__MASK 0x01u
#define RTest_SIREN_EN__0__PC CYREG_PRT0_PC0
#define RTest_SIREN_EN__0__PORT 0u
#define RTest_SIREN_EN__0__SHIFT 0u
#define RTest_SIREN_EN__AG CYREG_PRT0_AG
#define RTest_SIREN_EN__AMUX CYREG_PRT0_AMUX
#define RTest_SIREN_EN__BIE CYREG_PRT0_BIE
#define RTest_SIREN_EN__BIT_MASK CYREG_PRT0_BIT_MASK
#define RTest_SIREN_EN__BYP CYREG_PRT0_BYP
#define RTest_SIREN_EN__CTL CYREG_PRT0_CTL
#define RTest_SIREN_EN__DM0 CYREG_PRT0_DM0
#define RTest_SIREN_EN__DM1 CYREG_PRT0_DM1
#define RTest_SIREN_EN__DM2 CYREG_PRT0_DM2
#define RTest_SIREN_EN__DR CYREG_PRT0_DR
#define RTest_SIREN_EN__INP_DIS CYREG_PRT0_INP_DIS
#define RTest_SIREN_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RTest_SIREN_EN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RTest_SIREN_EN__LCD_EN CYREG_PRT0_LCD_EN
#define RTest_SIREN_EN__MASK 0x01u
#define RTest_SIREN_EN__PORT 0u
#define RTest_SIREN_EN__PRT CYREG_PRT0_PRT
#define RTest_SIREN_EN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RTest_SIREN_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RTest_SIREN_EN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RTest_SIREN_EN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RTest_SIREN_EN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RTest_SIREN_EN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RTest_SIREN_EN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RTest_SIREN_EN__PS CYREG_PRT0_PS
#define RTest_SIREN_EN__SHIFT 0u
#define RTest_SIREN_EN__SLW CYREG_PRT0_SLW

/* isr_Timer_10ms */
#define isr_Timer_10ms__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Timer_10ms__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Timer_10ms__INTC_MASK 0x20u
#define isr_Timer_10ms__INTC_NUMBER 5u
#define isr_Timer_10ms__INTC_PRIOR_NUM 4u
#define isr_Timer_10ms__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_Timer_10ms__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Timer_10ms__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Timer_20ms */
#define isr_Timer_20ms__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Timer_20ms__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Timer_20ms__INTC_MASK 0x40u
#define isr_Timer_20ms__INTC_NUMBER 6u
#define isr_Timer_20ms__INTC_PRIOR_NUM 5u
#define isr_Timer_20ms__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_Timer_20ms__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Timer_20ms__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Timer_50ms */
#define isr_Timer_50ms__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Timer_50ms__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Timer_50ms__INTC_MASK 0x80u
#define isr_Timer_50ms__INTC_NUMBER 7u
#define isr_Timer_50ms__INTC_PRIOR_NUM 7u
#define isr_Timer_50ms__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_Timer_50ms__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Timer_50ms__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_AudioStream */
#define ADC_AudioStream_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_AudioStream_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_AudioStream_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_AudioStream_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_AudioStream_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_AudioStream_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_AudioStream_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_AudioStream_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_AudioStream_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_AudioStream_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_AudioStream_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_AudioStream_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_AudioStream_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_AudioStream_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_AudioStream_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_AudioStream_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_AudioStream_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_AudioStream_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_AudioStream_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_AudioStream_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_AudioStream_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_AudioStream_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_AudioStream_IRQ__INTC_MASK 0x01u
#define ADC_AudioStream_IRQ__INTC_NUMBER 0u
#define ADC_AudioStream_IRQ__INTC_PRIOR_NUM 7u
#define ADC_AudioStream_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_AudioStream_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_AudioStream_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_AudioStream_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_AudioStream_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_AudioStream_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_AudioStream_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_AudioStream_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_AudioStream_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_AudioStream_theACLK__INDEX 0x00u
#define ADC_AudioStream_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_AudioStream_theACLK__PM_ACT_MSK 0x01u
#define ADC_AudioStream_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_AudioStream_theACLK__PM_STBY_MSK 0x01u

/* CTest_USB_5V_EN */
#define CTest_USB_5V_EN__0__INTTYPE CYREG_PICU6_INTTYPE3
#define CTest_USB_5V_EN__0__MASK 0x08u
#define CTest_USB_5V_EN__0__PC CYREG_PRT6_PC3
#define CTest_USB_5V_EN__0__PORT 6u
#define CTest_USB_5V_EN__0__SHIFT 3u
#define CTest_USB_5V_EN__AG CYREG_PRT6_AG
#define CTest_USB_5V_EN__AMUX CYREG_PRT6_AMUX
#define CTest_USB_5V_EN__BIE CYREG_PRT6_BIE
#define CTest_USB_5V_EN__BIT_MASK CYREG_PRT6_BIT_MASK
#define CTest_USB_5V_EN__BYP CYREG_PRT6_BYP
#define CTest_USB_5V_EN__CTL CYREG_PRT6_CTL
#define CTest_USB_5V_EN__DM0 CYREG_PRT6_DM0
#define CTest_USB_5V_EN__DM1 CYREG_PRT6_DM1
#define CTest_USB_5V_EN__DM2 CYREG_PRT6_DM2
#define CTest_USB_5V_EN__DR CYREG_PRT6_DR
#define CTest_USB_5V_EN__INP_DIS CYREG_PRT6_INP_DIS
#define CTest_USB_5V_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CTest_USB_5V_EN__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CTest_USB_5V_EN__LCD_EN CYREG_PRT6_LCD_EN
#define CTest_USB_5V_EN__MASK 0x08u
#define CTest_USB_5V_EN__PORT 6u
#define CTest_USB_5V_EN__PRT CYREG_PRT6_PRT
#define CTest_USB_5V_EN__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CTest_USB_5V_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CTest_USB_5V_EN__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CTest_USB_5V_EN__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CTest_USB_5V_EN__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CTest_USB_5V_EN__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CTest_USB_5V_EN__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CTest_USB_5V_EN__PS CYREG_PRT6_PS
#define CTest_USB_5V_EN__SHIFT 3u
#define CTest_USB_5V_EN__SLW CYREG_PRT6_SLW

/* MUX_CTRL_115200 */
#define MUX_CTRL_115200_Sync_ctrl_reg__0__MASK 0x01u
#define MUX_CTRL_115200_Sync_ctrl_reg__0__POS 0
#define MUX_CTRL_115200_Sync_ctrl_reg__1__MASK 0x02u
#define MUX_CTRL_115200_Sync_ctrl_reg__1__POS 1
#define MUX_CTRL_115200_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define MUX_CTRL_115200_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define MUX_CTRL_115200_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define MUX_CTRL_115200_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define MUX_CTRL_115200_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define MUX_CTRL_115200_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define MUX_CTRL_115200_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define MUX_CTRL_115200_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define MUX_CTRL_115200_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define MUX_CTRL_115200_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define MUX_CTRL_115200_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define MUX_CTRL_115200_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define MUX_CTRL_115200_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define MUX_CTRL_115200_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define MUX_CTRL_115200_Sync_ctrl_reg__MASK 0x03u
#define MUX_CTRL_115200_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define MUX_CTRL_115200_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define MUX_CTRL_115200_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* MUX_CTRL_230400 */
#define MUX_CTRL_230400_Sync_ctrl_reg__0__MASK 0x01u
#define MUX_CTRL_230400_Sync_ctrl_reg__0__POS 0
#define MUX_CTRL_230400_Sync_ctrl_reg__1__MASK 0x02u
#define MUX_CTRL_230400_Sync_ctrl_reg__1__POS 1
#define MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define MUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define MUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define MUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define MUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define MUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define MUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define MUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define MUX_CTRL_230400_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define MUX_CTRL_230400_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define MUX_CTRL_230400_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define MUX_CTRL_230400_Sync_ctrl_reg__MASK 0x03u
#define MUX_CTRL_230400_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define MUX_CTRL_230400_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define MUX_CTRL_230400_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* MUX_CTRL_460800 */
#define MUX_CTRL_460800_Sync_ctrl_reg__0__MASK 0x01u
#define MUX_CTRL_460800_Sync_ctrl_reg__0__POS 0
#define MUX_CTRL_460800_Sync_ctrl_reg__1__MASK 0x02u
#define MUX_CTRL_460800_Sync_ctrl_reg__1__POS 1
#define MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define MUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define MUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define MUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define MUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define MUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define MUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define MUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define MUX_CTRL_460800_Sync_ctrl_reg__2__MASK 0x04u
#define MUX_CTRL_460800_Sync_ctrl_reg__2__POS 2
#define MUX_CTRL_460800_Sync_ctrl_reg__3__MASK 0x08u
#define MUX_CTRL_460800_Sync_ctrl_reg__3__POS 3
#define MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define MUX_CTRL_460800_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define MUX_CTRL_460800_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define MUX_CTRL_460800_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define MUX_CTRL_460800_Sync_ctrl_reg__MASK 0x0Fu
#define MUX_CTRL_460800_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define MUX_CTRL_460800_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define MUX_CTRL_460800_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* RTest_DEMUX_COM */
#define RTest_DEMUX_COM__0__INTTYPE CYREG_PICU6_INTTYPE7
#define RTest_DEMUX_COM__0__MASK 0x80u
#define RTest_DEMUX_COM__0__PC CYREG_PRT6_PC7
#define RTest_DEMUX_COM__0__PORT 6u
#define RTest_DEMUX_COM__0__SHIFT 7u
#define RTest_DEMUX_COM__AG CYREG_PRT6_AG
#define RTest_DEMUX_COM__AMUX CYREG_PRT6_AMUX
#define RTest_DEMUX_COM__BIE CYREG_PRT6_BIE
#define RTest_DEMUX_COM__BIT_MASK CYREG_PRT6_BIT_MASK
#define RTest_DEMUX_COM__BYP CYREG_PRT6_BYP
#define RTest_DEMUX_COM__CTL CYREG_PRT6_CTL
#define RTest_DEMUX_COM__DM0 CYREG_PRT6_DM0
#define RTest_DEMUX_COM__DM1 CYREG_PRT6_DM1
#define RTest_DEMUX_COM__DM2 CYREG_PRT6_DM2
#define RTest_DEMUX_COM__DR CYREG_PRT6_DR
#define RTest_DEMUX_COM__INP_DIS CYREG_PRT6_INP_DIS
#define RTest_DEMUX_COM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define RTest_DEMUX_COM__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RTest_DEMUX_COM__LCD_EN CYREG_PRT6_LCD_EN
#define RTest_DEMUX_COM__MASK 0x80u
#define RTest_DEMUX_COM__PORT 6u
#define RTest_DEMUX_COM__PRT CYREG_PRT6_PRT
#define RTest_DEMUX_COM__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RTest_DEMUX_COM__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RTest_DEMUX_COM__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RTest_DEMUX_COM__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RTest_DEMUX_COM__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RTest_DEMUX_COM__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RTest_DEMUX_COM__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RTest_DEMUX_COM__PS CYREG_PRT6_PS
#define RTest_DEMUX_COM__SHIFT 7u
#define RTest_DEMUX_COM__SLW CYREG_PRT6_SLW

/* isr_UART_115200 */
#define isr_UART_115200__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_UART_115200__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_UART_115200__INTC_MASK 0x100u
#define isr_UART_115200__INTC_NUMBER 8u
#define isr_UART_115200__INTC_PRIOR_NUM 7u
#define isr_UART_115200__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_UART_115200__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_UART_115200__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_UART_230400 */
#define isr_UART_230400__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_UART_230400__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_UART_230400__INTC_MASK 0x200u
#define isr_UART_230400__INTC_NUMBER 9u
#define isr_UART_230400__INTC_PRIOR_NUM 2u
#define isr_UART_230400__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define isr_UART_230400__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_UART_230400__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_UART_460800 */
#define isr_UART_460800__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_UART_460800__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_UART_460800__INTC_MASK 0x400u
#define isr_UART_460800__INTC_NUMBER 10u
#define isr_UART_460800__INTC_PRIOR_NUM 2u
#define isr_UART_460800__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define isr_UART_460800__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_UART_460800__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* RTest_BLOCK_1_EN */
#define RTest_BLOCK_1_EN__0__INTTYPE CYREG_PICU15_INTTYPE0
#define RTest_BLOCK_1_EN__0__MASK 0x01u
#define RTest_BLOCK_1_EN__0__PC CYREG_IO_PC_PRT15_PC0
#define RTest_BLOCK_1_EN__0__PORT 15u
#define RTest_BLOCK_1_EN__0__SHIFT 0u
#define RTest_BLOCK_1_EN__AG CYREG_PRT15_AG
#define RTest_BLOCK_1_EN__AMUX CYREG_PRT15_AMUX
#define RTest_BLOCK_1_EN__BIE CYREG_PRT15_BIE
#define RTest_BLOCK_1_EN__BIT_MASK CYREG_PRT15_BIT_MASK
#define RTest_BLOCK_1_EN__BYP CYREG_PRT15_BYP
#define RTest_BLOCK_1_EN__CTL CYREG_PRT15_CTL
#define RTest_BLOCK_1_EN__DM0 CYREG_PRT15_DM0
#define RTest_BLOCK_1_EN__DM1 CYREG_PRT15_DM1
#define RTest_BLOCK_1_EN__DM2 CYREG_PRT15_DM2
#define RTest_BLOCK_1_EN__DR CYREG_PRT15_DR
#define RTest_BLOCK_1_EN__INP_DIS CYREG_PRT15_INP_DIS
#define RTest_BLOCK_1_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define RTest_BLOCK_1_EN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define RTest_BLOCK_1_EN__LCD_EN CYREG_PRT15_LCD_EN
#define RTest_BLOCK_1_EN__MASK 0x01u
#define RTest_BLOCK_1_EN__PORT 15u
#define RTest_BLOCK_1_EN__PRT CYREG_PRT15_PRT
#define RTest_BLOCK_1_EN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define RTest_BLOCK_1_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define RTest_BLOCK_1_EN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define RTest_BLOCK_1_EN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define RTest_BLOCK_1_EN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define RTest_BLOCK_1_EN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define RTest_BLOCK_1_EN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define RTest_BLOCK_1_EN__PS CYREG_PRT15_PS
#define RTest_BLOCK_1_EN__SHIFT 0u
#define RTest_BLOCK_1_EN__SLW CYREG_PRT15_SLW

/* RTest_BLOCK_2_EN */
#define RTest_BLOCK_2_EN__0__INTTYPE CYREG_PICU15_INTTYPE6
#define RTest_BLOCK_2_EN__0__MASK 0x40u
#define RTest_BLOCK_2_EN__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define RTest_BLOCK_2_EN__0__PORT 15u
#define RTest_BLOCK_2_EN__0__SHIFT 6u
#define RTest_BLOCK_2_EN__AG CYREG_PRT15_AG
#define RTest_BLOCK_2_EN__AMUX CYREG_PRT15_AMUX
#define RTest_BLOCK_2_EN__BIE CYREG_PRT15_BIE
#define RTest_BLOCK_2_EN__BIT_MASK CYREG_PRT15_BIT_MASK
#define RTest_BLOCK_2_EN__BYP CYREG_PRT15_BYP
#define RTest_BLOCK_2_EN__CTL CYREG_PRT15_CTL
#define RTest_BLOCK_2_EN__DM0 CYREG_PRT15_DM0
#define RTest_BLOCK_2_EN__DM1 CYREG_PRT15_DM1
#define RTest_BLOCK_2_EN__DM2 CYREG_PRT15_DM2
#define RTest_BLOCK_2_EN__DR CYREG_PRT15_DR
#define RTest_BLOCK_2_EN__INP_DIS CYREG_PRT15_INP_DIS
#define RTest_BLOCK_2_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define RTest_BLOCK_2_EN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define RTest_BLOCK_2_EN__LCD_EN CYREG_PRT15_LCD_EN
#define RTest_BLOCK_2_EN__MASK 0x40u
#define RTest_BLOCK_2_EN__PORT 15u
#define RTest_BLOCK_2_EN__PRT CYREG_PRT15_PRT
#define RTest_BLOCK_2_EN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define RTest_BLOCK_2_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define RTest_BLOCK_2_EN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define RTest_BLOCK_2_EN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define RTest_BLOCK_2_EN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define RTest_BLOCK_2_EN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define RTest_BLOCK_2_EN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define RTest_BLOCK_2_EN__PS CYREG_PRT15_PS
#define RTest_BLOCK_2_EN__SHIFT 6u
#define RTest_BLOCK_2_EN__SLW CYREG_PRT15_SLW

/* RTest_BLOCK_3_EN */
#define RTest_BLOCK_3_EN__0__INTTYPE CYREG_PICU5_INTTYPE0
#define RTest_BLOCK_3_EN__0__MASK 0x01u
#define RTest_BLOCK_3_EN__0__PC CYREG_PRT5_PC0
#define RTest_BLOCK_3_EN__0__PORT 5u
#define RTest_BLOCK_3_EN__0__SHIFT 0u
#define RTest_BLOCK_3_EN__AG CYREG_PRT5_AG
#define RTest_BLOCK_3_EN__AMUX CYREG_PRT5_AMUX
#define RTest_BLOCK_3_EN__BIE CYREG_PRT5_BIE
#define RTest_BLOCK_3_EN__BIT_MASK CYREG_PRT5_BIT_MASK
#define RTest_BLOCK_3_EN__BYP CYREG_PRT5_BYP
#define RTest_BLOCK_3_EN__CTL CYREG_PRT5_CTL
#define RTest_BLOCK_3_EN__DM0 CYREG_PRT5_DM0
#define RTest_BLOCK_3_EN__DM1 CYREG_PRT5_DM1
#define RTest_BLOCK_3_EN__DM2 CYREG_PRT5_DM2
#define RTest_BLOCK_3_EN__DR CYREG_PRT5_DR
#define RTest_BLOCK_3_EN__INP_DIS CYREG_PRT5_INP_DIS
#define RTest_BLOCK_3_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define RTest_BLOCK_3_EN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RTest_BLOCK_3_EN__LCD_EN CYREG_PRT5_LCD_EN
#define RTest_BLOCK_3_EN__MASK 0x01u
#define RTest_BLOCK_3_EN__PORT 5u
#define RTest_BLOCK_3_EN__PRT CYREG_PRT5_PRT
#define RTest_BLOCK_3_EN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RTest_BLOCK_3_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RTest_BLOCK_3_EN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RTest_BLOCK_3_EN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RTest_BLOCK_3_EN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RTest_BLOCK_3_EN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RTest_BLOCK_3_EN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RTest_BLOCK_3_EN__PS CYREG_PRT5_PS
#define RTest_BLOCK_3_EN__SHIFT 0u
#define RTest_BLOCK_3_EN__SLW CYREG_PRT5_SLW

/* RTest_BLOCK_4_EN */
#define RTest_BLOCK_4_EN__0__INTTYPE CYREG_PICU15_INTTYPE7
#define RTest_BLOCK_4_EN__0__MASK 0x80u
#define RTest_BLOCK_4_EN__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define RTest_BLOCK_4_EN__0__PORT 15u
#define RTest_BLOCK_4_EN__0__SHIFT 7u
#define RTest_BLOCK_4_EN__AG CYREG_PRT15_AG
#define RTest_BLOCK_4_EN__AMUX CYREG_PRT15_AMUX
#define RTest_BLOCK_4_EN__BIE CYREG_PRT15_BIE
#define RTest_BLOCK_4_EN__BIT_MASK CYREG_PRT15_BIT_MASK
#define RTest_BLOCK_4_EN__BYP CYREG_PRT15_BYP
#define RTest_BLOCK_4_EN__CTL CYREG_PRT15_CTL
#define RTest_BLOCK_4_EN__DM0 CYREG_PRT15_DM0
#define RTest_BLOCK_4_EN__DM1 CYREG_PRT15_DM1
#define RTest_BLOCK_4_EN__DM2 CYREG_PRT15_DM2
#define RTest_BLOCK_4_EN__DR CYREG_PRT15_DR
#define RTest_BLOCK_4_EN__INP_DIS CYREG_PRT15_INP_DIS
#define RTest_BLOCK_4_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define RTest_BLOCK_4_EN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define RTest_BLOCK_4_EN__LCD_EN CYREG_PRT15_LCD_EN
#define RTest_BLOCK_4_EN__MASK 0x80u
#define RTest_BLOCK_4_EN__PORT 15u
#define RTest_BLOCK_4_EN__PRT CYREG_PRT15_PRT
#define RTest_BLOCK_4_EN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define RTest_BLOCK_4_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define RTest_BLOCK_4_EN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define RTest_BLOCK_4_EN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define RTest_BLOCK_4_EN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define RTest_BLOCK_4_EN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define RTest_BLOCK_4_EN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define RTest_BLOCK_4_EN__PS CYREG_PRT15_PS
#define RTest_BLOCK_4_EN__SHIFT 7u
#define RTest_BLOCK_4_EN__SLW CYREG_PRT15_SLW

/* DEMUX_CTRL_230400 */
#define DEMUX_CTRL_230400_Sync_ctrl_reg__0__MASK 0x01u
#define DEMUX_CTRL_230400_Sync_ctrl_reg__0__POS 0
#define DEMUX_CTRL_230400_Sync_ctrl_reg__1__MASK 0x02u
#define DEMUX_CTRL_230400_Sync_ctrl_reg__1__POS 1
#define DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define DEMUX_CTRL_230400_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define DEMUX_CTRL_230400_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__MASK 0x03u
#define DEMUX_CTRL_230400_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define DEMUX_CTRL_230400_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* DEMUX_CTRL_460800 */
#define DEMUX_CTRL_460800_Sync_ctrl_reg__0__MASK 0x01u
#define DEMUX_CTRL_460800_Sync_ctrl_reg__0__POS 0
#define DEMUX_CTRL_460800_Sync_ctrl_reg__1__MASK 0x02u
#define DEMUX_CTRL_460800_Sync_ctrl_reg__1__POS 1
#define DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define DEMUX_CTRL_460800_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB08_CTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB08_CTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__MASK 0x03u
#define DEMUX_CTRL_460800_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define DEMUX_CTRL_460800_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB08_MSK

/* CTest_USB_DEBUG_RX */
#define CTest_USB_DEBUG_RX__0__INTTYPE CYREG_PICU2_INTTYPE6
#define CTest_USB_DEBUG_RX__0__MASK 0x40u
#define CTest_USB_DEBUG_RX__0__PC CYREG_PRT2_PC6
#define CTest_USB_DEBUG_RX__0__PORT 2u
#define CTest_USB_DEBUG_RX__0__SHIFT 6u
#define CTest_USB_DEBUG_RX__AG CYREG_PRT2_AG
#define CTest_USB_DEBUG_RX__AMUX CYREG_PRT2_AMUX
#define CTest_USB_DEBUG_RX__BIE CYREG_PRT2_BIE
#define CTest_USB_DEBUG_RX__BIT_MASK CYREG_PRT2_BIT_MASK
#define CTest_USB_DEBUG_RX__BYP CYREG_PRT2_BYP
#define CTest_USB_DEBUG_RX__CTL CYREG_PRT2_CTL
#define CTest_USB_DEBUG_RX__DM0 CYREG_PRT2_DM0
#define CTest_USB_DEBUG_RX__DM1 CYREG_PRT2_DM1
#define CTest_USB_DEBUG_RX__DM2 CYREG_PRT2_DM2
#define CTest_USB_DEBUG_RX__DR CYREG_PRT2_DR
#define CTest_USB_DEBUG_RX__INP_DIS CYREG_PRT2_INP_DIS
#define CTest_USB_DEBUG_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CTest_USB_DEBUG_RX__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CTest_USB_DEBUG_RX__LCD_EN CYREG_PRT2_LCD_EN
#define CTest_USB_DEBUG_RX__MASK 0x40u
#define CTest_USB_DEBUG_RX__PORT 2u
#define CTest_USB_DEBUG_RX__PRT CYREG_PRT2_PRT
#define CTest_USB_DEBUG_RX__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CTest_USB_DEBUG_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CTest_USB_DEBUG_RX__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CTest_USB_DEBUG_RX__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CTest_USB_DEBUG_RX__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CTest_USB_DEBUG_RX__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CTest_USB_DEBUG_RX__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CTest_USB_DEBUG_RX__PS CYREG_PRT2_PS
#define CTest_USB_DEBUG_RX__SHIFT 6u
#define CTest_USB_DEBUG_RX__SLW CYREG_PRT2_SLW

/* CTest_CONT_VBATT_EN */
#define CTest_CONT_VBATT_EN__0__INTTYPE CYREG_PICU2_INTTYPE4
#define CTest_CONT_VBATT_EN__0__MASK 0x10u
#define CTest_CONT_VBATT_EN__0__PC CYREG_PRT2_PC4
#define CTest_CONT_VBATT_EN__0__PORT 2u
#define CTest_CONT_VBATT_EN__0__SHIFT 4u
#define CTest_CONT_VBATT_EN__AG CYREG_PRT2_AG
#define CTest_CONT_VBATT_EN__AMUX CYREG_PRT2_AMUX
#define CTest_CONT_VBATT_EN__BIE CYREG_PRT2_BIE
#define CTest_CONT_VBATT_EN__BIT_MASK CYREG_PRT2_BIT_MASK
#define CTest_CONT_VBATT_EN__BYP CYREG_PRT2_BYP
#define CTest_CONT_VBATT_EN__CTL CYREG_PRT2_CTL
#define CTest_CONT_VBATT_EN__DM0 CYREG_PRT2_DM0
#define CTest_CONT_VBATT_EN__DM1 CYREG_PRT2_DM1
#define CTest_CONT_VBATT_EN__DM2 CYREG_PRT2_DM2
#define CTest_CONT_VBATT_EN__DR CYREG_PRT2_DR
#define CTest_CONT_VBATT_EN__INP_DIS CYREG_PRT2_INP_DIS
#define CTest_CONT_VBATT_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CTest_CONT_VBATT_EN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CTest_CONT_VBATT_EN__LCD_EN CYREG_PRT2_LCD_EN
#define CTest_CONT_VBATT_EN__MASK 0x10u
#define CTest_CONT_VBATT_EN__PORT 2u
#define CTest_CONT_VBATT_EN__PRT CYREG_PRT2_PRT
#define CTest_CONT_VBATT_EN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CTest_CONT_VBATT_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CTest_CONT_VBATT_EN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CTest_CONT_VBATT_EN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CTest_CONT_VBATT_EN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CTest_CONT_VBATT_EN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CTest_CONT_VBATT_EN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CTest_CONT_VBATT_EN__PS CYREG_PRT2_PS
#define CTest_CONT_VBATT_EN__SHIFT 4u
#define CTest_CONT_VBATT_EN__SLW CYREG_PRT2_SLW

/* CTest_RS485_QUAD_RX */
#define CTest_RS485_QUAD_RX__0__INTTYPE CYREG_PICU2_INTTYPE0
#define CTest_RS485_QUAD_RX__0__MASK 0x01u
#define CTest_RS485_QUAD_RX__0__PC CYREG_PRT2_PC0
#define CTest_RS485_QUAD_RX__0__PORT 2u
#define CTest_RS485_QUAD_RX__0__SHIFT 0u
#define CTest_RS485_QUAD_RX__AG CYREG_PRT2_AG
#define CTest_RS485_QUAD_RX__AMUX CYREG_PRT2_AMUX
#define CTest_RS485_QUAD_RX__BIE CYREG_PRT2_BIE
#define CTest_RS485_QUAD_RX__BIT_MASK CYREG_PRT2_BIT_MASK
#define CTest_RS485_QUAD_RX__BYP CYREG_PRT2_BYP
#define CTest_RS485_QUAD_RX__CTL CYREG_PRT2_CTL
#define CTest_RS485_QUAD_RX__DM0 CYREG_PRT2_DM0
#define CTest_RS485_QUAD_RX__DM1 CYREG_PRT2_DM1
#define CTest_RS485_QUAD_RX__DM2 CYREG_PRT2_DM2
#define CTest_RS485_QUAD_RX__DR CYREG_PRT2_DR
#define CTest_RS485_QUAD_RX__INP_DIS CYREG_PRT2_INP_DIS
#define CTest_RS485_QUAD_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CTest_RS485_QUAD_RX__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CTest_RS485_QUAD_RX__LCD_EN CYREG_PRT2_LCD_EN
#define CTest_RS485_QUAD_RX__MASK 0x01u
#define CTest_RS485_QUAD_RX__PORT 2u
#define CTest_RS485_QUAD_RX__PRT CYREG_PRT2_PRT
#define CTest_RS485_QUAD_RX__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CTest_RS485_QUAD_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CTest_RS485_QUAD_RX__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CTest_RS485_QUAD_RX__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CTest_RS485_QUAD_RX__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CTest_RS485_QUAD_RX__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CTest_RS485_QUAD_RX__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CTest_RS485_QUAD_RX__PS CYREG_PRT2_PS
#define CTest_RS485_QUAD_RX__SHIFT 0u
#define CTest_RS485_QUAD_RX__SLW CYREG_PRT2_SLW

/* RTest_RS485_CONT_RX */
#define RTest_RS485_CONT_RX__0__INTTYPE CYREG_PICU12_INTTYPE4
#define RTest_RS485_CONT_RX__0__MASK 0x10u
#define RTest_RS485_CONT_RX__0__PC CYREG_PRT12_PC4
#define RTest_RS485_CONT_RX__0__PORT 12u
#define RTest_RS485_CONT_RX__0__SHIFT 4u
#define RTest_RS485_CONT_RX__AG CYREG_PRT12_AG
#define RTest_RS485_CONT_RX__BIE CYREG_PRT12_BIE
#define RTest_RS485_CONT_RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define RTest_RS485_CONT_RX__BYP CYREG_PRT12_BYP
#define RTest_RS485_CONT_RX__DM0 CYREG_PRT12_DM0
#define RTest_RS485_CONT_RX__DM1 CYREG_PRT12_DM1
#define RTest_RS485_CONT_RX__DM2 CYREG_PRT12_DM2
#define RTest_RS485_CONT_RX__DR CYREG_PRT12_DR
#define RTest_RS485_CONT_RX__INP_DIS CYREG_PRT12_INP_DIS
#define RTest_RS485_CONT_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RTest_RS485_CONT_RX__MASK 0x10u
#define RTest_RS485_CONT_RX__PORT 12u
#define RTest_RS485_CONT_RX__PRT CYREG_PRT12_PRT
#define RTest_RS485_CONT_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RTest_RS485_CONT_RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RTest_RS485_CONT_RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RTest_RS485_CONT_RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RTest_RS485_CONT_RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RTest_RS485_CONT_RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RTest_RS485_CONT_RX__PS CYREG_PRT12_PS
#define RTest_RS485_CONT_RX__SHIFT 4u
#define RTest_RS485_CONT_RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define RTest_RS485_CONT_RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RTest_RS485_CONT_RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RTest_RS485_CONT_RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RTest_RS485_CONT_RX__SLW CYREG_PRT12_SLW

/* RTest_RS485_CONT_TX */
#define RTest_RS485_CONT_TX__0__INTTYPE CYREG_PICU12_INTTYPE5
#define RTest_RS485_CONT_TX__0__MASK 0x20u
#define RTest_RS485_CONT_TX__0__PC CYREG_PRT12_PC5
#define RTest_RS485_CONT_TX__0__PORT 12u
#define RTest_RS485_CONT_TX__0__SHIFT 5u
#define RTest_RS485_CONT_TX__AG CYREG_PRT12_AG
#define RTest_RS485_CONT_TX__BIE CYREG_PRT12_BIE
#define RTest_RS485_CONT_TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define RTest_RS485_CONT_TX__BYP CYREG_PRT12_BYP
#define RTest_RS485_CONT_TX__DM0 CYREG_PRT12_DM0
#define RTest_RS485_CONT_TX__DM1 CYREG_PRT12_DM1
#define RTest_RS485_CONT_TX__DM2 CYREG_PRT12_DM2
#define RTest_RS485_CONT_TX__DR CYREG_PRT12_DR
#define RTest_RS485_CONT_TX__INP_DIS CYREG_PRT12_INP_DIS
#define RTest_RS485_CONT_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RTest_RS485_CONT_TX__MASK 0x20u
#define RTest_RS485_CONT_TX__PORT 12u
#define RTest_RS485_CONT_TX__PRT CYREG_PRT12_PRT
#define RTest_RS485_CONT_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RTest_RS485_CONT_TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RTest_RS485_CONT_TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RTest_RS485_CONT_TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RTest_RS485_CONT_TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RTest_RS485_CONT_TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RTest_RS485_CONT_TX__PS CYREG_PRT12_PS
#define RTest_RS485_CONT_TX__SHIFT 5u
#define RTest_RS485_CONT_TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define RTest_RS485_CONT_TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RTest_RS485_CONT_TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RTest_RS485_CONT_TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RTest_RS485_CONT_TX__SLW CYREG_PRT12_SLW

/* RTest_RS485_QUAD_TX */
#define RTest_RS485_QUAD_TX__0__INTTYPE CYREG_PICU2_INTTYPE7
#define RTest_RS485_QUAD_TX__0__MASK 0x80u
#define RTest_RS485_QUAD_TX__0__PC CYREG_PRT2_PC7
#define RTest_RS485_QUAD_TX__0__PORT 2u
#define RTest_RS485_QUAD_TX__0__SHIFT 7u
#define RTest_RS485_QUAD_TX__AG CYREG_PRT2_AG
#define RTest_RS485_QUAD_TX__AMUX CYREG_PRT2_AMUX
#define RTest_RS485_QUAD_TX__BIE CYREG_PRT2_BIE
#define RTest_RS485_QUAD_TX__BIT_MASK CYREG_PRT2_BIT_MASK
#define RTest_RS485_QUAD_TX__BYP CYREG_PRT2_BYP
#define RTest_RS485_QUAD_TX__CTL CYREG_PRT2_CTL
#define RTest_RS485_QUAD_TX__DM0 CYREG_PRT2_DM0
#define RTest_RS485_QUAD_TX__DM1 CYREG_PRT2_DM1
#define RTest_RS485_QUAD_TX__DM2 CYREG_PRT2_DM2
#define RTest_RS485_QUAD_TX__DR CYREG_PRT2_DR
#define RTest_RS485_QUAD_TX__INP_DIS CYREG_PRT2_INP_DIS
#define RTest_RS485_QUAD_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RTest_RS485_QUAD_TX__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RTest_RS485_QUAD_TX__LCD_EN CYREG_PRT2_LCD_EN
#define RTest_RS485_QUAD_TX__MASK 0x80u
#define RTest_RS485_QUAD_TX__PORT 2u
#define RTest_RS485_QUAD_TX__PRT CYREG_PRT2_PRT
#define RTest_RS485_QUAD_TX__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RTest_RS485_QUAD_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RTest_RS485_QUAD_TX__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RTest_RS485_QUAD_TX__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RTest_RS485_QUAD_TX__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RTest_RS485_QUAD_TX__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RTest_RS485_QUAD_TX__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RTest_RS485_QUAD_TX__PS CYREG_PRT2_PS
#define RTest_RS485_QUAD_TX__SHIFT 7u
#define RTest_RS485_QUAD_TX__SLW CYREG_PRT2_SLW

/* RTest_UART_SIREN_RX */
#define RTest_UART_SIREN_RX__0__INTTYPE CYREG_PICU4_INTTYPE1
#define RTest_UART_SIREN_RX__0__MASK 0x02u
#define RTest_UART_SIREN_RX__0__PC CYREG_PRT4_PC1
#define RTest_UART_SIREN_RX__0__PORT 4u
#define RTest_UART_SIREN_RX__0__SHIFT 1u
#define RTest_UART_SIREN_RX__AG CYREG_PRT4_AG
#define RTest_UART_SIREN_RX__AMUX CYREG_PRT4_AMUX
#define RTest_UART_SIREN_RX__BIE CYREG_PRT4_BIE
#define RTest_UART_SIREN_RX__BIT_MASK CYREG_PRT4_BIT_MASK
#define RTest_UART_SIREN_RX__BYP CYREG_PRT4_BYP
#define RTest_UART_SIREN_RX__CTL CYREG_PRT4_CTL
#define RTest_UART_SIREN_RX__DM0 CYREG_PRT4_DM0
#define RTest_UART_SIREN_RX__DM1 CYREG_PRT4_DM1
#define RTest_UART_SIREN_RX__DM2 CYREG_PRT4_DM2
#define RTest_UART_SIREN_RX__DR CYREG_PRT4_DR
#define RTest_UART_SIREN_RX__INP_DIS CYREG_PRT4_INP_DIS
#define RTest_UART_SIREN_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define RTest_UART_SIREN_RX__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RTest_UART_SIREN_RX__LCD_EN CYREG_PRT4_LCD_EN
#define RTest_UART_SIREN_RX__MASK 0x02u
#define RTest_UART_SIREN_RX__PORT 4u
#define RTest_UART_SIREN_RX__PRT CYREG_PRT4_PRT
#define RTest_UART_SIREN_RX__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RTest_UART_SIREN_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RTest_UART_SIREN_RX__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RTest_UART_SIREN_RX__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RTest_UART_SIREN_RX__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RTest_UART_SIREN_RX__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RTest_UART_SIREN_RX__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RTest_UART_SIREN_RX__PS CYREG_PRT4_PS
#define RTest_UART_SIREN_RX__SHIFT 1u
#define RTest_UART_SIREN_RX__SLW CYREG_PRT4_SLW

/* RTest_UART_SIREN_TX */
#define RTest_UART_SIREN_TX__0__INTTYPE CYREG_PICU4_INTTYPE0
#define RTest_UART_SIREN_TX__0__MASK 0x01u
#define RTest_UART_SIREN_TX__0__PC CYREG_PRT4_PC0
#define RTest_UART_SIREN_TX__0__PORT 4u
#define RTest_UART_SIREN_TX__0__SHIFT 0u
#define RTest_UART_SIREN_TX__AG CYREG_PRT4_AG
#define RTest_UART_SIREN_TX__AMUX CYREG_PRT4_AMUX
#define RTest_UART_SIREN_TX__BIE CYREG_PRT4_BIE
#define RTest_UART_SIREN_TX__BIT_MASK CYREG_PRT4_BIT_MASK
#define RTest_UART_SIREN_TX__BYP CYREG_PRT4_BYP
#define RTest_UART_SIREN_TX__CTL CYREG_PRT4_CTL
#define RTest_UART_SIREN_TX__DM0 CYREG_PRT4_DM0
#define RTest_UART_SIREN_TX__DM1 CYREG_PRT4_DM1
#define RTest_UART_SIREN_TX__DM2 CYREG_PRT4_DM2
#define RTest_UART_SIREN_TX__DR CYREG_PRT4_DR
#define RTest_UART_SIREN_TX__INP_DIS CYREG_PRT4_INP_DIS
#define RTest_UART_SIREN_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define RTest_UART_SIREN_TX__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RTest_UART_SIREN_TX__LCD_EN CYREG_PRT4_LCD_EN
#define RTest_UART_SIREN_TX__MASK 0x01u
#define RTest_UART_SIREN_TX__PORT 4u
#define RTest_UART_SIREN_TX__PRT CYREG_PRT4_PRT
#define RTest_UART_SIREN_TX__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RTest_UART_SIREN_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RTest_UART_SIREN_TX__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RTest_UART_SIREN_TX__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RTest_UART_SIREN_TX__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RTest_UART_SIREN_TX__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RTest_UART_SIREN_TX__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RTest_UART_SIREN_TX__PS CYREG_PRT4_PS
#define RTest_UART_SIREN_TX__SHIFT 0u
#define RTest_UART_SIREN_TX__SLW CYREG_PRT4_SLW

/* isr_ADC_AudioStream */
#define isr_ADC_AudioStream__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_ADC_AudioStream__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_ADC_AudioStream__INTC_MASK 0x10u
#define isr_ADC_AudioStream__INTC_NUMBER 4u
#define isr_ADC_AudioStream__INTC_PRIOR_NUM 7u
#define isr_ADC_AudioStream__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_ADC_AudioStream__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_ADC_AudioStream__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CTest_RS485_RELAY_RX */
#define CTest_RS485_RELAY_RX__0__INTTYPE CYREG_PICU2_INTTYPE2
#define CTest_RS485_RELAY_RX__0__MASK 0x04u
#define CTest_RS485_RELAY_RX__0__PC CYREG_PRT2_PC2
#define CTest_RS485_RELAY_RX__0__PORT 2u
#define CTest_RS485_RELAY_RX__0__SHIFT 2u
#define CTest_RS485_RELAY_RX__AG CYREG_PRT2_AG
#define CTest_RS485_RELAY_RX__AMUX CYREG_PRT2_AMUX
#define CTest_RS485_RELAY_RX__BIE CYREG_PRT2_BIE
#define CTest_RS485_RELAY_RX__BIT_MASK CYREG_PRT2_BIT_MASK
#define CTest_RS485_RELAY_RX__BYP CYREG_PRT2_BYP
#define CTest_RS485_RELAY_RX__CTL CYREG_PRT2_CTL
#define CTest_RS485_RELAY_RX__DM0 CYREG_PRT2_DM0
#define CTest_RS485_RELAY_RX__DM1 CYREG_PRT2_DM1
#define CTest_RS485_RELAY_RX__DM2 CYREG_PRT2_DM2
#define CTest_RS485_RELAY_RX__DR CYREG_PRT2_DR
#define CTest_RS485_RELAY_RX__INP_DIS CYREG_PRT2_INP_DIS
#define CTest_RS485_RELAY_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CTest_RS485_RELAY_RX__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CTest_RS485_RELAY_RX__LCD_EN CYREG_PRT2_LCD_EN
#define CTest_RS485_RELAY_RX__MASK 0x04u
#define CTest_RS485_RELAY_RX__PORT 2u
#define CTest_RS485_RELAY_RX__PRT CYREG_PRT2_PRT
#define CTest_RS485_RELAY_RX__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CTest_RS485_RELAY_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CTest_RS485_RELAY_RX__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CTest_RS485_RELAY_RX__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CTest_RS485_RELAY_RX__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CTest_RS485_RELAY_RX__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CTest_RS485_RELAY_RX__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CTest_RS485_RELAY_RX__PS CYREG_PRT2_PS
#define CTest_RS485_RELAY_RX__SHIFT 2u
#define CTest_RS485_RELAY_RX__SLW CYREG_PRT2_SLW

/* CTest_RS485_RELAY_TX */
#define CTest_RS485_RELAY_TX__0__INTTYPE CYREG_PICU2_INTTYPE3
#define CTest_RS485_RELAY_TX__0__MASK 0x08u
#define CTest_RS485_RELAY_TX__0__PC CYREG_PRT2_PC3
#define CTest_RS485_RELAY_TX__0__PORT 2u
#define CTest_RS485_RELAY_TX__0__SHIFT 3u
#define CTest_RS485_RELAY_TX__AG CYREG_PRT2_AG
#define CTest_RS485_RELAY_TX__AMUX CYREG_PRT2_AMUX
#define CTest_RS485_RELAY_TX__BIE CYREG_PRT2_BIE
#define CTest_RS485_RELAY_TX__BIT_MASK CYREG_PRT2_BIT_MASK
#define CTest_RS485_RELAY_TX__BYP CYREG_PRT2_BYP
#define CTest_RS485_RELAY_TX__CTL CYREG_PRT2_CTL
#define CTest_RS485_RELAY_TX__DM0 CYREG_PRT2_DM0
#define CTest_RS485_RELAY_TX__DM1 CYREG_PRT2_DM1
#define CTest_RS485_RELAY_TX__DM2 CYREG_PRT2_DM2
#define CTest_RS485_RELAY_TX__DR CYREG_PRT2_DR
#define CTest_RS485_RELAY_TX__INP_DIS CYREG_PRT2_INP_DIS
#define CTest_RS485_RELAY_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CTest_RS485_RELAY_TX__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CTest_RS485_RELAY_TX__LCD_EN CYREG_PRT2_LCD_EN
#define CTest_RS485_RELAY_TX__MASK 0x08u
#define CTest_RS485_RELAY_TX__PORT 2u
#define CTest_RS485_RELAY_TX__PRT CYREG_PRT2_PRT
#define CTest_RS485_RELAY_TX__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CTest_RS485_RELAY_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CTest_RS485_RELAY_TX__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CTest_RS485_RELAY_TX__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CTest_RS485_RELAY_TX__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CTest_RS485_RELAY_TX__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CTest_RS485_RELAY_TX__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CTest_RS485_RELAY_TX__PS CYREG_PRT2_PS
#define CTest_RS485_RELAY_TX__SHIFT 3u
#define CTest_RS485_RELAY_TX__SLW CYREG_PRT2_SLW

/* RTest_RS485_DLink1_RX */
#define RTest_RS485_DLink1_RX__0__INTTYPE CYREG_PICU6_INTTYPE4
#define RTest_RS485_DLink1_RX__0__MASK 0x10u
#define RTest_RS485_DLink1_RX__0__PC CYREG_PRT6_PC4
#define RTest_RS485_DLink1_RX__0__PORT 6u
#define RTest_RS485_DLink1_RX__0__SHIFT 4u
#define RTest_RS485_DLink1_RX__AG CYREG_PRT6_AG
#define RTest_RS485_DLink1_RX__AMUX CYREG_PRT6_AMUX
#define RTest_RS485_DLink1_RX__BIE CYREG_PRT6_BIE
#define RTest_RS485_DLink1_RX__BIT_MASK CYREG_PRT6_BIT_MASK
#define RTest_RS485_DLink1_RX__BYP CYREG_PRT6_BYP
#define RTest_RS485_DLink1_RX__CTL CYREG_PRT6_CTL
#define RTest_RS485_DLink1_RX__DM0 CYREG_PRT6_DM0
#define RTest_RS485_DLink1_RX__DM1 CYREG_PRT6_DM1
#define RTest_RS485_DLink1_RX__DM2 CYREG_PRT6_DM2
#define RTest_RS485_DLink1_RX__DR CYREG_PRT6_DR
#define RTest_RS485_DLink1_RX__INP_DIS CYREG_PRT6_INP_DIS
#define RTest_RS485_DLink1_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define RTest_RS485_DLink1_RX__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RTest_RS485_DLink1_RX__LCD_EN CYREG_PRT6_LCD_EN
#define RTest_RS485_DLink1_RX__MASK 0x10u
#define RTest_RS485_DLink1_RX__PORT 6u
#define RTest_RS485_DLink1_RX__PRT CYREG_PRT6_PRT
#define RTest_RS485_DLink1_RX__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RTest_RS485_DLink1_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RTest_RS485_DLink1_RX__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RTest_RS485_DLink1_RX__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RTest_RS485_DLink1_RX__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RTest_RS485_DLink1_RX__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RTest_RS485_DLink1_RX__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RTest_RS485_DLink1_RX__PS CYREG_PRT6_PS
#define RTest_RS485_DLink1_RX__SHIFT 4u
#define RTest_RS485_DLink1_RX__SLW CYREG_PRT6_SLW

/* RTest_RS485_DLink2_RX */
#define RTest_RS485_DLink2_RX__0__INTTYPE CYREG_PICU6_INTTYPE5
#define RTest_RS485_DLink2_RX__0__MASK 0x20u
#define RTest_RS485_DLink2_RX__0__PC CYREG_PRT6_PC5
#define RTest_RS485_DLink2_RX__0__PORT 6u
#define RTest_RS485_DLink2_RX__0__SHIFT 5u
#define RTest_RS485_DLink2_RX__AG CYREG_PRT6_AG
#define RTest_RS485_DLink2_RX__AMUX CYREG_PRT6_AMUX
#define RTest_RS485_DLink2_RX__BIE CYREG_PRT6_BIE
#define RTest_RS485_DLink2_RX__BIT_MASK CYREG_PRT6_BIT_MASK
#define RTest_RS485_DLink2_RX__BYP CYREG_PRT6_BYP
#define RTest_RS485_DLink2_RX__CTL CYREG_PRT6_CTL
#define RTest_RS485_DLink2_RX__DM0 CYREG_PRT6_DM0
#define RTest_RS485_DLink2_RX__DM1 CYREG_PRT6_DM1
#define RTest_RS485_DLink2_RX__DM2 CYREG_PRT6_DM2
#define RTest_RS485_DLink2_RX__DR CYREG_PRT6_DR
#define RTest_RS485_DLink2_RX__INP_DIS CYREG_PRT6_INP_DIS
#define RTest_RS485_DLink2_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define RTest_RS485_DLink2_RX__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RTest_RS485_DLink2_RX__LCD_EN CYREG_PRT6_LCD_EN
#define RTest_RS485_DLink2_RX__MASK 0x20u
#define RTest_RS485_DLink2_RX__PORT 6u
#define RTest_RS485_DLink2_RX__PRT CYREG_PRT6_PRT
#define RTest_RS485_DLink2_RX__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RTest_RS485_DLink2_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RTest_RS485_DLink2_RX__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RTest_RS485_DLink2_RX__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RTest_RS485_DLink2_RX__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RTest_RS485_DLink2_RX__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RTest_RS485_DLink2_RX__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RTest_RS485_DLink2_RX__PS CYREG_PRT6_PS
#define RTest_RS485_DLink2_RX__SHIFT 5u
#define RTest_RS485_DLink2_RX__SLW CYREG_PRT6_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "F1-TestFixture"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E16C069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_JTAG_4
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000071Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CyDividedClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CyDividedClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CyDividedClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CyDividedClock__CFG2_SRC_SEL_MASK 0x07u
#define CyDividedClock__INDEX 0x00u
#define CyDividedClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CyDividedClock__PM_ACT_MSK 0x01u
#define CyDividedClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CyDividedClock__PM_STBY_MSK 0x01u
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
