INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/repos/fpga_dsp/vivado/basic lowpass/fir/MyStuff/fir_transposed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_transposed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/repos/fpga_dsp/vivado/basic lowpass/fir/MyStuff/fir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
