{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.82238",
   "Default View_TopLeft":"1807,128",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3560 -y 190 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3560 -y 220 -defaultsOSRD
preplace port audio_i2c -pg 1 -lvl 9 -x 3560 -y 450 -defaultsOSRD
preplace port port-id_IIC_1_scl_io -pg 1 -lvl 9 -x 3560 -y 20 -defaultsOSRD
preplace port port-id_IIC_1_sda_io -pg 1 -lvl 9 -x 3560 -y 50 -defaultsOSRD
preplace port port-id_audio_clk_10MHz -pg 1 -lvl 0 -x -10 -y 770 -defaultsOSRD
preplace port port-id_sdata_o -pg 1 -lvl 9 -x 3560 -y 830 -defaultsOSRD
preplace port port-id_sdata_i -pg 1 -lvl 0 -x -10 -y 860 -defaultsOSRD
preplace port port-id_lrclk -pg 1 -lvl 0 -x -10 -y 800 -defaultsOSRD
preplace port port-id_bclk -pg 1 -lvl 0 -x -10 -y 830 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 3300 -y 240 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 1110 -y 390 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 550 -y 670 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 7 -x 2887 -y 220 -defaultsOSRD
preplace inst fft_block -pg 1 -lvl 6 -x 2490 -y 100 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 830 -y 730 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 8 -x 3300 -y 470 -defaultsOSRD
preplace inst i2s_receiver_0 -pg 1 -lvl 4 -x 1530 -y 560 -defaultsOSRD
preplace inst i2s_transmitter_0 -pg 1 -lvl 8 -x 3300 -y 820 -defaultsOSRD
preplace inst rst_clk_wiz_0_100M -pg 1 -lvl 3 -x 1110 -y 700 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 5 -x 1860 -y 370 -defaultsOSRD
preplace netloc audio_clk_10MHz_1 1 0 8 NJ 770 730 810 NJ 810 1360J 820 NJ 820 NJ 820 NJ 820 3040J
preplace netloc bclk_1 1 0 8 NJ 830 NJ 830 NJ 830 1370 830 NJ 830 NJ 830 NJ 830 3030J
preplace netloc clk_wiz_0_clk_out1 1 2 6 940 820 1350 840 NJ 840 NJ 840 NJ 840 3090J
preplace netloc clk_wiz_0_locked 1 2 1 N 740
preplace netloc i2s_transmitter_0_sdata_0_out 1 8 1 NJ 830
preplace netloc lrclk_1 1 0 8 20J 840 NJ 840 NJ 840 1290 890 NJ 890 NJ 890 NJ 890 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 380 570 NJ 570 940 590 1310 370 1690 210 2340 210 2737 430 3090 130 3510
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 370 180 NJ 180 NJ 180 NJ 180 NJ 180 2330J 190 2640J 10 NJ 10 3520
preplace netloc rst_clk_wiz_0_100M_peripheral_reset 1 3 5 1390 810 NJ 810 NJ 810 NJ 810 3050J
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 7 740 660 930 190 1340 190 NJ 190 2320 200 2747 440 3070
preplace netloc sdata_i_1 1 0 4 NJ 860 NJ 860 NJ 860 1380J
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 4 720 600 NJ 600 1330J 390 NJ
preplace netloc S01_AXI_1 1 6 1 N 90
preplace netloc S02_AXI_1 1 6 1 N 110
preplace netloc S03_AXI_1 1 6 1 N 130
preplace netloc axi_iic_0_IIC 1 8 1 NJ 450
preplace netloc axi_mem_intercon_M00_AXI 1 7 1 N 220
preplace netloc axis_subset_converter_0_M_AXIS 1 5 1 2010 100n
preplace netloc config_dma_M_AXI_MM2S 1 6 1 N 70
preplace netloc processing_system7_0_DDR 1 8 1 NJ 190
preplace netloc processing_system7_0_FIXED_IO 1 8 1 3540J 210n
preplace netloc processing_system7_0_M_AXI_GP0 1 2 7 940 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 3530
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 3 1280 60 NJ 60 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 3 1290 80 NJ 80 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 1280 390n
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 5 N 410 1670J 450 NJ 450 NJ 450 NJ
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 5 1320 400 1680J 570 NJ 570 NJ 570 3080J
preplace netloc i2s_receiver_0_m_axis_aud 1 4 1 1710 350n
levelinfo -pg 1 -10 550 830 1110 1530 1860 2490 2887 3300 3560
pagesize -pg 1 -db -bbox -sgen -170 -10 4270 1230
"
}
{
   "da_axi4_cnt":"20",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"20",
   "da_ps7_cnt":"2"
}
