0.7
2020.1
May 27 2020
20:09:33
C:/Users/osher/Verilog_Projects/Rom_8X4/Rom_8X4.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/osher/Verilog_Projects/Rom_8X4/Rom_8X4.srcs/sim_1/new/tb.v,1748590201,verilog,,,,tb,,,,,,,,
C:/Users/osher/Verilog_Projects/Rom_8X4/Rom_8X4.srcs/sources_1/new/rom.v,1748589953,verilog,,C:/Users/osher/Verilog_Projects/Rom_8X4/Rom_8X4.srcs/sim_1/new/tb.v,,rom,,,,,,,,
