init memory 2048
init cache 1
256
32
2
# Miss then hit on same line
read 0
read 0

# Second line, demonstrate hit
read 64
read 0
read 64

# Third line, demonstrate hit
read 128
read 128

cache stats
exit
