

================================================================
== Vitis HLS Report for 'dataflow_in_loop_ln171_for_block_y'
================================================================
* Date:           Wed Jul 31 17:02:36 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    27714|    27714|  0.277 ms|  0.277 ms|  27673|  27673|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+----------+
        |                                       |                                      |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
        |                Instance               |                Module                |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
        +---------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+----------+
        |patch_embed_accumulate_16u_128u_8u_U0  |patch_embed_accumulate_16u_128u_8u_s  |    27714|    27714|  0.277 ms|  0.277 ms|  27673|  27673|  dataflow|
        |patch_embed_output_U0                  |patch_embed_output                    |      788|      788|  7.880 us|  7.880 us|    788|    788|        no|
        +---------------------------------------+--------------------------------------+---------+---------+----------+----------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   256|   27577|   47590|    -|
|Memory           |       58|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       58|   256|   27579|   47620|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       20|    20|      11|      40|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |                Instance               |                Module                | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |patch_embed_accumulate_16u_128u_8u_U0  |patch_embed_accumulate_16u_128u_8u_s  |        0|  256|  24763|  41782|    0|
    |patch_embed_output_U0                  |patch_embed_output                    |        0|    0|   2814|   5808|    0|
    +---------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |Total                                  |                                      |        0|  256|  27577|  47590|    0|
    +---------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |patches31_U  |dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W  |       58|  0|   0|    0|   192|  512|     1|        98304|
    +-------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                            |       58|  0|   0|    0|   192|  512|     1|        98304|
    +-------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                           |       and|   0|  0|   2|           1|           1|
    |patch_embed_accumulate_16u_128u_8u_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |patch_embed_output_U0_ap_start                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_patch_embed_accumulate_16u_128u_8u_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_patch_embed_output_U0_ap_ready                  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|  12|           6|           6|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                            | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_patch_embed_accumulate_16u_128u_8u_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_patch_embed_output_U0_ap_ready                  |   9|          2|    1|          2|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                       |  18|          4|    2|          4|
    +------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_patch_embed_accumulate_16u_128u_8u_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_patch_embed_output_U0_ap_ready                  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  2|   0|    2|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+------+------------+-------------------------------------+--------------+
|           RTL Ports          | Dir | Bits |  Protocol  |            Source Object            |    C Type    |
+------------------------------+-----+------+------------+-------------------------------------+--------------+
|ap_clk                        |   in|     1|  ap_ctrl_hs|  dataflow_in_loop__ln171_for_block_y|  return value|
|ap_rst                        |   in|     1|  ap_ctrl_hs|  dataflow_in_loop__ln171_for_block_y|  return value|
|ap_start                      |   in|     1|  ap_ctrl_hs|  dataflow_in_loop__ln171_for_block_y|  return value|
|ap_done                       |  out|     1|  ap_ctrl_hs|  dataflow_in_loop__ln171_for_block_y|  return value|
|ap_ready                      |  out|     1|  ap_ctrl_hs|  dataflow_in_loop__ln171_for_block_y|  return value|
|ap_idle                       |  out|     1|  ap_ctrl_hs|  dataflow_in_loop__ln171_for_block_y|  return value|
|ap_continue                   |   in|     1|  ap_ctrl_hs|  dataflow_in_loop__ln171_for_block_y|  return value|
|m_axi_inout1_AWVALID          |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWREADY          |   in|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWADDR           |  out|    64|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWID             |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWLEN            |  out|    32|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWSIZE           |  out|     3|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWBURST          |  out|     2|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWLOCK           |  out|     2|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWCACHE          |  out|     4|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWPROT           |  out|     3|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWQOS            |  out|     4|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWREGION         |  out|     4|       m_axi|                               inout1|       pointer|
|m_axi_inout1_AWUSER           |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_WVALID           |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_WREADY           |   in|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_WDATA            |  out|   256|       m_axi|                               inout1|       pointer|
|m_axi_inout1_WSTRB            |  out|    32|       m_axi|                               inout1|       pointer|
|m_axi_inout1_WLAST            |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_WID              |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_WUSER            |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARVALID          |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARREADY          |   in|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARADDR           |  out|    64|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARID             |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARLEN            |  out|    32|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARSIZE           |  out|     3|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARBURST          |  out|     2|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARLOCK           |  out|     2|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARCACHE          |  out|     4|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARPROT           |  out|     3|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARQOS            |  out|     4|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARREGION         |  out|     4|       m_axi|                               inout1|       pointer|
|m_axi_inout1_ARUSER           |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_RVALID           |   in|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_RREADY           |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_RDATA            |   in|   256|       m_axi|                               inout1|       pointer|
|m_axi_inout1_RLAST            |   in|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_RID              |   in|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_RFIFONUM         |   in|     9|       m_axi|                               inout1|       pointer|
|m_axi_inout1_RUSER            |   in|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_RRESP            |   in|     2|       m_axi|                               inout1|       pointer|
|m_axi_inout1_BVALID           |   in|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_BREADY           |  out|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_BRESP            |   in|     2|       m_axi|                               inout1|       pointer|
|m_axi_inout1_BID              |   in|     1|       m_axi|                               inout1|       pointer|
|m_axi_inout1_BUSER            |   in|     1|       m_axi|                               inout1|       pointer|
|x                             |   in|    64|     ap_none|                                    x|        scalar|
|x_ap_vld                      |   in|     1|     ap_none|                                    x|        scalar|
|y_block                       |   in|     4|     ap_none|                              y_block|        scalar|
|y_block_ap_vld                |   in|     1|     ap_none|                              y_block|        scalar|
|m_axi_inout2_AWVALID          |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWREADY          |   in|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWADDR           |  out|    64|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWID             |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWLEN            |  out|    32|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWSIZE           |  out|     3|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWBURST          |  out|     2|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWLOCK           |  out|     2|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWCACHE          |  out|     4|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWPROT           |  out|     3|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWQOS            |  out|     4|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWREGION         |  out|     4|       m_axi|                               inout2|       pointer|
|m_axi_inout2_AWUSER           |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_WVALID           |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_WREADY           |   in|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_WDATA            |  out|   256|       m_axi|                               inout2|       pointer|
|m_axi_inout2_WSTRB            |  out|    32|       m_axi|                               inout2|       pointer|
|m_axi_inout2_WLAST            |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_WID              |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_WUSER            |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARVALID          |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARREADY          |   in|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARADDR           |  out|    64|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARID             |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARLEN            |  out|    32|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARSIZE           |  out|     3|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARBURST          |  out|     2|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARLOCK           |  out|     2|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARCACHE          |  out|     4|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARPROT           |  out|     3|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARQOS            |  out|     4|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARREGION         |  out|     4|       m_axi|                               inout2|       pointer|
|m_axi_inout2_ARUSER           |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_RVALID           |   in|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_RREADY           |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_RDATA            |   in|   256|       m_axi|                               inout2|       pointer|
|m_axi_inout2_RLAST            |   in|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_RID              |   in|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_RFIFONUM         |   in|     9|       m_axi|                               inout2|       pointer|
|m_axi_inout2_RUSER            |   in|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_RRESP            |   in|     2|       m_axi|                               inout2|       pointer|
|m_axi_inout2_BVALID           |   in|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_BREADY           |  out|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_BRESP            |   in|     2|       m_axi|                               inout2|       pointer|
|m_axi_inout2_BID              |   in|     1|       m_axi|                               inout2|       pointer|
|m_axi_inout2_BUSER            |   in|     1|       m_axi|                               inout2|       pointer|
|out_r                         |   in|    64|     ap_none|                                out_r|        scalar|
|out_r_ap_vld                  |   in|     1|     ap_none|                                out_r|        scalar|
|m_axi_weights_AWVALID         |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_AWREADY         |   in|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_AWADDR          |  out|    64|       m_axi|                              weights|       pointer|
|m_axi_weights_AWID            |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_AWLEN           |  out|    32|       m_axi|                              weights|       pointer|
|m_axi_weights_AWSIZE          |  out|     3|       m_axi|                              weights|       pointer|
|m_axi_weights_AWBURST         |  out|     2|       m_axi|                              weights|       pointer|
|m_axi_weights_AWLOCK          |  out|     2|       m_axi|                              weights|       pointer|
|m_axi_weights_AWCACHE         |  out|     4|       m_axi|                              weights|       pointer|
|m_axi_weights_AWPROT          |  out|     3|       m_axi|                              weights|       pointer|
|m_axi_weights_AWQOS           |  out|     4|       m_axi|                              weights|       pointer|
|m_axi_weights_AWREGION        |  out|     4|       m_axi|                              weights|       pointer|
|m_axi_weights_AWUSER          |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_WVALID          |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_WREADY          |   in|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_WDATA           |  out|   256|       m_axi|                              weights|       pointer|
|m_axi_weights_WSTRB           |  out|    32|       m_axi|                              weights|       pointer|
|m_axi_weights_WLAST           |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_WID             |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_WUSER           |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_ARVALID         |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_ARREADY         |   in|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_ARADDR          |  out|    64|       m_axi|                              weights|       pointer|
|m_axi_weights_ARID            |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_ARLEN           |  out|    32|       m_axi|                              weights|       pointer|
|m_axi_weights_ARSIZE          |  out|     3|       m_axi|                              weights|       pointer|
|m_axi_weights_ARBURST         |  out|     2|       m_axi|                              weights|       pointer|
|m_axi_weights_ARLOCK          |  out|     2|       m_axi|                              weights|       pointer|
|m_axi_weights_ARCACHE         |  out|     4|       m_axi|                              weights|       pointer|
|m_axi_weights_ARPROT          |  out|     3|       m_axi|                              weights|       pointer|
|m_axi_weights_ARQOS           |  out|     4|       m_axi|                              weights|       pointer|
|m_axi_weights_ARREGION        |  out|     4|       m_axi|                              weights|       pointer|
|m_axi_weights_ARUSER          |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_RVALID          |   in|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_RREADY          |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_RDATA           |   in|   256|       m_axi|                              weights|       pointer|
|m_axi_weights_RLAST           |   in|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_RID             |   in|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_RFIFONUM        |   in|     9|       m_axi|                              weights|       pointer|
|m_axi_weights_RUSER           |   in|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_RRESP           |   in|     2|       m_axi|                              weights|       pointer|
|m_axi_weights_BVALID          |   in|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_BREADY          |  out|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_BRESP           |   in|     2|       m_axi|                              weights|       pointer|
|m_axi_weights_BID             |   in|     1|       m_axi|                              weights|       pointer|
|m_axi_weights_BUSER           |   in|     1|       m_axi|                              weights|       pointer|
|pos_embed                     |   in|    64|     ap_none|                            pos_embed|        scalar|
|pos_embed_ap_vld              |   in|     1|     ap_none|                            pos_embed|        scalar|
|patch_embed_bias_address0     |  out|     5|   ap_memory|                     patch_embed_bias|         array|
|patch_embed_bias_ce0          |  out|     1|   ap_memory|                     patch_embed_bias|         array|
|patch_embed_bias_d0           |  out|   128|   ap_memory|                     patch_embed_bias|         array|
|patch_embed_bias_q0           |   in|   128|   ap_memory|                     patch_embed_bias|         array|
|patch_embed_bias_we0          |  out|     1|   ap_memory|                     patch_embed_bias|         array|
|patch_embed_bias_address1     |  out|     5|   ap_memory|                     patch_embed_bias|         array|
|patch_embed_bias_ce1          |  out|     1|   ap_memory|                     patch_embed_bias|         array|
|patch_embed_bias_d1           |  out|   128|   ap_memory|                     patch_embed_bias|         array|
|patch_embed_bias_q1           |   in|   128|   ap_memory|                     patch_embed_bias|         array|
|patch_embed_bias_we1          |  out|     1|   ap_memory|                     patch_embed_bias|         array|
|patch_embed_weights_address0  |  out|    11|   ap_memory|                  patch_embed_weights|         array|
|patch_embed_weights_ce0       |  out|     1|   ap_memory|                  patch_embed_weights|         array|
|patch_embed_weights_d0        |  out|  2048|   ap_memory|                  patch_embed_weights|         array|
|patch_embed_weights_q0        |   in|  2048|   ap_memory|                  patch_embed_weights|         array|
|patch_embed_weights_we0       |  out|     1|   ap_memory|                  patch_embed_weights|         array|
|patch_embed_weights_address1  |  out|    11|   ap_memory|                  patch_embed_weights|         array|
|patch_embed_weights_ce1       |  out|     1|   ap_memory|                  patch_embed_weights|         array|
|patch_embed_weights_d1        |  out|  2048|   ap_memory|                  patch_embed_weights|         array|
|patch_embed_weights_q1        |   in|  2048|   ap_memory|                  patch_embed_weights|         array|
|patch_embed_weights_we1       |  out|     1|   ap_memory|                  patch_embed_weights|         array|
+------------------------------+-----+------+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y_block_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %y_block"   --->   Operation 5 'read' 'y_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i4 %y_block_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.23ns)   --->   "%patches31 = alloca i64 1"   --->   Operation 8 'alloca' 'patches31' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 9 [2/2] (3.67ns)   --->   "%call_ln178 = call void @patch_embed_accumulate<16u, 128u, 8u>, i256 %inout1, i64 %x_read, i512 %patches31, i3 %empty, i128 %patch_embed_bias, i2048 %patch_embed_weights" [Deit_cpp/src/conv.cpp:178]   --->   Operation 9 'call' 'call_ln178' <Predicate = true> <Delay = 3.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln178 = call void @patch_embed_accumulate<16u, 128u, 8u>, i256 %inout1, i64 %x_read, i512 %patches31, i3 %empty, i128 %patch_embed_bias, i2048 %patch_embed_weights" [Deit_cpp/src/conv.cpp:178]   --->   Operation 10 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.54>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%pos_embed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pos_embed"   --->   Operation 11 'read' 'pos_embed_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 12 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (4.54ns)   --->   "%call_ln180 = call void @patch_embed_output, i512 %patches31, i256 %inout2, i64 %out_read, i256 %weights, i64 %pos_embed_read, i3 %empty" [Deit_cpp/src/conv.cpp:180]   --->   Operation 13 'call' 'call_ln180' <Predicate = true> <Delay = 4.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln173 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24" [Deit_cpp/src/conv.cpp:173]   --->   Operation 17 'specdataflowpipeline' 'specdataflowpipeline_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln180 = call void @patch_embed_output, i512 %patches31, i256 %inout2, i64 %out_read, i256 %weights, i64 %pos_embed_read, i3 %empty" [Deit_cpp/src/conv.cpp:180]   --->   Operation 18 'call' 'call_ln180' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln180 = ret" [Deit_cpp/src/conv.cpp:180]   --->   Operation 19 'ret' 'ret_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_block]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ pos_embed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patch_embed_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patch_embed_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_block_read               (read                ) [ 00000]
x_read                     (read                ) [ 00100]
empty                      (trunc               ) [ 00111]
patches31                  (alloca              ) [ 00111]
call_ln178                 (call                ) [ 00000]
pos_embed_read             (read                ) [ 00001]
out_read                   (read                ) [ 00001]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specdataflowpipeline_ln173 (specdataflowpipeline) [ 00000]
call_ln180                 (call                ) [ 00000]
ret_ln180                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_block">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_block"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inout2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pos_embed">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_embed"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="patch_embed_bias">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="patch_embed_weights">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_accumulate<16u, 128u, 8u>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_output"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="patches31_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patches31/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="y_block_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_block_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="pos_embed_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_embed_read/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="out_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_patch_embed_accumulate_16u_128u_8u_s_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="256" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="0" index="3" bw="512" slack="0"/>
<pin id="85" dir="0" index="4" bw="3" slack="0"/>
<pin id="86" dir="0" index="5" bw="128" slack="0"/>
<pin id="87" dir="0" index="6" bw="2048" slack="0"/>
<pin id="88" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln178/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_patch_embed_output_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="256" slack="0"/>
<pin id="99" dir="0" index="3" bw="64" slack="0"/>
<pin id="100" dir="0" index="4" bw="256" slack="0"/>
<pin id="101" dir="0" index="5" bw="64" slack="0"/>
<pin id="102" dir="0" index="6" bw="3" slack="2"/>
<pin id="103" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln180/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="empty_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="x_read_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="119" class="1005" name="empty_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="1"/>
<pin id="121" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="125" class="1005" name="pos_embed_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pos_embed_read "/>
</bind>
</comp>

<comp id="130" class="1005" name="out_read_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="1"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="62" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="52" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="106"><net_src comp="74" pin="2"/><net_sink comp="95" pin=3"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="95" pin=4"/></net>

<net id="108"><net_src comp="68" pin="2"/><net_sink comp="95" pin=5"/></net>

<net id="112"><net_src comp="56" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="117"><net_src comp="62" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="95" pin=6"/></net>

<net id="128"><net_src comp="68" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="95" pin=5"/></net>

<net id="133"><net_src comp="74" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="95" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout1 | {}
	Port: inout2 | {3 4 }
	Port: weights | {}
	Port: patch_embed_bias | {}
	Port: patch_embed_weights | {}
 - Input state : 
	Port: dataflow_in_loop__ln171_for_block_y : inout1 | {1 2 }
	Port: dataflow_in_loop__ln171_for_block_y : x | {1 }
	Port: dataflow_in_loop__ln171_for_block_y : y_block | {1 }
	Port: dataflow_in_loop__ln171_for_block_y : inout2 | {}
	Port: dataflow_in_loop__ln171_for_block_y : out_r | {3 }
	Port: dataflow_in_loop__ln171_for_block_y : weights | {3 4 }
	Port: dataflow_in_loop__ln171_for_block_y : pos_embed | {3 }
	Port: dataflow_in_loop__ln171_for_block_y : patch_embed_bias | {1 2 }
	Port: dataflow_in_loop__ln171_for_block_y : patch_embed_weights | {1 2 }
  - Chain level:
	State 1
		call_ln178 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_patch_embed_accumulate_16u_128u_8u_s_fu_80 |   256   | 239.519 |  45768  |  43247  |
|          |          grp_patch_embed_output_fu_95          |    0    |  3.416  |   2891  |   5127  |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |             y_block_read_read_fu_56            |    0    |    0    |    0    |    0    |
|   read   |                x_read_read_fu_62               |    0    |    0    |    0    |    0    |
|          |            pos_embed_read_read_fu_68           |    0    |    0    |    0    |    0    |
|          |               out_read_read_fu_74              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                  empty_fu_109                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |   256   | 242.935 |  48659  |  48374  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|patches31|   58   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |   58   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     empty_reg_119    |    3   |
|   out_read_reg_130   |   64   |
|pos_embed_read_reg_125|   64   |
|    x_read_reg_114    |   64   |
+----------------------+--------+
|         Total        |   195  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_patch_embed_accumulate_16u_128u_8u_s_fu_80 |  p2  |   2  |  64  |   128  ||    9    |
| grp_patch_embed_accumulate_16u_128u_8u_s_fu_80 |  p4  |   2  |   3  |    6   ||    9    |
|          grp_patch_embed_output_fu_95          |  p3  |   2  |  64  |   128  ||    9    |
|          grp_patch_embed_output_fu_95          |  p5  |   2  |  64  |   128  ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   390  ||  1.708  ||    36   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   256  |   242  |  48659 |  48374 |    -   |
|   Memory  |   58   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   195  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   58   |   256  |   244  |  48854 |  48410 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
