<stg><name>concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config3></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln120"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="208" op_0_bw="208" op_1_bw="208">
<![CDATA[
entry:1 %data2_val_read = read i208 @_ssdm_op_Read.ap_auto.i208, i208 %data2_val

]]></Node>
<StgValue><ssdm name="data2_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
entry:2 %data1_val_read = read i336 @_ssdm_op_Read.ap_auto.i336, i336 %data1_val

]]></Node>
<StgValue><ssdm name="data1_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="336">
<![CDATA[
entry:3 %trunc_ln120 = trunc i336 %data1_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %res_s = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="res_s"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %res_1 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %res_2 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %res_3 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %res_4 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="res_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %res_5 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="res_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %res_6 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="res_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %res_7 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="res_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %res_8 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="res_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %res_9 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="res_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %res_10 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="res_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %res_11 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="res_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %res_12 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="res_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %res_13 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="res_13"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %res_14 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="res_14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %res_15 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 256, i32 271

]]></Node>
<StgValue><ssdm name="res_15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %res_16 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 272, i32 287

]]></Node>
<StgValue><ssdm name="res_16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %res_17 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 288, i32 303

]]></Node>
<StgValue><ssdm name="res_17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %res_18 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 304, i32 319

]]></Node>
<StgValue><ssdm name="res_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %res_19 = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %data1_val_read, i32 320, i32 335

]]></Node>
<StgValue><ssdm name="res_19"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="208">
<![CDATA[
entry:24 %trunc_ln123 = trunc i208 %data2_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %res_20 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="res_20"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:26 %res_21 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="res_21"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %res_22 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="res_22"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %res_23 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="res_23"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %res_24 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="res_24"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %res_25 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="res_25"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %res_26 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="res_26"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %res_27 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="res_27"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %res_28 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="res_28"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %res_29 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="res_29"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %res_30 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="res_30"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %res_31 = partselect i16 @_ssdm_op_PartSelect.i16.i208.i32.i32, i208 %data2_val_read, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="res_31"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:37 %mrv = insertvalue i544 <undef>, i16 %trunc_ln120

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:38 %mrv_1 = insertvalue i544 %mrv, i16 %res_s

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:39 %mrv_2 = insertvalue i544 %mrv_1, i16 %res_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:40 %mrv_3 = insertvalue i544 %mrv_2, i16 %res_2

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:41 %mrv_4 = insertvalue i544 %mrv_3, i16 %res_3

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:42 %mrv_5 = insertvalue i544 %mrv_4, i16 %res_4

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:43 %mrv_6 = insertvalue i544 %mrv_5, i16 %res_5

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:44 %mrv_7 = insertvalue i544 %mrv_6, i16 %res_6

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:45 %mrv_8 = insertvalue i544 %mrv_7, i16 %res_7

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:46 %mrv_9 = insertvalue i544 %mrv_8, i16 %res_8

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:47 %mrv_10 = insertvalue i544 %mrv_9, i16 %res_9

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:48 %mrv_11 = insertvalue i544 %mrv_10, i16 %res_10

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:49 %mrv_12 = insertvalue i544 %mrv_11, i16 %res_11

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:50 %mrv_13 = insertvalue i544 %mrv_12, i16 %res_12

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:51 %mrv_14 = insertvalue i544 %mrv_13, i16 %res_13

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:52 %mrv_15 = insertvalue i544 %mrv_14, i16 %res_14

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:53 %mrv_16 = insertvalue i544 %mrv_15, i16 %res_15

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:54 %mrv_17 = insertvalue i544 %mrv_16, i16 %res_16

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:55 %mrv_18 = insertvalue i544 %mrv_17, i16 %res_17

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:56 %mrv_19 = insertvalue i544 %mrv_18, i16 %res_18

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:57 %mrv_20 = insertvalue i544 %mrv_19, i16 %res_19

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:58 %mrv_21 = insertvalue i544 %mrv_20, i16 %trunc_ln123

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:59 %mrv_22 = insertvalue i544 %mrv_21, i16 %res_20

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:60 %mrv_23 = insertvalue i544 %mrv_22, i16 %res_21

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:61 %mrv_24 = insertvalue i544 %mrv_23, i16 %res_22

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:62 %mrv_25 = insertvalue i544 %mrv_24, i16 %res_23

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:63 %mrv_26 = insertvalue i544 %mrv_25, i16 %res_24

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:64 %mrv_27 = insertvalue i544 %mrv_26, i16 %res_25

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:65 %mrv_28 = insertvalue i544 %mrv_27, i16 %res_26

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:66 %mrv_29 = insertvalue i544 %mrv_28, i16 %res_27

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:67 %mrv_30 = insertvalue i544 %mrv_29, i16 %res_28

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:68 %mrv_31 = insertvalue i544 %mrv_30, i16 %res_29

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:69 %mrv_32 = insertvalue i544 %mrv_31, i16 %res_30

]]></Node>
<StgValue><ssdm name="mrv_32"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="544" op_0_bw="544" op_1_bw="16">
<![CDATA[
entry:70 %mrv_33 = insertvalue i544 %mrv_32, i16 %res_31

]]></Node>
<StgValue><ssdm name="mrv_33"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="544">
<![CDATA[
entry:71 %ret_ln125 = ret i544 %mrv_33

]]></Node>
<StgValue><ssdm name="ret_ln125"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
