-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Mon Mar 15 12:50:11 2021
-- Host        : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_Pixel_Controller_0_0_sim_netlist.vhdl
-- Design      : design_1_Pixel_Controller_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pixel_Controller is
  port (
    s_axi_awready_reg_0 : out STD_LOGIC;
    s_axi_wready_reg_0 : out STD_LOGIC;
    m_axis_valid : out STD_LOGIC;
    m_axis_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_last : out STD_LOGIC;
    m_axis_keep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid_reg_0 : out STD_LOGIC;
    s_axi_arready_reg_0 : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axis_valid : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    s_axis_last : in STD_LOGIC;
    s_axis_keep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pixel_Controller;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pixel_Controller is
  signal control_registers : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \control_registers[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[0][10]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[0][16]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[0][21]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[0][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[0][31]_i_4_n_0\ : STD_LOGIC;
  signal \control_registers[0][31]_i_5_n_0\ : STD_LOGIC;
  signal \control_registers[10][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[11][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[12][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[12][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[13][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[14][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[14][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[15][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[17][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[18][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[19][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[1][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[21][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[22][0]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][10]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][11]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][12]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][13]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][14]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][15]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][16]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][17]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][18]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][19]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][1]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][20]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][21]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][22]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][23]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][24]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][25]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][26]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][27]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][28]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][29]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][2]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][30]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][31]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[22][3]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][4]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][5]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][6]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][7]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][8]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[22][9]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][0]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][10]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][11]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][12]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][13]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][14]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][15]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][16]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][17]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][18]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][19]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][1]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][20]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][21]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][22]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][23]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][24]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][25]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][26]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][27]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][28]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][29]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][2]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][30]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][31]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[23][3]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][4]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][5]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][6]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][7]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][8]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[23][9]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[24][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[25][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[26][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[27][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[27][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[28][10]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[28][21]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[28][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[28][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[29][10]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[29][15]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[29][21]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[29][23]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[29][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[29][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[29][31]_i_4_n_0\ : STD_LOGIC;
  signal \control_registers[29][31]_i_5_n_0\ : STD_LOGIC;
  signal \control_registers[29][7]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[30][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[30][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[31][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[32][0]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][10]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][11]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][12]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][13]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][14]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][15]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][16]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][17]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][18]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][19]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][1]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][20]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][21]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][22]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][23]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][24]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][25]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][26]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][27]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][28]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][29]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][2]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][30]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][31]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[32][3]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][4]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][5]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][6]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][7]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][8]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[32][9]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][0]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][10]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][11]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][12]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][13]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][14]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][15]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][16]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][17]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][18]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][19]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][1]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][20]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][21]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][22]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][23]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][24]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][25]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][26]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][27]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][28]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][29]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][2]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][30]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][31]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[33][3]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][4]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][5]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][6]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][7]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][8]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[33][9]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][0]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][11]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][12]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][13]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][16]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][17]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][19]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][1]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][21]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][22]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][24]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][25]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][26]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][28]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][29]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][2]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][30]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[34][3]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][4]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][5]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][6]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][8]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[34][9]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][0]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][10]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][11]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][12]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][13]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][14]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][15]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][16]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][17]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][18]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][19]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][1]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][20]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][21]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][22]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][23]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][24]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][25]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][26]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][27]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][28]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][29]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][2]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][30]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][31]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[35][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[35][3]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][4]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][5]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][6]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][7]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][8]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][9]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[35][9]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[37][0]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][10]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][11]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][12]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][13]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][14]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][15]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][16]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][17]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][18]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][19]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][1]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][20]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][21]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][22]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][23]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][24]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][25]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][26]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][27]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][28]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][29]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][2]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][30]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][31]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[37][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[37][31]_i_4_n_0\ : STD_LOGIC;
  signal \control_registers[37][3]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][4]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][5]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][6]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][7]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][8]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[37][9]_i_1_n_0\ : STD_LOGIC;
  signal \control_registers[38][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[38][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[38][31]_i_4_n_0\ : STD_LOGIC;
  signal \control_registers[39][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[39][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[39][31]_i_4_n_0\ : STD_LOGIC;
  signal \control_registers[39][5]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[4][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[5][15]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[5][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[5][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[5][31]_i_4_n_0\ : STD_LOGIC;
  signal \control_registers[6][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[7][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[7][31]_i_3_n_0\ : STD_LOGIC;
  signal \control_registers[8][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers[9][31]_i_2_n_0\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[10][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[11][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[12][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[13][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[14][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[15][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[16][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[17][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[18][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[19][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[20][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[21][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[22][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[23][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[24][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[25][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[26][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[27][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[28][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[29][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[30][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[31][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[32][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[33][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[34][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[35][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[36][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[37][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[38][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[39][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[5][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[6][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[7][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[8][9]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][10]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][11]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][12]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][13]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][14]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][15]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][16]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][17]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][18]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][19]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][20]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][21]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][22]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][23]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][24]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][25]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][26]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][27]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][28]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][29]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][30]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][31]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][3]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][4]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][5]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][6]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][7]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][8]\ : STD_LOGIC;
  signal \control_registers_reg_n_0_[9][9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data19 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data21 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data22 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data23 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data24 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data25 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data26 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data27 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data28 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data29 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data30 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data31 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data32 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data33 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data34 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data35 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data36 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data37 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data38 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data39 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal data8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axis_data0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rd_st_i_2_n_0 : STD_LOGIC;
  signal rd_st_reg_n_0 : STD_LOGIC;
  signal s_axi_arready_i_1_n_0 : STD_LOGIC;
  signal s_axi_arready_i_2_n_0 : STD_LOGIC;
  signal s_axi_arready_i_3_n_0 : STD_LOGIC;
  signal \^s_axi_arready_reg_0\ : STD_LOGIC;
  signal s_axi_awready_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awready_reg_0\ : STD_LOGIC;
  signal s_axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal s_axi_bvalid_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_30_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_31_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_32_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_33_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_34_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_35_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_36_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_37_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_38_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[18]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[19]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[20]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[22]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[22]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[26]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[27]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[28]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[28]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[29]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[30]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal s_axi_wready_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_wready_reg_0\ : STD_LOGIC;
  signal wr_st_i_1_n_0 : STD_LOGIC;
  signal wr_st_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \control_registers[10][0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \control_registers[10][10]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \control_registers[10][11]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \control_registers[10][12]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \control_registers[10][13]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \control_registers[10][14]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \control_registers[10][15]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \control_registers[10][16]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \control_registers[10][17]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \control_registers[10][18]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \control_registers[10][19]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \control_registers[10][1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \control_registers[10][20]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \control_registers[10][21]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \control_registers[10][22]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \control_registers[10][23]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \control_registers[10][24]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \control_registers[10][25]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \control_registers[10][26]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \control_registers[10][27]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \control_registers[10][28]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \control_registers[10][29]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \control_registers[10][2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \control_registers[10][30]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \control_registers[10][31]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \control_registers[10][3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \control_registers[10][4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \control_registers[10][5]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \control_registers[10][6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \control_registers[10][7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \control_registers[10][8]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \control_registers[10][9]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \control_registers[11][0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \control_registers[11][10]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \control_registers[11][11]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \control_registers[11][12]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \control_registers[11][13]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \control_registers[11][14]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \control_registers[11][15]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \control_registers[11][16]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \control_registers[11][17]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \control_registers[11][18]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \control_registers[11][19]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \control_registers[11][1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \control_registers[11][20]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \control_registers[11][21]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \control_registers[11][22]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \control_registers[11][23]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \control_registers[11][24]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \control_registers[11][25]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \control_registers[11][26]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \control_registers[11][27]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \control_registers[11][28]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \control_registers[11][29]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \control_registers[11][2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \control_registers[11][30]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \control_registers[11][31]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \control_registers[11][3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \control_registers[11][4]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \control_registers[11][5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \control_registers[11][6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \control_registers[11][7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \control_registers[11][8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \control_registers[11][9]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \control_registers[12][0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \control_registers[12][10]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \control_registers[12][11]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \control_registers[12][12]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \control_registers[12][13]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \control_registers[12][14]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \control_registers[12][15]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \control_registers[12][16]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \control_registers[12][17]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \control_registers[12][18]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \control_registers[12][19]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \control_registers[12][1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \control_registers[12][20]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \control_registers[12][21]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \control_registers[12][22]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \control_registers[12][23]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \control_registers[12][24]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \control_registers[12][25]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \control_registers[12][26]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \control_registers[12][27]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \control_registers[12][28]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \control_registers[12][29]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \control_registers[12][2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \control_registers[12][30]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \control_registers[12][31]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \control_registers[12][3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \control_registers[12][4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \control_registers[12][5]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \control_registers[12][6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \control_registers[12][7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \control_registers[12][8]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \control_registers[12][9]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \control_registers[13][0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \control_registers[13][10]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \control_registers[13][11]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \control_registers[13][12]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \control_registers[13][13]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \control_registers[13][14]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \control_registers[13][15]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \control_registers[13][16]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \control_registers[13][17]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \control_registers[13][18]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \control_registers[13][19]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \control_registers[13][1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \control_registers[13][20]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \control_registers[13][21]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \control_registers[13][22]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \control_registers[13][23]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \control_registers[13][24]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \control_registers[13][25]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \control_registers[13][26]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \control_registers[13][27]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \control_registers[13][28]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \control_registers[13][29]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \control_registers[13][2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \control_registers[13][30]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \control_registers[13][31]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \control_registers[13][3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \control_registers[13][4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \control_registers[13][5]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \control_registers[13][6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \control_registers[13][7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \control_registers[13][8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \control_registers[13][9]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \control_registers[14][0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \control_registers[14][10]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \control_registers[14][11]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \control_registers[14][12]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \control_registers[14][13]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \control_registers[14][14]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \control_registers[14][15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \control_registers[14][16]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \control_registers[14][17]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \control_registers[14][18]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \control_registers[14][19]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \control_registers[14][1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \control_registers[14][20]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \control_registers[14][21]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \control_registers[14][22]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \control_registers[14][23]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \control_registers[14][24]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \control_registers[14][25]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \control_registers[14][26]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \control_registers[14][27]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \control_registers[14][28]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \control_registers[14][29]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \control_registers[14][2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \control_registers[14][30]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \control_registers[14][31]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \control_registers[14][3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \control_registers[14][4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \control_registers[14][5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \control_registers[14][6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \control_registers[14][7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \control_registers[14][8]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \control_registers[14][9]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \control_registers[15][0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \control_registers[15][10]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \control_registers[15][11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \control_registers[15][12]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \control_registers[15][13]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \control_registers[15][14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \control_registers[15][15]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \control_registers[15][16]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \control_registers[15][17]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \control_registers[15][18]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \control_registers[15][19]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \control_registers[15][1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \control_registers[15][20]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \control_registers[15][21]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \control_registers[15][22]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \control_registers[15][23]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \control_registers[15][24]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \control_registers[15][25]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \control_registers[15][26]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \control_registers[15][27]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \control_registers[15][28]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \control_registers[15][29]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \control_registers[15][2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \control_registers[15][30]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \control_registers[15][31]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \control_registers[15][3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \control_registers[15][4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \control_registers[15][5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \control_registers[15][6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \control_registers[15][7]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \control_registers[15][8]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \control_registers[15][9]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \control_registers[24][0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \control_registers[24][10]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \control_registers[24][11]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \control_registers[24][12]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \control_registers[24][13]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \control_registers[24][14]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \control_registers[24][15]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \control_registers[24][16]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \control_registers[24][17]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \control_registers[24][18]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \control_registers[24][19]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \control_registers[24][1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \control_registers[24][20]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \control_registers[24][21]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \control_registers[24][22]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \control_registers[24][23]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \control_registers[24][24]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \control_registers[24][25]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \control_registers[24][26]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \control_registers[24][27]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \control_registers[24][28]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \control_registers[24][29]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \control_registers[24][2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \control_registers[24][30]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \control_registers[24][31]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \control_registers[24][3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \control_registers[24][4]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \control_registers[24][5]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \control_registers[24][6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \control_registers[24][7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \control_registers[24][8]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \control_registers[24][9]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \control_registers[25][0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \control_registers[25][10]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \control_registers[25][11]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \control_registers[25][12]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \control_registers[25][13]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \control_registers[25][14]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \control_registers[25][15]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \control_registers[25][16]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \control_registers[25][17]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \control_registers[25][18]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \control_registers[25][19]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \control_registers[25][1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \control_registers[25][20]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \control_registers[25][21]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \control_registers[25][22]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \control_registers[25][23]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \control_registers[25][24]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \control_registers[25][25]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \control_registers[25][26]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \control_registers[25][27]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \control_registers[25][28]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \control_registers[25][29]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \control_registers[25][2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \control_registers[25][30]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \control_registers[25][31]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \control_registers[25][3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \control_registers[25][4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \control_registers[25][5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \control_registers[25][6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \control_registers[25][7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \control_registers[25][8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \control_registers[25][9]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \control_registers[30][0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \control_registers[30][10]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \control_registers[30][11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \control_registers[30][12]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \control_registers[30][13]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \control_registers[30][14]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \control_registers[30][15]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \control_registers[30][16]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \control_registers[30][17]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \control_registers[30][18]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \control_registers[30][19]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \control_registers[30][1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \control_registers[30][20]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \control_registers[30][21]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \control_registers[30][22]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \control_registers[30][23]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \control_registers[30][24]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \control_registers[30][25]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \control_registers[30][26]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \control_registers[30][27]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \control_registers[30][28]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \control_registers[30][29]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \control_registers[30][2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \control_registers[30][30]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \control_registers[30][31]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \control_registers[30][3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \control_registers[30][4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \control_registers[30][5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \control_registers[30][6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \control_registers[30][7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \control_registers[30][8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \control_registers[30][9]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \control_registers[31][0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \control_registers[31][10]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \control_registers[31][11]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \control_registers[31][12]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \control_registers[31][13]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \control_registers[31][14]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \control_registers[31][15]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \control_registers[31][16]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \control_registers[31][17]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \control_registers[31][18]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \control_registers[31][19]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \control_registers[31][1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \control_registers[31][20]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \control_registers[31][21]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \control_registers[31][22]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \control_registers[31][23]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \control_registers[31][24]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \control_registers[31][25]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \control_registers[31][26]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \control_registers[31][27]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \control_registers[31][28]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \control_registers[31][29]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \control_registers[31][2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \control_registers[31][30]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \control_registers[31][31]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \control_registers[31][3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \control_registers[31][4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \control_registers[31][5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \control_registers[31][6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \control_registers[31][7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \control_registers[31][8]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \control_registers[31][9]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \control_registers[8][0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \control_registers[8][10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \control_registers[8][11]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \control_registers[8][12]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \control_registers[8][13]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \control_registers[8][14]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \control_registers[8][15]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \control_registers[8][16]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \control_registers[8][17]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \control_registers[8][18]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \control_registers[8][19]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \control_registers[8][1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \control_registers[8][20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \control_registers[8][21]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \control_registers[8][22]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \control_registers[8][23]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \control_registers[8][24]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \control_registers[8][25]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \control_registers[8][26]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \control_registers[8][27]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \control_registers[8][28]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \control_registers[8][29]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \control_registers[8][2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \control_registers[8][30]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \control_registers[8][31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \control_registers[8][3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \control_registers[8][4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \control_registers[8][5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \control_registers[8][6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \control_registers[8][7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \control_registers[8][8]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \control_registers[8][9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \control_registers[9][0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \control_registers[9][10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \control_registers[9][11]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \control_registers[9][12]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \control_registers[9][13]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \control_registers[9][14]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \control_registers[9][15]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \control_registers[9][16]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \control_registers[9][17]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \control_registers[9][18]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \control_registers[9][19]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \control_registers[9][1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \control_registers[9][20]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \control_registers[9][21]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \control_registers[9][22]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \control_registers[9][23]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \control_registers[9][24]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \control_registers[9][25]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \control_registers[9][26]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \control_registers[9][27]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \control_registers[9][28]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \control_registers[9][29]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \control_registers[9][2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \control_registers[9][30]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \control_registers[9][31]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \control_registers[9][3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \control_registers[9][4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \control_registers[9][5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \control_registers[9][6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \control_registers[9][7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \control_registers[9][8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \control_registers[9][9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \m_axis_data[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \m_axis_data[10]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \m_axis_data[11]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \m_axis_data[12]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \m_axis_data[13]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \m_axis_data[14]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \m_axis_data[15]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \m_axis_data[16]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \m_axis_data[17]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \m_axis_data[18]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \m_axis_data[19]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \m_axis_data[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \m_axis_data[20]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axis_data[21]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axis_data[22]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_axis_data[23]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_axis_data[24]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \m_axis_data[25]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \m_axis_data[26]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \m_axis_data[27]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \m_axis_data[28]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \m_axis_data[29]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \m_axis_data[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_axis_data[30]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \m_axis_data[31]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \m_axis_data[3]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_axis_data[4]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \m_axis_data[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \m_axis_data[6]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \m_axis_data[7]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \m_axis_data[8]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \m_axis_data[9]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of s_axi_arready_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of s_axi_bvalid_i_2 : label is "soft_lutpair0";
begin
  s_axi_arready_reg_0 <= \^s_axi_arready_reg_0\;
  s_axi_awready_reg_0 <= \^s_axi_awready_reg_0\;
  s_axi_bvalid_reg_0 <= \^s_axi_bvalid_reg_0\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  s_axi_wready_reg_0 <= \^s_axi_wready_reg_0\;
\control_registers[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][0]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][0]\,
      O => data39(0)
    );
\control_registers[0][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC0"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      O => \control_registers[0][0]_i_2_n_0\
    );
\control_registers[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][10]\,
      O => data39(10)
    );
\control_registers[0][10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC0"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      O => \control_registers[0][10]_i_2_n_0\
    );
\control_registers[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][11]\,
      O => data39(11)
    );
\control_registers[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][12]\,
      O => data39(12)
    );
\control_registers[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][13]\,
      O => data39(13)
    );
\control_registers[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][14]\,
      O => data39(14)
    );
\control_registers[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][15]\,
      O => data39(15)
    );
\control_registers[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][16]\,
      O => data39(16)
    );
\control_registers[0][16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => s_axi_awaddr(8),
      I2 => s_axi_awaddr(6),
      I3 => s_axi_awaddr(9),
      O => \control_registers[0][16]_i_2_n_0\
    );
\control_registers[0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][17]\,
      O => data39(17)
    );
\control_registers[0][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][18]\,
      O => data39(18)
    );
\control_registers[0][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][19]\,
      O => data39(19)
    );
\control_registers[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][1]\,
      O => data39(1)
    );
\control_registers[0][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][20]\,
      O => data39(20)
    );
\control_registers[0][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][21]\,
      O => data39(21)
    );
\control_registers[0][21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC0"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      O => \control_registers[0][21]_i_2_n_0\
    );
\control_registers[0][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][22]\,
      O => data39(22)
    );
\control_registers[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][23]\,
      O => data39(23)
    );
\control_registers[0][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][24]\,
      O => data39(24)
    );
\control_registers[0][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][25]\,
      O => data39(25)
    );
\control_registers[0][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][26]\,
      O => data39(26)
    );
\control_registers[0][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][27]\,
      O => data39(27)
    );
\control_registers[0][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][28]\,
      O => data39(28)
    );
\control_registers[0][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][29]\,
      O => data39(29)
    );
\control_registers[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][2]\,
      O => data39(2)
    );
\control_registers[0][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][30]\,
      O => data39(30)
    );
\control_registers[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[0][31]\,
      O => data39(31)
    );
\control_registers[0][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_awaddr(1),
      I2 => s_axi_wvalid,
      O => \control_registers[0][31]_i_2_n_0\
    );
\control_registers[0][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC0"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      O => \control_registers[0][31]_i_3_n_0\
    );
\control_registers[0][31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_awaddr(2),
      I3 => s_axi_awaddr(3),
      O => \control_registers[0][31]_i_4_n_0\
    );
\control_registers[0][31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => s_axi_awaddr(8),
      I2 => s_axi_awaddr(6),
      I3 => s_axi_awaddr(9),
      O => \control_registers[0][31]_i_5_n_0\
    );
\control_registers[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][3]\,
      O => data39(3)
    );
\control_registers[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][4]\,
      O => data39(4)
    );
\control_registers[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][5]\,
      O => data39(5)
    );
\control_registers[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][6]\,
      O => data39(6)
    );
\control_registers[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][7]\,
      O => data39(7)
    );
\control_registers[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][8]\,
      O => data39(8)
    );
\control_registers[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[0][9]\,
      O => data39(9)
    );
\control_registers[10][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][0]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data29(0)
    );
\control_registers[10][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][10]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data29(10)
    );
\control_registers[10][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][11]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data29(11)
    );
\control_registers[10][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][12]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data29(12)
    );
\control_registers[10][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][13]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data29(13)
    );
\control_registers[10][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][14]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data29(14)
    );
\control_registers[10][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][15]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data29(15)
    );
\control_registers[10][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][16]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data29(16)
    );
\control_registers[10][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][17]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data29(17)
    );
\control_registers[10][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][18]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data29(18)
    );
\control_registers[10][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][19]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data29(19)
    );
\control_registers[10][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][1]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data29(1)
    );
\control_registers[10][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][20]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data29(20)
    );
\control_registers[10][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][21]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data29(21)
    );
\control_registers[10][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][22]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data29(22)
    );
\control_registers[10][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][23]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data29(23)
    );
\control_registers[10][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][24]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data29(24)
    );
\control_registers[10][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][25]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data29(25)
    );
\control_registers[10][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][26]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data29(26)
    );
\control_registers[10][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][27]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data29(27)
    );
\control_registers[10][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][28]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data29(28)
    );
\control_registers[10][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][29]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data29(29)
    );
\control_registers[10][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][2]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data29(2)
    );
\control_registers[10][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][30]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data29(30)
    );
\control_registers[10][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][31]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data29(31)
    );
\control_registers[10][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \control_registers[0][31]_i_5_n_0\,
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => s_axi_awaddr(4),
      I3 => s_axi_awaddr(5),
      I4 => s_axi_awaddr(3),
      I5 => \control_registers[34][31]_i_2_n_0\,
      O => \control_registers[10][31]_i_2_n_0\
    );
\control_registers[10][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][3]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data29(3)
    );
\control_registers[10][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][4]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data29(4)
    );
\control_registers[10][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][5]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data29(5)
    );
\control_registers[10][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][6]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data29(6)
    );
\control_registers[10][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][7]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data29(7)
    );
\control_registers[10][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][8]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data29(8)
    );
\control_registers[10][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[10][9]\,
      I1 => \control_registers[10][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data29(9)
    );
\control_registers[11][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][0]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data28(0)
    );
\control_registers[11][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][10]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data28(10)
    );
\control_registers[11][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][11]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data28(11)
    );
\control_registers[11][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][12]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data28(12)
    );
\control_registers[11][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][13]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data28(13)
    );
\control_registers[11][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][14]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data28(14)
    );
\control_registers[11][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][15]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data28(15)
    );
\control_registers[11][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][16]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data28(16)
    );
\control_registers[11][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][17]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data28(17)
    );
\control_registers[11][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][18]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data28(18)
    );
\control_registers[11][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][19]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data28(19)
    );
\control_registers[11][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][1]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data28(1)
    );
\control_registers[11][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][20]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data28(20)
    );
\control_registers[11][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][21]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data28(21)
    );
\control_registers[11][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][22]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data28(22)
    );
\control_registers[11][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][23]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data28(23)
    );
\control_registers[11][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][24]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data28(24)
    );
\control_registers[11][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][25]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data28(25)
    );
\control_registers[11][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][26]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data28(26)
    );
\control_registers[11][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][27]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data28(27)
    );
\control_registers[11][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][28]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data28(28)
    );
\control_registers[11][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][29]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data28(29)
    );
\control_registers[11][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][2]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data28(2)
    );
\control_registers[11][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][30]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data28(30)
    );
\control_registers[11][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][31]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data28(31)
    );
\control_registers[11][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_awaddr(2),
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => s_axi_awaddr(0),
      I5 => s_axi_awaddr(3),
      O => \control_registers[11][31]_i_2_n_0\
    );
\control_registers[11][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][3]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data28(3)
    );
\control_registers[11][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][4]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data28(4)
    );
\control_registers[11][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][5]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data28(5)
    );
\control_registers[11][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][6]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data28(6)
    );
\control_registers[11][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][7]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data28(7)
    );
\control_registers[11][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][8]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data28(8)
    );
\control_registers[11][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[11][9]\,
      I1 => \control_registers[11][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data28(9)
    );
\control_registers[12][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][0]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data27(0)
    );
\control_registers[12][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][10]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data27(10)
    );
\control_registers[12][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][11]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data27(11)
    );
\control_registers[12][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][12]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data27(12)
    );
\control_registers[12][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][13]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data27(13)
    );
\control_registers[12][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][14]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data27(14)
    );
\control_registers[12][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][15]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data27(15)
    );
\control_registers[12][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][16]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data27(16)
    );
\control_registers[12][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][17]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data27(17)
    );
\control_registers[12][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][18]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data27(18)
    );
\control_registers[12][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][19]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data27(19)
    );
\control_registers[12][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][1]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data27(1)
    );
\control_registers[12][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][20]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data27(20)
    );
\control_registers[12][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][21]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data27(21)
    );
\control_registers[12][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][22]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data27(22)
    );
\control_registers[12][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][23]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data27(23)
    );
\control_registers[12][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][24]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data27(24)
    );
\control_registers[12][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][25]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data27(25)
    );
\control_registers[12][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][26]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data27(26)
    );
\control_registers[12][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][27]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data27(27)
    );
\control_registers[12][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][28]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data27(28)
    );
\control_registers[12][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][29]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data27(29)
    );
\control_registers[12][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][2]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data27(2)
    );
\control_registers[12][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][30]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data27(30)
    );
\control_registers[12][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][31]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data27(31)
    );
\control_registers[12][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_awaddr(1),
      I2 => s_axi_wvalid,
      I3 => \control_registers[0][31]_i_3_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers[12][31]_i_3_n_0\,
      O => \control_registers[12][31]_i_2_n_0\
    );
\control_registers[12][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_awaddr(2),
      O => \control_registers[12][31]_i_3_n_0\
    );
\control_registers[12][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][3]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data27(3)
    );
\control_registers[12][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][4]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data27(4)
    );
\control_registers[12][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][5]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data27(5)
    );
\control_registers[12][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][6]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data27(6)
    );
\control_registers[12][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][7]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data27(7)
    );
\control_registers[12][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][8]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data27(8)
    );
\control_registers[12][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[12][9]\,
      I1 => \control_registers[12][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data27(9)
    );
\control_registers[13][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][0]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data26(0)
    );
\control_registers[13][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][10]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data26(10)
    );
\control_registers[13][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][11]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data26(11)
    );
\control_registers[13][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][12]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data26(12)
    );
\control_registers[13][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][13]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data26(13)
    );
\control_registers[13][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][14]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data26(14)
    );
\control_registers[13][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][15]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data26(15)
    );
\control_registers[13][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][16]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data26(16)
    );
\control_registers[13][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][17]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data26(17)
    );
\control_registers[13][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][18]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data26(18)
    );
\control_registers[13][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][19]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data26(19)
    );
\control_registers[13][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][1]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data26(1)
    );
\control_registers[13][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][20]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data26(20)
    );
\control_registers[13][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][21]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data26(21)
    );
\control_registers[13][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][22]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data26(22)
    );
\control_registers[13][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][23]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data26(23)
    );
\control_registers[13][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][24]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data26(24)
    );
\control_registers[13][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][25]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data26(25)
    );
\control_registers[13][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][26]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data26(26)
    );
\control_registers[13][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][27]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data26(27)
    );
\control_registers[13][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][28]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data26(28)
    );
\control_registers[13][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][29]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data26(29)
    );
\control_registers[13][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][2]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data26(2)
    );
\control_registers[13][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][30]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data26(30)
    );
\control_registers[13][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][31]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data26(31)
    );
\control_registers[13][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_awaddr(0),
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => s_axi_awaddr(1),
      I5 => s_axi_awaddr(3),
      O => \control_registers[13][31]_i_2_n_0\
    );
\control_registers[13][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][3]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data26(3)
    );
\control_registers[13][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][4]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data26(4)
    );
\control_registers[13][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][5]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data26(5)
    );
\control_registers[13][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][6]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data26(6)
    );
\control_registers[13][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][7]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data26(7)
    );
\control_registers[13][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][8]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data26(8)
    );
\control_registers[13][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[13][9]\,
      I1 => \control_registers[13][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data26(9)
    );
\control_registers[14][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][0]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data25(0)
    );
\control_registers[14][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][10]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data25(10)
    );
\control_registers[14][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][11]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data25(11)
    );
\control_registers[14][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][12]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data25(12)
    );
\control_registers[14][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][13]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data25(13)
    );
\control_registers[14][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][14]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data25(14)
    );
\control_registers[14][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][15]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data25(15)
    );
\control_registers[14][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][16]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data25(16)
    );
\control_registers[14][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][17]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data25(17)
    );
\control_registers[14][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][18]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data25(18)
    );
\control_registers[14][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][19]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data25(19)
    );
\control_registers[14][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][1]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data25(1)
    );
\control_registers[14][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][20]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data25(20)
    );
\control_registers[14][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][21]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data25(21)
    );
\control_registers[14][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][22]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data25(22)
    );
\control_registers[14][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][23]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data25(23)
    );
\control_registers[14][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][24]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data25(24)
    );
\control_registers[14][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][25]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data25(25)
    );
\control_registers[14][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][26]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data25(26)
    );
\control_registers[14][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][27]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data25(27)
    );
\control_registers[14][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][28]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data25(28)
    );
\control_registers[14][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][29]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data25(29)
    );
\control_registers[14][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][2]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data25(2)
    );
\control_registers[14][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][30]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data25(30)
    );
\control_registers[14][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][31]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data25(31)
    );
\control_registers[14][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \control_registers[0][31]_i_5_n_0\,
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[14][31]_i_3_n_0\,
      I3 => s_axi_awaddr(1),
      I4 => s_axi_wvalid,
      I5 => s_axi_awaddr(2),
      O => \control_registers[14][31]_i_2_n_0\
    );
\control_registers[14][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_awaddr(3),
      I3 => s_axi_awaddr(0),
      O => \control_registers[14][31]_i_3_n_0\
    );
\control_registers[14][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][3]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data25(3)
    );
\control_registers[14][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][4]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data25(4)
    );
\control_registers[14][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][5]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data25(5)
    );
\control_registers[14][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][6]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data25(6)
    );
\control_registers[14][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][7]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data25(7)
    );
\control_registers[14][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][8]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data25(8)
    );
\control_registers[14][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[14][9]\,
      I1 => \control_registers[14][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data25(9)
    );
\control_registers[15][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][0]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data24(0)
    );
\control_registers[15][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][10]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data24(10)
    );
\control_registers[15][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][11]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data24(11)
    );
\control_registers[15][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][12]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data24(12)
    );
\control_registers[15][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][13]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data24(13)
    );
\control_registers[15][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][14]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data24(14)
    );
\control_registers[15][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][15]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data24(15)
    );
\control_registers[15][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][16]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data24(16)
    );
\control_registers[15][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][17]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data24(17)
    );
\control_registers[15][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][18]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data24(18)
    );
\control_registers[15][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][19]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data24(19)
    );
\control_registers[15][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][1]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data24(1)
    );
\control_registers[15][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][20]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data24(20)
    );
\control_registers[15][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][21]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data24(21)
    );
\control_registers[15][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][22]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data24(22)
    );
\control_registers[15][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][23]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data24(23)
    );
\control_registers[15][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][24]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data24(24)
    );
\control_registers[15][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][25]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data24(25)
    );
\control_registers[15][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][26]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data24(26)
    );
\control_registers[15][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][27]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data24(27)
    );
\control_registers[15][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][28]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data24(28)
    );
\control_registers[15][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][29]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data24(29)
    );
\control_registers[15][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][2]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data24(2)
    );
\control_registers[15][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][30]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data24(30)
    );
\control_registers[15][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][31]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data24(31)
    );
\control_registers[15][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \control_registers[7][31]_i_2_n_0\,
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => s_axi_awaddr(3),
      I4 => s_axi_awaddr(2),
      O => \control_registers[15][31]_i_2_n_0\
    );
\control_registers[15][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][3]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data24(3)
    );
\control_registers[15][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][4]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data24(4)
    );
\control_registers[15][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][5]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data24(5)
    );
\control_registers[15][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][6]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data24(6)
    );
\control_registers[15][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][7]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data24(7)
    );
\control_registers[15][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][8]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data24(8)
    );
\control_registers[15][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[15][9]\,
      I1 => \control_registers[15][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data24(9)
    );
\control_registers[16][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[37][31]_i_4_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][0]\,
      O => data23(0)
    );
\control_registers[16][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][10]\,
      O => data23(10)
    );
\control_registers[16][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][11]\,
      O => data23(11)
    );
\control_registers[16][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][12]\,
      O => data23(12)
    );
\control_registers[16][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][13]\,
      O => data23(13)
    );
\control_registers[16][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][14]\,
      O => data23(14)
    );
\control_registers[16][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][15]\,
      O => data23(15)
    );
\control_registers[16][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][16]\,
      O => data23(16)
    );
\control_registers[16][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][17]\,
      O => data23(17)
    );
\control_registers[16][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][18]\,
      O => data23(18)
    );
\control_registers[16][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][19]\,
      O => data23(19)
    );
\control_registers[16][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][1]\,
      O => data23(1)
    );
\control_registers[16][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][20]\,
      O => data23(20)
    );
\control_registers[16][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][21]\,
      O => data23(21)
    );
\control_registers[16][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][22]\,
      O => data23(22)
    );
\control_registers[16][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][23]\,
      O => data23(23)
    );
\control_registers[16][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][24]\,
      O => data23(24)
    );
\control_registers[16][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][25]\,
      O => data23(25)
    );
\control_registers[16][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][26]\,
      O => data23(26)
    );
\control_registers[16][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][27]\,
      O => data23(27)
    );
\control_registers[16][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][28]\,
      O => data23(28)
    );
\control_registers[16][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][29]\,
      O => data23(29)
    );
\control_registers[16][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][2]\,
      O => data23(2)
    );
\control_registers[16][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][30]\,
      O => data23(30)
    );
\control_registers[16][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][31]\,
      O => data23(31)
    );
\control_registers[16][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][3]\,
      O => data23(3)
    );
\control_registers[16][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][4]\,
      O => data23(4)
    );
\control_registers[16][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][5]\,
      O => data23(5)
    );
\control_registers[16][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][6]\,
      O => data23(6)
    );
\control_registers[16][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][7]\,
      O => data23(7)
    );
\control_registers[16][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][8]\,
      O => data23(8)
    );
\control_registers[16][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[22][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[16][9]\,
      O => data23(9)
    );
\control_registers[17][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][0]\,
      O => data22(0)
    );
\control_registers[17][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][10]\,
      O => data22(10)
    );
\control_registers[17][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][11]\,
      O => data22(11)
    );
\control_registers[17][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][12]\,
      O => data22(12)
    );
\control_registers[17][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][13]\,
      O => data22(13)
    );
\control_registers[17][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][14]\,
      O => data22(14)
    );
\control_registers[17][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][15]\,
      O => data22(15)
    );
\control_registers[17][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][16]\,
      O => data22(16)
    );
\control_registers[17][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][17]\,
      O => data22(17)
    );
\control_registers[17][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][18]\,
      O => data22(18)
    );
\control_registers[17][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][19]\,
      O => data22(19)
    );
\control_registers[17][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][1]\,
      O => data22(1)
    );
\control_registers[17][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][20]\,
      O => data22(20)
    );
\control_registers[17][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][21]\,
      O => data22(21)
    );
\control_registers[17][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][22]\,
      O => data22(22)
    );
\control_registers[17][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][23]\,
      O => data22(23)
    );
\control_registers[17][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][23]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][24]\,
      O => data22(24)
    );
\control_registers[17][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][25]\,
      O => data22(25)
    );
\control_registers[17][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][26]\,
      O => data22(26)
    );
\control_registers[17][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][27]\,
      O => data22(27)
    );
\control_registers[17][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][28]\,
      O => data22(28)
    );
\control_registers[17][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][29]\,
      O => data22(29)
    );
\control_registers[17][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][2]\,
      O => data22(2)
    );
\control_registers[17][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][30]\,
      O => data22(30)
    );
\control_registers[17][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][31]\,
      O => data22(31)
    );
\control_registers[17][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_awaddr(3),
      I3 => s_axi_awaddr(0),
      O => \control_registers[17][31]_i_2_n_0\
    );
\control_registers[17][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][3]\,
      O => data22(3)
    );
\control_registers[17][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][4]\,
      O => data22(4)
    );
\control_registers[17][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][5]\,
      O => data22(5)
    );
\control_registers[17][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][6]\,
      O => data22(6)
    );
\control_registers[17][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][7]\,
      O => data22(7)
    );
\control_registers[17][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][7]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][8]\,
      O => data22(8)
    );
\control_registers[17][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[32][31]_i_2_n_0\,
      I3 => \control_registers[29][15]_i_2_n_0\,
      I4 => \control_registers[17][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[17][9]\,
      O => data22(9)
    );
\control_registers[18][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][0]\,
      O => data21(0)
    );
\control_registers[18][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][10]\,
      O => data21(10)
    );
\control_registers[18][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][11]\,
      O => data21(11)
    );
\control_registers[18][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][12]\,
      O => data21(12)
    );
\control_registers[18][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][13]\,
      O => data21(13)
    );
\control_registers[18][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][14]\,
      O => data21(14)
    );
\control_registers[18][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][15]\,
      O => data21(15)
    );
\control_registers[18][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][16]\,
      O => data21(16)
    );
\control_registers[18][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][17]\,
      O => data21(17)
    );
\control_registers[18][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][18]\,
      O => data21(18)
    );
\control_registers[18][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][19]\,
      O => data21(19)
    );
\control_registers[18][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][1]\,
      O => data21(1)
    );
\control_registers[18][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][20]\,
      O => data21(20)
    );
\control_registers[18][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][21]\,
      O => data21(21)
    );
\control_registers[18][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][22]\,
      O => data21(22)
    );
\control_registers[18][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][23]\,
      O => data21(23)
    );
\control_registers[18][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][24]\,
      O => data21(24)
    );
\control_registers[18][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][25]\,
      O => data21(25)
    );
\control_registers[18][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][26]\,
      O => data21(26)
    );
\control_registers[18][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][27]\,
      O => data21(27)
    );
\control_registers[18][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][28]\,
      O => data21(28)
    );
\control_registers[18][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][29]\,
      O => data21(29)
    );
\control_registers[18][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][2]\,
      O => data21(2)
    );
\control_registers[18][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][30]\,
      O => data21(30)
    );
\control_registers[18][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][31]\,
      O => data21(31)
    );
\control_registers[18][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_awaddr(0),
      I2 => s_axi_wvalid,
      O => \control_registers[18][31]_i_2_n_0\
    );
\control_registers[18][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][3]\,
      O => data21(3)
    );
\control_registers[18][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][4]\,
      O => data21(4)
    );
\control_registers[18][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][5]\,
      O => data21(5)
    );
\control_registers[18][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][6]\,
      O => data21(6)
    );
\control_registers[18][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][7]\,
      O => data21(7)
    );
\control_registers[18][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][8]\,
      O => data21(8)
    );
\control_registers[18][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[18][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[18][9]\,
      O => data21(9)
    );
\control_registers[19][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][0]\,
      O => data20(0)
    );
\control_registers[19][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][10]\,
      O => data20(10)
    );
\control_registers[19][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][11]\,
      O => data20(11)
    );
\control_registers[19][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][12]\,
      O => data20(12)
    );
\control_registers[19][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][13]\,
      O => data20(13)
    );
\control_registers[19][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][14]\,
      O => data20(14)
    );
\control_registers[19][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][15]\,
      O => data20(15)
    );
\control_registers[19][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][16]\,
      O => data20(16)
    );
\control_registers[19][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][17]\,
      O => data20(17)
    );
\control_registers[19][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][18]\,
      O => data20(18)
    );
\control_registers[19][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][19]\,
      O => data20(19)
    );
\control_registers[19][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][1]\,
      O => data20(1)
    );
\control_registers[19][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][21]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][20]\,
      O => data20(20)
    );
\control_registers[19][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][21]\,
      O => data20(21)
    );
\control_registers[19][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][22]\,
      O => data20(22)
    );
\control_registers[19][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][23]\,
      O => data20(23)
    );
\control_registers[19][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][24]\,
      O => data20(24)
    );
\control_registers[19][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][25]\,
      O => data20(25)
    );
\control_registers[19][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][26]\,
      O => data20(26)
    );
\control_registers[19][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][27]\,
      O => data20(27)
    );
\control_registers[19][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][28]\,
      O => data20(28)
    );
\control_registers[19][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][29]\,
      O => data20(29)
    );
\control_registers[19][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][2]\,
      O => data20(2)
    );
\control_registers[19][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][30]\,
      O => data20(30)
    );
\control_registers[19][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][31]\,
      O => data20(31)
    );
\control_registers[19][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_awaddr(4),
      O => \control_registers[19][31]_i_2_n_0\
    );
\control_registers[19][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][3]\,
      O => data20(3)
    );
\control_registers[19][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][4]\,
      O => data20(4)
    );
\control_registers[19][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][5]\,
      O => data20(5)
    );
\control_registers[19][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][6]\,
      O => data20(6)
    );
\control_registers[19][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][7]\,
      O => data20(7)
    );
\control_registers[19][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][8]\,
      O => data20(8)
    );
\control_registers[19][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[27][31]_i_3_n_0\,
      I2 => \control_registers[19][31]_i_2_n_0\,
      I3 => \control_registers[29][10]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[19][9]\,
      O => data20(9)
    );
\control_registers[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][0]\,
      O => data38(0)
    );
\control_registers[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][10]\,
      O => data38(10)
    );
\control_registers[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][11]\,
      O => data38(11)
    );
\control_registers[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][12]\,
      O => data38(12)
    );
\control_registers[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][13]\,
      O => data38(13)
    );
\control_registers[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][14]\,
      O => data38(14)
    );
\control_registers[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][15]\,
      O => data38(15)
    );
\control_registers[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][16]\,
      O => data38(16)
    );
\control_registers[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][17]\,
      O => data38(17)
    );
\control_registers[1][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][18]\,
      O => data38(18)
    );
\control_registers[1][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][19]\,
      O => data38(19)
    );
\control_registers[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][1]\,
      O => data38(1)
    );
\control_registers[1][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][20]\,
      O => data38(20)
    );
\control_registers[1][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][21]\,
      O => data38(21)
    );
\control_registers[1][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][22]\,
      O => data38(22)
    );
\control_registers[1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][23]\,
      O => data38(23)
    );
\control_registers[1][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][24]\,
      O => data38(24)
    );
\control_registers[1][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][25]\,
      O => data38(25)
    );
\control_registers[1][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][26]\,
      O => data38(26)
    );
\control_registers[1][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][27]\,
      O => data38(27)
    );
\control_registers[1][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][28]\,
      O => data38(28)
    );
\control_registers[1][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][29]\,
      O => data38(29)
    );
\control_registers[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][2]\,
      O => data38(2)
    );
\control_registers[1][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][30]\,
      O => data38(30)
    );
\control_registers[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][31]\,
      O => data38(31)
    );
\control_registers[1][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_awaddr(0),
      O => \control_registers[1][31]_i_2_n_0\
    );
\control_registers[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][3]\,
      O => data38(3)
    );
\control_registers[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][4]\,
      O => data38(4)
    );
\control_registers[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][5]\,
      O => data38(5)
    );
\control_registers[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][6]\,
      O => data38(6)
    );
\control_registers[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][7]\,
      O => data38(7)
    );
\control_registers[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][8]\,
      O => data38(8)
    );
\control_registers[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[1][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[1][9]\,
      O => data38(9)
    );
\control_registers[20][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][0]\,
      O => data19(0)
    );
\control_registers[20][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][10]\,
      O => data19(10)
    );
\control_registers[20][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][11]\,
      O => data19(11)
    );
\control_registers[20][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][12]\,
      O => data19(12)
    );
\control_registers[20][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][13]\,
      O => data19(13)
    );
\control_registers[20][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][14]\,
      O => data19(14)
    );
\control_registers[20][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][15]\,
      O => data19(15)
    );
\control_registers[20][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][16]\,
      O => data19(16)
    );
\control_registers[20][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][17]\,
      O => data19(17)
    );
\control_registers[20][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][18]\,
      O => data19(18)
    );
\control_registers[20][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][19]\,
      O => data19(19)
    );
\control_registers[20][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][1]\,
      O => data19(1)
    );
\control_registers[20][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][20]\,
      O => data19(20)
    );
\control_registers[20][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][21]\,
      O => data19(21)
    );
\control_registers[20][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][22]\,
      O => data19(22)
    );
\control_registers[20][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][23]\,
      O => data19(23)
    );
\control_registers[20][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][24]\,
      O => data19(24)
    );
\control_registers[20][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][25]\,
      O => data19(25)
    );
\control_registers[20][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][26]\,
      O => data19(26)
    );
\control_registers[20][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][27]\,
      O => data19(27)
    );
\control_registers[20][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][28]\,
      O => data19(28)
    );
\control_registers[20][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][29]\,
      O => data19(29)
    );
\control_registers[20][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][2]\,
      O => data19(2)
    );
\control_registers[20][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][30]\,
      O => data19(30)
    );
\control_registers[20][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][31]\,
      O => data19(31)
    );
\control_registers[20][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][3]\,
      O => data19(3)
    );
\control_registers[20][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][4]\,
      O => data19(4)
    );
\control_registers[20][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][5]\,
      O => data19(5)
    );
\control_registers[20][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][6]\,
      O => data19(6)
    );
\control_registers[20][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][7]\,
      O => data19(7)
    );
\control_registers[20][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][8]\,
      O => data19(8)
    );
\control_registers[20][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[20][9]\,
      O => data19(9)
    );
\control_registers[21][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][10]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][0]\,
      O => data18(0)
    );
\control_registers[21][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][21]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][10]\,
      O => data18(10)
    );
\control_registers[21][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][21]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][11]\,
      O => data18(11)
    );
\control_registers[21][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][21]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][12]\,
      O => data18(12)
    );
\control_registers[21][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][21]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][13]\,
      O => data18(13)
    );
\control_registers[21][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][21]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][14]\,
      O => data18(14)
    );
\control_registers[21][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][21]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][15]\,
      O => data18(15)
    );
\control_registers[21][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][21]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][16]\,
      O => data18(16)
    );
\control_registers[21][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][21]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][17]\,
      O => data18(17)
    );
\control_registers[21][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][21]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][18]\,
      O => data18(18)
    );
\control_registers[21][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][21]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][19]\,
      O => data18(19)
    );
\control_registers[21][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][10]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][1]\,
      O => data18(1)
    );
\control_registers[21][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][21]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][20]\,
      O => data18(20)
    );
\control_registers[21][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][21]\,
      O => data18(21)
    );
\control_registers[21][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][22]\,
      O => data18(22)
    );
\control_registers[21][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][23]\,
      O => data18(23)
    );
\control_registers[21][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][24]\,
      O => data18(24)
    );
\control_registers[21][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][25]\,
      O => data18(25)
    );
\control_registers[21][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][26]\,
      O => data18(26)
    );
\control_registers[21][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][27]\,
      O => data18(27)
    );
\control_registers[21][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][28]\,
      O => data18(28)
    );
\control_registers[21][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][29]\,
      O => data18(29)
    );
\control_registers[21][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][10]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][2]\,
      O => data18(2)
    );
\control_registers[21][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][30]\,
      O => data18(30)
    );
\control_registers[21][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][31]\,
      O => data18(31)
    );
\control_registers[21][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => s_axi_awaddr(4),
      O => \control_registers[21][31]_i_2_n_0\
    );
\control_registers[21][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][10]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][3]\,
      O => data18(3)
    );
\control_registers[21][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][10]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][4]\,
      O => data18(4)
    );
\control_registers[21][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][10]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][5]\,
      O => data18(5)
    );
\control_registers[21][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][10]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][6]\,
      O => data18(6)
    );
\control_registers[21][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][10]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][7]\,
      O => data18(7)
    );
\control_registers[21][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][10]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][8]\,
      O => data18(8)
    );
\control_registers[21][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[37][31]_i_3_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][10]_i_2_n_0\,
      I4 => \control_registers[21][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[21][9]\,
      O => data18(9)
    );
\control_registers[22][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][0]\,
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(0),
      O => \control_registers[22][0]_i_1_n_0\
    );
\control_registers[22][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][10]\,
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(10),
      O => \control_registers[22][10]_i_1_n_0\
    );
\control_registers[22][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][11]\,
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(11),
      O => \control_registers[22][11]_i_1_n_0\
    );
\control_registers[22][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][12]\,
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(12),
      O => \control_registers[22][12]_i_1_n_0\
    );
\control_registers[22][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][13]\,
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(13),
      O => \control_registers[22][13]_i_1_n_0\
    );
\control_registers[22][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][14]\,
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(14),
      O => \control_registers[22][14]_i_1_n_0\
    );
\control_registers[22][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][15]\,
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(15),
      O => \control_registers[22][15]_i_1_n_0\
    );
\control_registers[22][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][16]\,
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(16),
      O => \control_registers[22][16]_i_1_n_0\
    );
\control_registers[22][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][17]\,
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(17),
      O => \control_registers[22][17]_i_1_n_0\
    );
\control_registers[22][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][18]\,
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(18),
      O => \control_registers[22][18]_i_1_n_0\
    );
\control_registers[22][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][19]\,
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(19),
      O => \control_registers[22][19]_i_1_n_0\
    );
\control_registers[22][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][1]\,
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(1),
      O => \control_registers[22][1]_i_1_n_0\
    );
\control_registers[22][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][20]\,
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(20),
      O => \control_registers[22][20]_i_1_n_0\
    );
\control_registers[22][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][21]\,
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(21),
      O => \control_registers[22][21]_i_1_n_0\
    );
\control_registers[22][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][22]\,
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(22),
      O => \control_registers[22][22]_i_1_n_0\
    );
\control_registers[22][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][23]\,
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(23),
      O => \control_registers[22][23]_i_1_n_0\
    );
\control_registers[22][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][24]\,
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(24),
      O => \control_registers[22][24]_i_1_n_0\
    );
\control_registers[22][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][25]\,
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(25),
      O => \control_registers[22][25]_i_1_n_0\
    );
\control_registers[22][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][26]\,
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(26),
      O => \control_registers[22][26]_i_1_n_0\
    );
\control_registers[22][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][27]\,
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(27),
      O => \control_registers[22][27]_i_1_n_0\
    );
\control_registers[22][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][28]\,
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(28),
      O => \control_registers[22][28]_i_1_n_0\
    );
\control_registers[22][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][29]\,
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(29),
      O => \control_registers[22][29]_i_1_n_0\
    );
\control_registers[22][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][2]\,
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(2),
      O => \control_registers[22][2]_i_1_n_0\
    );
\control_registers[22][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][30]\,
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(30),
      O => \control_registers[22][30]_i_1_n_0\
    );
\control_registers[22][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][31]\,
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(31),
      O => \control_registers[22][31]_i_1_n_0\
    );
\control_registers[22][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_awaddr(0),
      I2 => s_axi_awaddr(3),
      I3 => s_axi_awaddr(5),
      O => \control_registers[22][31]_i_2_n_0\
    );
\control_registers[22][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][3]\,
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(3),
      O => \control_registers[22][3]_i_1_n_0\
    );
\control_registers[22][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][4]\,
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(4),
      O => \control_registers[22][4]_i_1_n_0\
    );
\control_registers[22][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][5]\,
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(5),
      O => \control_registers[22][5]_i_1_n_0\
    );
\control_registers[22][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][6]\,
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(6),
      O => \control_registers[22][6]_i_1_n_0\
    );
\control_registers[22][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][7]\,
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(7),
      O => \control_registers[22][7]_i_1_n_0\
    );
\control_registers[22][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][8]\,
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(8),
      O => \control_registers[22][8]_i_1_n_0\
    );
\control_registers[22][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[22][9]\,
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[22][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => s_axi_wdata(9),
      O => \control_registers[22][9]_i_1_n_0\
    );
\control_registers[23][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][0]\,
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => s_axi_wdata(0),
      O => \control_registers[23][0]_i_1_n_0\
    );
\control_registers[23][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][10]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => s_axi_wdata(10),
      O => \control_registers[23][10]_i_1_n_0\
    );
\control_registers[23][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][11]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => s_axi_wdata(11),
      O => \control_registers[23][11]_i_1_n_0\
    );
\control_registers[23][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][12]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => s_axi_wdata(12),
      O => \control_registers[23][12]_i_1_n_0\
    );
\control_registers[23][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][13]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => s_axi_wdata(13),
      O => \control_registers[23][13]_i_1_n_0\
    );
\control_registers[23][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][14]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => s_axi_wdata(14),
      O => \control_registers[23][14]_i_1_n_0\
    );
\control_registers[23][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][15]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => s_axi_wdata(15),
      O => \control_registers[23][15]_i_1_n_0\
    );
\control_registers[23][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][16]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => s_axi_wdata(16),
      O => \control_registers[23][16]_i_1_n_0\
    );
\control_registers[23][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][17]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => s_axi_wdata(17),
      O => \control_registers[23][17]_i_1_n_0\
    );
\control_registers[23][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][18]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => s_axi_wdata(18),
      O => \control_registers[23][18]_i_1_n_0\
    );
\control_registers[23][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][19]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => s_axi_wdata(19),
      O => \control_registers[23][19]_i_1_n_0\
    );
\control_registers[23][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][1]\,
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => s_axi_wdata(1),
      O => \control_registers[23][1]_i_1_n_0\
    );
\control_registers[23][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][20]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => s_axi_wdata(20),
      O => \control_registers[23][20]_i_1_n_0\
    );
\control_registers[23][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][21]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => s_axi_wdata(21),
      O => \control_registers[23][21]_i_1_n_0\
    );
\control_registers[23][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][22]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => s_axi_wdata(22),
      O => \control_registers[23][22]_i_1_n_0\
    );
\control_registers[23][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][23]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][23]_i_2_n_0\,
      I5 => s_axi_wdata(23),
      O => \control_registers[23][23]_i_1_n_0\
    );
\control_registers[23][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][24]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => s_axi_wdata(24),
      O => \control_registers[23][24]_i_1_n_0\
    );
\control_registers[23][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][25]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => s_axi_wdata(25),
      O => \control_registers[23][25]_i_1_n_0\
    );
\control_registers[23][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][26]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => s_axi_wdata(26),
      O => \control_registers[23][26]_i_1_n_0\
    );
\control_registers[23][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][27]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => s_axi_wdata(27),
      O => \control_registers[23][27]_i_1_n_0\
    );
\control_registers[23][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][28]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => s_axi_wdata(28),
      O => \control_registers[23][28]_i_1_n_0\
    );
\control_registers[23][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][29]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => s_axi_wdata(29),
      O => \control_registers[23][29]_i_1_n_0\
    );
\control_registers[23][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][2]\,
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => s_axi_wdata(2),
      O => \control_registers[23][2]_i_1_n_0\
    );
\control_registers[23][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][30]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => s_axi_wdata(30),
      O => \control_registers[23][30]_i_1_n_0\
    );
\control_registers[23][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][31]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][31]_i_2_n_0\,
      I5 => s_axi_wdata(31),
      O => \control_registers[23][31]_i_1_n_0\
    );
\control_registers[23][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_awaddr(3),
      I2 => s_axi_awaddr(4),
      I3 => s_axi_awaddr(5),
      O => \control_registers[23][31]_i_2_n_0\
    );
\control_registers[23][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][3]\,
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => s_axi_wdata(3),
      O => \control_registers[23][3]_i_1_n_0\
    );
\control_registers[23][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][4]\,
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => s_axi_wdata(4),
      O => \control_registers[23][4]_i_1_n_0\
    );
\control_registers[23][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][5]\,
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => s_axi_wdata(5),
      O => \control_registers[23][5]_i_1_n_0\
    );
\control_registers[23][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][6]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => s_axi_wdata(6),
      O => \control_registers[23][6]_i_1_n_0\
    );
\control_registers[23][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][7]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][7]_i_2_n_0\,
      I5 => s_axi_wdata(7),
      O => \control_registers[23][7]_i_1_n_0\
    );
\control_registers[23][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][8]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => s_axi_wdata(8),
      O => \control_registers[23][8]_i_1_n_0\
    );
\control_registers[23][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAA8A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[23][9]\,
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[23][31]_i_2_n_0\,
      I4 => \control_registers[29][15]_i_2_n_0\,
      I5 => s_axi_wdata(9),
      O => \control_registers[23][9]_i_1_n_0\
    );
\control_registers[24][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][0]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data15(0)
    );
\control_registers[24][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][10]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data15(10)
    );
\control_registers[24][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][11]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data15(11)
    );
\control_registers[24][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][12]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data15(12)
    );
\control_registers[24][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][13]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data15(13)
    );
\control_registers[24][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][14]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data15(14)
    );
\control_registers[24][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][15]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data15(15)
    );
\control_registers[24][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][16]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data15(16)
    );
\control_registers[24][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][17]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data15(17)
    );
\control_registers[24][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][18]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data15(18)
    );
\control_registers[24][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][19]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data15(19)
    );
\control_registers[24][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][1]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data15(1)
    );
\control_registers[24][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][20]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data15(20)
    );
\control_registers[24][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][21]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data15(21)
    );
\control_registers[24][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][22]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data15(22)
    );
\control_registers[24][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][23]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data15(23)
    );
\control_registers[24][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][24]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data15(24)
    );
\control_registers[24][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][25]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data15(25)
    );
\control_registers[24][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][26]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data15(26)
    );
\control_registers[24][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][27]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data15(27)
    );
\control_registers[24][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][28]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data15(28)
    );
\control_registers[24][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][29]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data15(29)
    );
\control_registers[24][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][2]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data15(2)
    );
\control_registers[24][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][30]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data15(30)
    );
\control_registers[24][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][31]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data15(31)
    );
\control_registers[24][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_awaddr(1),
      I2 => s_axi_wvalid,
      I3 => \control_registers[29][31]_i_3_n_0\,
      I4 => \control_registers[27][31]_i_2_n_0\,
      I5 => \control_registers[27][31]_i_3_n_0\,
      O => \control_registers[24][31]_i_2_n_0\
    );
\control_registers[24][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][3]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data15(3)
    );
\control_registers[24][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][4]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data15(4)
    );
\control_registers[24][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][5]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data15(5)
    );
\control_registers[24][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][6]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data15(6)
    );
\control_registers[24][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][7]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data15(7)
    );
\control_registers[24][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][8]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data15(8)
    );
\control_registers[24][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[24][9]\,
      I1 => \control_registers[24][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data15(9)
    );
\control_registers[25][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][0]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data14(0)
    );
\control_registers[25][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][10]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data14(10)
    );
\control_registers[25][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][11]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data14(11)
    );
\control_registers[25][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][12]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data14(12)
    );
\control_registers[25][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][13]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data14(13)
    );
\control_registers[25][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][14]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data14(14)
    );
\control_registers[25][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][15]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data14(15)
    );
\control_registers[25][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][16]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data14(16)
    );
\control_registers[25][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][17]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data14(17)
    );
\control_registers[25][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][18]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data14(18)
    );
\control_registers[25][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][19]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data14(19)
    );
\control_registers[25][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][1]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data14(1)
    );
\control_registers[25][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][20]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data14(20)
    );
\control_registers[25][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][21]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data14(21)
    );
\control_registers[25][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][22]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data14(22)
    );
\control_registers[25][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][23]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data14(23)
    );
\control_registers[25][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][24]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data14(24)
    );
\control_registers[25][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][25]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data14(25)
    );
\control_registers[25][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][26]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data14(26)
    );
\control_registers[25][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][27]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data14(27)
    );
\control_registers[25][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][28]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data14(28)
    );
\control_registers[25][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][29]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data14(29)
    );
\control_registers[25][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][2]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data14(2)
    );
\control_registers[25][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][30]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data14(30)
    );
\control_registers[25][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][31]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data14(31)
    );
\control_registers[25][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \control_registers[29][31]_i_2_n_0\,
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[21][31]_i_2_n_0\,
      I3 => s_axi_awaddr(3),
      I4 => s_axi_awaddr(0),
      I5 => \control_registers[28][31]_i_2_n_0\,
      O => \control_registers[25][31]_i_2_n_0\
    );
\control_registers[25][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][3]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data14(3)
    );
\control_registers[25][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][4]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data14(4)
    );
\control_registers[25][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][5]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data14(5)
    );
\control_registers[25][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][6]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data14(6)
    );
\control_registers[25][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][7]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data14(7)
    );
\control_registers[25][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][8]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data14(8)
    );
\control_registers[25][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[25][9]\,
      I1 => \control_registers[25][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data14(9)
    );
\control_registers[26][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][0]\,
      O => data13(0)
    );
\control_registers[26][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][10]\,
      O => data13(10)
    );
\control_registers[26][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][11]\,
      O => data13(11)
    );
\control_registers[26][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][12]\,
      O => data13(12)
    );
\control_registers[26][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][13]\,
      O => data13(13)
    );
\control_registers[26][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][14]\,
      O => data13(14)
    );
\control_registers[26][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][15]\,
      O => data13(15)
    );
\control_registers[26][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][16]\,
      O => data13(16)
    );
\control_registers[26][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][17]\,
      O => data13(17)
    );
\control_registers[26][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][18]\,
      O => data13(18)
    );
\control_registers[26][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][19]\,
      O => data13(19)
    );
\control_registers[26][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][1]\,
      O => data13(1)
    );
\control_registers[26][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][20]\,
      O => data13(20)
    );
\control_registers[26][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][21]\,
      O => data13(21)
    );
\control_registers[26][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][22]\,
      O => data13(22)
    );
\control_registers[26][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][23]\,
      O => data13(23)
    );
\control_registers[26][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][24]\,
      O => data13(24)
    );
\control_registers[26][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][25]\,
      O => data13(25)
    );
\control_registers[26][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][26]\,
      O => data13(26)
    );
\control_registers[26][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][27]\,
      O => data13(27)
    );
\control_registers[26][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][28]\,
      O => data13(28)
    );
\control_registers[26][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][29]\,
      O => data13(29)
    );
\control_registers[26][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][2]\,
      O => data13(2)
    );
\control_registers[26][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][30]\,
      O => data13(30)
    );
\control_registers[26][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][31]\,
      O => data13(31)
    );
\control_registers[26][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_awaddr(3),
      I2 => s_axi_awaddr(5),
      I3 => s_axi_awaddr(4),
      I4 => s_axi_awaddr(1),
      I5 => s_axi_awaddr(2),
      O => \control_registers[26][31]_i_2_n_0\
    );
\control_registers[26][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][3]\,
      O => data13(3)
    );
\control_registers[26][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][4]\,
      O => data13(4)
    );
\control_registers[26][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][5]\,
      O => data13(5)
    );
\control_registers[26][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][6]\,
      O => data13(6)
    );
\control_registers[26][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][7]\,
      O => data13(7)
    );
\control_registers[26][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][8]\,
      O => data13(8)
    );
\control_registers[26][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[26][31]_i_2_n_0\,
      I4 => \control_registers_reg_n_0_[26][9]\,
      O => data13(9)
    );
\control_registers[27][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[0][0]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][0]\,
      O => data12(0)
    );
\control_registers[27][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][10]\,
      O => data12(10)
    );
\control_registers[27][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][11]\,
      O => data12(11)
    );
\control_registers[27][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][12]\,
      O => data12(12)
    );
\control_registers[27][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][13]\,
      O => data12(13)
    );
\control_registers[27][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][14]\,
      O => data12(14)
    );
\control_registers[27][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][15]\,
      O => data12(15)
    );
\control_registers[27][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][16]\,
      O => data12(16)
    );
\control_registers[27][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][17]\,
      O => data12(17)
    );
\control_registers[27][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][18]\,
      O => data12(18)
    );
\control_registers[27][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][19]\,
      O => data12(19)
    );
\control_registers[27][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][1]\,
      O => data12(1)
    );
\control_registers[27][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][20]\,
      O => data12(20)
    );
\control_registers[27][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][21]\,
      O => data12(21)
    );
\control_registers[27][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][22]\,
      O => data12(22)
    );
\control_registers[27][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][23]\,
      O => data12(23)
    );
\control_registers[27][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][24]\,
      O => data12(24)
    );
\control_registers[27][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][25]\,
      O => data12(25)
    );
\control_registers[27][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][26]\,
      O => data12(26)
    );
\control_registers[27][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][27]\,
      O => data12(27)
    );
\control_registers[27][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][28]\,
      O => data12(28)
    );
\control_registers[27][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][29]\,
      O => data12(29)
    );
\control_registers[27][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][2]\,
      O => data12(2)
    );
\control_registers[27][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][30]\,
      O => data12(30)
    );
\control_registers[27][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][31]\,
      O => data12(31)
    );
\control_registers[27][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_awaddr(3),
      O => \control_registers[27][31]_i_2_n_0\
    );
\control_registers[27][31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_awaddr(9),
      I2 => s_axi_awaddr(6),
      I3 => s_axi_awaddr(8),
      I4 => s_axi_awaddr(7),
      O => \control_registers[27][31]_i_3_n_0\
    );
\control_registers[27][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][3]\,
      O => data12(3)
    );
\control_registers[27][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][4]\,
      O => data12(4)
    );
\control_registers[27][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][5]\,
      O => data12(5)
    );
\control_registers[27][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][6]\,
      O => data12(6)
    );
\control_registers[27][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][7]\,
      O => data12(7)
    );
\control_registers[27][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][8]\,
      O => data12(8)
    );
\control_registers[27][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[27][9]\,
      O => data12(9)
    );
\control_registers[28][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][0]\,
      O => data11(0)
    );
\control_registers[28][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][10]\,
      O => data11(10)
    );
\control_registers[28][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"113FFFFF"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      I4 => s_axi_wvalid,
      O => \control_registers[28][10]_i_2_n_0\
    );
\control_registers[28][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][11]\,
      O => data11(11)
    );
\control_registers[28][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][12]\,
      O => data11(12)
    );
\control_registers[28][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][13]\,
      O => data11(13)
    );
\control_registers[28][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][14]\,
      O => data11(14)
    );
\control_registers[28][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][15]\,
      O => data11(15)
    );
\control_registers[28][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][16]\,
      O => data11(16)
    );
\control_registers[28][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][17]\,
      O => data11(17)
    );
\control_registers[28][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][18]\,
      O => data11(18)
    );
\control_registers[28][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][19]\,
      O => data11(19)
    );
\control_registers[28][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][1]\,
      O => data11(1)
    );
\control_registers[28][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][20]\,
      O => data11(20)
    );
\control_registers[28][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][21]\,
      O => data11(21)
    );
\control_registers[28][21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"113FFFFF"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      I4 => s_axi_wvalid,
      O => \control_registers[28][21]_i_2_n_0\
    );
\control_registers[28][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][22]\,
      O => data11(22)
    );
\control_registers[28][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][23]\,
      O => data11(23)
    );
\control_registers[28][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][24]\,
      O => data11(24)
    );
\control_registers[28][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][25]\,
      O => data11(25)
    );
\control_registers[28][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][26]\,
      O => data11(26)
    );
\control_registers[28][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][27]\,
      O => data11(27)
    );
\control_registers[28][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][28]\,
      O => data11(28)
    );
\control_registers[28][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][29]\,
      O => data11(29)
    );
\control_registers[28][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][2]\,
      O => data11(2)
    );
\control_registers[28][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][30]\,
      O => data11(30)
    );
\control_registers[28][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][31]\,
      O => data11(31)
    );
\control_registers[28][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"113FFFFF"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      I4 => s_axi_wvalid,
      O => \control_registers[28][31]_i_2_n_0\
    );
\control_registers[28][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_awaddr(1),
      I3 => s_axi_awaddr(4),
      I4 => s_axi_awaddr(3),
      I5 => s_axi_awaddr(2),
      O => \control_registers[28][31]_i_3_n_0\
    );
\control_registers[28][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][3]\,
      O => data11(3)
    );
\control_registers[28][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][4]\,
      O => data11(4)
    );
\control_registers[28][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][5]\,
      O => data11(5)
    );
\control_registers[28][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][6]\,
      O => data11(6)
    );
\control_registers[28][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][7]\,
      O => data11(7)
    );
\control_registers[28][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][8]\,
      O => data11(8)
    );
\control_registers[28][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \control_registers[28][31]_i_3_n_0\,
      I4 => \control_registers_reg_n_0_[28][9]\,
      O => data11(9)
    );
\control_registers[29][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][0]\,
      O => data10(0)
    );
\control_registers[29][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][10]\,
      O => data10(10)
    );
\control_registers[29][10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC0"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      O => \control_registers[29][10]_i_2_n_0\
    );
\control_registers[29][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][11]\,
      O => data10(11)
    );
\control_registers[29][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][12]\,
      O => data10(12)
    );
\control_registers[29][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][13]\,
      O => data10(13)
    );
\control_registers[29][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][14]\,
      O => data10(14)
    );
\control_registers[29][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][15]\,
      O => data10(15)
    );
\control_registers[29][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => s_axi_awaddr(8),
      I2 => s_axi_awaddr(6),
      I3 => s_axi_awaddr(9),
      O => \control_registers[29][15]_i_2_n_0\
    );
\control_registers[29][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][16]\,
      O => data10(16)
    );
\control_registers[29][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][17]\,
      O => data10(17)
    );
\control_registers[29][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][18]\,
      O => data10(18)
    );
\control_registers[29][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][19]\,
      O => data10(19)
    );
\control_registers[29][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][1]\,
      O => data10(1)
    );
\control_registers[29][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][20]\,
      O => data10(20)
    );
\control_registers[29][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][21]\,
      O => data10(21)
    );
\control_registers[29][21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC0"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      O => \control_registers[29][21]_i_2_n_0\
    );
\control_registers[29][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][22]\,
      O => data10(22)
    );
\control_registers[29][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][23]\,
      O => data10(23)
    );
\control_registers[29][23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => s_axi_awaddr(8),
      I2 => s_axi_awaddr(6),
      I3 => s_axi_awaddr(9),
      O => \control_registers[29][23]_i_2_n_0\
    );
\control_registers[29][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][24]\,
      O => data10(24)
    );
\control_registers[29][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][25]\,
      O => data10(25)
    );
\control_registers[29][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][26]\,
      O => data10(26)
    );
\control_registers[29][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][27]\,
      O => data10(27)
    );
\control_registers[29][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][28]\,
      O => data10(28)
    );
\control_registers[29][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][29]\,
      O => data10(29)
    );
\control_registers[29][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][2]\,
      O => data10(2)
    );
\control_registers[29][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][30]\,
      O => data10(30)
    );
\control_registers[29][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][31]\,
      O => data10(31)
    );
\control_registers[29][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => s_axi_awaddr(8),
      I2 => s_axi_awaddr(6),
      I3 => s_axi_awaddr(9),
      O => \control_registers[29][31]_i_2_n_0\
    );
\control_registers[29][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC0"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      O => \control_registers[29][31]_i_3_n_0\
    );
\control_registers[29][31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_awaddr(2),
      I2 => s_axi_awaddr(4),
      I3 => s_axi_awaddr(5),
      O => \control_registers[29][31]_i_4_n_0\
    );
\control_registers[29][31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_awaddr(1),
      I2 => s_axi_wvalid,
      O => \control_registers[29][31]_i_5_n_0\
    );
\control_registers[29][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][3]\,
      O => data10(3)
    );
\control_registers[29][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][4]\,
      O => data10(4)
    );
\control_registers[29][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][5]\,
      O => data10(5)
    );
\control_registers[29][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][6]\,
      O => data10(6)
    );
\control_registers[29][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][7]\,
      O => data10(7)
    );
\control_registers[29][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => s_axi_awaddr(8),
      I2 => s_axi_awaddr(6),
      I3 => s_axi_awaddr(9),
      O => \control_registers[29][7]_i_2_n_0\
    );
\control_registers[29][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][8]\,
      O => data10(8)
    );
\control_registers[29][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[29][31]_i_4_n_0\,
      I4 => \control_registers[29][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[29][9]\,
      O => data10(9)
    );
\control_registers[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][0]\,
      O => data37(0)
    );
\control_registers[2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][10]\,
      O => data37(10)
    );
\control_registers[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][11]\,
      O => data37(11)
    );
\control_registers[2][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][12]\,
      O => data37(12)
    );
\control_registers[2][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][13]\,
      O => data37(13)
    );
\control_registers[2][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][14]\,
      O => data37(14)
    );
\control_registers[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][15]\,
      O => data37(15)
    );
\control_registers[2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][16]\,
      O => data37(16)
    );
\control_registers[2][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][17]\,
      O => data37(17)
    );
\control_registers[2][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][18]\,
      O => data37(18)
    );
\control_registers[2][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][19]\,
      O => data37(19)
    );
\control_registers[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][1]\,
      O => data37(1)
    );
\control_registers[2][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][20]\,
      O => data37(20)
    );
\control_registers[2][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][21]\,
      O => data37(21)
    );
\control_registers[2][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][22]\,
      O => data37(22)
    );
\control_registers[2][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][23]\,
      O => data37(23)
    );
\control_registers[2][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][24]\,
      O => data37(24)
    );
\control_registers[2][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][25]\,
      O => data37(25)
    );
\control_registers[2][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][26]\,
      O => data37(26)
    );
\control_registers[2][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][27]\,
      O => data37(27)
    );
\control_registers[2][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][28]\,
      O => data37(28)
    );
\control_registers[2][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][29]\,
      O => data37(29)
    );
\control_registers[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][2]\,
      O => data37(2)
    );
\control_registers[2][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][30]\,
      O => data37(30)
    );
\control_registers[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_5_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][31]\,
      O => data37(31)
    );
\control_registers[2][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_awaddr(1),
      O => \control_registers[2][31]_i_2_n_0\
    );
\control_registers[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][3]\,
      O => data37(3)
    );
\control_registers[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][4]\,
      O => data37(4)
    );
\control_registers[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][5]\,
      O => data37(5)
    );
\control_registers[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][6]\,
      O => data37(6)
    );
\control_registers[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][7]\,
      O => data37(7)
    );
\control_registers[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][8]\,
      O => data37(8)
    );
\control_registers[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[2][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[0][16]_i_2_n_0\,
      I4 => \control_registers[0][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[2][9]\,
      O => data37(9)
    );
\control_registers[30][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][0]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data9(0)
    );
\control_registers[30][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][10]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data9(10)
    );
\control_registers[30][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][11]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data9(11)
    );
\control_registers[30][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][12]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data9(12)
    );
\control_registers[30][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][13]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data9(13)
    );
\control_registers[30][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][14]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data9(14)
    );
\control_registers[30][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][15]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data9(15)
    );
\control_registers[30][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][16]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data9(16)
    );
\control_registers[30][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][17]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data9(17)
    );
\control_registers[30][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][18]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data9(18)
    );
\control_registers[30][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][19]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data9(19)
    );
\control_registers[30][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][1]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data9(1)
    );
\control_registers[30][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][20]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data9(20)
    );
\control_registers[30][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][21]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data9(21)
    );
\control_registers[30][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][22]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data9(22)
    );
\control_registers[30][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][23]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data9(23)
    );
\control_registers[30][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][24]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data9(24)
    );
\control_registers[30][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][25]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data9(25)
    );
\control_registers[30][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][26]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data9(26)
    );
\control_registers[30][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][27]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data9(27)
    );
\control_registers[30][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][28]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data9(28)
    );
\control_registers[30][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][29]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data9(29)
    );
\control_registers[30][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][2]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data9(2)
    );
\control_registers[30][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][30]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data9(30)
    );
\control_registers[30][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][31]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data9(31)
    );
\control_registers[30][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \control_registers[28][31]_i_2_n_0\,
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \control_registers[30][31]_i_3_n_0\,
      I3 => s_axi_awaddr(2),
      I4 => s_axi_awaddr(1),
      O => \control_registers[30][31]_i_2_n_0\
    );
\control_registers[30][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_awaddr(3),
      I3 => s_axi_awaddr(0),
      O => \control_registers[30][31]_i_3_n_0\
    );
\control_registers[30][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][3]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data9(3)
    );
\control_registers[30][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][4]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data9(4)
    );
\control_registers[30][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][5]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data9(5)
    );
\control_registers[30][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][6]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data9(6)
    );
\control_registers[30][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][7]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data9(7)
    );
\control_registers[30][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][8]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data9(8)
    );
\control_registers[30][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[30][9]\,
      I1 => \control_registers[30][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data9(9)
    );
\control_registers[31][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][0]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data8(0)
    );
\control_registers[31][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][10]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data8(10)
    );
\control_registers[31][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][11]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data8(11)
    );
\control_registers[31][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][12]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data8(12)
    );
\control_registers[31][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][13]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data8(13)
    );
\control_registers[31][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][14]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data8(14)
    );
\control_registers[31][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][15]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data8(15)
    );
\control_registers[31][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][16]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data8(16)
    );
\control_registers[31][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][17]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data8(17)
    );
\control_registers[31][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][18]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data8(18)
    );
\control_registers[31][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][19]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data8(19)
    );
\control_registers[31][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][1]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data8(1)
    );
\control_registers[31][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][20]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data8(20)
    );
\control_registers[31][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][21]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data8(21)
    );
\control_registers[31][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][22]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data8(22)
    );
\control_registers[31][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][23]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data8(23)
    );
\control_registers[31][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][24]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data8(24)
    );
\control_registers[31][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][25]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data8(25)
    );
\control_registers[31][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][26]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data8(26)
    );
\control_registers[31][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][27]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data8(27)
    );
\control_registers[31][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][28]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data8(28)
    );
\control_registers[31][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][29]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data8(29)
    );
\control_registers[31][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][2]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data8(2)
    );
\control_registers[31][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][30]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data8(30)
    );
\control_registers[31][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][31]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data8(31)
    );
\control_registers[31][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \control_registers[28][31]_i_2_n_0\,
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => s_axi_awaddr(1),
      I3 => s_axi_awaddr(2),
      I4 => s_axi_awaddr(0),
      I5 => \control_registers[27][31]_i_2_n_0\,
      O => \control_registers[31][31]_i_2_n_0\
    );
\control_registers[31][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][3]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data8(3)
    );
\control_registers[31][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][4]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data8(4)
    );
\control_registers[31][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][5]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data8(5)
    );
\control_registers[31][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][6]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data8(6)
    );
\control_registers[31][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][7]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data8(7)
    );
\control_registers[31][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][8]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data8(8)
    );
\control_registers[31][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[31][9]\,
      I1 => \control_registers[31][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data8(9)
    );
\control_registers[32][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][0]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(0),
      O => \control_registers[32][0]_i_1_n_0\
    );
\control_registers[32][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][10]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(10),
      O => \control_registers[32][10]_i_1_n_0\
    );
\control_registers[32][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][11]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(11),
      O => \control_registers[32][11]_i_1_n_0\
    );
\control_registers[32][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][12]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(12),
      O => \control_registers[32][12]_i_1_n_0\
    );
\control_registers[32][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][13]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(13),
      O => \control_registers[32][13]_i_1_n_0\
    );
\control_registers[32][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][14]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(14),
      O => \control_registers[32][14]_i_1_n_0\
    );
\control_registers[32][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][15]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(15),
      O => \control_registers[32][15]_i_1_n_0\
    );
\control_registers[32][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][16]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(16),
      O => \control_registers[32][16]_i_1_n_0\
    );
\control_registers[32][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][17]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(17),
      O => \control_registers[32][17]_i_1_n_0\
    );
\control_registers[32][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][18]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(18),
      O => \control_registers[32][18]_i_1_n_0\
    );
\control_registers[32][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][19]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(19),
      O => \control_registers[32][19]_i_1_n_0\
    );
\control_registers[32][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][1]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(1),
      O => \control_registers[32][1]_i_1_n_0\
    );
\control_registers[32][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][20]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(20),
      O => \control_registers[32][20]_i_1_n_0\
    );
\control_registers[32][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][21]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(21),
      O => \control_registers[32][21]_i_1_n_0\
    );
\control_registers[32][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][22]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(22),
      O => \control_registers[32][22]_i_1_n_0\
    );
\control_registers[32][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][23]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(23),
      O => \control_registers[32][23]_i_1_n_0\
    );
\control_registers[32][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][24]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(24),
      O => \control_registers[32][24]_i_1_n_0\
    );
\control_registers[32][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][25]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(25),
      O => \control_registers[32][25]_i_1_n_0\
    );
\control_registers[32][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][26]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(26),
      O => \control_registers[32][26]_i_1_n_0\
    );
\control_registers[32][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][27]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(27),
      O => \control_registers[32][27]_i_1_n_0\
    );
\control_registers[32][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][28]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(28),
      O => \control_registers[32][28]_i_1_n_0\
    );
\control_registers[32][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][29]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(29),
      O => \control_registers[32][29]_i_1_n_0\
    );
\control_registers[32][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][2]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(2),
      O => \control_registers[32][2]_i_1_n_0\
    );
\control_registers[32][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][30]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(30),
      O => \control_registers[32][30]_i_1_n_0\
    );
\control_registers[32][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][31]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(31),
      O => \control_registers[32][31]_i_1_n_0\
    );
\control_registers[32][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_awaddr(1),
      O => \control_registers[32][31]_i_2_n_0\
    );
\control_registers[32][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][3]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(3),
      O => \control_registers[32][3]_i_1_n_0\
    );
\control_registers[32][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][4]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(4),
      O => \control_registers[32][4]_i_1_n_0\
    );
\control_registers[32][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][5]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(5),
      O => \control_registers[32][5]_i_1_n_0\
    );
\control_registers[32][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][6]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(6),
      O => \control_registers[32][6]_i_1_n_0\
    );
\control_registers[32][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][7]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(7),
      O => \control_registers[32][7]_i_1_n_0\
    );
\control_registers[32][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][8]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(8),
      O => \control_registers[32][8]_i_1_n_0\
    );
\control_registers[32][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[32][9]\,
      I1 => \control_registers[38][31]_i_3_n_0\,
      I2 => \control_registers[37][31]_i_4_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[38][31]_i_2_n_0\,
      I5 => s_axi_wdata(9),
      O => \control_registers[32][9]_i_1_n_0\
    );
\control_registers[33][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][0]\,
      I1 => \control_registers[35][9]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(0),
      O => \control_registers[33][0]_i_1_n_0\
    );
\control_registers[33][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][10]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(10),
      O => \control_registers[33][10]_i_1_n_0\
    );
\control_registers[33][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][11]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(11),
      O => \control_registers[33][11]_i_1_n_0\
    );
\control_registers[33][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][12]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(12),
      O => \control_registers[33][12]_i_1_n_0\
    );
\control_registers[33][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][13]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(13),
      O => \control_registers[33][13]_i_1_n_0\
    );
\control_registers[33][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][14]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(14),
      O => \control_registers[33][14]_i_1_n_0\
    );
\control_registers[33][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][15]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(15),
      O => \control_registers[33][15]_i_1_n_0\
    );
\control_registers[33][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][16]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(16),
      O => \control_registers[33][16]_i_1_n_0\
    );
\control_registers[33][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][17]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(17),
      O => \control_registers[33][17]_i_1_n_0\
    );
\control_registers[33][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][18]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(18),
      O => \control_registers[33][18]_i_1_n_0\
    );
\control_registers[33][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][19]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(19),
      O => \control_registers[33][19]_i_1_n_0\
    );
\control_registers[33][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][1]\,
      I1 => \control_registers[35][9]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(1),
      O => \control_registers[33][1]_i_1_n_0\
    );
\control_registers[33][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][20]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(20),
      O => \control_registers[33][20]_i_1_n_0\
    );
\control_registers[33][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][21]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(21),
      O => \control_registers[33][21]_i_1_n_0\
    );
\control_registers[33][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][22]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(22),
      O => \control_registers[33][22]_i_1_n_0\
    );
\control_registers[33][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][23]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(23),
      O => \control_registers[33][23]_i_1_n_0\
    );
\control_registers[33][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][24]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(24),
      O => \control_registers[33][24]_i_1_n_0\
    );
\control_registers[33][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][25]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(25),
      O => \control_registers[33][25]_i_1_n_0\
    );
\control_registers[33][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][26]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(26),
      O => \control_registers[33][26]_i_1_n_0\
    );
\control_registers[33][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][27]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(27),
      O => \control_registers[33][27]_i_1_n_0\
    );
\control_registers[33][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][28]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(28),
      O => \control_registers[33][28]_i_1_n_0\
    );
\control_registers[33][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][29]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(29),
      O => \control_registers[33][29]_i_1_n_0\
    );
\control_registers[33][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][2]\,
      I1 => \control_registers[35][9]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(2),
      O => \control_registers[33][2]_i_1_n_0\
    );
\control_registers[33][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][30]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(30),
      O => \control_registers[33][30]_i_1_n_0\
    );
\control_registers[33][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][31]\,
      I1 => \control_registers[35][31]_i_3_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(31),
      O => \control_registers[33][31]_i_1_n_0\
    );
\control_registers[33][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_awaddr(1),
      I2 => s_axi_awaddr(5),
      O => \control_registers[33][31]_i_2_n_0\
    );
\control_registers[33][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][3]\,
      I1 => \control_registers[35][9]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(3),
      O => \control_registers[33][3]_i_1_n_0\
    );
\control_registers[33][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][4]\,
      I1 => \control_registers[35][9]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(4),
      O => \control_registers[33][4]_i_1_n_0\
    );
\control_registers[33][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][5]\,
      I1 => \control_registers[35][9]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(5),
      O => \control_registers[33][5]_i_1_n_0\
    );
\control_registers[33][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][6]\,
      I1 => \control_registers[35][9]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(6),
      O => \control_registers[33][6]_i_1_n_0\
    );
\control_registers[33][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][7]\,
      I1 => \control_registers[35][9]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(7),
      O => \control_registers[33][7]_i_1_n_0\
    );
\control_registers[33][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][8]\,
      I1 => \control_registers[35][9]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(8),
      O => \control_registers[33][8]_i_1_n_0\
    );
\control_registers[33][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \control_registers_reg_n_0_[33][9]\,
      I1 => \control_registers[35][9]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[33][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(9),
      O => \control_registers[33][9]_i_1_n_0\
    );
\control_registers[34][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][0]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => s_axi_wdata(0),
      O => \control_registers[34][0]_i_1_n_0\
    );
\control_registers[34][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[34][10]\,
      O => data5(10)
    );
\control_registers[34][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][11]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(11),
      O => \control_registers[34][11]_i_1_n_0\
    );
\control_registers[34][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][12]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(12),
      O => \control_registers[34][12]_i_1_n_0\
    );
\control_registers[34][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][13]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(13),
      O => \control_registers[34][13]_i_1_n_0\
    );
\control_registers[34][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[34][14]\,
      O => data5(14)
    );
\control_registers[34][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[34][15]\,
      O => data5(15)
    );
\control_registers[34][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][16]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(16),
      O => \control_registers[34][16]_i_1_n_0\
    );
\control_registers[34][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][17]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(17),
      O => \control_registers[34][17]_i_1_n_0\
    );
\control_registers[34][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[34][18]\,
      O => data5(18)
    );
\control_registers[34][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][19]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(19),
      O => \control_registers[34][19]_i_1_n_0\
    );
\control_registers[34][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][1]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => s_axi_wdata(1),
      O => \control_registers[34][1]_i_1_n_0\
    );
\control_registers[34][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[34][20]\,
      O => data5(20)
    );
\control_registers[34][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][21]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(21),
      O => \control_registers[34][21]_i_1_n_0\
    );
\control_registers[34][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][22]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(22),
      O => \control_registers[34][22]_i_1_n_0\
    );
\control_registers[34][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[34][23]\,
      O => data5(23)
    );
\control_registers[34][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][24]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(24),
      O => \control_registers[34][24]_i_1_n_0\
    );
\control_registers[34][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][25]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(25),
      O => \control_registers[34][25]_i_1_n_0\
    );
\control_registers[34][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][26]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(26),
      O => \control_registers[34][26]_i_1_n_0\
    );
\control_registers[34][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[34][27]\,
      O => data5(27)
    );
\control_registers[34][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][28]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(28),
      O => \control_registers[34][28]_i_1_n_0\
    );
\control_registers[34][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][29]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(29),
      O => \control_registers[34][29]_i_1_n_0\
    );
\control_registers[34][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][2]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => s_axi_wdata(2),
      O => \control_registers[34][2]_i_1_n_0\
    );
\control_registers[34][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][30]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => s_axi_wdata(30),
      O => \control_registers[34][30]_i_1_n_0\
    );
\control_registers[34][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[34][31]\,
      O => data5(31)
    );
\control_registers[34][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_wvalid,
      I2 => s_axi_awaddr(0),
      I3 => s_axi_awaddr(2),
      O => \control_registers[34][31]_i_2_n_0\
    );
\control_registers[34][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][3]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => s_axi_wdata(3),
      O => \control_registers[34][3]_i_1_n_0\
    );
\control_registers[34][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][4]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => s_axi_wdata(4),
      O => \control_registers[34][4]_i_1_n_0\
    );
\control_registers[34][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][5]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => s_axi_wdata(5),
      O => \control_registers[34][5]_i_1_n_0\
    );
\control_registers[34][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][6]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => s_axi_wdata(6),
      O => \control_registers[34][6]_i_1_n_0\
    );
\control_registers[34][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[34][7]\,
      O => data5(7)
    );
\control_registers[34][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][8]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => s_axi_wdata(8),
      O => \control_registers[34][8]_i_1_n_0\
    );
\control_registers[34][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => \control_registers_reg_n_0_[34][9]\,
      I1 => wr_st_i_1_n_0,
      I2 => s_axi_awaddr(5),
      I3 => \control_registers[34][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => s_axi_wdata(9),
      O => \control_registers[34][9]_i_1_n_0\
    );
\control_registers[35][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][0]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => s_axi_wdata(0),
      O => \control_registers[35][0]_i_1_n_0\
    );
\control_registers[35][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][10]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(10),
      O => \control_registers[35][10]_i_1_n_0\
    );
\control_registers[35][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][11]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(11),
      O => \control_registers[35][11]_i_1_n_0\
    );
\control_registers[35][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][12]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(12),
      O => \control_registers[35][12]_i_1_n_0\
    );
\control_registers[35][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][13]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(13),
      O => \control_registers[35][13]_i_1_n_0\
    );
\control_registers[35][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][14]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(14),
      O => \control_registers[35][14]_i_1_n_0\
    );
\control_registers[35][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][15]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(15),
      O => \control_registers[35][15]_i_1_n_0\
    );
\control_registers[35][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][16]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(16),
      O => \control_registers[35][16]_i_1_n_0\
    );
\control_registers[35][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][17]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(17),
      O => \control_registers[35][17]_i_1_n_0\
    );
\control_registers[35][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][18]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(18),
      O => \control_registers[35][18]_i_1_n_0\
    );
\control_registers[35][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][19]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(19),
      O => \control_registers[35][19]_i_1_n_0\
    );
\control_registers[35][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][1]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => s_axi_wdata(1),
      O => \control_registers[35][1]_i_1_n_0\
    );
\control_registers[35][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][20]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(20),
      O => \control_registers[35][20]_i_1_n_0\
    );
\control_registers[35][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][21]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(21),
      O => \control_registers[35][21]_i_1_n_0\
    );
\control_registers[35][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][22]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(22),
      O => \control_registers[35][22]_i_1_n_0\
    );
\control_registers[35][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][23]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(23),
      O => \control_registers[35][23]_i_1_n_0\
    );
\control_registers[35][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][24]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(24),
      O => \control_registers[35][24]_i_1_n_0\
    );
\control_registers[35][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][25]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(25),
      O => \control_registers[35][25]_i_1_n_0\
    );
\control_registers[35][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][26]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(26),
      O => \control_registers[35][26]_i_1_n_0\
    );
\control_registers[35][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][27]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(27),
      O => \control_registers[35][27]_i_1_n_0\
    );
\control_registers[35][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][28]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(28),
      O => \control_registers[35][28]_i_1_n_0\
    );
\control_registers[35][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][29]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(29),
      O => \control_registers[35][29]_i_1_n_0\
    );
\control_registers[35][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][2]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => s_axi_wdata(2),
      O => \control_registers[35][2]_i_1_n_0\
    );
\control_registers[35][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][30]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(30),
      O => \control_registers[35][30]_i_1_n_0\
    );
\control_registers[35][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][31]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(31),
      O => \control_registers[35][31]_i_1_n_0\
    );
\control_registers[35][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A000"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => \^s_axi_wready_reg_0\,
      I2 => \^s_axi_awready_reg_0\,
      I3 => s_axi_awvalid,
      I4 => wr_st_reg_n_0,
      O => \control_registers[35][31]_i_2_n_0\
    );
\control_registers[35][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_awaddr(4),
      I2 => s_axi_awaddr(9),
      I3 => s_axi_awaddr(6),
      I4 => s_axi_awaddr(8),
      I5 => s_axi_awaddr(7),
      O => \control_registers[35][31]_i_3_n_0\
    );
\control_registers[35][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][3]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => s_axi_wdata(3),
      O => \control_registers[35][3]_i_1_n_0\
    );
\control_registers[35][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][4]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => s_axi_wdata(4),
      O => \control_registers[35][4]_i_1_n_0\
    );
\control_registers[35][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][5]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[39][5]_i_2_n_0\,
      I5 => s_axi_wdata(5),
      O => \control_registers[35][5]_i_1_n_0\
    );
\control_registers[35][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][6]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(6),
      O => \control_registers[35][6]_i_1_n_0\
    );
\control_registers[35][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][7]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(7),
      O => \control_registers[35][7]_i_1_n_0\
    );
\control_registers[35][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][8]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(8),
      O => \control_registers[35][8]_i_1_n_0\
    );
\control_registers[35][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[35][9]\,
      I1 => \control_registers[35][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[39][31]_i_2_n_0\,
      I5 => s_axi_wdata(9),
      O => \control_registers[35][9]_i_1_n_0\
    );
\control_registers[35][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_awaddr(4),
      I2 => s_axi_awaddr(9),
      I3 => s_axi_awaddr(6),
      I4 => s_axi_awaddr(8),
      I5 => s_axi_awaddr(7),
      O => \control_registers[35][9]_i_2_n_0\
    );
\control_registers[36][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][0]\,
      O => data3(0)
    );
\control_registers[36][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][10]\,
      O => data3(10)
    );
\control_registers[36][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][11]\,
      O => data3(11)
    );
\control_registers[36][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][12]\,
      O => data3(12)
    );
\control_registers[36][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][13]\,
      O => data3(13)
    );
\control_registers[36][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][14]\,
      O => data3(14)
    );
\control_registers[36][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][15]\,
      O => data3(15)
    );
\control_registers[36][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][16]\,
      O => data3(16)
    );
\control_registers[36][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][17]\,
      O => data3(17)
    );
\control_registers[36][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][18]\,
      O => data3(18)
    );
\control_registers[36][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][19]\,
      O => data3(19)
    );
\control_registers[36][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][1]\,
      O => data3(1)
    );
\control_registers[36][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][20]\,
      O => data3(20)
    );
\control_registers[36][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][21]\,
      O => data3(21)
    );
\control_registers[36][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][22]\,
      O => data3(22)
    );
\control_registers[36][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][23]\,
      O => data3(23)
    );
\control_registers[36][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][24]\,
      O => data3(24)
    );
\control_registers[36][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][25]\,
      O => data3(25)
    );
\control_registers[36][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][26]\,
      O => data3(26)
    );
\control_registers[36][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][27]\,
      O => data3(27)
    );
\control_registers[36][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][28]\,
      O => data3(28)
    );
\control_registers[36][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][29]\,
      O => data3(29)
    );
\control_registers[36][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][2]\,
      O => data3(2)
    );
\control_registers[36][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][30]\,
      O => data3(30)
    );
\control_registers[36][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][31]\,
      O => data3(31)
    );
\control_registers[36][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][3]\,
      O => data3(3)
    );
\control_registers[36][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][4]\,
      O => data3(4)
    );
\control_registers[36][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][5]\,
      O => data3(5)
    );
\control_registers[36][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][6]\,
      O => data3(6)
    );
\control_registers[36][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][7]\,
      O => data3(7)
    );
\control_registers[36][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][8]\,
      O => data3(8)
    );
\control_registers[36][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[36][9]\,
      O => data3(9)
    );
\control_registers[37][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][0]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(0),
      O => \control_registers[37][0]_i_1_n_0\
    );
\control_registers[37][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][10]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(10),
      O => \control_registers[37][10]_i_1_n_0\
    );
\control_registers[37][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][11]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(11),
      O => \control_registers[37][11]_i_1_n_0\
    );
\control_registers[37][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][12]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(12),
      O => \control_registers[37][12]_i_1_n_0\
    );
\control_registers[37][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][13]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(13),
      O => \control_registers[37][13]_i_1_n_0\
    );
\control_registers[37][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][14]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(14),
      O => \control_registers[37][14]_i_1_n_0\
    );
\control_registers[37][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][15]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(15),
      O => \control_registers[37][15]_i_1_n_0\
    );
\control_registers[37][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][16]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(16),
      O => \control_registers[37][16]_i_1_n_0\
    );
\control_registers[37][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][17]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(17),
      O => \control_registers[37][17]_i_1_n_0\
    );
\control_registers[37][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][18]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(18),
      O => \control_registers[37][18]_i_1_n_0\
    );
\control_registers[37][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][19]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(19),
      O => \control_registers[37][19]_i_1_n_0\
    );
\control_registers[37][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][1]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(1),
      O => \control_registers[37][1]_i_1_n_0\
    );
\control_registers[37][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][20]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(20),
      O => \control_registers[37][20]_i_1_n_0\
    );
\control_registers[37][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][21]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(21),
      O => \control_registers[37][21]_i_1_n_0\
    );
\control_registers[37][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][22]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(22),
      O => \control_registers[37][22]_i_1_n_0\
    );
\control_registers[37][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][23]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(23),
      O => \control_registers[37][23]_i_1_n_0\
    );
\control_registers[37][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][24]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(24),
      O => \control_registers[37][24]_i_1_n_0\
    );
\control_registers[37][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][25]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(25),
      O => \control_registers[37][25]_i_1_n_0\
    );
\control_registers[37][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][26]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(26),
      O => \control_registers[37][26]_i_1_n_0\
    );
\control_registers[37][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][27]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(27),
      O => \control_registers[37][27]_i_1_n_0\
    );
\control_registers[37][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][28]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(28),
      O => \control_registers[37][28]_i_1_n_0\
    );
\control_registers[37][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][29]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(29),
      O => \control_registers[37][29]_i_1_n_0\
    );
\control_registers[37][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][2]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(2),
      O => \control_registers[37][2]_i_1_n_0\
    );
\control_registers[37][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][30]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(30),
      O => \control_registers[37][30]_i_1_n_0\
    );
\control_registers[37][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][31]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(31),
      O => \control_registers[37][31]_i_1_n_0\
    );
\control_registers[37][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => s_axi_awaddr(4),
      O => \control_registers[37][31]_i_2_n_0\
    );
\control_registers[37][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_awaddr(3),
      I2 => s_axi_awaddr(0),
      I3 => s_axi_awaddr(1),
      O => \control_registers[37][31]_i_3_n_0\
    );
\control_registers[37][31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"113FFFFF"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      I4 => s_axi_wvalid,
      O => \control_registers[37][31]_i_4_n_0\
    );
\control_registers[37][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][3]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(3),
      O => \control_registers[37][3]_i_1_n_0\
    );
\control_registers[37][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][4]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(4),
      O => \control_registers[37][4]_i_1_n_0\
    );
\control_registers[37][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][5]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(5),
      O => \control_registers[37][5]_i_1_n_0\
    );
\control_registers[37][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][6]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(6),
      O => \control_registers[37][6]_i_1_n_0\
    );
\control_registers[37][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][7]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(7),
      O => \control_registers[37][7]_i_1_n_0\
    );
\control_registers[37][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][8]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(8),
      O => \control_registers[37][8]_i_1_n_0\
    );
\control_registers[37][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[37][9]\,
      I1 => \control_registers[37][31]_i_2_n_0\,
      I2 => \control_registers[37][31]_i_3_n_0\,
      I3 => \control_registers[38][31]_i_2_n_0\,
      I4 => \control_registers[37][31]_i_4_n_0\,
      I5 => s_axi_wdata(9),
      O => \control_registers[37][9]_i_1_n_0\
    );
\control_registers[38][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][0]\,
      O => data1(0)
    );
\control_registers[38][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][10]\,
      O => data1(10)
    );
\control_registers[38][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][11]\,
      O => data1(11)
    );
\control_registers[38][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][12]\,
      O => data1(12)
    );
\control_registers[38][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][13]\,
      O => data1(13)
    );
\control_registers[38][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][14]\,
      O => data1(14)
    );
\control_registers[38][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][15]\,
      O => data1(15)
    );
\control_registers[38][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][16]\,
      O => data1(16)
    );
\control_registers[38][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][17]\,
      O => data1(17)
    );
\control_registers[38][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][18]\,
      O => data1(18)
    );
\control_registers[38][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][19]\,
      O => data1(19)
    );
\control_registers[38][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][1]\,
      O => data1(1)
    );
\control_registers[38][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][20]\,
      O => data1(20)
    );
\control_registers[38][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][21]\,
      O => data1(21)
    );
\control_registers[38][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][22]\,
      O => data1(22)
    );
\control_registers[38][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][23]\,
      O => data1(23)
    );
\control_registers[38][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][24]\,
      O => data1(24)
    );
\control_registers[38][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][25]\,
      O => data1(25)
    );
\control_registers[38][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][26]\,
      O => data1(26)
    );
\control_registers[38][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][27]\,
      O => data1(27)
    );
\control_registers[38][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][28]\,
      O => data1(28)
    );
\control_registers[38][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][29]\,
      O => data1(29)
    );
\control_registers[38][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][2]\,
      O => data1(2)
    );
\control_registers[38][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][30]\,
      O => data1(30)
    );
\control_registers[38][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][31]\,
      O => data1(31)
    );
\control_registers[38][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_awaddr(7),
      I1 => s_axi_awaddr(8),
      I2 => s_axi_awaddr(6),
      I3 => s_axi_awaddr(9),
      O => \control_registers[38][31]_i_2_n_0\
    );
\control_registers[38][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_awaddr(4),
      I2 => s_axi_awaddr(5),
      I3 => s_axi_awaddr(0),
      O => \control_registers[38][31]_i_3_n_0\
    );
\control_registers[38][31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_wvalid,
      I2 => s_axi_awaddr(2),
      O => \control_registers[38][31]_i_4_n_0\
    );
\control_registers[38][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][3]\,
      O => data1(3)
    );
\control_registers[38][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][4]\,
      O => data1(4)
    );
\control_registers[38][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][5]\,
      O => data1(5)
    );
\control_registers[38][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][6]\,
      O => data1(6)
    );
\control_registers[38][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][7]\,
      O => data1(7)
    );
\control_registers[38][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][8]\,
      O => data1(8)
    );
\control_registers[38][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[38][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[38][9]\,
      O => data1(9)
    );
\control_registers[39][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][0]\,
      O => data0(0)
    );
\control_registers[39][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][10]\,
      O => data0(10)
    );
\control_registers[39][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][11]\,
      O => data0(11)
    );
\control_registers[39][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][12]\,
      O => data0(12)
    );
\control_registers[39][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][13]\,
      O => data0(13)
    );
\control_registers[39][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][14]\,
      O => data0(14)
    );
\control_registers[39][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][15]\,
      O => data0(15)
    );
\control_registers[39][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][16]\,
      O => data0(16)
    );
\control_registers[39][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][17]\,
      O => data0(17)
    );
\control_registers[39][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][18]\,
      O => data0(18)
    );
\control_registers[39][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][19]\,
      O => data0(19)
    );
\control_registers[39][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][1]\,
      O => data0(1)
    );
\control_registers[39][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][20]\,
      O => data0(20)
    );
\control_registers[39][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][21]\,
      O => data0(21)
    );
\control_registers[39][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][22]\,
      O => data0(22)
    );
\control_registers[39][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][23]\,
      O => data0(23)
    );
\control_registers[39][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][24]\,
      O => data0(24)
    );
\control_registers[39][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][25]\,
      O => data0(25)
    );
\control_registers[39][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][26]\,
      O => data0(26)
    );
\control_registers[39][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][27]\,
      O => data0(27)
    );
\control_registers[39][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][28]\,
      O => data0(28)
    );
\control_registers[39][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][29]\,
      O => data0(29)
    );
\control_registers[39][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][2]\,
      O => data0(2)
    );
\control_registers[39][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][30]\,
      O => data0(30)
    );
\control_registers[39][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][31]\,
      O => data0(31)
    );
\control_registers[39][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_wvalid,
      I2 => s_axi_awaddr(0),
      O => \control_registers[39][31]_i_2_n_0\
    );
\control_registers[39][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_awaddr(2),
      O => \control_registers[39][31]_i_3_n_0\
    );
\control_registers[39][31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => s_axi_awaddr(9),
      I1 => s_axi_awaddr(6),
      I2 => s_axi_awaddr(8),
      I3 => s_axi_awaddr(7),
      I4 => s_axi_awaddr(4),
      I5 => s_axi_awaddr(5),
      O => \control_registers[39][31]_i_4_n_0\
    );
\control_registers[39][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][3]\,
      O => data0(3)
    );
\control_registers[39][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][4]\,
      O => data0(4)
    );
\control_registers[39][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[39][5]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][5]\,
      O => data0(5)
    );
\control_registers[39][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_wvalid,
      I2 => s_axi_awaddr(0),
      O => \control_registers[39][5]_i_2_n_0\
    );
\control_registers[39][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][6]\,
      O => data0(6)
    );
\control_registers[39][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][7]\,
      O => data0(7)
    );
\control_registers[39][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][8]\,
      O => data0(8)
    );
\control_registers[39][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[39][31]_i_2_n_0\,
      I2 => wr_st_i_1_n_0,
      I3 => \control_registers[39][31]_i_3_n_0\,
      I4 => \control_registers[39][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[39][9]\,
      O => data0(9)
    );
\control_registers[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][0]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][0]\,
      O => data36(0)
    );
\control_registers[3][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][10]\,
      O => data36(10)
    );
\control_registers[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][11]\,
      O => data36(11)
    );
\control_registers[3][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][12]\,
      O => data36(12)
    );
\control_registers[3][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][13]\,
      O => data36(13)
    );
\control_registers[3][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][14]\,
      O => data36(14)
    );
\control_registers[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][15]\,
      O => data36(15)
    );
\control_registers[3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][16]\,
      O => data36(16)
    );
\control_registers[3][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][17]\,
      O => data36(17)
    );
\control_registers[3][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][18]\,
      O => data36(18)
    );
\control_registers[3][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][19]\,
      O => data36(19)
    );
\control_registers[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][1]\,
      O => data36(1)
    );
\control_registers[3][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][20]\,
      O => data36(20)
    );
\control_registers[3][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][21]\,
      O => data36(21)
    );
\control_registers[3][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][22]\,
      O => data36(22)
    );
\control_registers[3][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][23]\,
      O => data36(23)
    );
\control_registers[3][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][24]\,
      O => data36(24)
    );
\control_registers[3][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][25]\,
      O => data36(25)
    );
\control_registers[3][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][26]\,
      O => data36(26)
    );
\control_registers[3][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][27]\,
      O => data36(27)
    );
\control_registers[3][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][28]\,
      O => data36(28)
    );
\control_registers[3][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][29]\,
      O => data36(29)
    );
\control_registers[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][2]\,
      O => data36(2)
    );
\control_registers[3][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][30]\,
      O => data36(30)
    );
\control_registers[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][31]_i_5_n_0\,
      I5 => \control_registers_reg_n_0_[3][31]\,
      O => data36(31)
    );
\control_registers[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][3]\,
      O => data36(3)
    );
\control_registers[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][4]\,
      O => data36(4)
    );
\control_registers[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][5]\,
      O => data36(5)
    );
\control_registers[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][6]\,
      O => data36(6)
    );
\control_registers[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][7]\,
      O => data36(7)
    );
\control_registers[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][8]\,
      O => data36(8)
    );
\control_registers[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[0][31]_i_4_n_0\,
      I4 => \control_registers[0][16]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[3][9]\,
      O => data36(9)
    );
\control_registers[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][0]\,
      O => data35(0)
    );
\control_registers[4][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][10]\,
      O => data35(10)
    );
\control_registers[4][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][11]\,
      O => data35(11)
    );
\control_registers[4][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][12]\,
      O => data35(12)
    );
\control_registers[4][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][13]\,
      O => data35(13)
    );
\control_registers[4][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][14]\,
      O => data35(14)
    );
\control_registers[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][15]\,
      O => data35(15)
    );
\control_registers[4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][16]\,
      O => data35(16)
    );
\control_registers[4][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][17]\,
      O => data35(17)
    );
\control_registers[4][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][18]\,
      O => data35(18)
    );
\control_registers[4][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][19]\,
      O => data35(19)
    );
\control_registers[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][1]\,
      O => data35(1)
    );
\control_registers[4][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][20]\,
      O => data35(20)
    );
\control_registers[4][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][21]\,
      O => data35(21)
    );
\control_registers[4][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][22]\,
      O => data35(22)
    );
\control_registers[4][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][23]\,
      O => data35(23)
    );
\control_registers[4][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][24]\,
      O => data35(24)
    );
\control_registers[4][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][25]\,
      O => data35(25)
    );
\control_registers[4][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][26]\,
      O => data35(26)
    );
\control_registers[4][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][27]\,
      O => data35(27)
    );
\control_registers[4][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][28]\,
      O => data35(28)
    );
\control_registers[4][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][29]\,
      O => data35(29)
    );
\control_registers[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][2]\,
      O => data35(2)
    );
\control_registers[4][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][30]\,
      O => data35(30)
    );
\control_registers[4][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][31]_i_3_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][31]\,
      O => data35(31)
    );
\control_registers[4][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440404044400000"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_wvalid,
      I2 => wr_st_reg_n_0,
      I3 => s_axi_awvalid,
      I4 => \^s_axi_awready_reg_0\,
      I5 => \^s_axi_wready_reg_0\,
      O => \control_registers[4][31]_i_2_n_0\
    );
\control_registers[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][3]\,
      O => data35(3)
    );
\control_registers[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][4]\,
      O => data35(4)
    );
\control_registers[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][5]\,
      O => data35(5)
    );
\control_registers[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][6]\,
      O => data35(6)
    );
\control_registers[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][7]\,
      O => data35(7)
    );
\control_registers[4][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][8]\,
      O => data35(8)
    );
\control_registers[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[4][31]_i_2_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => \control_registers[35][9]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[4][9]\,
      O => data35(9)
    );
\control_registers[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[5][0]\,
      O => data34(0)
    );
\control_registers[5][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][10]\,
      O => data34(10)
    );
\control_registers[5][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][11]\,
      O => data34(11)
    );
\control_registers[5][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][12]\,
      O => data34(12)
    );
\control_registers[5][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][13]\,
      O => data34(13)
    );
\control_registers[5][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][14]\,
      O => data34(14)
    );
\control_registers[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][15]\,
      O => data34(15)
    );
\control_registers[5][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"113FFFFF"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      I4 => s_axi_wvalid,
      O => \control_registers[5][15]_i_2_n_0\
    );
\control_registers[5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][16]\,
      O => data34(16)
    );
\control_registers[5][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][17]\,
      O => data34(17)
    );
\control_registers[5][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][18]\,
      O => data34(18)
    );
\control_registers[5][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][19]\,
      O => data34(19)
    );
\control_registers[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[5][1]\,
      O => data34(1)
    );
\control_registers[5][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][20]\,
      O => data34(20)
    );
\control_registers[5][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][21]\,
      O => data34(21)
    );
\control_registers[5][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][22]\,
      O => data34(22)
    );
\control_registers[5][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][23]\,
      O => data34(23)
    );
\control_registers[5][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][24]\,
      O => data34(24)
    );
\control_registers[5][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][25]\,
      O => data34(25)
    );
\control_registers[5][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][26]\,
      O => data34(26)
    );
\control_registers[5][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][27]\,
      O => data34(27)
    );
\control_registers[5][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][28]\,
      O => data34(28)
    );
\control_registers[5][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][29]\,
      O => data34(29)
    );
\control_registers[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[5][2]\,
      O => data34(2)
    );
\control_registers[5][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][30]\,
      O => data34(30)
    );
\control_registers[5][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[5][31]\,
      O => data34(31)
    );
\control_registers[5][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_awaddr(0),
      O => \control_registers[5][31]_i_2_n_0\
    );
\control_registers[5][31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"113FFFFF"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      I4 => s_axi_wvalid,
      O => \control_registers[5][31]_i_3_n_0\
    );
\control_registers[5][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => s_axi_awaddr(1),
      O => \control_registers[5][31]_i_4_n_0\
    );
\control_registers[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[5][3]\,
      O => data34(3)
    );
\control_registers[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[5][4]\,
      O => data34(4)
    );
\control_registers[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[5][5]\,
      O => data34(5)
    );
\control_registers[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[5][6]\,
      O => data34(6)
    );
\control_registers[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[5][7]\,
      O => data34(7)
    );
\control_registers[5][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[5][8]\,
      O => data34(8)
    );
\control_registers[5][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[5][31]_i_4_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[5][9]\,
      O => data34(9)
    );
\control_registers[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[0][10]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[6][0]\,
      O => data33(0)
    );
\control_registers[6][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[0][10]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][10]\,
      O => data33(10)
    );
\control_registers[6][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[0][21]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][11]\,
      O => data33(11)
    );
\control_registers[6][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[0][21]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][12]\,
      O => data33(12)
    );
\control_registers[6][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[0][21]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][13]\,
      O => data33(13)
    );
\control_registers[6][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[0][21]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][14]\,
      O => data33(14)
    );
\control_registers[6][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[0][21]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][15]\,
      O => data33(15)
    );
\control_registers[6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[0][21]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][16]\,
      O => data33(16)
    );
\control_registers[6][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[0][21]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][17]\,
      O => data33(17)
    );
\control_registers[6][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[0][21]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][18]\,
      O => data33(18)
    );
\control_registers[6][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[0][21]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][19]\,
      O => data33(19)
    );
\control_registers[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[0][10]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[6][1]\,
      O => data33(1)
    );
\control_registers[6][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[0][21]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][20]\,
      O => data33(20)
    );
\control_registers[6][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][21]\,
      O => data33(21)
    );
\control_registers[6][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][22]\,
      O => data33(22)
    );
\control_registers[6][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][23]\,
      O => data33(23)
    );
\control_registers[6][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][24]\,
      O => data33(24)
    );
\control_registers[6][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][25]\,
      O => data33(25)
    );
\control_registers[6][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][26]\,
      O => data33(26)
    );
\control_registers[6][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][27]\,
      O => data33(27)
    );
\control_registers[6][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][28]\,
      O => data33(28)
    );
\control_registers[6][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][29]\,
      O => data33(29)
    );
\control_registers[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[0][10]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[6][2]\,
      O => data33(2)
    );
\control_registers[6][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][30]\,
      O => data33(30)
    );
\control_registers[6][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[0][31]_i_3_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[6][31]\,
      O => data33(31)
    );
\control_registers[6][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => s_axi_awaddr(0),
      O => \control_registers[6][31]_i_2_n_0\
    );
\control_registers[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[0][10]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[6][3]\,
      O => data33(3)
    );
\control_registers[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[0][10]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[6][4]\,
      O => data33(4)
    );
\control_registers[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[0][10]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[6][5]\,
      O => data33(5)
    );
\control_registers[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[0][10]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[6][6]\,
      O => data33(6)
    );
\control_registers[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[0][10]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[6][7]\,
      O => data33(7)
    );
\control_registers[6][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[0][10]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[6][8]\,
      O => data33(8)
    );
\control_registers[6][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[0][10]_i_2_n_0\,
      I2 => \control_registers[38][31]_i_4_n_0\,
      I3 => \control_registers[6][31]_i_2_n_0\,
      I4 => \control_registers[35][9]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[6][9]\,
      O => data33(9)
    );
\control_registers[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][0]\,
      O => data32(0)
    );
\control_registers[7][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][10]\,
      O => data32(10)
    );
\control_registers[7][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][11]\,
      O => data32(11)
    );
\control_registers[7][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][12]\,
      O => data32(12)
    );
\control_registers[7][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][13]\,
      O => data32(13)
    );
\control_registers[7][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][14]\,
      O => data32(14)
    );
\control_registers[7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][15]\,
      O => data32(15)
    );
\control_registers[7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][16]\,
      O => data32(16)
    );
\control_registers[7][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][17]\,
      O => data32(17)
    );
\control_registers[7][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][18]\,
      O => data32(18)
    );
\control_registers[7][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][19]\,
      O => data32(19)
    );
\control_registers[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][1]\,
      O => data32(1)
    );
\control_registers[7][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][20]\,
      O => data32(20)
    );
\control_registers[7][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][21]\,
      O => data32(21)
    );
\control_registers[7][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][22]\,
      O => data32(22)
    );
\control_registers[7][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][23]\,
      O => data32(23)
    );
\control_registers[7][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][24]\,
      O => data32(24)
    );
\control_registers[7][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][25]\,
      O => data32(25)
    );
\control_registers[7][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][26]\,
      O => data32(26)
    );
\control_registers[7][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][27]\,
      O => data32(27)
    );
\control_registers[7][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][28]\,
      O => data32(28)
    );
\control_registers[7][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][29]\,
      O => data32(29)
    );
\control_registers[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][2]\,
      O => data32(2)
    );
\control_registers[7][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][30]\,
      O => data32(30)
    );
\control_registers[7][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][31]\,
      O => data32(31)
    );
\control_registers[7][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_wvalid,
      I2 => s_axi_awaddr(0),
      O => \control_registers[7][31]_i_2_n_0\
    );
\control_registers[7][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_awaddr(9),
      I1 => s_axi_awaddr(6),
      I2 => s_axi_awaddr(8),
      I3 => s_axi_awaddr(7),
      I4 => s_axi_awaddr(4),
      I5 => s_axi_awaddr(5),
      O => \control_registers[7][31]_i_3_n_0\
    );
\control_registers[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][3]\,
      O => data32(3)
    );
\control_registers[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][4]\,
      O => data32(4)
    );
\control_registers[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][5]\,
      O => data32(5)
    );
\control_registers[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][6]\,
      O => data32(6)
    );
\control_registers[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][7]\,
      O => data32(7)
    );
\control_registers[7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][8]\,
      O => data32(8)
    );
\control_registers[7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[39][31]_i_3_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_2_n_0\,
      I4 => \control_registers[7][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[7][9]\,
      O => data32(9)
    );
\control_registers[8][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][0]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data31(0)
    );
\control_registers[8][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][10]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data31(10)
    );
\control_registers[8][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][11]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data31(11)
    );
\control_registers[8][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][12]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data31(12)
    );
\control_registers[8][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][13]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data31(13)
    );
\control_registers[8][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][14]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data31(14)
    );
\control_registers[8][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][15]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data31(15)
    );
\control_registers[8][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][16]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data31(16)
    );
\control_registers[8][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][17]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data31(17)
    );
\control_registers[8][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][18]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data31(18)
    );
\control_registers[8][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][19]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data31(19)
    );
\control_registers[8][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][1]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data31(1)
    );
\control_registers[8][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][20]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data31(20)
    );
\control_registers[8][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][21]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data31(21)
    );
\control_registers[8][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][22]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data31(22)
    );
\control_registers[8][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][23]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data31(23)
    );
\control_registers[8][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][24]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data31(24)
    );
\control_registers[8][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][25]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data31(25)
    );
\control_registers[8][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][26]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data31(26)
    );
\control_registers[8][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][27]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data31(27)
    );
\control_registers[8][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][28]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data31(28)
    );
\control_registers[8][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][29]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data31(29)
    );
\control_registers[8][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][2]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data31(2)
    );
\control_registers[8][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][30]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data31(30)
    );
\control_registers[8][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][31]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data31(31)
    );
\control_registers[8][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \control_registers[14][31]_i_3_n_0\,
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => s_axi_awaddr(2),
      I3 => s_axi_awaddr(1),
      I4 => \control_registers[5][31]_i_3_n_0\,
      O => \control_registers[8][31]_i_2_n_0\
    );
\control_registers[8][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][3]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data31(3)
    );
\control_registers[8][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][4]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data31(4)
    );
\control_registers[8][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][5]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data31(5)
    );
\control_registers[8][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][6]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data31(6)
    );
\control_registers[8][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][7]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data31(7)
    );
\control_registers[8][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][8]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data31(8)
    );
\control_registers[8][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[8][9]\,
      I1 => \control_registers[8][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data31(9)
    );
\control_registers[9][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][0]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(0),
      O => data30(0)
    );
\control_registers[9][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][10]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(10),
      O => data30(10)
    );
\control_registers[9][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][11]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(11),
      O => data30(11)
    );
\control_registers[9][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][12]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(12),
      O => data30(12)
    );
\control_registers[9][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][13]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(13),
      O => data30(13)
    );
\control_registers[9][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][14]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(14),
      O => data30(14)
    );
\control_registers[9][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][15]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(15),
      O => data30(15)
    );
\control_registers[9][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][16]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(16),
      O => data30(16)
    );
\control_registers[9][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][17]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      O => data30(17)
    );
\control_registers[9][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][18]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(18),
      O => data30(18)
    );
\control_registers[9][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][19]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(19),
      O => data30(19)
    );
\control_registers[9][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][1]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(1),
      O => data30(1)
    );
\control_registers[9][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][20]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(20),
      O => data30(20)
    );
\control_registers[9][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][21]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(21),
      O => data30(21)
    );
\control_registers[9][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][22]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(22),
      O => data30(22)
    );
\control_registers[9][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][23]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(23),
      O => data30(23)
    );
\control_registers[9][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][24]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(24),
      O => data30(24)
    );
\control_registers[9][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][25]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(25),
      O => data30(25)
    );
\control_registers[9][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][26]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(26),
      O => data30(26)
    );
\control_registers[9][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][27]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(27),
      O => data30(27)
    );
\control_registers[9][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][28]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(28),
      O => data30(28)
    );
\control_registers[9][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][29]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(29),
      O => data30(29)
    );
\control_registers[9][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][2]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(2),
      O => data30(2)
    );
\control_registers[9][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][30]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(30),
      O => data30(30)
    );
\control_registers[9][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][31]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(31),
      O => data30(31)
    );
\control_registers[9][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_awaddr(2),
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => s_axi_awaddr(0),
      I5 => s_axi_awaddr(3),
      O => \control_registers[9][31]_i_2_n_0\
    );
\control_registers[9][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][3]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(3),
      O => data30(3)
    );
\control_registers[9][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][4]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(4),
      O => data30(4)
    );
\control_registers[9][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][5]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(5),
      O => data30(5)
    );
\control_registers[9][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][6]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(6),
      O => data30(6)
    );
\control_registers[9][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][7]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(7),
      O => data30(7)
    );
\control_registers[9][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][8]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(8),
      O => data30(8)
    );
\control_registers[9][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \control_registers_reg_n_0_[9][9]\,
      I1 => \control_registers[9][31]_i_2_n_0\,
      I2 => s_axi_wdata(9),
      O => data30(9)
    );
\control_registers_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(0),
      Q => \control_registers_reg_n_0_[0][0]\,
      R => '0'
    );
\control_registers_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(10),
      Q => \control_registers_reg_n_0_[0][10]\,
      R => '0'
    );
\control_registers_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(11),
      Q => \control_registers_reg_n_0_[0][11]\,
      R => '0'
    );
\control_registers_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(12),
      Q => \control_registers_reg_n_0_[0][12]\,
      R => '0'
    );
\control_registers_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(13),
      Q => \control_registers_reg_n_0_[0][13]\,
      R => '0'
    );
\control_registers_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(14),
      Q => \control_registers_reg_n_0_[0][14]\,
      R => '0'
    );
\control_registers_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(15),
      Q => \control_registers_reg_n_0_[0][15]\,
      R => '0'
    );
\control_registers_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(16),
      Q => \control_registers_reg_n_0_[0][16]\,
      R => '0'
    );
\control_registers_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(17),
      Q => \control_registers_reg_n_0_[0][17]\,
      R => '0'
    );
\control_registers_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(18),
      Q => \control_registers_reg_n_0_[0][18]\,
      R => '0'
    );
\control_registers_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(19),
      Q => \control_registers_reg_n_0_[0][19]\,
      R => '0'
    );
\control_registers_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(1),
      Q => \control_registers_reg_n_0_[0][1]\,
      R => '0'
    );
\control_registers_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(20),
      Q => \control_registers_reg_n_0_[0][20]\,
      R => '0'
    );
\control_registers_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(21),
      Q => \control_registers_reg_n_0_[0][21]\,
      R => '0'
    );
\control_registers_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(22),
      Q => \control_registers_reg_n_0_[0][22]\,
      R => '0'
    );
\control_registers_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(23),
      Q => \control_registers_reg_n_0_[0][23]\,
      R => '0'
    );
\control_registers_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(24),
      Q => \control_registers_reg_n_0_[0][24]\,
      R => '0'
    );
\control_registers_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(25),
      Q => \control_registers_reg_n_0_[0][25]\,
      R => '0'
    );
\control_registers_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(26),
      Q => \control_registers_reg_n_0_[0][26]\,
      R => '0'
    );
\control_registers_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(27),
      Q => \control_registers_reg_n_0_[0][27]\,
      R => '0'
    );
\control_registers_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(28),
      Q => \control_registers_reg_n_0_[0][28]\,
      R => '0'
    );
\control_registers_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(29),
      Q => \control_registers_reg_n_0_[0][29]\,
      R => '0'
    );
\control_registers_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(2),
      Q => \control_registers_reg_n_0_[0][2]\,
      R => '0'
    );
\control_registers_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(30),
      Q => \control_registers_reg_n_0_[0][30]\,
      R => '0'
    );
\control_registers_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(31),
      Q => \control_registers_reg_n_0_[0][31]\,
      R => '0'
    );
\control_registers_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(3),
      Q => \control_registers_reg_n_0_[0][3]\,
      R => '0'
    );
\control_registers_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(4),
      Q => \control_registers_reg_n_0_[0][4]\,
      R => '0'
    );
\control_registers_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(5),
      Q => \control_registers_reg_n_0_[0][5]\,
      R => '0'
    );
\control_registers_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(6),
      Q => \control_registers_reg_n_0_[0][6]\,
      R => '0'
    );
\control_registers_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(7),
      Q => \control_registers_reg_n_0_[0][7]\,
      R => '0'
    );
\control_registers_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(8),
      Q => \control_registers_reg_n_0_[0][8]\,
      R => '0'
    );
\control_registers_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data39(9),
      Q => \control_registers_reg_n_0_[0][9]\,
      R => '0'
    );
\control_registers_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(0),
      Q => \control_registers_reg_n_0_[10][0]\,
      R => '0'
    );
\control_registers_reg[10][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(10),
      Q => \control_registers_reg_n_0_[10][10]\,
      R => '0'
    );
\control_registers_reg[10][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(11),
      Q => \control_registers_reg_n_0_[10][11]\,
      R => '0'
    );
\control_registers_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(12),
      Q => \control_registers_reg_n_0_[10][12]\,
      R => '0'
    );
\control_registers_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(13),
      Q => \control_registers_reg_n_0_[10][13]\,
      R => '0'
    );
\control_registers_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(14),
      Q => \control_registers_reg_n_0_[10][14]\,
      R => '0'
    );
\control_registers_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(15),
      Q => \control_registers_reg_n_0_[10][15]\,
      R => '0'
    );
\control_registers_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(16),
      Q => \control_registers_reg_n_0_[10][16]\,
      R => '0'
    );
\control_registers_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(17),
      Q => \control_registers_reg_n_0_[10][17]\,
      R => '0'
    );
\control_registers_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(18),
      Q => \control_registers_reg_n_0_[10][18]\,
      R => '0'
    );
\control_registers_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(19),
      Q => \control_registers_reg_n_0_[10][19]\,
      R => '0'
    );
\control_registers_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(1),
      Q => \control_registers_reg_n_0_[10][1]\,
      R => '0'
    );
\control_registers_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(20),
      Q => \control_registers_reg_n_0_[10][20]\,
      R => '0'
    );
\control_registers_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(21),
      Q => \control_registers_reg_n_0_[10][21]\,
      R => '0'
    );
\control_registers_reg[10][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(22),
      Q => \control_registers_reg_n_0_[10][22]\,
      R => '0'
    );
\control_registers_reg[10][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(23),
      Q => \control_registers_reg_n_0_[10][23]\,
      R => '0'
    );
\control_registers_reg[10][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(24),
      Q => \control_registers_reg_n_0_[10][24]\,
      R => '0'
    );
\control_registers_reg[10][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(25),
      Q => \control_registers_reg_n_0_[10][25]\,
      R => '0'
    );
\control_registers_reg[10][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(26),
      Q => \control_registers_reg_n_0_[10][26]\,
      R => '0'
    );
\control_registers_reg[10][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(27),
      Q => \control_registers_reg_n_0_[10][27]\,
      R => '0'
    );
\control_registers_reg[10][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(28),
      Q => \control_registers_reg_n_0_[10][28]\,
      R => '0'
    );
\control_registers_reg[10][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(29),
      Q => \control_registers_reg_n_0_[10][29]\,
      R => '0'
    );
\control_registers_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(2),
      Q => \control_registers_reg_n_0_[10][2]\,
      R => '0'
    );
\control_registers_reg[10][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(30),
      Q => \control_registers_reg_n_0_[10][30]\,
      R => '0'
    );
\control_registers_reg[10][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(31),
      Q => \control_registers_reg_n_0_[10][31]\,
      R => '0'
    );
\control_registers_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(3),
      Q => \control_registers_reg_n_0_[10][3]\,
      R => '0'
    );
\control_registers_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(4),
      Q => \control_registers_reg_n_0_[10][4]\,
      R => '0'
    );
\control_registers_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(5),
      Q => \control_registers_reg_n_0_[10][5]\,
      R => '0'
    );
\control_registers_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(6),
      Q => \control_registers_reg_n_0_[10][6]\,
      R => '0'
    );
\control_registers_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(7),
      Q => \control_registers_reg_n_0_[10][7]\,
      R => '0'
    );
\control_registers_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(8),
      Q => \control_registers_reg_n_0_[10][8]\,
      R => '0'
    );
\control_registers_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data29(9),
      Q => \control_registers_reg_n_0_[10][9]\,
      R => '0'
    );
\control_registers_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(0),
      Q => \control_registers_reg_n_0_[11][0]\,
      R => '0'
    );
\control_registers_reg[11][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(10),
      Q => \control_registers_reg_n_0_[11][10]\,
      R => '0'
    );
\control_registers_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(11),
      Q => \control_registers_reg_n_0_[11][11]\,
      R => '0'
    );
\control_registers_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(12),
      Q => \control_registers_reg_n_0_[11][12]\,
      R => '0'
    );
\control_registers_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(13),
      Q => \control_registers_reg_n_0_[11][13]\,
      R => '0'
    );
\control_registers_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(14),
      Q => \control_registers_reg_n_0_[11][14]\,
      R => '0'
    );
\control_registers_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(15),
      Q => \control_registers_reg_n_0_[11][15]\,
      R => '0'
    );
\control_registers_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(16),
      Q => \control_registers_reg_n_0_[11][16]\,
      R => '0'
    );
\control_registers_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(17),
      Q => \control_registers_reg_n_0_[11][17]\,
      R => '0'
    );
\control_registers_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(18),
      Q => \control_registers_reg_n_0_[11][18]\,
      R => '0'
    );
\control_registers_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(19),
      Q => \control_registers_reg_n_0_[11][19]\,
      R => '0'
    );
\control_registers_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(1),
      Q => \control_registers_reg_n_0_[11][1]\,
      R => '0'
    );
\control_registers_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(20),
      Q => \control_registers_reg_n_0_[11][20]\,
      R => '0'
    );
\control_registers_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(21),
      Q => \control_registers_reg_n_0_[11][21]\,
      R => '0'
    );
\control_registers_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(22),
      Q => \control_registers_reg_n_0_[11][22]\,
      R => '0'
    );
\control_registers_reg[11][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(23),
      Q => \control_registers_reg_n_0_[11][23]\,
      R => '0'
    );
\control_registers_reg[11][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(24),
      Q => \control_registers_reg_n_0_[11][24]\,
      R => '0'
    );
\control_registers_reg[11][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(25),
      Q => \control_registers_reg_n_0_[11][25]\,
      R => '0'
    );
\control_registers_reg[11][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(26),
      Q => \control_registers_reg_n_0_[11][26]\,
      R => '0'
    );
\control_registers_reg[11][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(27),
      Q => \control_registers_reg_n_0_[11][27]\,
      R => '0'
    );
\control_registers_reg[11][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(28),
      Q => \control_registers_reg_n_0_[11][28]\,
      R => '0'
    );
\control_registers_reg[11][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(29),
      Q => \control_registers_reg_n_0_[11][29]\,
      R => '0'
    );
\control_registers_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(2),
      Q => \control_registers_reg_n_0_[11][2]\,
      R => '0'
    );
\control_registers_reg[11][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(30),
      Q => \control_registers_reg_n_0_[11][30]\,
      R => '0'
    );
\control_registers_reg[11][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(31),
      Q => \control_registers_reg_n_0_[11][31]\,
      R => '0'
    );
\control_registers_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(3),
      Q => \control_registers_reg_n_0_[11][3]\,
      R => '0'
    );
\control_registers_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(4),
      Q => \control_registers_reg_n_0_[11][4]\,
      R => '0'
    );
\control_registers_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(5),
      Q => \control_registers_reg_n_0_[11][5]\,
      R => '0'
    );
\control_registers_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(6),
      Q => \control_registers_reg_n_0_[11][6]\,
      R => '0'
    );
\control_registers_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(7),
      Q => \control_registers_reg_n_0_[11][7]\,
      R => '0'
    );
\control_registers_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(8),
      Q => \control_registers_reg_n_0_[11][8]\,
      R => '0'
    );
\control_registers_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data28(9),
      Q => \control_registers_reg_n_0_[11][9]\,
      R => '0'
    );
\control_registers_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(0),
      Q => \control_registers_reg_n_0_[12][0]\,
      R => '0'
    );
\control_registers_reg[12][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(10),
      Q => \control_registers_reg_n_0_[12][10]\,
      R => '0'
    );
\control_registers_reg[12][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(11),
      Q => \control_registers_reg_n_0_[12][11]\,
      R => '0'
    );
\control_registers_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(12),
      Q => \control_registers_reg_n_0_[12][12]\,
      R => '0'
    );
\control_registers_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(13),
      Q => \control_registers_reg_n_0_[12][13]\,
      R => '0'
    );
\control_registers_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(14),
      Q => \control_registers_reg_n_0_[12][14]\,
      R => '0'
    );
\control_registers_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(15),
      Q => \control_registers_reg_n_0_[12][15]\,
      R => '0'
    );
\control_registers_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(16),
      Q => \control_registers_reg_n_0_[12][16]\,
      R => '0'
    );
\control_registers_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(17),
      Q => \control_registers_reg_n_0_[12][17]\,
      R => '0'
    );
\control_registers_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(18),
      Q => \control_registers_reg_n_0_[12][18]\,
      R => '0'
    );
\control_registers_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(19),
      Q => \control_registers_reg_n_0_[12][19]\,
      R => '0'
    );
\control_registers_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(1),
      Q => \control_registers_reg_n_0_[12][1]\,
      R => '0'
    );
\control_registers_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(20),
      Q => \control_registers_reg_n_0_[12][20]\,
      R => '0'
    );
\control_registers_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(21),
      Q => \control_registers_reg_n_0_[12][21]\,
      R => '0'
    );
\control_registers_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(22),
      Q => \control_registers_reg_n_0_[12][22]\,
      R => '0'
    );
\control_registers_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(23),
      Q => \control_registers_reg_n_0_[12][23]\,
      R => '0'
    );
\control_registers_reg[12][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(24),
      Q => \control_registers_reg_n_0_[12][24]\,
      R => '0'
    );
\control_registers_reg[12][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(25),
      Q => \control_registers_reg_n_0_[12][25]\,
      R => '0'
    );
\control_registers_reg[12][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(26),
      Q => \control_registers_reg_n_0_[12][26]\,
      R => '0'
    );
\control_registers_reg[12][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(27),
      Q => \control_registers_reg_n_0_[12][27]\,
      R => '0'
    );
\control_registers_reg[12][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(28),
      Q => \control_registers_reg_n_0_[12][28]\,
      R => '0'
    );
\control_registers_reg[12][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(29),
      Q => \control_registers_reg_n_0_[12][29]\,
      R => '0'
    );
\control_registers_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(2),
      Q => \control_registers_reg_n_0_[12][2]\,
      R => '0'
    );
\control_registers_reg[12][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(30),
      Q => \control_registers_reg_n_0_[12][30]\,
      R => '0'
    );
\control_registers_reg[12][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(31),
      Q => \control_registers_reg_n_0_[12][31]\,
      R => '0'
    );
\control_registers_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(3),
      Q => \control_registers_reg_n_0_[12][3]\,
      R => '0'
    );
\control_registers_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(4),
      Q => \control_registers_reg_n_0_[12][4]\,
      R => '0'
    );
\control_registers_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(5),
      Q => \control_registers_reg_n_0_[12][5]\,
      R => '0'
    );
\control_registers_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(6),
      Q => \control_registers_reg_n_0_[12][6]\,
      R => '0'
    );
\control_registers_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(7),
      Q => \control_registers_reg_n_0_[12][7]\,
      R => '0'
    );
\control_registers_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(8),
      Q => \control_registers_reg_n_0_[12][8]\,
      R => '0'
    );
\control_registers_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data27(9),
      Q => \control_registers_reg_n_0_[12][9]\,
      R => '0'
    );
\control_registers_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(0),
      Q => \control_registers_reg_n_0_[13][0]\,
      R => '0'
    );
\control_registers_reg[13][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(10),
      Q => \control_registers_reg_n_0_[13][10]\,
      R => '0'
    );
\control_registers_reg[13][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(11),
      Q => \control_registers_reg_n_0_[13][11]\,
      R => '0'
    );
\control_registers_reg[13][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(12),
      Q => \control_registers_reg_n_0_[13][12]\,
      R => '0'
    );
\control_registers_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(13),
      Q => \control_registers_reg_n_0_[13][13]\,
      R => '0'
    );
\control_registers_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(14),
      Q => \control_registers_reg_n_0_[13][14]\,
      R => '0'
    );
\control_registers_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(15),
      Q => \control_registers_reg_n_0_[13][15]\,
      R => '0'
    );
\control_registers_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(16),
      Q => \control_registers_reg_n_0_[13][16]\,
      R => '0'
    );
\control_registers_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(17),
      Q => \control_registers_reg_n_0_[13][17]\,
      R => '0'
    );
\control_registers_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(18),
      Q => \control_registers_reg_n_0_[13][18]\,
      R => '0'
    );
\control_registers_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(19),
      Q => \control_registers_reg_n_0_[13][19]\,
      R => '0'
    );
\control_registers_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(1),
      Q => \control_registers_reg_n_0_[13][1]\,
      R => '0'
    );
\control_registers_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(20),
      Q => \control_registers_reg_n_0_[13][20]\,
      R => '0'
    );
\control_registers_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(21),
      Q => \control_registers_reg_n_0_[13][21]\,
      R => '0'
    );
\control_registers_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(22),
      Q => \control_registers_reg_n_0_[13][22]\,
      R => '0'
    );
\control_registers_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(23),
      Q => \control_registers_reg_n_0_[13][23]\,
      R => '0'
    );
\control_registers_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(24),
      Q => \control_registers_reg_n_0_[13][24]\,
      R => '0'
    );
\control_registers_reg[13][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(25),
      Q => \control_registers_reg_n_0_[13][25]\,
      R => '0'
    );
\control_registers_reg[13][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(26),
      Q => \control_registers_reg_n_0_[13][26]\,
      R => '0'
    );
\control_registers_reg[13][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(27),
      Q => \control_registers_reg_n_0_[13][27]\,
      R => '0'
    );
\control_registers_reg[13][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(28),
      Q => \control_registers_reg_n_0_[13][28]\,
      R => '0'
    );
\control_registers_reg[13][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(29),
      Q => \control_registers_reg_n_0_[13][29]\,
      R => '0'
    );
\control_registers_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(2),
      Q => \control_registers_reg_n_0_[13][2]\,
      R => '0'
    );
\control_registers_reg[13][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(30),
      Q => \control_registers_reg_n_0_[13][30]\,
      R => '0'
    );
\control_registers_reg[13][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(31),
      Q => \control_registers_reg_n_0_[13][31]\,
      R => '0'
    );
\control_registers_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(3),
      Q => \control_registers_reg_n_0_[13][3]\,
      R => '0'
    );
\control_registers_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(4),
      Q => \control_registers_reg_n_0_[13][4]\,
      R => '0'
    );
\control_registers_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(5),
      Q => \control_registers_reg_n_0_[13][5]\,
      R => '0'
    );
\control_registers_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(6),
      Q => \control_registers_reg_n_0_[13][6]\,
      R => '0'
    );
\control_registers_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(7),
      Q => \control_registers_reg_n_0_[13][7]\,
      R => '0'
    );
\control_registers_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(8),
      Q => \control_registers_reg_n_0_[13][8]\,
      R => '0'
    );
\control_registers_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data26(9),
      Q => \control_registers_reg_n_0_[13][9]\,
      R => '0'
    );
\control_registers_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(0),
      Q => \control_registers_reg_n_0_[14][0]\,
      R => '0'
    );
\control_registers_reg[14][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(10),
      Q => \control_registers_reg_n_0_[14][10]\,
      R => '0'
    );
\control_registers_reg[14][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(11),
      Q => \control_registers_reg_n_0_[14][11]\,
      R => '0'
    );
\control_registers_reg[14][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(12),
      Q => \control_registers_reg_n_0_[14][12]\,
      R => '0'
    );
\control_registers_reg[14][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(13),
      Q => \control_registers_reg_n_0_[14][13]\,
      R => '0'
    );
\control_registers_reg[14][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(14),
      Q => \control_registers_reg_n_0_[14][14]\,
      R => '0'
    );
\control_registers_reg[14][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(15),
      Q => \control_registers_reg_n_0_[14][15]\,
      R => '0'
    );
\control_registers_reg[14][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(16),
      Q => \control_registers_reg_n_0_[14][16]\,
      R => '0'
    );
\control_registers_reg[14][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(17),
      Q => \control_registers_reg_n_0_[14][17]\,
      R => '0'
    );
\control_registers_reg[14][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(18),
      Q => \control_registers_reg_n_0_[14][18]\,
      R => '0'
    );
\control_registers_reg[14][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(19),
      Q => \control_registers_reg_n_0_[14][19]\,
      R => '0'
    );
\control_registers_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(1),
      Q => \control_registers_reg_n_0_[14][1]\,
      R => '0'
    );
\control_registers_reg[14][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(20),
      Q => \control_registers_reg_n_0_[14][20]\,
      R => '0'
    );
\control_registers_reg[14][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(21),
      Q => \control_registers_reg_n_0_[14][21]\,
      R => '0'
    );
\control_registers_reg[14][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(22),
      Q => \control_registers_reg_n_0_[14][22]\,
      R => '0'
    );
\control_registers_reg[14][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(23),
      Q => \control_registers_reg_n_0_[14][23]\,
      R => '0'
    );
\control_registers_reg[14][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(24),
      Q => \control_registers_reg_n_0_[14][24]\,
      R => '0'
    );
\control_registers_reg[14][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(25),
      Q => \control_registers_reg_n_0_[14][25]\,
      R => '0'
    );
\control_registers_reg[14][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(26),
      Q => \control_registers_reg_n_0_[14][26]\,
      R => '0'
    );
\control_registers_reg[14][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(27),
      Q => \control_registers_reg_n_0_[14][27]\,
      R => '0'
    );
\control_registers_reg[14][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(28),
      Q => \control_registers_reg_n_0_[14][28]\,
      R => '0'
    );
\control_registers_reg[14][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(29),
      Q => \control_registers_reg_n_0_[14][29]\,
      R => '0'
    );
\control_registers_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(2),
      Q => \control_registers_reg_n_0_[14][2]\,
      R => '0'
    );
\control_registers_reg[14][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(30),
      Q => \control_registers_reg_n_0_[14][30]\,
      R => '0'
    );
\control_registers_reg[14][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(31),
      Q => \control_registers_reg_n_0_[14][31]\,
      R => '0'
    );
\control_registers_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(3),
      Q => \control_registers_reg_n_0_[14][3]\,
      R => '0'
    );
\control_registers_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(4),
      Q => \control_registers_reg_n_0_[14][4]\,
      R => '0'
    );
\control_registers_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(5),
      Q => \control_registers_reg_n_0_[14][5]\,
      R => '0'
    );
\control_registers_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(6),
      Q => \control_registers_reg_n_0_[14][6]\,
      R => '0'
    );
\control_registers_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(7),
      Q => \control_registers_reg_n_0_[14][7]\,
      R => '0'
    );
\control_registers_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(8),
      Q => \control_registers_reg_n_0_[14][8]\,
      R => '0'
    );
\control_registers_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data25(9),
      Q => \control_registers_reg_n_0_[14][9]\,
      R => '0'
    );
\control_registers_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(0),
      Q => \control_registers_reg_n_0_[15][0]\,
      R => '0'
    );
\control_registers_reg[15][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(10),
      Q => \control_registers_reg_n_0_[15][10]\,
      R => '0'
    );
\control_registers_reg[15][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(11),
      Q => \control_registers_reg_n_0_[15][11]\,
      R => '0'
    );
\control_registers_reg[15][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(12),
      Q => \control_registers_reg_n_0_[15][12]\,
      R => '0'
    );
\control_registers_reg[15][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(13),
      Q => \control_registers_reg_n_0_[15][13]\,
      R => '0'
    );
\control_registers_reg[15][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(14),
      Q => \control_registers_reg_n_0_[15][14]\,
      R => '0'
    );
\control_registers_reg[15][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(15),
      Q => \control_registers_reg_n_0_[15][15]\,
      R => '0'
    );
\control_registers_reg[15][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(16),
      Q => \control_registers_reg_n_0_[15][16]\,
      R => '0'
    );
\control_registers_reg[15][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(17),
      Q => \control_registers_reg_n_0_[15][17]\,
      R => '0'
    );
\control_registers_reg[15][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(18),
      Q => \control_registers_reg_n_0_[15][18]\,
      R => '0'
    );
\control_registers_reg[15][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(19),
      Q => \control_registers_reg_n_0_[15][19]\,
      R => '0'
    );
\control_registers_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(1),
      Q => \control_registers_reg_n_0_[15][1]\,
      R => '0'
    );
\control_registers_reg[15][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(20),
      Q => \control_registers_reg_n_0_[15][20]\,
      R => '0'
    );
\control_registers_reg[15][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(21),
      Q => \control_registers_reg_n_0_[15][21]\,
      R => '0'
    );
\control_registers_reg[15][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(22),
      Q => \control_registers_reg_n_0_[15][22]\,
      R => '0'
    );
\control_registers_reg[15][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(23),
      Q => \control_registers_reg_n_0_[15][23]\,
      R => '0'
    );
\control_registers_reg[15][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(24),
      Q => \control_registers_reg_n_0_[15][24]\,
      R => '0'
    );
\control_registers_reg[15][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(25),
      Q => \control_registers_reg_n_0_[15][25]\,
      R => '0'
    );
\control_registers_reg[15][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(26),
      Q => \control_registers_reg_n_0_[15][26]\,
      R => '0'
    );
\control_registers_reg[15][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(27),
      Q => \control_registers_reg_n_0_[15][27]\,
      R => '0'
    );
\control_registers_reg[15][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(28),
      Q => \control_registers_reg_n_0_[15][28]\,
      R => '0'
    );
\control_registers_reg[15][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(29),
      Q => \control_registers_reg_n_0_[15][29]\,
      R => '0'
    );
\control_registers_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(2),
      Q => \control_registers_reg_n_0_[15][2]\,
      R => '0'
    );
\control_registers_reg[15][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(30),
      Q => \control_registers_reg_n_0_[15][30]\,
      R => '0'
    );
\control_registers_reg[15][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(31),
      Q => \control_registers_reg_n_0_[15][31]\,
      R => '0'
    );
\control_registers_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(3),
      Q => \control_registers_reg_n_0_[15][3]\,
      R => '0'
    );
\control_registers_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(4),
      Q => \control_registers_reg_n_0_[15][4]\,
      R => '0'
    );
\control_registers_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(5),
      Q => \control_registers_reg_n_0_[15][5]\,
      R => '0'
    );
\control_registers_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(6),
      Q => \control_registers_reg_n_0_[15][6]\,
      R => '0'
    );
\control_registers_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(7),
      Q => \control_registers_reg_n_0_[15][7]\,
      R => '0'
    );
\control_registers_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(8),
      Q => \control_registers_reg_n_0_[15][8]\,
      R => '0'
    );
\control_registers_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data24(9),
      Q => \control_registers_reg_n_0_[15][9]\,
      R => '0'
    );
\control_registers_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(0),
      Q => \control_registers_reg_n_0_[16][0]\,
      R => '0'
    );
\control_registers_reg[16][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(10),
      Q => \control_registers_reg_n_0_[16][10]\,
      R => '0'
    );
\control_registers_reg[16][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(11),
      Q => \control_registers_reg_n_0_[16][11]\,
      R => '0'
    );
\control_registers_reg[16][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(12),
      Q => \control_registers_reg_n_0_[16][12]\,
      R => '0'
    );
\control_registers_reg[16][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(13),
      Q => \control_registers_reg_n_0_[16][13]\,
      R => '0'
    );
\control_registers_reg[16][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(14),
      Q => \control_registers_reg_n_0_[16][14]\,
      R => '0'
    );
\control_registers_reg[16][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(15),
      Q => \control_registers_reg_n_0_[16][15]\,
      R => '0'
    );
\control_registers_reg[16][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(16),
      Q => \control_registers_reg_n_0_[16][16]\,
      R => '0'
    );
\control_registers_reg[16][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(17),
      Q => \control_registers_reg_n_0_[16][17]\,
      R => '0'
    );
\control_registers_reg[16][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(18),
      Q => \control_registers_reg_n_0_[16][18]\,
      R => '0'
    );
\control_registers_reg[16][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(19),
      Q => \control_registers_reg_n_0_[16][19]\,
      R => '0'
    );
\control_registers_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(1),
      Q => \control_registers_reg_n_0_[16][1]\,
      R => '0'
    );
\control_registers_reg[16][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(20),
      Q => \control_registers_reg_n_0_[16][20]\,
      R => '0'
    );
\control_registers_reg[16][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(21),
      Q => \control_registers_reg_n_0_[16][21]\,
      R => '0'
    );
\control_registers_reg[16][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(22),
      Q => \control_registers_reg_n_0_[16][22]\,
      R => '0'
    );
\control_registers_reg[16][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(23),
      Q => \control_registers_reg_n_0_[16][23]\,
      R => '0'
    );
\control_registers_reg[16][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(24),
      Q => \control_registers_reg_n_0_[16][24]\,
      R => '0'
    );
\control_registers_reg[16][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(25),
      Q => \control_registers_reg_n_0_[16][25]\,
      R => '0'
    );
\control_registers_reg[16][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(26),
      Q => \control_registers_reg_n_0_[16][26]\,
      R => '0'
    );
\control_registers_reg[16][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(27),
      Q => \control_registers_reg_n_0_[16][27]\,
      R => '0'
    );
\control_registers_reg[16][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(28),
      Q => \control_registers_reg_n_0_[16][28]\,
      R => '0'
    );
\control_registers_reg[16][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(29),
      Q => \control_registers_reg_n_0_[16][29]\,
      R => '0'
    );
\control_registers_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(2),
      Q => \control_registers_reg_n_0_[16][2]\,
      R => '0'
    );
\control_registers_reg[16][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(30),
      Q => \control_registers_reg_n_0_[16][30]\,
      R => '0'
    );
\control_registers_reg[16][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(31),
      Q => \control_registers_reg_n_0_[16][31]\,
      R => '0'
    );
\control_registers_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(3),
      Q => \control_registers_reg_n_0_[16][3]\,
      R => '0'
    );
\control_registers_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(4),
      Q => \control_registers_reg_n_0_[16][4]\,
      R => '0'
    );
\control_registers_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(5),
      Q => \control_registers_reg_n_0_[16][5]\,
      R => '0'
    );
\control_registers_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(6),
      Q => \control_registers_reg_n_0_[16][6]\,
      R => '0'
    );
\control_registers_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(7),
      Q => \control_registers_reg_n_0_[16][7]\,
      R => '0'
    );
\control_registers_reg[16][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(8),
      Q => \control_registers_reg_n_0_[16][8]\,
      R => '0'
    );
\control_registers_reg[16][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data23(9),
      Q => \control_registers_reg_n_0_[16][9]\,
      R => '0'
    );
\control_registers_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(0),
      Q => \control_registers_reg_n_0_[17][0]\,
      R => '0'
    );
\control_registers_reg[17][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(10),
      Q => \control_registers_reg_n_0_[17][10]\,
      R => '0'
    );
\control_registers_reg[17][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(11),
      Q => \control_registers_reg_n_0_[17][11]\,
      R => '0'
    );
\control_registers_reg[17][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(12),
      Q => \control_registers_reg_n_0_[17][12]\,
      R => '0'
    );
\control_registers_reg[17][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(13),
      Q => \control_registers_reg_n_0_[17][13]\,
      R => '0'
    );
\control_registers_reg[17][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(14),
      Q => \control_registers_reg_n_0_[17][14]\,
      R => '0'
    );
\control_registers_reg[17][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(15),
      Q => \control_registers_reg_n_0_[17][15]\,
      R => '0'
    );
\control_registers_reg[17][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(16),
      Q => \control_registers_reg_n_0_[17][16]\,
      R => '0'
    );
\control_registers_reg[17][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(17),
      Q => \control_registers_reg_n_0_[17][17]\,
      R => '0'
    );
\control_registers_reg[17][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(18),
      Q => \control_registers_reg_n_0_[17][18]\,
      R => '0'
    );
\control_registers_reg[17][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(19),
      Q => \control_registers_reg_n_0_[17][19]\,
      R => '0'
    );
\control_registers_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(1),
      Q => \control_registers_reg_n_0_[17][1]\,
      R => '0'
    );
\control_registers_reg[17][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(20),
      Q => \control_registers_reg_n_0_[17][20]\,
      R => '0'
    );
\control_registers_reg[17][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(21),
      Q => \control_registers_reg_n_0_[17][21]\,
      R => '0'
    );
\control_registers_reg[17][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(22),
      Q => \control_registers_reg_n_0_[17][22]\,
      R => '0'
    );
\control_registers_reg[17][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(23),
      Q => \control_registers_reg_n_0_[17][23]\,
      R => '0'
    );
\control_registers_reg[17][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(24),
      Q => \control_registers_reg_n_0_[17][24]\,
      R => '0'
    );
\control_registers_reg[17][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(25),
      Q => \control_registers_reg_n_0_[17][25]\,
      R => '0'
    );
\control_registers_reg[17][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(26),
      Q => \control_registers_reg_n_0_[17][26]\,
      R => '0'
    );
\control_registers_reg[17][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(27),
      Q => \control_registers_reg_n_0_[17][27]\,
      R => '0'
    );
\control_registers_reg[17][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(28),
      Q => \control_registers_reg_n_0_[17][28]\,
      R => '0'
    );
\control_registers_reg[17][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(29),
      Q => \control_registers_reg_n_0_[17][29]\,
      R => '0'
    );
\control_registers_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(2),
      Q => \control_registers_reg_n_0_[17][2]\,
      R => '0'
    );
\control_registers_reg[17][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(30),
      Q => \control_registers_reg_n_0_[17][30]\,
      R => '0'
    );
\control_registers_reg[17][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(31),
      Q => \control_registers_reg_n_0_[17][31]\,
      R => '0'
    );
\control_registers_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(3),
      Q => \control_registers_reg_n_0_[17][3]\,
      R => '0'
    );
\control_registers_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(4),
      Q => \control_registers_reg_n_0_[17][4]\,
      R => '0'
    );
\control_registers_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(5),
      Q => \control_registers_reg_n_0_[17][5]\,
      R => '0'
    );
\control_registers_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(6),
      Q => \control_registers_reg_n_0_[17][6]\,
      R => '0'
    );
\control_registers_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(7),
      Q => \control_registers_reg_n_0_[17][7]\,
      R => '0'
    );
\control_registers_reg[17][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(8),
      Q => \control_registers_reg_n_0_[17][8]\,
      R => '0'
    );
\control_registers_reg[17][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data22(9),
      Q => \control_registers_reg_n_0_[17][9]\,
      R => '0'
    );
\control_registers_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(0),
      Q => \control_registers_reg_n_0_[18][0]\,
      R => '0'
    );
\control_registers_reg[18][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(10),
      Q => \control_registers_reg_n_0_[18][10]\,
      R => '0'
    );
\control_registers_reg[18][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(11),
      Q => \control_registers_reg_n_0_[18][11]\,
      R => '0'
    );
\control_registers_reg[18][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(12),
      Q => \control_registers_reg_n_0_[18][12]\,
      R => '0'
    );
\control_registers_reg[18][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(13),
      Q => \control_registers_reg_n_0_[18][13]\,
      R => '0'
    );
\control_registers_reg[18][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(14),
      Q => \control_registers_reg_n_0_[18][14]\,
      R => '0'
    );
\control_registers_reg[18][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(15),
      Q => \control_registers_reg_n_0_[18][15]\,
      R => '0'
    );
\control_registers_reg[18][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(16),
      Q => \control_registers_reg_n_0_[18][16]\,
      R => '0'
    );
\control_registers_reg[18][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(17),
      Q => \control_registers_reg_n_0_[18][17]\,
      R => '0'
    );
\control_registers_reg[18][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(18),
      Q => \control_registers_reg_n_0_[18][18]\,
      R => '0'
    );
\control_registers_reg[18][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(19),
      Q => \control_registers_reg_n_0_[18][19]\,
      R => '0'
    );
\control_registers_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(1),
      Q => \control_registers_reg_n_0_[18][1]\,
      R => '0'
    );
\control_registers_reg[18][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(20),
      Q => \control_registers_reg_n_0_[18][20]\,
      R => '0'
    );
\control_registers_reg[18][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(21),
      Q => \control_registers_reg_n_0_[18][21]\,
      R => '0'
    );
\control_registers_reg[18][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(22),
      Q => \control_registers_reg_n_0_[18][22]\,
      R => '0'
    );
\control_registers_reg[18][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(23),
      Q => \control_registers_reg_n_0_[18][23]\,
      R => '0'
    );
\control_registers_reg[18][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(24),
      Q => \control_registers_reg_n_0_[18][24]\,
      R => '0'
    );
\control_registers_reg[18][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(25),
      Q => \control_registers_reg_n_0_[18][25]\,
      R => '0'
    );
\control_registers_reg[18][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(26),
      Q => \control_registers_reg_n_0_[18][26]\,
      R => '0'
    );
\control_registers_reg[18][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(27),
      Q => \control_registers_reg_n_0_[18][27]\,
      R => '0'
    );
\control_registers_reg[18][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(28),
      Q => \control_registers_reg_n_0_[18][28]\,
      R => '0'
    );
\control_registers_reg[18][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(29),
      Q => \control_registers_reg_n_0_[18][29]\,
      R => '0'
    );
\control_registers_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(2),
      Q => \control_registers_reg_n_0_[18][2]\,
      R => '0'
    );
\control_registers_reg[18][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(30),
      Q => \control_registers_reg_n_0_[18][30]\,
      R => '0'
    );
\control_registers_reg[18][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(31),
      Q => \control_registers_reg_n_0_[18][31]\,
      R => '0'
    );
\control_registers_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(3),
      Q => \control_registers_reg_n_0_[18][3]\,
      R => '0'
    );
\control_registers_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(4),
      Q => \control_registers_reg_n_0_[18][4]\,
      R => '0'
    );
\control_registers_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(5),
      Q => \control_registers_reg_n_0_[18][5]\,
      R => '0'
    );
\control_registers_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(6),
      Q => \control_registers_reg_n_0_[18][6]\,
      R => '0'
    );
\control_registers_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(7),
      Q => \control_registers_reg_n_0_[18][7]\,
      R => '0'
    );
\control_registers_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(8),
      Q => \control_registers_reg_n_0_[18][8]\,
      R => '0'
    );
\control_registers_reg[18][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data21(9),
      Q => \control_registers_reg_n_0_[18][9]\,
      R => '0'
    );
\control_registers_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(0),
      Q => \control_registers_reg_n_0_[19][0]\,
      R => '0'
    );
\control_registers_reg[19][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(10),
      Q => \control_registers_reg_n_0_[19][10]\,
      R => '0'
    );
\control_registers_reg[19][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(11),
      Q => \control_registers_reg_n_0_[19][11]\,
      R => '0'
    );
\control_registers_reg[19][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(12),
      Q => \control_registers_reg_n_0_[19][12]\,
      R => '0'
    );
\control_registers_reg[19][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(13),
      Q => \control_registers_reg_n_0_[19][13]\,
      R => '0'
    );
\control_registers_reg[19][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(14),
      Q => \control_registers_reg_n_0_[19][14]\,
      R => '0'
    );
\control_registers_reg[19][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(15),
      Q => \control_registers_reg_n_0_[19][15]\,
      R => '0'
    );
\control_registers_reg[19][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(16),
      Q => \control_registers_reg_n_0_[19][16]\,
      R => '0'
    );
\control_registers_reg[19][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(17),
      Q => \control_registers_reg_n_0_[19][17]\,
      R => '0'
    );
\control_registers_reg[19][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(18),
      Q => \control_registers_reg_n_0_[19][18]\,
      R => '0'
    );
\control_registers_reg[19][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(19),
      Q => \control_registers_reg_n_0_[19][19]\,
      R => '0'
    );
\control_registers_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(1),
      Q => \control_registers_reg_n_0_[19][1]\,
      R => '0'
    );
\control_registers_reg[19][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(20),
      Q => \control_registers_reg_n_0_[19][20]\,
      R => '0'
    );
\control_registers_reg[19][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(21),
      Q => \control_registers_reg_n_0_[19][21]\,
      R => '0'
    );
\control_registers_reg[19][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(22),
      Q => \control_registers_reg_n_0_[19][22]\,
      R => '0'
    );
\control_registers_reg[19][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(23),
      Q => \control_registers_reg_n_0_[19][23]\,
      R => '0'
    );
\control_registers_reg[19][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(24),
      Q => \control_registers_reg_n_0_[19][24]\,
      R => '0'
    );
\control_registers_reg[19][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(25),
      Q => \control_registers_reg_n_0_[19][25]\,
      R => '0'
    );
\control_registers_reg[19][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(26),
      Q => \control_registers_reg_n_0_[19][26]\,
      R => '0'
    );
\control_registers_reg[19][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(27),
      Q => \control_registers_reg_n_0_[19][27]\,
      R => '0'
    );
\control_registers_reg[19][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(28),
      Q => \control_registers_reg_n_0_[19][28]\,
      R => '0'
    );
\control_registers_reg[19][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(29),
      Q => \control_registers_reg_n_0_[19][29]\,
      R => '0'
    );
\control_registers_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(2),
      Q => \control_registers_reg_n_0_[19][2]\,
      R => '0'
    );
\control_registers_reg[19][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(30),
      Q => \control_registers_reg_n_0_[19][30]\,
      R => '0'
    );
\control_registers_reg[19][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(31),
      Q => \control_registers_reg_n_0_[19][31]\,
      R => '0'
    );
\control_registers_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(3),
      Q => \control_registers_reg_n_0_[19][3]\,
      R => '0'
    );
\control_registers_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(4),
      Q => \control_registers_reg_n_0_[19][4]\,
      R => '0'
    );
\control_registers_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(5),
      Q => \control_registers_reg_n_0_[19][5]\,
      R => '0'
    );
\control_registers_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(6),
      Q => \control_registers_reg_n_0_[19][6]\,
      R => '0'
    );
\control_registers_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(7),
      Q => \control_registers_reg_n_0_[19][7]\,
      R => '0'
    );
\control_registers_reg[19][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(8),
      Q => \control_registers_reg_n_0_[19][8]\,
      R => '0'
    );
\control_registers_reg[19][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data20(9),
      Q => \control_registers_reg_n_0_[19][9]\,
      R => '0'
    );
\control_registers_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(0),
      Q => \control_registers_reg_n_0_[1][0]\,
      R => '0'
    );
\control_registers_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(10),
      Q => \control_registers_reg_n_0_[1][10]\,
      R => '0'
    );
\control_registers_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(11),
      Q => \control_registers_reg_n_0_[1][11]\,
      R => '0'
    );
\control_registers_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(12),
      Q => \control_registers_reg_n_0_[1][12]\,
      R => '0'
    );
\control_registers_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(13),
      Q => \control_registers_reg_n_0_[1][13]\,
      R => '0'
    );
\control_registers_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(14),
      Q => \control_registers_reg_n_0_[1][14]\,
      R => '0'
    );
\control_registers_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(15),
      Q => \control_registers_reg_n_0_[1][15]\,
      R => '0'
    );
\control_registers_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(16),
      Q => \control_registers_reg_n_0_[1][16]\,
      R => '0'
    );
\control_registers_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(17),
      Q => \control_registers_reg_n_0_[1][17]\,
      R => '0'
    );
\control_registers_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(18),
      Q => \control_registers_reg_n_0_[1][18]\,
      R => '0'
    );
\control_registers_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(19),
      Q => \control_registers_reg_n_0_[1][19]\,
      R => '0'
    );
\control_registers_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(1),
      Q => \control_registers_reg_n_0_[1][1]\,
      R => '0'
    );
\control_registers_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(20),
      Q => \control_registers_reg_n_0_[1][20]\,
      R => '0'
    );
\control_registers_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(21),
      Q => \control_registers_reg_n_0_[1][21]\,
      R => '0'
    );
\control_registers_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(22),
      Q => \control_registers_reg_n_0_[1][22]\,
      R => '0'
    );
\control_registers_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(23),
      Q => \control_registers_reg_n_0_[1][23]\,
      R => '0'
    );
\control_registers_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(24),
      Q => \control_registers_reg_n_0_[1][24]\,
      R => '0'
    );
\control_registers_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(25),
      Q => \control_registers_reg_n_0_[1][25]\,
      R => '0'
    );
\control_registers_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(26),
      Q => \control_registers_reg_n_0_[1][26]\,
      R => '0'
    );
\control_registers_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(27),
      Q => \control_registers_reg_n_0_[1][27]\,
      R => '0'
    );
\control_registers_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(28),
      Q => \control_registers_reg_n_0_[1][28]\,
      R => '0'
    );
\control_registers_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(29),
      Q => \control_registers_reg_n_0_[1][29]\,
      R => '0'
    );
\control_registers_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(2),
      Q => \control_registers_reg_n_0_[1][2]\,
      R => '0'
    );
\control_registers_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(30),
      Q => \control_registers_reg_n_0_[1][30]\,
      R => '0'
    );
\control_registers_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(31),
      Q => \control_registers_reg_n_0_[1][31]\,
      R => '0'
    );
\control_registers_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(3),
      Q => \control_registers_reg_n_0_[1][3]\,
      R => '0'
    );
\control_registers_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(4),
      Q => \control_registers_reg_n_0_[1][4]\,
      R => '0'
    );
\control_registers_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(5),
      Q => \control_registers_reg_n_0_[1][5]\,
      R => '0'
    );
\control_registers_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(6),
      Q => \control_registers_reg_n_0_[1][6]\,
      R => '0'
    );
\control_registers_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(7),
      Q => \control_registers_reg_n_0_[1][7]\,
      R => '0'
    );
\control_registers_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(8),
      Q => \control_registers_reg_n_0_[1][8]\,
      R => '0'
    );
\control_registers_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data38(9),
      Q => \control_registers_reg_n_0_[1][9]\,
      R => '0'
    );
\control_registers_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(0),
      Q => \control_registers_reg_n_0_[20][0]\,
      R => '0'
    );
\control_registers_reg[20][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(10),
      Q => \control_registers_reg_n_0_[20][10]\,
      R => '0'
    );
\control_registers_reg[20][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(11),
      Q => \control_registers_reg_n_0_[20][11]\,
      R => '0'
    );
\control_registers_reg[20][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(12),
      Q => \control_registers_reg_n_0_[20][12]\,
      R => '0'
    );
\control_registers_reg[20][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(13),
      Q => \control_registers_reg_n_0_[20][13]\,
      R => '0'
    );
\control_registers_reg[20][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(14),
      Q => \control_registers_reg_n_0_[20][14]\,
      R => '0'
    );
\control_registers_reg[20][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(15),
      Q => \control_registers_reg_n_0_[20][15]\,
      R => '0'
    );
\control_registers_reg[20][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(16),
      Q => \control_registers_reg_n_0_[20][16]\,
      R => '0'
    );
\control_registers_reg[20][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(17),
      Q => \control_registers_reg_n_0_[20][17]\,
      R => '0'
    );
\control_registers_reg[20][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(18),
      Q => \control_registers_reg_n_0_[20][18]\,
      R => '0'
    );
\control_registers_reg[20][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(19),
      Q => \control_registers_reg_n_0_[20][19]\,
      R => '0'
    );
\control_registers_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(1),
      Q => \control_registers_reg_n_0_[20][1]\,
      R => '0'
    );
\control_registers_reg[20][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(20),
      Q => \control_registers_reg_n_0_[20][20]\,
      R => '0'
    );
\control_registers_reg[20][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(21),
      Q => \control_registers_reg_n_0_[20][21]\,
      R => '0'
    );
\control_registers_reg[20][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(22),
      Q => \control_registers_reg_n_0_[20][22]\,
      R => '0'
    );
\control_registers_reg[20][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(23),
      Q => \control_registers_reg_n_0_[20][23]\,
      R => '0'
    );
\control_registers_reg[20][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(24),
      Q => \control_registers_reg_n_0_[20][24]\,
      R => '0'
    );
\control_registers_reg[20][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(25),
      Q => \control_registers_reg_n_0_[20][25]\,
      R => '0'
    );
\control_registers_reg[20][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(26),
      Q => \control_registers_reg_n_0_[20][26]\,
      R => '0'
    );
\control_registers_reg[20][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(27),
      Q => \control_registers_reg_n_0_[20][27]\,
      R => '0'
    );
\control_registers_reg[20][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(28),
      Q => \control_registers_reg_n_0_[20][28]\,
      R => '0'
    );
\control_registers_reg[20][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(29),
      Q => \control_registers_reg_n_0_[20][29]\,
      R => '0'
    );
\control_registers_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(2),
      Q => \control_registers_reg_n_0_[20][2]\,
      R => '0'
    );
\control_registers_reg[20][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(30),
      Q => \control_registers_reg_n_0_[20][30]\,
      R => '0'
    );
\control_registers_reg[20][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(31),
      Q => \control_registers_reg_n_0_[20][31]\,
      R => '0'
    );
\control_registers_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(3),
      Q => \control_registers_reg_n_0_[20][3]\,
      R => '0'
    );
\control_registers_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(4),
      Q => \control_registers_reg_n_0_[20][4]\,
      R => '0'
    );
\control_registers_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(5),
      Q => \control_registers_reg_n_0_[20][5]\,
      R => '0'
    );
\control_registers_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(6),
      Q => \control_registers_reg_n_0_[20][6]\,
      R => '0'
    );
\control_registers_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(7),
      Q => \control_registers_reg_n_0_[20][7]\,
      R => '0'
    );
\control_registers_reg[20][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(8),
      Q => \control_registers_reg_n_0_[20][8]\,
      R => '0'
    );
\control_registers_reg[20][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data19(9),
      Q => \control_registers_reg_n_0_[20][9]\,
      R => '0'
    );
\control_registers_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(0),
      Q => \control_registers_reg_n_0_[21][0]\,
      R => '0'
    );
\control_registers_reg[21][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(10),
      Q => \control_registers_reg_n_0_[21][10]\,
      R => '0'
    );
\control_registers_reg[21][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(11),
      Q => \control_registers_reg_n_0_[21][11]\,
      R => '0'
    );
\control_registers_reg[21][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(12),
      Q => \control_registers_reg_n_0_[21][12]\,
      R => '0'
    );
\control_registers_reg[21][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(13),
      Q => \control_registers_reg_n_0_[21][13]\,
      R => '0'
    );
\control_registers_reg[21][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(14),
      Q => \control_registers_reg_n_0_[21][14]\,
      R => '0'
    );
\control_registers_reg[21][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(15),
      Q => \control_registers_reg_n_0_[21][15]\,
      R => '0'
    );
\control_registers_reg[21][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(16),
      Q => \control_registers_reg_n_0_[21][16]\,
      R => '0'
    );
\control_registers_reg[21][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(17),
      Q => \control_registers_reg_n_0_[21][17]\,
      R => '0'
    );
\control_registers_reg[21][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(18),
      Q => \control_registers_reg_n_0_[21][18]\,
      R => '0'
    );
\control_registers_reg[21][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(19),
      Q => \control_registers_reg_n_0_[21][19]\,
      R => '0'
    );
\control_registers_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(1),
      Q => \control_registers_reg_n_0_[21][1]\,
      R => '0'
    );
\control_registers_reg[21][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(20),
      Q => \control_registers_reg_n_0_[21][20]\,
      R => '0'
    );
\control_registers_reg[21][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(21),
      Q => \control_registers_reg_n_0_[21][21]\,
      R => '0'
    );
\control_registers_reg[21][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(22),
      Q => \control_registers_reg_n_0_[21][22]\,
      R => '0'
    );
\control_registers_reg[21][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(23),
      Q => \control_registers_reg_n_0_[21][23]\,
      R => '0'
    );
\control_registers_reg[21][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(24),
      Q => \control_registers_reg_n_0_[21][24]\,
      R => '0'
    );
\control_registers_reg[21][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(25),
      Q => \control_registers_reg_n_0_[21][25]\,
      R => '0'
    );
\control_registers_reg[21][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(26),
      Q => \control_registers_reg_n_0_[21][26]\,
      R => '0'
    );
\control_registers_reg[21][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(27),
      Q => \control_registers_reg_n_0_[21][27]\,
      R => '0'
    );
\control_registers_reg[21][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(28),
      Q => \control_registers_reg_n_0_[21][28]\,
      R => '0'
    );
\control_registers_reg[21][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(29),
      Q => \control_registers_reg_n_0_[21][29]\,
      R => '0'
    );
\control_registers_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(2),
      Q => \control_registers_reg_n_0_[21][2]\,
      R => '0'
    );
\control_registers_reg[21][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(30),
      Q => \control_registers_reg_n_0_[21][30]\,
      R => '0'
    );
\control_registers_reg[21][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(31),
      Q => \control_registers_reg_n_0_[21][31]\,
      R => '0'
    );
\control_registers_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(3),
      Q => \control_registers_reg_n_0_[21][3]\,
      R => '0'
    );
\control_registers_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(4),
      Q => \control_registers_reg_n_0_[21][4]\,
      R => '0'
    );
\control_registers_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(5),
      Q => \control_registers_reg_n_0_[21][5]\,
      R => '0'
    );
\control_registers_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(6),
      Q => \control_registers_reg_n_0_[21][6]\,
      R => '0'
    );
\control_registers_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(7),
      Q => \control_registers_reg_n_0_[21][7]\,
      R => '0'
    );
\control_registers_reg[21][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(8),
      Q => \control_registers_reg_n_0_[21][8]\,
      R => '0'
    );
\control_registers_reg[21][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data18(9),
      Q => \control_registers_reg_n_0_[21][9]\,
      R => '0'
    );
\control_registers_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][0]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][0]\,
      R => '0'
    );
\control_registers_reg[22][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][10]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][10]\,
      R => '0'
    );
\control_registers_reg[22][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][11]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][11]\,
      R => '0'
    );
\control_registers_reg[22][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][12]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][12]\,
      R => '0'
    );
\control_registers_reg[22][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][13]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][13]\,
      R => '0'
    );
\control_registers_reg[22][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][14]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][14]\,
      R => '0'
    );
\control_registers_reg[22][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][15]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][15]\,
      R => '0'
    );
\control_registers_reg[22][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][16]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][16]\,
      R => '0'
    );
\control_registers_reg[22][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][17]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][17]\,
      R => '0'
    );
\control_registers_reg[22][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][18]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][18]\,
      R => '0'
    );
\control_registers_reg[22][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][19]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][19]\,
      R => '0'
    );
\control_registers_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][1]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][1]\,
      R => '0'
    );
\control_registers_reg[22][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][20]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][20]\,
      R => '0'
    );
\control_registers_reg[22][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][21]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][21]\,
      R => '0'
    );
\control_registers_reg[22][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][22]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][22]\,
      R => '0'
    );
\control_registers_reg[22][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][23]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][23]\,
      R => '0'
    );
\control_registers_reg[22][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][24]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][24]\,
      R => '0'
    );
\control_registers_reg[22][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][25]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][25]\,
      R => '0'
    );
\control_registers_reg[22][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][26]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][26]\,
      R => '0'
    );
\control_registers_reg[22][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][27]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][27]\,
      R => '0'
    );
\control_registers_reg[22][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][28]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][28]\,
      R => '0'
    );
\control_registers_reg[22][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][29]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][29]\,
      R => '0'
    );
\control_registers_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][2]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][2]\,
      R => '0'
    );
\control_registers_reg[22][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][30]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][30]\,
      R => '0'
    );
\control_registers_reg[22][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][31]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][31]\,
      R => '0'
    );
\control_registers_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][3]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][3]\,
      R => '0'
    );
\control_registers_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][4]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][4]\,
      R => '0'
    );
\control_registers_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][5]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][5]\,
      R => '0'
    );
\control_registers_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][6]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][6]\,
      R => '0'
    );
\control_registers_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][7]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][7]\,
      R => '0'
    );
\control_registers_reg[22][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][8]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][8]\,
      R => '0'
    );
\control_registers_reg[22][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[22][9]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[22][9]\,
      R => '0'
    );
\control_registers_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][0]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][0]\,
      R => '0'
    );
\control_registers_reg[23][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][10]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][10]\,
      R => '0'
    );
\control_registers_reg[23][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][11]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][11]\,
      R => '0'
    );
\control_registers_reg[23][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][12]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][12]\,
      R => '0'
    );
\control_registers_reg[23][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][13]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][13]\,
      R => '0'
    );
\control_registers_reg[23][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][14]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][14]\,
      R => '0'
    );
\control_registers_reg[23][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][15]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][15]\,
      R => '0'
    );
\control_registers_reg[23][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][16]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][16]\,
      R => '0'
    );
\control_registers_reg[23][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][17]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][17]\,
      R => '0'
    );
\control_registers_reg[23][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][18]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][18]\,
      R => '0'
    );
\control_registers_reg[23][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][19]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][19]\,
      R => '0'
    );
\control_registers_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][1]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][1]\,
      R => '0'
    );
\control_registers_reg[23][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][20]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][20]\,
      R => '0'
    );
\control_registers_reg[23][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][21]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][21]\,
      R => '0'
    );
\control_registers_reg[23][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][22]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][22]\,
      R => '0'
    );
\control_registers_reg[23][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][23]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][23]\,
      R => '0'
    );
\control_registers_reg[23][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][24]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][24]\,
      R => '0'
    );
\control_registers_reg[23][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][25]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][25]\,
      R => '0'
    );
\control_registers_reg[23][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][26]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][26]\,
      R => '0'
    );
\control_registers_reg[23][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][27]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][27]\,
      R => '0'
    );
\control_registers_reg[23][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][28]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][28]\,
      R => '0'
    );
\control_registers_reg[23][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][29]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][29]\,
      R => '0'
    );
\control_registers_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][2]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][2]\,
      R => '0'
    );
\control_registers_reg[23][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][30]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][30]\,
      R => '0'
    );
\control_registers_reg[23][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][31]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][31]\,
      R => '0'
    );
\control_registers_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][3]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][3]\,
      R => '0'
    );
\control_registers_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][4]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][4]\,
      R => '0'
    );
\control_registers_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][5]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][5]\,
      R => '0'
    );
\control_registers_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][6]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][6]\,
      R => '0'
    );
\control_registers_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][7]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][7]\,
      R => '0'
    );
\control_registers_reg[23][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][8]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][8]\,
      R => '0'
    );
\control_registers_reg[23][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[23][9]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[23][9]\,
      R => '0'
    );
\control_registers_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(0),
      Q => \control_registers_reg_n_0_[24][0]\,
      R => '0'
    );
\control_registers_reg[24][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(10),
      Q => \control_registers_reg_n_0_[24][10]\,
      R => '0'
    );
\control_registers_reg[24][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(11),
      Q => \control_registers_reg_n_0_[24][11]\,
      R => '0'
    );
\control_registers_reg[24][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(12),
      Q => \control_registers_reg_n_0_[24][12]\,
      R => '0'
    );
\control_registers_reg[24][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(13),
      Q => \control_registers_reg_n_0_[24][13]\,
      R => '0'
    );
\control_registers_reg[24][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(14),
      Q => \control_registers_reg_n_0_[24][14]\,
      R => '0'
    );
\control_registers_reg[24][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(15),
      Q => \control_registers_reg_n_0_[24][15]\,
      R => '0'
    );
\control_registers_reg[24][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(16),
      Q => \control_registers_reg_n_0_[24][16]\,
      R => '0'
    );
\control_registers_reg[24][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(17),
      Q => \control_registers_reg_n_0_[24][17]\,
      R => '0'
    );
\control_registers_reg[24][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(18),
      Q => \control_registers_reg_n_0_[24][18]\,
      R => '0'
    );
\control_registers_reg[24][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(19),
      Q => \control_registers_reg_n_0_[24][19]\,
      R => '0'
    );
\control_registers_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(1),
      Q => \control_registers_reg_n_0_[24][1]\,
      R => '0'
    );
\control_registers_reg[24][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(20),
      Q => \control_registers_reg_n_0_[24][20]\,
      R => '0'
    );
\control_registers_reg[24][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(21),
      Q => \control_registers_reg_n_0_[24][21]\,
      R => '0'
    );
\control_registers_reg[24][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(22),
      Q => \control_registers_reg_n_0_[24][22]\,
      R => '0'
    );
\control_registers_reg[24][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(23),
      Q => \control_registers_reg_n_0_[24][23]\,
      R => '0'
    );
\control_registers_reg[24][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(24),
      Q => \control_registers_reg_n_0_[24][24]\,
      R => '0'
    );
\control_registers_reg[24][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(25),
      Q => \control_registers_reg_n_0_[24][25]\,
      R => '0'
    );
\control_registers_reg[24][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(26),
      Q => \control_registers_reg_n_0_[24][26]\,
      R => '0'
    );
\control_registers_reg[24][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(27),
      Q => \control_registers_reg_n_0_[24][27]\,
      R => '0'
    );
\control_registers_reg[24][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(28),
      Q => \control_registers_reg_n_0_[24][28]\,
      R => '0'
    );
\control_registers_reg[24][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(29),
      Q => \control_registers_reg_n_0_[24][29]\,
      R => '0'
    );
\control_registers_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(2),
      Q => \control_registers_reg_n_0_[24][2]\,
      R => '0'
    );
\control_registers_reg[24][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(30),
      Q => \control_registers_reg_n_0_[24][30]\,
      R => '0'
    );
\control_registers_reg[24][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(31),
      Q => \control_registers_reg_n_0_[24][31]\,
      R => '0'
    );
\control_registers_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(3),
      Q => \control_registers_reg_n_0_[24][3]\,
      R => '0'
    );
\control_registers_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(4),
      Q => \control_registers_reg_n_0_[24][4]\,
      R => '0'
    );
\control_registers_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(5),
      Q => \control_registers_reg_n_0_[24][5]\,
      R => '0'
    );
\control_registers_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(6),
      Q => \control_registers_reg_n_0_[24][6]\,
      R => '0'
    );
\control_registers_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(7),
      Q => \control_registers_reg_n_0_[24][7]\,
      R => '0'
    );
\control_registers_reg[24][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(8),
      Q => \control_registers_reg_n_0_[24][8]\,
      R => '0'
    );
\control_registers_reg[24][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data15(9),
      Q => \control_registers_reg_n_0_[24][9]\,
      R => '0'
    );
\control_registers_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(0),
      Q => \control_registers_reg_n_0_[25][0]\,
      R => '0'
    );
\control_registers_reg[25][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(10),
      Q => \control_registers_reg_n_0_[25][10]\,
      R => '0'
    );
\control_registers_reg[25][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(11),
      Q => \control_registers_reg_n_0_[25][11]\,
      R => '0'
    );
\control_registers_reg[25][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(12),
      Q => \control_registers_reg_n_0_[25][12]\,
      R => '0'
    );
\control_registers_reg[25][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(13),
      Q => \control_registers_reg_n_0_[25][13]\,
      R => '0'
    );
\control_registers_reg[25][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(14),
      Q => \control_registers_reg_n_0_[25][14]\,
      R => '0'
    );
\control_registers_reg[25][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(15),
      Q => \control_registers_reg_n_0_[25][15]\,
      R => '0'
    );
\control_registers_reg[25][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(16),
      Q => \control_registers_reg_n_0_[25][16]\,
      R => '0'
    );
\control_registers_reg[25][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(17),
      Q => \control_registers_reg_n_0_[25][17]\,
      R => '0'
    );
\control_registers_reg[25][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(18),
      Q => \control_registers_reg_n_0_[25][18]\,
      R => '0'
    );
\control_registers_reg[25][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(19),
      Q => \control_registers_reg_n_0_[25][19]\,
      R => '0'
    );
\control_registers_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(1),
      Q => \control_registers_reg_n_0_[25][1]\,
      R => '0'
    );
\control_registers_reg[25][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(20),
      Q => \control_registers_reg_n_0_[25][20]\,
      R => '0'
    );
\control_registers_reg[25][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(21),
      Q => \control_registers_reg_n_0_[25][21]\,
      R => '0'
    );
\control_registers_reg[25][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(22),
      Q => \control_registers_reg_n_0_[25][22]\,
      R => '0'
    );
\control_registers_reg[25][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(23),
      Q => \control_registers_reg_n_0_[25][23]\,
      R => '0'
    );
\control_registers_reg[25][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(24),
      Q => \control_registers_reg_n_0_[25][24]\,
      R => '0'
    );
\control_registers_reg[25][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(25),
      Q => \control_registers_reg_n_0_[25][25]\,
      R => '0'
    );
\control_registers_reg[25][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(26),
      Q => \control_registers_reg_n_0_[25][26]\,
      R => '0'
    );
\control_registers_reg[25][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(27),
      Q => \control_registers_reg_n_0_[25][27]\,
      R => '0'
    );
\control_registers_reg[25][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(28),
      Q => \control_registers_reg_n_0_[25][28]\,
      R => '0'
    );
\control_registers_reg[25][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(29),
      Q => \control_registers_reg_n_0_[25][29]\,
      R => '0'
    );
\control_registers_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(2),
      Q => \control_registers_reg_n_0_[25][2]\,
      R => '0'
    );
\control_registers_reg[25][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(30),
      Q => \control_registers_reg_n_0_[25][30]\,
      R => '0'
    );
\control_registers_reg[25][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(31),
      Q => \control_registers_reg_n_0_[25][31]\,
      R => '0'
    );
\control_registers_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(3),
      Q => \control_registers_reg_n_0_[25][3]\,
      R => '0'
    );
\control_registers_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(4),
      Q => \control_registers_reg_n_0_[25][4]\,
      R => '0'
    );
\control_registers_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(5),
      Q => \control_registers_reg_n_0_[25][5]\,
      R => '0'
    );
\control_registers_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(6),
      Q => \control_registers_reg_n_0_[25][6]\,
      R => '0'
    );
\control_registers_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(7),
      Q => \control_registers_reg_n_0_[25][7]\,
      R => '0'
    );
\control_registers_reg[25][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(8),
      Q => \control_registers_reg_n_0_[25][8]\,
      R => '0'
    );
\control_registers_reg[25][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data14(9),
      Q => \control_registers_reg_n_0_[25][9]\,
      R => '0'
    );
\control_registers_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(0),
      Q => \control_registers_reg_n_0_[26][0]\,
      R => '0'
    );
\control_registers_reg[26][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(10),
      Q => \control_registers_reg_n_0_[26][10]\,
      R => '0'
    );
\control_registers_reg[26][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(11),
      Q => \control_registers_reg_n_0_[26][11]\,
      R => '0'
    );
\control_registers_reg[26][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(12),
      Q => \control_registers_reg_n_0_[26][12]\,
      R => '0'
    );
\control_registers_reg[26][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(13),
      Q => \control_registers_reg_n_0_[26][13]\,
      R => '0'
    );
\control_registers_reg[26][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(14),
      Q => \control_registers_reg_n_0_[26][14]\,
      R => '0'
    );
\control_registers_reg[26][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(15),
      Q => \control_registers_reg_n_0_[26][15]\,
      R => '0'
    );
\control_registers_reg[26][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(16),
      Q => \control_registers_reg_n_0_[26][16]\,
      R => '0'
    );
\control_registers_reg[26][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(17),
      Q => \control_registers_reg_n_0_[26][17]\,
      R => '0'
    );
\control_registers_reg[26][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(18),
      Q => \control_registers_reg_n_0_[26][18]\,
      R => '0'
    );
\control_registers_reg[26][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(19),
      Q => \control_registers_reg_n_0_[26][19]\,
      R => '0'
    );
\control_registers_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(1),
      Q => \control_registers_reg_n_0_[26][1]\,
      R => '0'
    );
\control_registers_reg[26][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(20),
      Q => \control_registers_reg_n_0_[26][20]\,
      R => '0'
    );
\control_registers_reg[26][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(21),
      Q => \control_registers_reg_n_0_[26][21]\,
      R => '0'
    );
\control_registers_reg[26][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(22),
      Q => \control_registers_reg_n_0_[26][22]\,
      R => '0'
    );
\control_registers_reg[26][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(23),
      Q => \control_registers_reg_n_0_[26][23]\,
      R => '0'
    );
\control_registers_reg[26][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(24),
      Q => \control_registers_reg_n_0_[26][24]\,
      R => '0'
    );
\control_registers_reg[26][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(25),
      Q => \control_registers_reg_n_0_[26][25]\,
      R => '0'
    );
\control_registers_reg[26][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(26),
      Q => \control_registers_reg_n_0_[26][26]\,
      R => '0'
    );
\control_registers_reg[26][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(27),
      Q => \control_registers_reg_n_0_[26][27]\,
      R => '0'
    );
\control_registers_reg[26][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(28),
      Q => \control_registers_reg_n_0_[26][28]\,
      R => '0'
    );
\control_registers_reg[26][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(29),
      Q => \control_registers_reg_n_0_[26][29]\,
      R => '0'
    );
\control_registers_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(2),
      Q => \control_registers_reg_n_0_[26][2]\,
      R => '0'
    );
\control_registers_reg[26][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(30),
      Q => \control_registers_reg_n_0_[26][30]\,
      R => '0'
    );
\control_registers_reg[26][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(31),
      Q => \control_registers_reg_n_0_[26][31]\,
      R => '0'
    );
\control_registers_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(3),
      Q => \control_registers_reg_n_0_[26][3]\,
      R => '0'
    );
\control_registers_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(4),
      Q => \control_registers_reg_n_0_[26][4]\,
      R => '0'
    );
\control_registers_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(5),
      Q => \control_registers_reg_n_0_[26][5]\,
      R => '0'
    );
\control_registers_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(6),
      Q => \control_registers_reg_n_0_[26][6]\,
      R => '0'
    );
\control_registers_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(7),
      Q => \control_registers_reg_n_0_[26][7]\,
      R => '0'
    );
\control_registers_reg[26][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(8),
      Q => \control_registers_reg_n_0_[26][8]\,
      R => '0'
    );
\control_registers_reg[26][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data13(9),
      Q => \control_registers_reg_n_0_[26][9]\,
      R => '0'
    );
\control_registers_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(0),
      Q => \control_registers_reg_n_0_[27][0]\,
      R => '0'
    );
\control_registers_reg[27][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(10),
      Q => \control_registers_reg_n_0_[27][10]\,
      R => '0'
    );
\control_registers_reg[27][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(11),
      Q => \control_registers_reg_n_0_[27][11]\,
      R => '0'
    );
\control_registers_reg[27][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(12),
      Q => \control_registers_reg_n_0_[27][12]\,
      R => '0'
    );
\control_registers_reg[27][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(13),
      Q => \control_registers_reg_n_0_[27][13]\,
      R => '0'
    );
\control_registers_reg[27][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(14),
      Q => \control_registers_reg_n_0_[27][14]\,
      R => '0'
    );
\control_registers_reg[27][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(15),
      Q => \control_registers_reg_n_0_[27][15]\,
      R => '0'
    );
\control_registers_reg[27][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(16),
      Q => \control_registers_reg_n_0_[27][16]\,
      R => '0'
    );
\control_registers_reg[27][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(17),
      Q => \control_registers_reg_n_0_[27][17]\,
      R => '0'
    );
\control_registers_reg[27][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(18),
      Q => \control_registers_reg_n_0_[27][18]\,
      R => '0'
    );
\control_registers_reg[27][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(19),
      Q => \control_registers_reg_n_0_[27][19]\,
      R => '0'
    );
\control_registers_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(1),
      Q => \control_registers_reg_n_0_[27][1]\,
      R => '0'
    );
\control_registers_reg[27][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(20),
      Q => \control_registers_reg_n_0_[27][20]\,
      R => '0'
    );
\control_registers_reg[27][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(21),
      Q => \control_registers_reg_n_0_[27][21]\,
      R => '0'
    );
\control_registers_reg[27][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(22),
      Q => \control_registers_reg_n_0_[27][22]\,
      R => '0'
    );
\control_registers_reg[27][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(23),
      Q => \control_registers_reg_n_0_[27][23]\,
      R => '0'
    );
\control_registers_reg[27][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(24),
      Q => \control_registers_reg_n_0_[27][24]\,
      R => '0'
    );
\control_registers_reg[27][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(25),
      Q => \control_registers_reg_n_0_[27][25]\,
      R => '0'
    );
\control_registers_reg[27][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(26),
      Q => \control_registers_reg_n_0_[27][26]\,
      R => '0'
    );
\control_registers_reg[27][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(27),
      Q => \control_registers_reg_n_0_[27][27]\,
      R => '0'
    );
\control_registers_reg[27][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(28),
      Q => \control_registers_reg_n_0_[27][28]\,
      R => '0'
    );
\control_registers_reg[27][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(29),
      Q => \control_registers_reg_n_0_[27][29]\,
      R => '0'
    );
\control_registers_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(2),
      Q => \control_registers_reg_n_0_[27][2]\,
      R => '0'
    );
\control_registers_reg[27][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(30),
      Q => \control_registers_reg_n_0_[27][30]\,
      R => '0'
    );
\control_registers_reg[27][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(31),
      Q => \control_registers_reg_n_0_[27][31]\,
      R => '0'
    );
\control_registers_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(3),
      Q => \control_registers_reg_n_0_[27][3]\,
      R => '0'
    );
\control_registers_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(4),
      Q => \control_registers_reg_n_0_[27][4]\,
      R => '0'
    );
\control_registers_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(5),
      Q => \control_registers_reg_n_0_[27][5]\,
      R => '0'
    );
\control_registers_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(6),
      Q => \control_registers_reg_n_0_[27][6]\,
      R => '0'
    );
\control_registers_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(7),
      Q => \control_registers_reg_n_0_[27][7]\,
      R => '0'
    );
\control_registers_reg[27][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(8),
      Q => \control_registers_reg_n_0_[27][8]\,
      R => '0'
    );
\control_registers_reg[27][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data12(9),
      Q => \control_registers_reg_n_0_[27][9]\,
      R => '0'
    );
\control_registers_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(0),
      Q => \control_registers_reg_n_0_[28][0]\,
      R => '0'
    );
\control_registers_reg[28][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(10),
      Q => \control_registers_reg_n_0_[28][10]\,
      R => '0'
    );
\control_registers_reg[28][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(11),
      Q => \control_registers_reg_n_0_[28][11]\,
      R => '0'
    );
\control_registers_reg[28][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(12),
      Q => \control_registers_reg_n_0_[28][12]\,
      R => '0'
    );
\control_registers_reg[28][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(13),
      Q => \control_registers_reg_n_0_[28][13]\,
      R => '0'
    );
\control_registers_reg[28][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(14),
      Q => \control_registers_reg_n_0_[28][14]\,
      R => '0'
    );
\control_registers_reg[28][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(15),
      Q => \control_registers_reg_n_0_[28][15]\,
      R => '0'
    );
\control_registers_reg[28][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(16),
      Q => \control_registers_reg_n_0_[28][16]\,
      R => '0'
    );
\control_registers_reg[28][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(17),
      Q => \control_registers_reg_n_0_[28][17]\,
      R => '0'
    );
\control_registers_reg[28][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(18),
      Q => \control_registers_reg_n_0_[28][18]\,
      R => '0'
    );
\control_registers_reg[28][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(19),
      Q => \control_registers_reg_n_0_[28][19]\,
      R => '0'
    );
\control_registers_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(1),
      Q => \control_registers_reg_n_0_[28][1]\,
      R => '0'
    );
\control_registers_reg[28][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(20),
      Q => \control_registers_reg_n_0_[28][20]\,
      R => '0'
    );
\control_registers_reg[28][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(21),
      Q => \control_registers_reg_n_0_[28][21]\,
      R => '0'
    );
\control_registers_reg[28][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(22),
      Q => \control_registers_reg_n_0_[28][22]\,
      R => '0'
    );
\control_registers_reg[28][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(23),
      Q => \control_registers_reg_n_0_[28][23]\,
      R => '0'
    );
\control_registers_reg[28][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(24),
      Q => \control_registers_reg_n_0_[28][24]\,
      R => '0'
    );
\control_registers_reg[28][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(25),
      Q => \control_registers_reg_n_0_[28][25]\,
      R => '0'
    );
\control_registers_reg[28][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(26),
      Q => \control_registers_reg_n_0_[28][26]\,
      R => '0'
    );
\control_registers_reg[28][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(27),
      Q => \control_registers_reg_n_0_[28][27]\,
      R => '0'
    );
\control_registers_reg[28][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(28),
      Q => \control_registers_reg_n_0_[28][28]\,
      R => '0'
    );
\control_registers_reg[28][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(29),
      Q => \control_registers_reg_n_0_[28][29]\,
      R => '0'
    );
\control_registers_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(2),
      Q => \control_registers_reg_n_0_[28][2]\,
      R => '0'
    );
\control_registers_reg[28][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(30),
      Q => \control_registers_reg_n_0_[28][30]\,
      R => '0'
    );
\control_registers_reg[28][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(31),
      Q => \control_registers_reg_n_0_[28][31]\,
      R => '0'
    );
\control_registers_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(3),
      Q => \control_registers_reg_n_0_[28][3]\,
      R => '0'
    );
\control_registers_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(4),
      Q => \control_registers_reg_n_0_[28][4]\,
      R => '0'
    );
\control_registers_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(5),
      Q => \control_registers_reg_n_0_[28][5]\,
      R => '0'
    );
\control_registers_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(6),
      Q => \control_registers_reg_n_0_[28][6]\,
      R => '0'
    );
\control_registers_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(7),
      Q => \control_registers_reg_n_0_[28][7]\,
      R => '0'
    );
\control_registers_reg[28][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(8),
      Q => \control_registers_reg_n_0_[28][8]\,
      R => '0'
    );
\control_registers_reg[28][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data11(9),
      Q => \control_registers_reg_n_0_[28][9]\,
      R => '0'
    );
\control_registers_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(0),
      Q => \control_registers_reg_n_0_[29][0]\,
      R => '0'
    );
\control_registers_reg[29][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(10),
      Q => \control_registers_reg_n_0_[29][10]\,
      R => '0'
    );
\control_registers_reg[29][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(11),
      Q => \control_registers_reg_n_0_[29][11]\,
      R => '0'
    );
\control_registers_reg[29][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(12),
      Q => \control_registers_reg_n_0_[29][12]\,
      R => '0'
    );
\control_registers_reg[29][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(13),
      Q => \control_registers_reg_n_0_[29][13]\,
      R => '0'
    );
\control_registers_reg[29][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(14),
      Q => \control_registers_reg_n_0_[29][14]\,
      R => '0'
    );
\control_registers_reg[29][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(15),
      Q => \control_registers_reg_n_0_[29][15]\,
      R => '0'
    );
\control_registers_reg[29][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(16),
      Q => \control_registers_reg_n_0_[29][16]\,
      R => '0'
    );
\control_registers_reg[29][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(17),
      Q => \control_registers_reg_n_0_[29][17]\,
      R => '0'
    );
\control_registers_reg[29][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(18),
      Q => \control_registers_reg_n_0_[29][18]\,
      R => '0'
    );
\control_registers_reg[29][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(19),
      Q => \control_registers_reg_n_0_[29][19]\,
      R => '0'
    );
\control_registers_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(1),
      Q => \control_registers_reg_n_0_[29][1]\,
      R => '0'
    );
\control_registers_reg[29][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(20),
      Q => \control_registers_reg_n_0_[29][20]\,
      R => '0'
    );
\control_registers_reg[29][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(21),
      Q => \control_registers_reg_n_0_[29][21]\,
      R => '0'
    );
\control_registers_reg[29][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(22),
      Q => \control_registers_reg_n_0_[29][22]\,
      R => '0'
    );
\control_registers_reg[29][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(23),
      Q => \control_registers_reg_n_0_[29][23]\,
      R => '0'
    );
\control_registers_reg[29][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(24),
      Q => \control_registers_reg_n_0_[29][24]\,
      R => '0'
    );
\control_registers_reg[29][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(25),
      Q => \control_registers_reg_n_0_[29][25]\,
      R => '0'
    );
\control_registers_reg[29][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(26),
      Q => \control_registers_reg_n_0_[29][26]\,
      R => '0'
    );
\control_registers_reg[29][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(27),
      Q => \control_registers_reg_n_0_[29][27]\,
      R => '0'
    );
\control_registers_reg[29][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(28),
      Q => \control_registers_reg_n_0_[29][28]\,
      R => '0'
    );
\control_registers_reg[29][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(29),
      Q => \control_registers_reg_n_0_[29][29]\,
      R => '0'
    );
\control_registers_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(2),
      Q => \control_registers_reg_n_0_[29][2]\,
      R => '0'
    );
\control_registers_reg[29][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(30),
      Q => \control_registers_reg_n_0_[29][30]\,
      R => '0'
    );
\control_registers_reg[29][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(31),
      Q => \control_registers_reg_n_0_[29][31]\,
      R => '0'
    );
\control_registers_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(3),
      Q => \control_registers_reg_n_0_[29][3]\,
      R => '0'
    );
\control_registers_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(4),
      Q => \control_registers_reg_n_0_[29][4]\,
      R => '0'
    );
\control_registers_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(5),
      Q => \control_registers_reg_n_0_[29][5]\,
      R => '0'
    );
\control_registers_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(6),
      Q => \control_registers_reg_n_0_[29][6]\,
      R => '0'
    );
\control_registers_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(7),
      Q => \control_registers_reg_n_0_[29][7]\,
      R => '0'
    );
\control_registers_reg[29][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(8),
      Q => \control_registers_reg_n_0_[29][8]\,
      R => '0'
    );
\control_registers_reg[29][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data10(9),
      Q => \control_registers_reg_n_0_[29][9]\,
      R => '0'
    );
\control_registers_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(0),
      Q => \control_registers_reg_n_0_[2][0]\,
      R => '0'
    );
\control_registers_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(10),
      Q => \control_registers_reg_n_0_[2][10]\,
      R => '0'
    );
\control_registers_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(11),
      Q => \control_registers_reg_n_0_[2][11]\,
      R => '0'
    );
\control_registers_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(12),
      Q => \control_registers_reg_n_0_[2][12]\,
      R => '0'
    );
\control_registers_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(13),
      Q => \control_registers_reg_n_0_[2][13]\,
      R => '0'
    );
\control_registers_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(14),
      Q => \control_registers_reg_n_0_[2][14]\,
      R => '0'
    );
\control_registers_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(15),
      Q => \control_registers_reg_n_0_[2][15]\,
      R => '0'
    );
\control_registers_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(16),
      Q => \control_registers_reg_n_0_[2][16]\,
      R => '0'
    );
\control_registers_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(17),
      Q => \control_registers_reg_n_0_[2][17]\,
      R => '0'
    );
\control_registers_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(18),
      Q => \control_registers_reg_n_0_[2][18]\,
      R => '0'
    );
\control_registers_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(19),
      Q => \control_registers_reg_n_0_[2][19]\,
      R => '0'
    );
\control_registers_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(1),
      Q => \control_registers_reg_n_0_[2][1]\,
      R => '0'
    );
\control_registers_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(20),
      Q => \control_registers_reg_n_0_[2][20]\,
      R => '0'
    );
\control_registers_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(21),
      Q => \control_registers_reg_n_0_[2][21]\,
      R => '0'
    );
\control_registers_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(22),
      Q => \control_registers_reg_n_0_[2][22]\,
      R => '0'
    );
\control_registers_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(23),
      Q => \control_registers_reg_n_0_[2][23]\,
      R => '0'
    );
\control_registers_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(24),
      Q => \control_registers_reg_n_0_[2][24]\,
      R => '0'
    );
\control_registers_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(25),
      Q => \control_registers_reg_n_0_[2][25]\,
      R => '0'
    );
\control_registers_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(26),
      Q => \control_registers_reg_n_0_[2][26]\,
      R => '0'
    );
\control_registers_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(27),
      Q => \control_registers_reg_n_0_[2][27]\,
      R => '0'
    );
\control_registers_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(28),
      Q => \control_registers_reg_n_0_[2][28]\,
      R => '0'
    );
\control_registers_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(29),
      Q => \control_registers_reg_n_0_[2][29]\,
      R => '0'
    );
\control_registers_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(2),
      Q => \control_registers_reg_n_0_[2][2]\,
      R => '0'
    );
\control_registers_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(30),
      Q => \control_registers_reg_n_0_[2][30]\,
      R => '0'
    );
\control_registers_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(31),
      Q => \control_registers_reg_n_0_[2][31]\,
      R => '0'
    );
\control_registers_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(3),
      Q => \control_registers_reg_n_0_[2][3]\,
      R => '0'
    );
\control_registers_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(4),
      Q => \control_registers_reg_n_0_[2][4]\,
      R => '0'
    );
\control_registers_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(5),
      Q => \control_registers_reg_n_0_[2][5]\,
      R => '0'
    );
\control_registers_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(6),
      Q => \control_registers_reg_n_0_[2][6]\,
      R => '0'
    );
\control_registers_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(7),
      Q => \control_registers_reg_n_0_[2][7]\,
      R => '0'
    );
\control_registers_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(8),
      Q => \control_registers_reg_n_0_[2][8]\,
      R => '0'
    );
\control_registers_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data37(9),
      Q => \control_registers_reg_n_0_[2][9]\,
      R => '0'
    );
\control_registers_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(0),
      Q => \control_registers_reg_n_0_[30][0]\,
      R => '0'
    );
\control_registers_reg[30][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(10),
      Q => \control_registers_reg_n_0_[30][10]\,
      R => '0'
    );
\control_registers_reg[30][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(11),
      Q => \control_registers_reg_n_0_[30][11]\,
      R => '0'
    );
\control_registers_reg[30][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(12),
      Q => \control_registers_reg_n_0_[30][12]\,
      R => '0'
    );
\control_registers_reg[30][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(13),
      Q => \control_registers_reg_n_0_[30][13]\,
      R => '0'
    );
\control_registers_reg[30][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(14),
      Q => \control_registers_reg_n_0_[30][14]\,
      R => '0'
    );
\control_registers_reg[30][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(15),
      Q => \control_registers_reg_n_0_[30][15]\,
      R => '0'
    );
\control_registers_reg[30][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(16),
      Q => \control_registers_reg_n_0_[30][16]\,
      R => '0'
    );
\control_registers_reg[30][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(17),
      Q => \control_registers_reg_n_0_[30][17]\,
      R => '0'
    );
\control_registers_reg[30][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(18),
      Q => \control_registers_reg_n_0_[30][18]\,
      R => '0'
    );
\control_registers_reg[30][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(19),
      Q => \control_registers_reg_n_0_[30][19]\,
      R => '0'
    );
\control_registers_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(1),
      Q => \control_registers_reg_n_0_[30][1]\,
      R => '0'
    );
\control_registers_reg[30][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(20),
      Q => \control_registers_reg_n_0_[30][20]\,
      R => '0'
    );
\control_registers_reg[30][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(21),
      Q => \control_registers_reg_n_0_[30][21]\,
      R => '0'
    );
\control_registers_reg[30][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(22),
      Q => \control_registers_reg_n_0_[30][22]\,
      R => '0'
    );
\control_registers_reg[30][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(23),
      Q => \control_registers_reg_n_0_[30][23]\,
      R => '0'
    );
\control_registers_reg[30][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(24),
      Q => \control_registers_reg_n_0_[30][24]\,
      R => '0'
    );
\control_registers_reg[30][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(25),
      Q => \control_registers_reg_n_0_[30][25]\,
      R => '0'
    );
\control_registers_reg[30][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(26),
      Q => \control_registers_reg_n_0_[30][26]\,
      R => '0'
    );
\control_registers_reg[30][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(27),
      Q => \control_registers_reg_n_0_[30][27]\,
      R => '0'
    );
\control_registers_reg[30][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(28),
      Q => \control_registers_reg_n_0_[30][28]\,
      R => '0'
    );
\control_registers_reg[30][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(29),
      Q => \control_registers_reg_n_0_[30][29]\,
      R => '0'
    );
\control_registers_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(2),
      Q => \control_registers_reg_n_0_[30][2]\,
      R => '0'
    );
\control_registers_reg[30][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(30),
      Q => \control_registers_reg_n_0_[30][30]\,
      R => '0'
    );
\control_registers_reg[30][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(31),
      Q => \control_registers_reg_n_0_[30][31]\,
      R => '0'
    );
\control_registers_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(3),
      Q => \control_registers_reg_n_0_[30][3]\,
      R => '0'
    );
\control_registers_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(4),
      Q => \control_registers_reg_n_0_[30][4]\,
      R => '0'
    );
\control_registers_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(5),
      Q => \control_registers_reg_n_0_[30][5]\,
      R => '0'
    );
\control_registers_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(6),
      Q => \control_registers_reg_n_0_[30][6]\,
      R => '0'
    );
\control_registers_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(7),
      Q => \control_registers_reg_n_0_[30][7]\,
      R => '0'
    );
\control_registers_reg[30][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(8),
      Q => \control_registers_reg_n_0_[30][8]\,
      R => '0'
    );
\control_registers_reg[30][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data9(9),
      Q => \control_registers_reg_n_0_[30][9]\,
      R => '0'
    );
\control_registers_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(0),
      Q => \control_registers_reg_n_0_[31][0]\,
      R => '0'
    );
\control_registers_reg[31][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(10),
      Q => \control_registers_reg_n_0_[31][10]\,
      R => '0'
    );
\control_registers_reg[31][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(11),
      Q => \control_registers_reg_n_0_[31][11]\,
      R => '0'
    );
\control_registers_reg[31][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(12),
      Q => \control_registers_reg_n_0_[31][12]\,
      R => '0'
    );
\control_registers_reg[31][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(13),
      Q => \control_registers_reg_n_0_[31][13]\,
      R => '0'
    );
\control_registers_reg[31][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(14),
      Q => \control_registers_reg_n_0_[31][14]\,
      R => '0'
    );
\control_registers_reg[31][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(15),
      Q => \control_registers_reg_n_0_[31][15]\,
      R => '0'
    );
\control_registers_reg[31][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(16),
      Q => \control_registers_reg_n_0_[31][16]\,
      R => '0'
    );
\control_registers_reg[31][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(17),
      Q => \control_registers_reg_n_0_[31][17]\,
      R => '0'
    );
\control_registers_reg[31][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(18),
      Q => \control_registers_reg_n_0_[31][18]\,
      R => '0'
    );
\control_registers_reg[31][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(19),
      Q => \control_registers_reg_n_0_[31][19]\,
      R => '0'
    );
\control_registers_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(1),
      Q => \control_registers_reg_n_0_[31][1]\,
      R => '0'
    );
\control_registers_reg[31][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(20),
      Q => \control_registers_reg_n_0_[31][20]\,
      R => '0'
    );
\control_registers_reg[31][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(21),
      Q => \control_registers_reg_n_0_[31][21]\,
      R => '0'
    );
\control_registers_reg[31][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(22),
      Q => \control_registers_reg_n_0_[31][22]\,
      R => '0'
    );
\control_registers_reg[31][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(23),
      Q => \control_registers_reg_n_0_[31][23]\,
      R => '0'
    );
\control_registers_reg[31][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(24),
      Q => \control_registers_reg_n_0_[31][24]\,
      R => '0'
    );
\control_registers_reg[31][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(25),
      Q => \control_registers_reg_n_0_[31][25]\,
      R => '0'
    );
\control_registers_reg[31][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(26),
      Q => \control_registers_reg_n_0_[31][26]\,
      R => '0'
    );
\control_registers_reg[31][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(27),
      Q => \control_registers_reg_n_0_[31][27]\,
      R => '0'
    );
\control_registers_reg[31][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(28),
      Q => \control_registers_reg_n_0_[31][28]\,
      R => '0'
    );
\control_registers_reg[31][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(29),
      Q => \control_registers_reg_n_0_[31][29]\,
      R => '0'
    );
\control_registers_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(2),
      Q => \control_registers_reg_n_0_[31][2]\,
      R => '0'
    );
\control_registers_reg[31][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(30),
      Q => \control_registers_reg_n_0_[31][30]\,
      R => '0'
    );
\control_registers_reg[31][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(31),
      Q => \control_registers_reg_n_0_[31][31]\,
      R => '0'
    );
\control_registers_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(3),
      Q => \control_registers_reg_n_0_[31][3]\,
      R => '0'
    );
\control_registers_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(4),
      Q => \control_registers_reg_n_0_[31][4]\,
      R => '0'
    );
\control_registers_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(5),
      Q => \control_registers_reg_n_0_[31][5]\,
      R => '0'
    );
\control_registers_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(6),
      Q => \control_registers_reg_n_0_[31][6]\,
      R => '0'
    );
\control_registers_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(7),
      Q => \control_registers_reg_n_0_[31][7]\,
      R => '0'
    );
\control_registers_reg[31][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(8),
      Q => \control_registers_reg_n_0_[31][8]\,
      R => '0'
    );
\control_registers_reg[31][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data8(9),
      Q => \control_registers_reg_n_0_[31][9]\,
      R => '0'
    );
\control_registers_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][0]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][0]\,
      R => '0'
    );
\control_registers_reg[32][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][10]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][10]\,
      R => '0'
    );
\control_registers_reg[32][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][11]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][11]\,
      R => '0'
    );
\control_registers_reg[32][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][12]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][12]\,
      R => '0'
    );
\control_registers_reg[32][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][13]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][13]\,
      R => '0'
    );
\control_registers_reg[32][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][14]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][14]\,
      R => '0'
    );
\control_registers_reg[32][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][15]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][15]\,
      R => '0'
    );
\control_registers_reg[32][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][16]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][16]\,
      R => '0'
    );
\control_registers_reg[32][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][17]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][17]\,
      R => '0'
    );
\control_registers_reg[32][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][18]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][18]\,
      R => '0'
    );
\control_registers_reg[32][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][19]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][19]\,
      R => '0'
    );
\control_registers_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][1]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][1]\,
      R => '0'
    );
\control_registers_reg[32][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][20]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][20]\,
      R => '0'
    );
\control_registers_reg[32][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][21]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][21]\,
      R => '0'
    );
\control_registers_reg[32][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][22]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][22]\,
      R => '0'
    );
\control_registers_reg[32][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][23]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][23]\,
      R => '0'
    );
\control_registers_reg[32][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][24]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][24]\,
      R => '0'
    );
\control_registers_reg[32][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][25]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][25]\,
      R => '0'
    );
\control_registers_reg[32][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][26]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][26]\,
      R => '0'
    );
\control_registers_reg[32][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][27]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][27]\,
      R => '0'
    );
\control_registers_reg[32][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][28]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][28]\,
      R => '0'
    );
\control_registers_reg[32][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][29]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][29]\,
      R => '0'
    );
\control_registers_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][2]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][2]\,
      R => '0'
    );
\control_registers_reg[32][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][30]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][30]\,
      R => '0'
    );
\control_registers_reg[32][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][31]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][31]\,
      R => '0'
    );
\control_registers_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][3]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][3]\,
      R => '0'
    );
\control_registers_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][4]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][4]\,
      R => '0'
    );
\control_registers_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][5]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][5]\,
      R => '0'
    );
\control_registers_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][6]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][6]\,
      R => '0'
    );
\control_registers_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][7]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][7]\,
      R => '0'
    );
\control_registers_reg[32][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][8]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][8]\,
      R => '0'
    );
\control_registers_reg[32][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[32][9]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[32][9]\,
      R => '0'
    );
\control_registers_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][0]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][0]\,
      R => '0'
    );
\control_registers_reg[33][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][10]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][10]\,
      R => '0'
    );
\control_registers_reg[33][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][11]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][11]\,
      R => '0'
    );
\control_registers_reg[33][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][12]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][12]\,
      R => '0'
    );
\control_registers_reg[33][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][13]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][13]\,
      R => '0'
    );
\control_registers_reg[33][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][14]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][14]\,
      R => '0'
    );
\control_registers_reg[33][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][15]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][15]\,
      R => '0'
    );
\control_registers_reg[33][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][16]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][16]\,
      R => '0'
    );
\control_registers_reg[33][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][17]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][17]\,
      R => '0'
    );
\control_registers_reg[33][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][18]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][18]\,
      R => '0'
    );
\control_registers_reg[33][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][19]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][19]\,
      R => '0'
    );
\control_registers_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][1]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][1]\,
      R => '0'
    );
\control_registers_reg[33][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][20]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][20]\,
      R => '0'
    );
\control_registers_reg[33][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][21]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][21]\,
      R => '0'
    );
\control_registers_reg[33][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][22]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][22]\,
      R => '0'
    );
\control_registers_reg[33][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][23]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][23]\,
      R => '0'
    );
\control_registers_reg[33][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][24]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][24]\,
      R => '0'
    );
\control_registers_reg[33][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][25]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][25]\,
      R => '0'
    );
\control_registers_reg[33][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][26]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][26]\,
      R => '0'
    );
\control_registers_reg[33][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][27]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][27]\,
      R => '0'
    );
\control_registers_reg[33][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][28]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][28]\,
      R => '0'
    );
\control_registers_reg[33][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][29]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][29]\,
      R => '0'
    );
\control_registers_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][2]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][2]\,
      R => '0'
    );
\control_registers_reg[33][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][30]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][30]\,
      R => '0'
    );
\control_registers_reg[33][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][31]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][31]\,
      R => '0'
    );
\control_registers_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][3]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][3]\,
      R => '0'
    );
\control_registers_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][4]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][4]\,
      R => '0'
    );
\control_registers_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][5]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][5]\,
      R => '0'
    );
\control_registers_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][6]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][6]\,
      R => '0'
    );
\control_registers_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][7]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][7]\,
      R => '0'
    );
\control_registers_reg[33][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][8]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][8]\,
      R => '0'
    );
\control_registers_reg[33][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[33][9]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[33][9]\,
      R => '0'
    );
\control_registers_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][0]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][0]\,
      R => '0'
    );
\control_registers_reg[34][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data5(10),
      Q => \control_registers_reg_n_0_[34][10]\,
      R => '0'
    );
\control_registers_reg[34][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][11]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][11]\,
      R => '0'
    );
\control_registers_reg[34][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][12]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][12]\,
      R => '0'
    );
\control_registers_reg[34][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][13]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][13]\,
      R => '0'
    );
\control_registers_reg[34][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data5(14),
      Q => \control_registers_reg_n_0_[34][14]\,
      R => '0'
    );
\control_registers_reg[34][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data5(15),
      Q => \control_registers_reg_n_0_[34][15]\,
      R => '0'
    );
\control_registers_reg[34][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][16]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][16]\,
      R => '0'
    );
\control_registers_reg[34][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][17]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][17]\,
      R => '0'
    );
\control_registers_reg[34][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data5(18),
      Q => \control_registers_reg_n_0_[34][18]\,
      R => '0'
    );
\control_registers_reg[34][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][19]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][19]\,
      R => '0'
    );
\control_registers_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][1]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][1]\,
      R => '0'
    );
\control_registers_reg[34][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data5(20),
      Q => \control_registers_reg_n_0_[34][20]\,
      R => '0'
    );
\control_registers_reg[34][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][21]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][21]\,
      R => '0'
    );
\control_registers_reg[34][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][22]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][22]\,
      R => '0'
    );
\control_registers_reg[34][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data5(23),
      Q => \control_registers_reg_n_0_[34][23]\,
      R => '0'
    );
\control_registers_reg[34][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][24]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][24]\,
      R => '0'
    );
\control_registers_reg[34][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][25]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][25]\,
      R => '0'
    );
\control_registers_reg[34][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][26]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][26]\,
      R => '0'
    );
\control_registers_reg[34][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data5(27),
      Q => \control_registers_reg_n_0_[34][27]\,
      R => '0'
    );
\control_registers_reg[34][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][28]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][28]\,
      R => '0'
    );
\control_registers_reg[34][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][29]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][29]\,
      R => '0'
    );
\control_registers_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][2]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][2]\,
      R => '0'
    );
\control_registers_reg[34][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][30]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][30]\,
      R => '0'
    );
\control_registers_reg[34][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data5(31),
      Q => \control_registers_reg_n_0_[34][31]\,
      R => '0'
    );
\control_registers_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][3]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][3]\,
      R => '0'
    );
\control_registers_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][4]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][4]\,
      R => '0'
    );
\control_registers_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][5]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][5]\,
      R => '0'
    );
\control_registers_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][6]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][6]\,
      R => '0'
    );
\control_registers_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data5(7),
      Q => \control_registers_reg_n_0_[34][7]\,
      R => '0'
    );
\control_registers_reg[34][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][8]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][8]\,
      R => '0'
    );
\control_registers_reg[34][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[34][9]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[34][9]\,
      R => '0'
    );
\control_registers_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][0]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][0]\,
      R => '0'
    );
\control_registers_reg[35][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][10]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][10]\,
      R => '0'
    );
\control_registers_reg[35][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][11]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][11]\,
      R => '0'
    );
\control_registers_reg[35][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][12]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][12]\,
      R => '0'
    );
\control_registers_reg[35][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][13]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][13]\,
      R => '0'
    );
\control_registers_reg[35][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][14]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][14]\,
      R => '0'
    );
\control_registers_reg[35][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][15]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][15]\,
      R => '0'
    );
\control_registers_reg[35][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][16]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][16]\,
      R => '0'
    );
\control_registers_reg[35][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][17]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][17]\,
      R => '0'
    );
\control_registers_reg[35][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][18]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][18]\,
      R => '0'
    );
\control_registers_reg[35][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][19]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][19]\,
      R => '0'
    );
\control_registers_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][1]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][1]\,
      R => '0'
    );
\control_registers_reg[35][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][20]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][20]\,
      R => '0'
    );
\control_registers_reg[35][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][21]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][21]\,
      R => '0'
    );
\control_registers_reg[35][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][22]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][22]\,
      R => '0'
    );
\control_registers_reg[35][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][23]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][23]\,
      R => '0'
    );
\control_registers_reg[35][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][24]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][24]\,
      R => '0'
    );
\control_registers_reg[35][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][25]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][25]\,
      R => '0'
    );
\control_registers_reg[35][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][26]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][26]\,
      R => '0'
    );
\control_registers_reg[35][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][27]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][27]\,
      R => '0'
    );
\control_registers_reg[35][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][28]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][28]\,
      R => '0'
    );
\control_registers_reg[35][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][29]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][29]\,
      R => '0'
    );
\control_registers_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][2]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][2]\,
      R => '0'
    );
\control_registers_reg[35][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][30]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][30]\,
      R => '0'
    );
\control_registers_reg[35][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][31]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][31]\,
      R => '0'
    );
\control_registers_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][3]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][3]\,
      R => '0'
    );
\control_registers_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][4]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][4]\,
      R => '0'
    );
\control_registers_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][5]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][5]\,
      R => '0'
    );
\control_registers_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][6]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][6]\,
      R => '0'
    );
\control_registers_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][7]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][7]\,
      R => '0'
    );
\control_registers_reg[35][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][8]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][8]\,
      R => '0'
    );
\control_registers_reg[35][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[35][9]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[35][9]\,
      R => '0'
    );
\control_registers_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(0),
      Q => \control_registers_reg_n_0_[36][0]\,
      R => '0'
    );
\control_registers_reg[36][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(10),
      Q => \control_registers_reg_n_0_[36][10]\,
      R => '0'
    );
\control_registers_reg[36][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(11),
      Q => \control_registers_reg_n_0_[36][11]\,
      R => '0'
    );
\control_registers_reg[36][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(12),
      Q => \control_registers_reg_n_0_[36][12]\,
      R => '0'
    );
\control_registers_reg[36][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(13),
      Q => \control_registers_reg_n_0_[36][13]\,
      R => '0'
    );
\control_registers_reg[36][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(14),
      Q => \control_registers_reg_n_0_[36][14]\,
      R => '0'
    );
\control_registers_reg[36][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(15),
      Q => \control_registers_reg_n_0_[36][15]\,
      R => '0'
    );
\control_registers_reg[36][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(16),
      Q => \control_registers_reg_n_0_[36][16]\,
      R => '0'
    );
\control_registers_reg[36][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(17),
      Q => \control_registers_reg_n_0_[36][17]\,
      R => '0'
    );
\control_registers_reg[36][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(18),
      Q => \control_registers_reg_n_0_[36][18]\,
      R => '0'
    );
\control_registers_reg[36][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(19),
      Q => \control_registers_reg_n_0_[36][19]\,
      R => '0'
    );
\control_registers_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(1),
      Q => \control_registers_reg_n_0_[36][1]\,
      R => '0'
    );
\control_registers_reg[36][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(20),
      Q => \control_registers_reg_n_0_[36][20]\,
      R => '0'
    );
\control_registers_reg[36][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(21),
      Q => \control_registers_reg_n_0_[36][21]\,
      R => '0'
    );
\control_registers_reg[36][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(22),
      Q => \control_registers_reg_n_0_[36][22]\,
      R => '0'
    );
\control_registers_reg[36][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(23),
      Q => \control_registers_reg_n_0_[36][23]\,
      R => '0'
    );
\control_registers_reg[36][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(24),
      Q => \control_registers_reg_n_0_[36][24]\,
      R => '0'
    );
\control_registers_reg[36][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(25),
      Q => \control_registers_reg_n_0_[36][25]\,
      R => '0'
    );
\control_registers_reg[36][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(26),
      Q => \control_registers_reg_n_0_[36][26]\,
      R => '0'
    );
\control_registers_reg[36][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(27),
      Q => \control_registers_reg_n_0_[36][27]\,
      R => '0'
    );
\control_registers_reg[36][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(28),
      Q => \control_registers_reg_n_0_[36][28]\,
      R => '0'
    );
\control_registers_reg[36][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(29),
      Q => \control_registers_reg_n_0_[36][29]\,
      R => '0'
    );
\control_registers_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(2),
      Q => \control_registers_reg_n_0_[36][2]\,
      R => '0'
    );
\control_registers_reg[36][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(30),
      Q => \control_registers_reg_n_0_[36][30]\,
      R => '0'
    );
\control_registers_reg[36][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(31),
      Q => \control_registers_reg_n_0_[36][31]\,
      R => '0'
    );
\control_registers_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(3),
      Q => \control_registers_reg_n_0_[36][3]\,
      R => '0'
    );
\control_registers_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(4),
      Q => \control_registers_reg_n_0_[36][4]\,
      R => '0'
    );
\control_registers_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(5),
      Q => \control_registers_reg_n_0_[36][5]\,
      R => '0'
    );
\control_registers_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(6),
      Q => \control_registers_reg_n_0_[36][6]\,
      R => '0'
    );
\control_registers_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(7),
      Q => \control_registers_reg_n_0_[36][7]\,
      R => '0'
    );
\control_registers_reg[36][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(8),
      Q => \control_registers_reg_n_0_[36][8]\,
      R => '0'
    );
\control_registers_reg[36][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data3(9),
      Q => \control_registers_reg_n_0_[36][9]\,
      R => '0'
    );
\control_registers_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][0]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][0]\,
      R => '0'
    );
\control_registers_reg[37][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][10]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][10]\,
      R => '0'
    );
\control_registers_reg[37][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][11]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][11]\,
      R => '0'
    );
\control_registers_reg[37][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][12]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][12]\,
      R => '0'
    );
\control_registers_reg[37][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][13]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][13]\,
      R => '0'
    );
\control_registers_reg[37][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][14]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][14]\,
      R => '0'
    );
\control_registers_reg[37][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][15]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][15]\,
      R => '0'
    );
\control_registers_reg[37][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][16]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][16]\,
      R => '0'
    );
\control_registers_reg[37][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][17]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][17]\,
      R => '0'
    );
\control_registers_reg[37][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][18]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][18]\,
      R => '0'
    );
\control_registers_reg[37][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][19]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][19]\,
      R => '0'
    );
\control_registers_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][1]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][1]\,
      R => '0'
    );
\control_registers_reg[37][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][20]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][20]\,
      R => '0'
    );
\control_registers_reg[37][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][21]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][21]\,
      R => '0'
    );
\control_registers_reg[37][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][22]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][22]\,
      R => '0'
    );
\control_registers_reg[37][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][23]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][23]\,
      R => '0'
    );
\control_registers_reg[37][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][24]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][24]\,
      R => '0'
    );
\control_registers_reg[37][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][25]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][25]\,
      R => '0'
    );
\control_registers_reg[37][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][26]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][26]\,
      R => '0'
    );
\control_registers_reg[37][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][27]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][27]\,
      R => '0'
    );
\control_registers_reg[37][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][28]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][28]\,
      R => '0'
    );
\control_registers_reg[37][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][29]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][29]\,
      R => '0'
    );
\control_registers_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][2]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][2]\,
      R => '0'
    );
\control_registers_reg[37][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][30]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][30]\,
      R => '0'
    );
\control_registers_reg[37][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][31]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][31]\,
      R => '0'
    );
\control_registers_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][3]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][3]\,
      R => '0'
    );
\control_registers_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][4]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][4]\,
      R => '0'
    );
\control_registers_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][5]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][5]\,
      R => '0'
    );
\control_registers_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][6]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][6]\,
      R => '0'
    );
\control_registers_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][7]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][7]\,
      R => '0'
    );
\control_registers_reg[37][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][8]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][8]\,
      R => '0'
    );
\control_registers_reg[37][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => \control_registers[37][9]_i_1_n_0\,
      Q => \control_registers_reg_n_0_[37][9]\,
      R => '0'
    );
\control_registers_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(0),
      Q => \control_registers_reg_n_0_[38][0]\,
      R => '0'
    );
\control_registers_reg[38][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(10),
      Q => \control_registers_reg_n_0_[38][10]\,
      R => '0'
    );
\control_registers_reg[38][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(11),
      Q => \control_registers_reg_n_0_[38][11]\,
      R => '0'
    );
\control_registers_reg[38][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(12),
      Q => \control_registers_reg_n_0_[38][12]\,
      R => '0'
    );
\control_registers_reg[38][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(13),
      Q => \control_registers_reg_n_0_[38][13]\,
      R => '0'
    );
\control_registers_reg[38][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(14),
      Q => \control_registers_reg_n_0_[38][14]\,
      R => '0'
    );
\control_registers_reg[38][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(15),
      Q => \control_registers_reg_n_0_[38][15]\,
      R => '0'
    );
\control_registers_reg[38][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(16),
      Q => \control_registers_reg_n_0_[38][16]\,
      R => '0'
    );
\control_registers_reg[38][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(17),
      Q => \control_registers_reg_n_0_[38][17]\,
      R => '0'
    );
\control_registers_reg[38][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(18),
      Q => \control_registers_reg_n_0_[38][18]\,
      R => '0'
    );
\control_registers_reg[38][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(19),
      Q => \control_registers_reg_n_0_[38][19]\,
      R => '0'
    );
\control_registers_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(1),
      Q => \control_registers_reg_n_0_[38][1]\,
      R => '0'
    );
\control_registers_reg[38][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(20),
      Q => \control_registers_reg_n_0_[38][20]\,
      R => '0'
    );
\control_registers_reg[38][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(21),
      Q => \control_registers_reg_n_0_[38][21]\,
      R => '0'
    );
\control_registers_reg[38][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(22),
      Q => \control_registers_reg_n_0_[38][22]\,
      R => '0'
    );
\control_registers_reg[38][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(23),
      Q => \control_registers_reg_n_0_[38][23]\,
      R => '0'
    );
\control_registers_reg[38][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(24),
      Q => \control_registers_reg_n_0_[38][24]\,
      R => '0'
    );
\control_registers_reg[38][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(25),
      Q => \control_registers_reg_n_0_[38][25]\,
      R => '0'
    );
\control_registers_reg[38][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(26),
      Q => \control_registers_reg_n_0_[38][26]\,
      R => '0'
    );
\control_registers_reg[38][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(27),
      Q => \control_registers_reg_n_0_[38][27]\,
      R => '0'
    );
\control_registers_reg[38][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(28),
      Q => \control_registers_reg_n_0_[38][28]\,
      R => '0'
    );
\control_registers_reg[38][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(29),
      Q => \control_registers_reg_n_0_[38][29]\,
      R => '0'
    );
\control_registers_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(2),
      Q => \control_registers_reg_n_0_[38][2]\,
      R => '0'
    );
\control_registers_reg[38][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(30),
      Q => \control_registers_reg_n_0_[38][30]\,
      R => '0'
    );
\control_registers_reg[38][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(31),
      Q => \control_registers_reg_n_0_[38][31]\,
      R => '0'
    );
\control_registers_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(3),
      Q => \control_registers_reg_n_0_[38][3]\,
      R => '0'
    );
\control_registers_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(4),
      Q => \control_registers_reg_n_0_[38][4]\,
      R => '0'
    );
\control_registers_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(5),
      Q => \control_registers_reg_n_0_[38][5]\,
      R => '0'
    );
\control_registers_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(6),
      Q => \control_registers_reg_n_0_[38][6]\,
      R => '0'
    );
\control_registers_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(7),
      Q => \control_registers_reg_n_0_[38][7]\,
      R => '0'
    );
\control_registers_reg[38][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(8),
      Q => \control_registers_reg_n_0_[38][8]\,
      R => '0'
    );
\control_registers_reg[38][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data1(9),
      Q => \control_registers_reg_n_0_[38][9]\,
      R => '0'
    );
\control_registers_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(0),
      Q => \control_registers_reg_n_0_[39][0]\,
      R => '0'
    );
\control_registers_reg[39][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(10),
      Q => \control_registers_reg_n_0_[39][10]\,
      R => '0'
    );
\control_registers_reg[39][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(11),
      Q => \control_registers_reg_n_0_[39][11]\,
      R => '0'
    );
\control_registers_reg[39][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(12),
      Q => \control_registers_reg_n_0_[39][12]\,
      R => '0'
    );
\control_registers_reg[39][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(13),
      Q => \control_registers_reg_n_0_[39][13]\,
      R => '0'
    );
\control_registers_reg[39][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(14),
      Q => \control_registers_reg_n_0_[39][14]\,
      R => '0'
    );
\control_registers_reg[39][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(15),
      Q => \control_registers_reg_n_0_[39][15]\,
      R => '0'
    );
\control_registers_reg[39][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(16),
      Q => \control_registers_reg_n_0_[39][16]\,
      R => '0'
    );
\control_registers_reg[39][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(17),
      Q => \control_registers_reg_n_0_[39][17]\,
      R => '0'
    );
\control_registers_reg[39][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(18),
      Q => \control_registers_reg_n_0_[39][18]\,
      R => '0'
    );
\control_registers_reg[39][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(19),
      Q => \control_registers_reg_n_0_[39][19]\,
      R => '0'
    );
\control_registers_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(1),
      Q => \control_registers_reg_n_0_[39][1]\,
      R => '0'
    );
\control_registers_reg[39][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(20),
      Q => \control_registers_reg_n_0_[39][20]\,
      R => '0'
    );
\control_registers_reg[39][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(21),
      Q => \control_registers_reg_n_0_[39][21]\,
      R => '0'
    );
\control_registers_reg[39][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(22),
      Q => \control_registers_reg_n_0_[39][22]\,
      R => '0'
    );
\control_registers_reg[39][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(23),
      Q => \control_registers_reg_n_0_[39][23]\,
      R => '0'
    );
\control_registers_reg[39][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(24),
      Q => \control_registers_reg_n_0_[39][24]\,
      R => '0'
    );
\control_registers_reg[39][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(25),
      Q => \control_registers_reg_n_0_[39][25]\,
      R => '0'
    );
\control_registers_reg[39][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(26),
      Q => \control_registers_reg_n_0_[39][26]\,
      R => '0'
    );
\control_registers_reg[39][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(27),
      Q => \control_registers_reg_n_0_[39][27]\,
      R => '0'
    );
\control_registers_reg[39][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(28),
      Q => \control_registers_reg_n_0_[39][28]\,
      R => '0'
    );
\control_registers_reg[39][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(29),
      Q => \control_registers_reg_n_0_[39][29]\,
      R => '0'
    );
\control_registers_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(2),
      Q => \control_registers_reg_n_0_[39][2]\,
      R => '0'
    );
\control_registers_reg[39][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(30),
      Q => \control_registers_reg_n_0_[39][30]\,
      R => '0'
    );
\control_registers_reg[39][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(31),
      Q => \control_registers_reg_n_0_[39][31]\,
      R => '0'
    );
\control_registers_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(3),
      Q => \control_registers_reg_n_0_[39][3]\,
      R => '0'
    );
\control_registers_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(4),
      Q => \control_registers_reg_n_0_[39][4]\,
      R => '0'
    );
\control_registers_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(5),
      Q => \control_registers_reg_n_0_[39][5]\,
      R => '0'
    );
\control_registers_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(6),
      Q => \control_registers_reg_n_0_[39][6]\,
      R => '0'
    );
\control_registers_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(7),
      Q => \control_registers_reg_n_0_[39][7]\,
      R => '0'
    );
\control_registers_reg[39][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(8),
      Q => \control_registers_reg_n_0_[39][8]\,
      R => '0'
    );
\control_registers_reg[39][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data0(9),
      Q => \control_registers_reg_n_0_[39][9]\,
      R => '0'
    );
\control_registers_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(0),
      Q => \control_registers_reg_n_0_[3][0]\,
      R => '0'
    );
\control_registers_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(10),
      Q => \control_registers_reg_n_0_[3][10]\,
      R => '0'
    );
\control_registers_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(11),
      Q => \control_registers_reg_n_0_[3][11]\,
      R => '0'
    );
\control_registers_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(12),
      Q => \control_registers_reg_n_0_[3][12]\,
      R => '0'
    );
\control_registers_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(13),
      Q => \control_registers_reg_n_0_[3][13]\,
      R => '0'
    );
\control_registers_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(14),
      Q => \control_registers_reg_n_0_[3][14]\,
      R => '0'
    );
\control_registers_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(15),
      Q => \control_registers_reg_n_0_[3][15]\,
      R => '0'
    );
\control_registers_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(16),
      Q => \control_registers_reg_n_0_[3][16]\,
      R => '0'
    );
\control_registers_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(17),
      Q => \control_registers_reg_n_0_[3][17]\,
      R => '0'
    );
\control_registers_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(18),
      Q => \control_registers_reg_n_0_[3][18]\,
      R => '0'
    );
\control_registers_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(19),
      Q => \control_registers_reg_n_0_[3][19]\,
      R => '0'
    );
\control_registers_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(1),
      Q => \control_registers_reg_n_0_[3][1]\,
      R => '0'
    );
\control_registers_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(20),
      Q => \control_registers_reg_n_0_[3][20]\,
      R => '0'
    );
\control_registers_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(21),
      Q => \control_registers_reg_n_0_[3][21]\,
      R => '0'
    );
\control_registers_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(22),
      Q => \control_registers_reg_n_0_[3][22]\,
      R => '0'
    );
\control_registers_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(23),
      Q => \control_registers_reg_n_0_[3][23]\,
      R => '0'
    );
\control_registers_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(24),
      Q => \control_registers_reg_n_0_[3][24]\,
      R => '0'
    );
\control_registers_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(25),
      Q => \control_registers_reg_n_0_[3][25]\,
      R => '0'
    );
\control_registers_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(26),
      Q => \control_registers_reg_n_0_[3][26]\,
      R => '0'
    );
\control_registers_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(27),
      Q => \control_registers_reg_n_0_[3][27]\,
      R => '0'
    );
\control_registers_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(28),
      Q => \control_registers_reg_n_0_[3][28]\,
      R => '0'
    );
\control_registers_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(29),
      Q => \control_registers_reg_n_0_[3][29]\,
      R => '0'
    );
\control_registers_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(2),
      Q => \control_registers_reg_n_0_[3][2]\,
      R => '0'
    );
\control_registers_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(30),
      Q => \control_registers_reg_n_0_[3][30]\,
      R => '0'
    );
\control_registers_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(31),
      Q => \control_registers_reg_n_0_[3][31]\,
      R => '0'
    );
\control_registers_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(3),
      Q => \control_registers_reg_n_0_[3][3]\,
      R => '0'
    );
\control_registers_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(4),
      Q => \control_registers_reg_n_0_[3][4]\,
      R => '0'
    );
\control_registers_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(5),
      Q => \control_registers_reg_n_0_[3][5]\,
      R => '0'
    );
\control_registers_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(6),
      Q => \control_registers_reg_n_0_[3][6]\,
      R => '0'
    );
\control_registers_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(7),
      Q => \control_registers_reg_n_0_[3][7]\,
      R => '0'
    );
\control_registers_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(8),
      Q => \control_registers_reg_n_0_[3][8]\,
      R => '0'
    );
\control_registers_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data36(9),
      Q => \control_registers_reg_n_0_[3][9]\,
      R => '0'
    );
\control_registers_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(0),
      Q => \control_registers_reg_n_0_[4][0]\,
      R => '0'
    );
\control_registers_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(10),
      Q => \control_registers_reg_n_0_[4][10]\,
      R => '0'
    );
\control_registers_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(11),
      Q => \control_registers_reg_n_0_[4][11]\,
      R => '0'
    );
\control_registers_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(12),
      Q => \control_registers_reg_n_0_[4][12]\,
      R => '0'
    );
\control_registers_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(13),
      Q => \control_registers_reg_n_0_[4][13]\,
      R => '0'
    );
\control_registers_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(14),
      Q => \control_registers_reg_n_0_[4][14]\,
      R => '0'
    );
\control_registers_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(15),
      Q => \control_registers_reg_n_0_[4][15]\,
      R => '0'
    );
\control_registers_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(16),
      Q => \control_registers_reg_n_0_[4][16]\,
      R => '0'
    );
\control_registers_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(17),
      Q => \control_registers_reg_n_0_[4][17]\,
      R => '0'
    );
\control_registers_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(18),
      Q => \control_registers_reg_n_0_[4][18]\,
      R => '0'
    );
\control_registers_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(19),
      Q => \control_registers_reg_n_0_[4][19]\,
      R => '0'
    );
\control_registers_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(1),
      Q => \control_registers_reg_n_0_[4][1]\,
      R => '0'
    );
\control_registers_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(20),
      Q => \control_registers_reg_n_0_[4][20]\,
      R => '0'
    );
\control_registers_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(21),
      Q => \control_registers_reg_n_0_[4][21]\,
      R => '0'
    );
\control_registers_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(22),
      Q => \control_registers_reg_n_0_[4][22]\,
      R => '0'
    );
\control_registers_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(23),
      Q => \control_registers_reg_n_0_[4][23]\,
      R => '0'
    );
\control_registers_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(24),
      Q => \control_registers_reg_n_0_[4][24]\,
      R => '0'
    );
\control_registers_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(25),
      Q => \control_registers_reg_n_0_[4][25]\,
      R => '0'
    );
\control_registers_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(26),
      Q => \control_registers_reg_n_0_[4][26]\,
      R => '0'
    );
\control_registers_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(27),
      Q => \control_registers_reg_n_0_[4][27]\,
      R => '0'
    );
\control_registers_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(28),
      Q => \control_registers_reg_n_0_[4][28]\,
      R => '0'
    );
\control_registers_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(29),
      Q => \control_registers_reg_n_0_[4][29]\,
      R => '0'
    );
\control_registers_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(2),
      Q => \control_registers_reg_n_0_[4][2]\,
      R => '0'
    );
\control_registers_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(30),
      Q => \control_registers_reg_n_0_[4][30]\,
      R => '0'
    );
\control_registers_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(31),
      Q => \control_registers_reg_n_0_[4][31]\,
      R => '0'
    );
\control_registers_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(3),
      Q => \control_registers_reg_n_0_[4][3]\,
      R => '0'
    );
\control_registers_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(4),
      Q => \control_registers_reg_n_0_[4][4]\,
      R => '0'
    );
\control_registers_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(5),
      Q => \control_registers_reg_n_0_[4][5]\,
      R => '0'
    );
\control_registers_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(6),
      Q => \control_registers_reg_n_0_[4][6]\,
      R => '0'
    );
\control_registers_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(7),
      Q => \control_registers_reg_n_0_[4][7]\,
      R => '0'
    );
\control_registers_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(8),
      Q => \control_registers_reg_n_0_[4][8]\,
      R => '0'
    );
\control_registers_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data35(9),
      Q => \control_registers_reg_n_0_[4][9]\,
      R => '0'
    );
\control_registers_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(0),
      Q => \control_registers_reg_n_0_[5][0]\,
      R => '0'
    );
\control_registers_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(10),
      Q => \control_registers_reg_n_0_[5][10]\,
      R => '0'
    );
\control_registers_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(11),
      Q => \control_registers_reg_n_0_[5][11]\,
      R => '0'
    );
\control_registers_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(12),
      Q => \control_registers_reg_n_0_[5][12]\,
      R => '0'
    );
\control_registers_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(13),
      Q => \control_registers_reg_n_0_[5][13]\,
      R => '0'
    );
\control_registers_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(14),
      Q => \control_registers_reg_n_0_[5][14]\,
      R => '0'
    );
\control_registers_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(15),
      Q => \control_registers_reg_n_0_[5][15]\,
      R => '0'
    );
\control_registers_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(16),
      Q => \control_registers_reg_n_0_[5][16]\,
      R => '0'
    );
\control_registers_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(17),
      Q => \control_registers_reg_n_0_[5][17]\,
      R => '0'
    );
\control_registers_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(18),
      Q => \control_registers_reg_n_0_[5][18]\,
      R => '0'
    );
\control_registers_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(19),
      Q => \control_registers_reg_n_0_[5][19]\,
      R => '0'
    );
\control_registers_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(1),
      Q => \control_registers_reg_n_0_[5][1]\,
      R => '0'
    );
\control_registers_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(20),
      Q => \control_registers_reg_n_0_[5][20]\,
      R => '0'
    );
\control_registers_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(21),
      Q => \control_registers_reg_n_0_[5][21]\,
      R => '0'
    );
\control_registers_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(22),
      Q => \control_registers_reg_n_0_[5][22]\,
      R => '0'
    );
\control_registers_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(23),
      Q => \control_registers_reg_n_0_[5][23]\,
      R => '0'
    );
\control_registers_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(24),
      Q => \control_registers_reg_n_0_[5][24]\,
      R => '0'
    );
\control_registers_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(25),
      Q => \control_registers_reg_n_0_[5][25]\,
      R => '0'
    );
\control_registers_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(26),
      Q => \control_registers_reg_n_0_[5][26]\,
      R => '0'
    );
\control_registers_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(27),
      Q => \control_registers_reg_n_0_[5][27]\,
      R => '0'
    );
\control_registers_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(28),
      Q => \control_registers_reg_n_0_[5][28]\,
      R => '0'
    );
\control_registers_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(29),
      Q => \control_registers_reg_n_0_[5][29]\,
      R => '0'
    );
\control_registers_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(2),
      Q => \control_registers_reg_n_0_[5][2]\,
      R => '0'
    );
\control_registers_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(30),
      Q => \control_registers_reg_n_0_[5][30]\,
      R => '0'
    );
\control_registers_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(31),
      Q => \control_registers_reg_n_0_[5][31]\,
      R => '0'
    );
\control_registers_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(3),
      Q => \control_registers_reg_n_0_[5][3]\,
      R => '0'
    );
\control_registers_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(4),
      Q => \control_registers_reg_n_0_[5][4]\,
      R => '0'
    );
\control_registers_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(5),
      Q => \control_registers_reg_n_0_[5][5]\,
      R => '0'
    );
\control_registers_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(6),
      Q => \control_registers_reg_n_0_[5][6]\,
      R => '0'
    );
\control_registers_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(7),
      Q => \control_registers_reg_n_0_[5][7]\,
      R => '0'
    );
\control_registers_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(8),
      Q => \control_registers_reg_n_0_[5][8]\,
      R => '0'
    );
\control_registers_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data34(9),
      Q => \control_registers_reg_n_0_[5][9]\,
      R => '0'
    );
\control_registers_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(0),
      Q => \control_registers_reg_n_0_[6][0]\,
      R => '0'
    );
\control_registers_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(10),
      Q => \control_registers_reg_n_0_[6][10]\,
      R => '0'
    );
\control_registers_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(11),
      Q => \control_registers_reg_n_0_[6][11]\,
      R => '0'
    );
\control_registers_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(12),
      Q => \control_registers_reg_n_0_[6][12]\,
      R => '0'
    );
\control_registers_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(13),
      Q => \control_registers_reg_n_0_[6][13]\,
      R => '0'
    );
\control_registers_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(14),
      Q => \control_registers_reg_n_0_[6][14]\,
      R => '0'
    );
\control_registers_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(15),
      Q => \control_registers_reg_n_0_[6][15]\,
      R => '0'
    );
\control_registers_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(16),
      Q => \control_registers_reg_n_0_[6][16]\,
      R => '0'
    );
\control_registers_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(17),
      Q => \control_registers_reg_n_0_[6][17]\,
      R => '0'
    );
\control_registers_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(18),
      Q => \control_registers_reg_n_0_[6][18]\,
      R => '0'
    );
\control_registers_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(19),
      Q => \control_registers_reg_n_0_[6][19]\,
      R => '0'
    );
\control_registers_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(1),
      Q => \control_registers_reg_n_0_[6][1]\,
      R => '0'
    );
\control_registers_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(20),
      Q => \control_registers_reg_n_0_[6][20]\,
      R => '0'
    );
\control_registers_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(21),
      Q => \control_registers_reg_n_0_[6][21]\,
      R => '0'
    );
\control_registers_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(22),
      Q => \control_registers_reg_n_0_[6][22]\,
      R => '0'
    );
\control_registers_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(23),
      Q => \control_registers_reg_n_0_[6][23]\,
      R => '0'
    );
\control_registers_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(24),
      Q => \control_registers_reg_n_0_[6][24]\,
      R => '0'
    );
\control_registers_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(25),
      Q => \control_registers_reg_n_0_[6][25]\,
      R => '0'
    );
\control_registers_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(26),
      Q => \control_registers_reg_n_0_[6][26]\,
      R => '0'
    );
\control_registers_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(27),
      Q => \control_registers_reg_n_0_[6][27]\,
      R => '0'
    );
\control_registers_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(28),
      Q => \control_registers_reg_n_0_[6][28]\,
      R => '0'
    );
\control_registers_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(29),
      Q => \control_registers_reg_n_0_[6][29]\,
      R => '0'
    );
\control_registers_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(2),
      Q => \control_registers_reg_n_0_[6][2]\,
      R => '0'
    );
\control_registers_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(30),
      Q => \control_registers_reg_n_0_[6][30]\,
      R => '0'
    );
\control_registers_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(31),
      Q => \control_registers_reg_n_0_[6][31]\,
      R => '0'
    );
\control_registers_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(3),
      Q => \control_registers_reg_n_0_[6][3]\,
      R => '0'
    );
\control_registers_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(4),
      Q => \control_registers_reg_n_0_[6][4]\,
      R => '0'
    );
\control_registers_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(5),
      Q => \control_registers_reg_n_0_[6][5]\,
      R => '0'
    );
\control_registers_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(6),
      Q => \control_registers_reg_n_0_[6][6]\,
      R => '0'
    );
\control_registers_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(7),
      Q => \control_registers_reg_n_0_[6][7]\,
      R => '0'
    );
\control_registers_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(8),
      Q => \control_registers_reg_n_0_[6][8]\,
      R => '0'
    );
\control_registers_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data33(9),
      Q => \control_registers_reg_n_0_[6][9]\,
      R => '0'
    );
\control_registers_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(0),
      Q => \control_registers_reg_n_0_[7][0]\,
      R => '0'
    );
\control_registers_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(10),
      Q => \control_registers_reg_n_0_[7][10]\,
      R => '0'
    );
\control_registers_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(11),
      Q => \control_registers_reg_n_0_[7][11]\,
      R => '0'
    );
\control_registers_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(12),
      Q => \control_registers_reg_n_0_[7][12]\,
      R => '0'
    );
\control_registers_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(13),
      Q => \control_registers_reg_n_0_[7][13]\,
      R => '0'
    );
\control_registers_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(14),
      Q => \control_registers_reg_n_0_[7][14]\,
      R => '0'
    );
\control_registers_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(15),
      Q => \control_registers_reg_n_0_[7][15]\,
      R => '0'
    );
\control_registers_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(16),
      Q => \control_registers_reg_n_0_[7][16]\,
      R => '0'
    );
\control_registers_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(17),
      Q => \control_registers_reg_n_0_[7][17]\,
      R => '0'
    );
\control_registers_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(18),
      Q => \control_registers_reg_n_0_[7][18]\,
      R => '0'
    );
\control_registers_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(19),
      Q => \control_registers_reg_n_0_[7][19]\,
      R => '0'
    );
\control_registers_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(1),
      Q => \control_registers_reg_n_0_[7][1]\,
      R => '0'
    );
\control_registers_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(20),
      Q => \control_registers_reg_n_0_[7][20]\,
      R => '0'
    );
\control_registers_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(21),
      Q => \control_registers_reg_n_0_[7][21]\,
      R => '0'
    );
\control_registers_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(22),
      Q => \control_registers_reg_n_0_[7][22]\,
      R => '0'
    );
\control_registers_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(23),
      Q => \control_registers_reg_n_0_[7][23]\,
      R => '0'
    );
\control_registers_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(24),
      Q => \control_registers_reg_n_0_[7][24]\,
      R => '0'
    );
\control_registers_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(25),
      Q => \control_registers_reg_n_0_[7][25]\,
      R => '0'
    );
\control_registers_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(26),
      Q => \control_registers_reg_n_0_[7][26]\,
      R => '0'
    );
\control_registers_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(27),
      Q => \control_registers_reg_n_0_[7][27]\,
      R => '0'
    );
\control_registers_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(28),
      Q => \control_registers_reg_n_0_[7][28]\,
      R => '0'
    );
\control_registers_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(29),
      Q => \control_registers_reg_n_0_[7][29]\,
      R => '0'
    );
\control_registers_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(2),
      Q => \control_registers_reg_n_0_[7][2]\,
      R => '0'
    );
\control_registers_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(30),
      Q => \control_registers_reg_n_0_[7][30]\,
      R => '0'
    );
\control_registers_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(31),
      Q => \control_registers_reg_n_0_[7][31]\,
      R => '0'
    );
\control_registers_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(3),
      Q => \control_registers_reg_n_0_[7][3]\,
      R => '0'
    );
\control_registers_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(4),
      Q => \control_registers_reg_n_0_[7][4]\,
      R => '0'
    );
\control_registers_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(5),
      Q => \control_registers_reg_n_0_[7][5]\,
      R => '0'
    );
\control_registers_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(6),
      Q => \control_registers_reg_n_0_[7][6]\,
      R => '0'
    );
\control_registers_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(7),
      Q => \control_registers_reg_n_0_[7][7]\,
      R => '0'
    );
\control_registers_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(8),
      Q => \control_registers_reg_n_0_[7][8]\,
      R => '0'
    );
\control_registers_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data32(9),
      Q => \control_registers_reg_n_0_[7][9]\,
      R => '0'
    );
\control_registers_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(0),
      Q => \control_registers_reg_n_0_[8][0]\,
      R => '0'
    );
\control_registers_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(10),
      Q => \control_registers_reg_n_0_[8][10]\,
      R => '0'
    );
\control_registers_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(11),
      Q => \control_registers_reg_n_0_[8][11]\,
      R => '0'
    );
\control_registers_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(12),
      Q => \control_registers_reg_n_0_[8][12]\,
      R => '0'
    );
\control_registers_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(13),
      Q => \control_registers_reg_n_0_[8][13]\,
      R => '0'
    );
\control_registers_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(14),
      Q => \control_registers_reg_n_0_[8][14]\,
      R => '0'
    );
\control_registers_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(15),
      Q => \control_registers_reg_n_0_[8][15]\,
      R => '0'
    );
\control_registers_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(16),
      Q => \control_registers_reg_n_0_[8][16]\,
      R => '0'
    );
\control_registers_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(17),
      Q => \control_registers_reg_n_0_[8][17]\,
      R => '0'
    );
\control_registers_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(18),
      Q => \control_registers_reg_n_0_[8][18]\,
      R => '0'
    );
\control_registers_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(19),
      Q => \control_registers_reg_n_0_[8][19]\,
      R => '0'
    );
\control_registers_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(1),
      Q => \control_registers_reg_n_0_[8][1]\,
      R => '0'
    );
\control_registers_reg[8][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(20),
      Q => \control_registers_reg_n_0_[8][20]\,
      R => '0'
    );
\control_registers_reg[8][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(21),
      Q => \control_registers_reg_n_0_[8][21]\,
      R => '0'
    );
\control_registers_reg[8][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(22),
      Q => \control_registers_reg_n_0_[8][22]\,
      R => '0'
    );
\control_registers_reg[8][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(23),
      Q => \control_registers_reg_n_0_[8][23]\,
      R => '0'
    );
\control_registers_reg[8][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(24),
      Q => \control_registers_reg_n_0_[8][24]\,
      R => '0'
    );
\control_registers_reg[8][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(25),
      Q => \control_registers_reg_n_0_[8][25]\,
      R => '0'
    );
\control_registers_reg[8][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(26),
      Q => \control_registers_reg_n_0_[8][26]\,
      R => '0'
    );
\control_registers_reg[8][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(27),
      Q => \control_registers_reg_n_0_[8][27]\,
      R => '0'
    );
\control_registers_reg[8][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(28),
      Q => \control_registers_reg_n_0_[8][28]\,
      R => '0'
    );
\control_registers_reg[8][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(29),
      Q => \control_registers_reg_n_0_[8][29]\,
      R => '0'
    );
\control_registers_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(2),
      Q => \control_registers_reg_n_0_[8][2]\,
      R => '0'
    );
\control_registers_reg[8][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(30),
      Q => \control_registers_reg_n_0_[8][30]\,
      R => '0'
    );
\control_registers_reg[8][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(31),
      Q => \control_registers_reg_n_0_[8][31]\,
      R => '0'
    );
\control_registers_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(3),
      Q => \control_registers_reg_n_0_[8][3]\,
      R => '0'
    );
\control_registers_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(4),
      Q => \control_registers_reg_n_0_[8][4]\,
      R => '0'
    );
\control_registers_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(5),
      Q => \control_registers_reg_n_0_[8][5]\,
      R => '0'
    );
\control_registers_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(6),
      Q => \control_registers_reg_n_0_[8][6]\,
      R => '0'
    );
\control_registers_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(7),
      Q => \control_registers_reg_n_0_[8][7]\,
      R => '0'
    );
\control_registers_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(8),
      Q => \control_registers_reg_n_0_[8][8]\,
      R => '0'
    );
\control_registers_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data31(9),
      Q => \control_registers_reg_n_0_[8][9]\,
      R => '0'
    );
\control_registers_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(0),
      Q => \control_registers_reg_n_0_[9][0]\,
      R => '0'
    );
\control_registers_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(10),
      Q => \control_registers_reg_n_0_[9][10]\,
      R => '0'
    );
\control_registers_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(11),
      Q => \control_registers_reg_n_0_[9][11]\,
      R => '0'
    );
\control_registers_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(12),
      Q => \control_registers_reg_n_0_[9][12]\,
      R => '0'
    );
\control_registers_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(13),
      Q => \control_registers_reg_n_0_[9][13]\,
      R => '0'
    );
\control_registers_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(14),
      Q => \control_registers_reg_n_0_[9][14]\,
      R => '0'
    );
\control_registers_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(15),
      Q => \control_registers_reg_n_0_[9][15]\,
      R => '0'
    );
\control_registers_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(16),
      Q => \control_registers_reg_n_0_[9][16]\,
      R => '0'
    );
\control_registers_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(17),
      Q => \control_registers_reg_n_0_[9][17]\,
      R => '0'
    );
\control_registers_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(18),
      Q => \control_registers_reg_n_0_[9][18]\,
      R => '0'
    );
\control_registers_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(19),
      Q => \control_registers_reg_n_0_[9][19]\,
      R => '0'
    );
\control_registers_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(1),
      Q => \control_registers_reg_n_0_[9][1]\,
      R => '0'
    );
\control_registers_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(20),
      Q => \control_registers_reg_n_0_[9][20]\,
      R => '0'
    );
\control_registers_reg[9][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(21),
      Q => \control_registers_reg_n_0_[9][21]\,
      R => '0'
    );
\control_registers_reg[9][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(22),
      Q => \control_registers_reg_n_0_[9][22]\,
      R => '0'
    );
\control_registers_reg[9][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(23),
      Q => \control_registers_reg_n_0_[9][23]\,
      R => '0'
    );
\control_registers_reg[9][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(24),
      Q => \control_registers_reg_n_0_[9][24]\,
      R => '0'
    );
\control_registers_reg[9][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(25),
      Q => \control_registers_reg_n_0_[9][25]\,
      R => '0'
    );
\control_registers_reg[9][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(26),
      Q => \control_registers_reg_n_0_[9][26]\,
      R => '0'
    );
\control_registers_reg[9][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(27),
      Q => \control_registers_reg_n_0_[9][27]\,
      R => '0'
    );
\control_registers_reg[9][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(28),
      Q => \control_registers_reg_n_0_[9][28]\,
      R => '0'
    );
\control_registers_reg[9][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(29),
      Q => \control_registers_reg_n_0_[9][29]\,
      R => '0'
    );
\control_registers_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(2),
      Q => \control_registers_reg_n_0_[9][2]\,
      R => '0'
    );
\control_registers_reg[9][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(30),
      Q => \control_registers_reg_n_0_[9][30]\,
      R => '0'
    );
\control_registers_reg[9][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(31),
      Q => \control_registers_reg_n_0_[9][31]\,
      R => '0'
    );
\control_registers_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(3),
      Q => \control_registers_reg_n_0_[9][3]\,
      R => '0'
    );
\control_registers_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(4),
      Q => \control_registers_reg_n_0_[9][4]\,
      R => '0'
    );
\control_registers_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(5),
      Q => \control_registers_reg_n_0_[9][5]\,
      R => '0'
    );
\control_registers_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(6),
      Q => \control_registers_reg_n_0_[9][6]\,
      R => '0'
    );
\control_registers_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(7),
      Q => \control_registers_reg_n_0_[9][7]\,
      R => '0'
    );
\control_registers_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(8),
      Q => \control_registers_reg_n_0_[9][8]\,
      R => '0'
    );
\control_registers_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => p_0_in,
      D => data30(9),
      Q => \control_registers_reg_n_0_[9][9]\,
      R => '0'
    );
\m_axis_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(0),
      O => p_8_out(0)
    );
\m_axis_data[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(10),
      O => p_8_out(10)
    );
\m_axis_data[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(11),
      O => p_8_out(11)
    );
\m_axis_data[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(12),
      O => p_8_out(12)
    );
\m_axis_data[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(13),
      O => p_8_out(13)
    );
\m_axis_data[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(14),
      O => p_8_out(14)
    );
\m_axis_data[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(15),
      O => p_8_out(15)
    );
\m_axis_data[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(16),
      O => p_8_out(16)
    );
\m_axis_data[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(17),
      O => p_8_out(17)
    );
\m_axis_data[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(18),
      O => p_8_out(18)
    );
\m_axis_data[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(19),
      O => p_8_out(19)
    );
\m_axis_data[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(1),
      O => p_8_out(1)
    );
\m_axis_data[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(20),
      O => p_8_out(20)
    );
\m_axis_data[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(21),
      O => p_8_out(21)
    );
\m_axis_data[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(22),
      O => p_8_out(22)
    );
\m_axis_data[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(23),
      O => p_8_out(23)
    );
\m_axis_data[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(24),
      O => p_8_out(24)
    );
\m_axis_data[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(25),
      O => p_8_out(25)
    );
\m_axis_data[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(26),
      O => p_8_out(26)
    );
\m_axis_data[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(27),
      O => p_8_out(27)
    );
\m_axis_data[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(28),
      O => p_8_out(28)
    );
\m_axis_data[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(29),
      O => p_8_out(29)
    );
\m_axis_data[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(2),
      O => p_8_out(2)
    );
\m_axis_data[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(30),
      O => p_8_out(30)
    );
\m_axis_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_valid,
      I1 => m_axis_ready,
      O => m_axis_data0
    );
\m_axis_data[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(31),
      O => p_8_out(31)
    );
\m_axis_data[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(3),
      O => p_8_out(3)
    );
\m_axis_data[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(4),
      O => p_8_out(4)
    );
\m_axis_data[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(5),
      O => p_8_out(5)
    );
\m_axis_data[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(6),
      O => p_8_out(6)
    );
\m_axis_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(7),
      O => p_8_out(7)
    );
\m_axis_data[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(8),
      O => p_8_out(8)
    );
\m_axis_data[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \control_registers_reg_n_0_[0][0]\,
      I1 => s_axis_data(9),
      O => p_8_out(9)
    );
\m_axis_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(0),
      Q => m_axis_data(0),
      R => '0'
    );
\m_axis_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(10),
      Q => m_axis_data(10),
      R => '0'
    );
\m_axis_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(11),
      Q => m_axis_data(11),
      R => '0'
    );
\m_axis_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(12),
      Q => m_axis_data(12),
      R => '0'
    );
\m_axis_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(13),
      Q => m_axis_data(13),
      R => '0'
    );
\m_axis_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(14),
      Q => m_axis_data(14),
      R => '0'
    );
\m_axis_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(15),
      Q => m_axis_data(15),
      R => '0'
    );
\m_axis_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(16),
      Q => m_axis_data(16),
      R => '0'
    );
\m_axis_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(17),
      Q => m_axis_data(17),
      R => '0'
    );
\m_axis_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(18),
      Q => m_axis_data(18),
      R => '0'
    );
\m_axis_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(19),
      Q => m_axis_data(19),
      R => '0'
    );
\m_axis_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(1),
      Q => m_axis_data(1),
      R => '0'
    );
\m_axis_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(20),
      Q => m_axis_data(20),
      R => '0'
    );
\m_axis_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(21),
      Q => m_axis_data(21),
      R => '0'
    );
\m_axis_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(22),
      Q => m_axis_data(22),
      R => '0'
    );
\m_axis_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(23),
      Q => m_axis_data(23),
      R => '0'
    );
\m_axis_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(24),
      Q => m_axis_data(24),
      R => '0'
    );
\m_axis_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(25),
      Q => m_axis_data(25),
      R => '0'
    );
\m_axis_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(26),
      Q => m_axis_data(26),
      R => '0'
    );
\m_axis_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(27),
      Q => m_axis_data(27),
      R => '0'
    );
\m_axis_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(28),
      Q => m_axis_data(28),
      R => '0'
    );
\m_axis_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(29),
      Q => m_axis_data(29),
      R => '0'
    );
\m_axis_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(2),
      Q => m_axis_data(2),
      R => '0'
    );
\m_axis_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(30),
      Q => m_axis_data(30),
      R => '0'
    );
\m_axis_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(31),
      Q => m_axis_data(31),
      R => '0'
    );
\m_axis_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(3),
      Q => m_axis_data(3),
      R => '0'
    );
\m_axis_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(4),
      Q => m_axis_data(4),
      R => '0'
    );
\m_axis_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(5),
      Q => m_axis_data(5),
      R => '0'
    );
\m_axis_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(6),
      Q => m_axis_data(6),
      R => '0'
    );
\m_axis_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(7),
      Q => m_axis_data(7),
      R => '0'
    );
\m_axis_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(8),
      Q => m_axis_data(8),
      R => '0'
    );
\m_axis_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => m_axis_data0,
      D => p_8_out(9),
      Q => m_axis_data(9),
      R => '0'
    );
\m_axis_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => s_axis_keep(0),
      Q => m_axis_keep(0),
      R => '0'
    );
\m_axis_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => s_axis_keep(1),
      Q => m_axis_keep(1),
      R => '0'
    );
\m_axis_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => s_axis_keep(2),
      Q => m_axis_keep(2),
      R => '0'
    );
\m_axis_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => s_axis_keep(3),
      Q => m_axis_keep(3),
      R => '0'
    );
m_axis_last_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => s_axis_last,
      Q => m_axis_last,
      R => '0'
    );
m_axis_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => '1',
      D => s_axis_valid,
      Q => m_axis_valid,
      R => '0'
    );
rd_st_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_axi_bvalid_reg_0\,
      O => p_0_in
    );
rd_st_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555444444444444"
    )
        port map (
      I0 => s_axi_rready,
      I1 => rd_st_reg_n_0,
      I2 => s_axi_awvalid,
      I3 => \^s_axi_awready_reg_0\,
      I4 => s_axi_arvalid,
      I5 => \^s_axi_arready_reg_0\,
      O => rd_st_i_2_n_0
    );
rd_st_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => p_0_in,
      D => rd_st_i_2_n_0,
      Q => rd_st_reg_n_0,
      R => '0'
    );
s_axi_arready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A00AAAA8A00"
    )
        port map (
      I0 => \^s_axi_arready_reg_0\,
      I1 => s_axi_arready_i_2_n_0,
      I2 => \^s_axi_awready_reg_0\,
      I3 => s_axi_arready_i_3_n_0,
      I4 => \^s_axi_bvalid_reg_0\,
      I5 => s_axi_bready,
      O => s_axi_arready_i_1_n_0
    );
s_axi_arready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => wr_st_reg_n_0,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_awready_reg_0\,
      O => s_axi_arready_i_2_n_0
    );
s_axi_arready_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F777"
    )
        port map (
      I0 => \^s_axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \^s_axi_awready_reg_0\,
      I3 => s_axi_awvalid,
      I4 => rd_st_reg_n_0,
      O => s_axi_arready_i_3_n_0
    );
s_axi_arready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk,
      CE => '1',
      D => s_axi_arready_i_1_n_0,
      Q => \^s_axi_arready_reg_0\,
      R => '0'
    );
s_axi_awready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000444440004"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_1_n_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      I4 => \^s_axi_bvalid_reg_0\,
      I5 => s_axi_bready,
      O => s_axi_awready_i_1_n_0
    );
s_axi_awready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_clk,
      CE => '1',
      D => s_axi_awready_i_1_n_0,
      Q => \^s_axi_awready_reg_0\,
      R => '0'
    );
s_axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF222F222"
    )
        port map (
      I0 => s_axi_rready,
      I1 => s_axi_arready_i_3_n_0,
      I2 => wr_st_reg_n_0,
      I3 => s_axi_bvalid_i_2_n_0,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid_reg_0\,
      O => s_axi_bvalid_i_1_n_0
    );
s_axi_bvalid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_axi_awready_reg_0\,
      I1 => \^s_axi_wready_reg_0\,
      O => s_axi_bvalid_i_2_n_0
    );
s_axi_bvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => '1',
      D => s_axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid_reg_0\,
      R => '0'
    );
\s_axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_2_n_0\,
      I1 => \s_axi_rdata[0]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[0]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[0]_i_5_n_0\,
      O => control_registers(0)
    );
\s_axi_rdata[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(0),
      I1 => data21(0),
      I2 => s_axi_araddr(1),
      I3 => data22(0),
      I4 => s_axi_araddr(0),
      I5 => data23(0),
      O => \s_axi_rdata[0]_i_10_n_0\
    );
\s_axi_rdata[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][0]_i_1_n_0\,
      I1 => \control_registers[22][0]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(0),
      I4 => s_axi_araddr(0),
      I5 => data19(0),
      O => \s_axi_rdata[0]_i_11_n_0\
    );
\s_axi_rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_18_n_0\,
      I1 => \s_axi_rdata[0]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(0),
      I4 => s_axi_araddr(0),
      I5 => data13(0),
      O => \s_axi_rdata[0]_i_12_n_0\
    );
\s_axi_rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_20_n_0\,
      I1 => \s_axi_rdata[0]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(0),
      I4 => s_axi_araddr(0),
      I5 => data11(0),
      O => \s_axi_rdata[0]_i_13_n_0\
    );
\s_axi_rdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(0),
      I1 => data37(0),
      I2 => data38(0),
      I3 => s_axi_araddr(0),
      I4 => data39(0),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[0]_i_14_n_0\
    );
\s_axi_rdata[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(0),
      I1 => data33(0),
      I2 => data34(0),
      I3 => s_axi_araddr(0),
      I4 => data35(0),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[0]_i_15_n_0\
    );
\s_axi_rdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_22_n_0\,
      I1 => \s_axi_rdata[0]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[0]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[0]_i_25_n_0\,
      O => \s_axi_rdata[0]_i_16_n_0\
    );
\s_axi_rdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_26_n_0\,
      I1 => \s_axi_rdata[0]_i_27_n_0\,
      I2 => \s_axi_rdata[0]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[0]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[0]_i_17_n_0\
    );
\s_axi_rdata[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][10]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][0]\,
      O => \s_axi_rdata[0]_i_18_n_0\
    );
\s_axi_rdata[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][0]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][0]\,
      O => \s_axi_rdata[0]_i_19_n_0\
    );
\s_axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(0),
      I1 => data1(0),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][0]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(0),
      O => \s_axi_rdata[0]_i_2_n_0\
    );
\s_axi_rdata[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][0]\,
      O => \s_axi_rdata[0]_i_20_n_0\
    );
\s_axi_rdata[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][0]\,
      O => \s_axi_rdata[0]_i_21_n_0\
    );
\s_axi_rdata[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][0]\,
      O => \s_axi_rdata[0]_i_22_n_0\
    );
\s_axi_rdata[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][0]\,
      O => \s_axi_rdata[0]_i_23_n_0\
    );
\s_axi_rdata[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][0]\,
      O => \s_axi_rdata[0]_i_24_n_0\
    );
\s_axi_rdata[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][0]\,
      O => \s_axi_rdata[0]_i_25_n_0\
    );
\s_axi_rdata[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][0]\,
      O => \s_axi_rdata[0]_i_26_n_0\
    );
\s_axi_rdata[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][0]\,
      O => \s_axi_rdata[0]_i_27_n_0\
    );
\s_axi_rdata[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][0]\,
      O => \s_axi_rdata[0]_i_28_n_0\
    );
\s_axi_rdata[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \control_registers[38][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][0]\,
      O => \s_axi_rdata[0]_i_29_n_0\
    );
\s_axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][0]_i_1_n_0\,
      I1 => \control_registers[34][0]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][0]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][0]_i_1_n_0\,
      O => \s_axi_rdata[0]_i_3_n_0\
    );
\s_axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_2_n_0\,
      I1 => \s_axi_rdata[10]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[10]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[10]_i_5_n_0\,
      O => control_registers(10)
    );
\s_axi_rdata[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(10),
      I1 => data21(10),
      I2 => s_axi_araddr(1),
      I3 => data22(10),
      I4 => s_axi_araddr(0),
      I5 => data23(10),
      O => \s_axi_rdata[10]_i_10_n_0\
    );
\s_axi_rdata[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][10]_i_1_n_0\,
      I1 => \control_registers[22][10]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(10),
      I4 => s_axi_araddr(0),
      I5 => data19(10),
      O => \s_axi_rdata[10]_i_11_n_0\
    );
\s_axi_rdata[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_18_n_0\,
      I1 => \s_axi_rdata[10]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(10),
      I4 => s_axi_araddr(0),
      I5 => data13(10),
      O => \s_axi_rdata[10]_i_12_n_0\
    );
\s_axi_rdata[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_20_n_0\,
      I1 => \s_axi_rdata[10]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(10),
      I4 => s_axi_araddr(0),
      I5 => data11(10),
      O => \s_axi_rdata[10]_i_13_n_0\
    );
\s_axi_rdata[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(10),
      I1 => data37(10),
      I2 => data38(10),
      I3 => s_axi_araddr(0),
      I4 => data39(10),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[10]_i_14_n_0\
    );
\s_axi_rdata[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(10),
      I1 => data33(10),
      I2 => data34(10),
      I3 => s_axi_araddr(0),
      I4 => data35(10),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[10]_i_15_n_0\
    );
\s_axi_rdata[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_22_n_0\,
      I1 => \s_axi_rdata[10]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[10]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[10]_i_25_n_0\,
      O => \s_axi_rdata[10]_i_16_n_0\
    );
\s_axi_rdata[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_26_n_0\,
      I1 => \s_axi_rdata[10]_i_27_n_0\,
      I2 => \s_axi_rdata[10]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[10]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[10]_i_17_n_0\
    );
\s_axi_rdata[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][10]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][10]\,
      O => \s_axi_rdata[10]_i_18_n_0\
    );
\s_axi_rdata[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][10]\,
      O => \s_axi_rdata[10]_i_19_n_0\
    );
\s_axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(10),
      I1 => data1(10),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][10]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(10),
      O => \s_axi_rdata[10]_i_2_n_0\
    );
\s_axi_rdata[10]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][10]\,
      O => \s_axi_rdata[10]_i_20_n_0\
    );
\s_axi_rdata[10]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][10]\,
      O => \s_axi_rdata[10]_i_21_n_0\
    );
\s_axi_rdata[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][10]\,
      O => \s_axi_rdata[10]_i_22_n_0\
    );
\s_axi_rdata[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][10]\,
      O => \s_axi_rdata[10]_i_23_n_0\
    );
\s_axi_rdata[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][10]\,
      O => \s_axi_rdata[10]_i_24_n_0\
    );
\s_axi_rdata[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][10]\,
      O => \s_axi_rdata[10]_i_25_n_0\
    );
\s_axi_rdata[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][10]\,
      O => \s_axi_rdata[10]_i_26_n_0\
    );
\s_axi_rdata[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][10]\,
      O => \s_axi_rdata[10]_i_27_n_0\
    );
\s_axi_rdata[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][10]\,
      O => \s_axi_rdata[10]_i_28_n_0\
    );
\s_axi_rdata[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][10]\,
      O => \s_axi_rdata[10]_i_29_n_0\
    );
\s_axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][10]_i_1_n_0\,
      I1 => data5(10),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][10]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][10]_i_1_n_0\,
      O => \s_axi_rdata[10]_i_3_n_0\
    );
\s_axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_2_n_0\,
      I1 => \s_axi_rdata[11]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[11]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[11]_i_5_n_0\,
      O => control_registers(11)
    );
\s_axi_rdata[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(11),
      I1 => data21(11),
      I2 => s_axi_araddr(1),
      I3 => data22(11),
      I4 => s_axi_araddr(0),
      I5 => data23(11),
      O => \s_axi_rdata[11]_i_10_n_0\
    );
\s_axi_rdata[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][11]_i_1_n_0\,
      I1 => \control_registers[22][11]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(11),
      I4 => s_axi_araddr(0),
      I5 => data19(11),
      O => \s_axi_rdata[11]_i_11_n_0\
    );
\s_axi_rdata[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_18_n_0\,
      I1 => \s_axi_rdata[11]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(11),
      I4 => s_axi_araddr(0),
      I5 => data13(11),
      O => \s_axi_rdata[11]_i_12_n_0\
    );
\s_axi_rdata[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_20_n_0\,
      I1 => \s_axi_rdata[11]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(11),
      I4 => s_axi_araddr(0),
      I5 => data11(11),
      O => \s_axi_rdata[11]_i_13_n_0\
    );
\s_axi_rdata[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(11),
      I1 => data37(11),
      I2 => data38(11),
      I3 => s_axi_araddr(0),
      I4 => data39(11),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[11]_i_14_n_0\
    );
\s_axi_rdata[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(11),
      I1 => data33(11),
      I2 => data34(11),
      I3 => s_axi_araddr(0),
      I4 => data35(11),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[11]_i_15_n_0\
    );
\s_axi_rdata[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_22_n_0\,
      I1 => \s_axi_rdata[11]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[11]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[11]_i_25_n_0\,
      O => \s_axi_rdata[11]_i_16_n_0\
    );
\s_axi_rdata[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_26_n_0\,
      I1 => \s_axi_rdata[11]_i_27_n_0\,
      I2 => \s_axi_rdata[11]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[11]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[11]_i_17_n_0\
    );
\s_axi_rdata[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][21]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][11]\,
      O => \s_axi_rdata[11]_i_18_n_0\
    );
\s_axi_rdata[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][11]\,
      O => \s_axi_rdata[11]_i_19_n_0\
    );
\s_axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(11),
      I1 => data1(11),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][11]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(11),
      O => \s_axi_rdata[11]_i_2_n_0\
    );
\s_axi_rdata[11]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][11]\,
      O => \s_axi_rdata[11]_i_20_n_0\
    );
\s_axi_rdata[11]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][11]\,
      O => \s_axi_rdata[11]_i_21_n_0\
    );
\s_axi_rdata[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][11]\,
      O => \s_axi_rdata[11]_i_22_n_0\
    );
\s_axi_rdata[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][11]\,
      O => \s_axi_rdata[11]_i_23_n_0\
    );
\s_axi_rdata[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][11]\,
      O => \s_axi_rdata[11]_i_24_n_0\
    );
\s_axi_rdata[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][11]\,
      O => \s_axi_rdata[11]_i_25_n_0\
    );
\s_axi_rdata[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][11]\,
      O => \s_axi_rdata[11]_i_26_n_0\
    );
\s_axi_rdata[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][11]\,
      O => \s_axi_rdata[11]_i_27_n_0\
    );
\s_axi_rdata[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][11]\,
      O => \s_axi_rdata[11]_i_28_n_0\
    );
\s_axi_rdata[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][11]\,
      O => \s_axi_rdata[11]_i_29_n_0\
    );
\s_axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][11]_i_1_n_0\,
      I1 => \control_registers[34][11]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][11]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][11]_i_1_n_0\,
      O => \s_axi_rdata[11]_i_3_n_0\
    );
\s_axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[12]_i_2_n_0\,
      I1 => \s_axi_rdata[12]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[12]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[12]_i_5_n_0\,
      O => control_registers(12)
    );
\s_axi_rdata[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(12),
      I1 => data21(12),
      I2 => s_axi_araddr(1),
      I3 => data22(12),
      I4 => s_axi_araddr(0),
      I5 => data23(12),
      O => \s_axi_rdata[12]_i_10_n_0\
    );
\s_axi_rdata[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][12]_i_1_n_0\,
      I1 => \control_registers[22][12]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(12),
      I4 => s_axi_araddr(0),
      I5 => data19(12),
      O => \s_axi_rdata[12]_i_11_n_0\
    );
\s_axi_rdata[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[12]_i_18_n_0\,
      I1 => \s_axi_rdata[12]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(12),
      I4 => s_axi_araddr(0),
      I5 => data13(12),
      O => \s_axi_rdata[12]_i_12_n_0\
    );
\s_axi_rdata[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[12]_i_20_n_0\,
      I1 => \s_axi_rdata[12]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(12),
      I4 => s_axi_araddr(0),
      I5 => data11(12),
      O => \s_axi_rdata[12]_i_13_n_0\
    );
\s_axi_rdata[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(12),
      I1 => data37(12),
      I2 => data38(12),
      I3 => s_axi_araddr(0),
      I4 => data39(12),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[12]_i_14_n_0\
    );
\s_axi_rdata[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(12),
      I1 => data33(12),
      I2 => data34(12),
      I3 => s_axi_araddr(0),
      I4 => data35(12),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[12]_i_15_n_0\
    );
\s_axi_rdata[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[12]_i_22_n_0\,
      I1 => \s_axi_rdata[12]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[12]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[12]_i_25_n_0\,
      O => \s_axi_rdata[12]_i_16_n_0\
    );
\s_axi_rdata[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[12]_i_26_n_0\,
      I1 => \s_axi_rdata[12]_i_27_n_0\,
      I2 => \s_axi_rdata[12]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[12]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[12]_i_17_n_0\
    );
\s_axi_rdata[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][21]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][12]\,
      O => \s_axi_rdata[12]_i_18_n_0\
    );
\s_axi_rdata[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][12]\,
      O => \s_axi_rdata[12]_i_19_n_0\
    );
\s_axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(12),
      I1 => data1(12),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][12]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(12),
      O => \s_axi_rdata[12]_i_2_n_0\
    );
\s_axi_rdata[12]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][12]\,
      O => \s_axi_rdata[12]_i_20_n_0\
    );
\s_axi_rdata[12]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][12]\,
      O => \s_axi_rdata[12]_i_21_n_0\
    );
\s_axi_rdata[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][12]\,
      O => \s_axi_rdata[12]_i_22_n_0\
    );
\s_axi_rdata[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][12]\,
      O => \s_axi_rdata[12]_i_23_n_0\
    );
\s_axi_rdata[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][12]\,
      O => \s_axi_rdata[12]_i_24_n_0\
    );
\s_axi_rdata[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][12]\,
      O => \s_axi_rdata[12]_i_25_n_0\
    );
\s_axi_rdata[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][12]\,
      O => \s_axi_rdata[12]_i_26_n_0\
    );
\s_axi_rdata[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][12]\,
      O => \s_axi_rdata[12]_i_27_n_0\
    );
\s_axi_rdata[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][12]\,
      O => \s_axi_rdata[12]_i_28_n_0\
    );
\s_axi_rdata[12]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][12]\,
      O => \s_axi_rdata[12]_i_29_n_0\
    );
\s_axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][12]_i_1_n_0\,
      I1 => \control_registers[34][12]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][12]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][12]_i_1_n_0\,
      O => \s_axi_rdata[12]_i_3_n_0\
    );
\s_axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_2_n_0\,
      I1 => \s_axi_rdata[13]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[13]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[13]_i_5_n_0\,
      O => control_registers(13)
    );
\s_axi_rdata[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(13),
      I1 => data21(13),
      I2 => s_axi_araddr(1),
      I3 => data22(13),
      I4 => s_axi_araddr(0),
      I5 => data23(13),
      O => \s_axi_rdata[13]_i_10_n_0\
    );
\s_axi_rdata[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][13]_i_1_n_0\,
      I1 => \control_registers[22][13]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(13),
      I4 => s_axi_araddr(0),
      I5 => data19(13),
      O => \s_axi_rdata[13]_i_11_n_0\
    );
\s_axi_rdata[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_18_n_0\,
      I1 => \s_axi_rdata[13]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(13),
      I4 => s_axi_araddr(0),
      I5 => data13(13),
      O => \s_axi_rdata[13]_i_12_n_0\
    );
\s_axi_rdata[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_20_n_0\,
      I1 => \s_axi_rdata[13]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(13),
      I4 => s_axi_araddr(0),
      I5 => data11(13),
      O => \s_axi_rdata[13]_i_13_n_0\
    );
\s_axi_rdata[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(13),
      I1 => data37(13),
      I2 => data38(13),
      I3 => s_axi_araddr(0),
      I4 => data39(13),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[13]_i_14_n_0\
    );
\s_axi_rdata[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(13),
      I1 => data33(13),
      I2 => data34(13),
      I3 => s_axi_araddr(0),
      I4 => data35(13),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[13]_i_15_n_0\
    );
\s_axi_rdata[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_22_n_0\,
      I1 => \s_axi_rdata[13]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[13]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[13]_i_25_n_0\,
      O => \s_axi_rdata[13]_i_16_n_0\
    );
\s_axi_rdata[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_26_n_0\,
      I1 => \s_axi_rdata[13]_i_27_n_0\,
      I2 => \s_axi_rdata[13]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[13]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[13]_i_17_n_0\
    );
\s_axi_rdata[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][21]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][13]\,
      O => \s_axi_rdata[13]_i_18_n_0\
    );
\s_axi_rdata[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][13]\,
      O => \s_axi_rdata[13]_i_19_n_0\
    );
\s_axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(13),
      I1 => data1(13),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][13]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(13),
      O => \s_axi_rdata[13]_i_2_n_0\
    );
\s_axi_rdata[13]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][13]\,
      O => \s_axi_rdata[13]_i_20_n_0\
    );
\s_axi_rdata[13]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][13]\,
      O => \s_axi_rdata[13]_i_21_n_0\
    );
\s_axi_rdata[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][13]\,
      O => \s_axi_rdata[13]_i_22_n_0\
    );
\s_axi_rdata[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][13]\,
      O => \s_axi_rdata[13]_i_23_n_0\
    );
\s_axi_rdata[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][13]\,
      O => \s_axi_rdata[13]_i_24_n_0\
    );
\s_axi_rdata[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][13]\,
      O => \s_axi_rdata[13]_i_25_n_0\
    );
\s_axi_rdata[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][13]\,
      O => \s_axi_rdata[13]_i_26_n_0\
    );
\s_axi_rdata[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][13]\,
      O => \s_axi_rdata[13]_i_27_n_0\
    );
\s_axi_rdata[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][13]\,
      O => \s_axi_rdata[13]_i_28_n_0\
    );
\s_axi_rdata[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][13]\,
      O => \s_axi_rdata[13]_i_29_n_0\
    );
\s_axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][13]_i_1_n_0\,
      I1 => \control_registers[34][13]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][13]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][13]_i_1_n_0\,
      O => \s_axi_rdata[13]_i_3_n_0\
    );
\s_axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_2_n_0\,
      I1 => \s_axi_rdata[14]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[14]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[14]_i_5_n_0\,
      O => control_registers(14)
    );
\s_axi_rdata[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(14),
      I1 => data21(14),
      I2 => s_axi_araddr(1),
      I3 => data22(14),
      I4 => s_axi_araddr(0),
      I5 => data23(14),
      O => \s_axi_rdata[14]_i_10_n_0\
    );
\s_axi_rdata[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][14]_i_1_n_0\,
      I1 => \control_registers[22][14]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(14),
      I4 => s_axi_araddr(0),
      I5 => data19(14),
      O => \s_axi_rdata[14]_i_11_n_0\
    );
\s_axi_rdata[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_18_n_0\,
      I1 => \s_axi_rdata[14]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(14),
      I4 => s_axi_araddr(0),
      I5 => data13(14),
      O => \s_axi_rdata[14]_i_12_n_0\
    );
\s_axi_rdata[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_20_n_0\,
      I1 => \s_axi_rdata[14]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(14),
      I4 => s_axi_araddr(0),
      I5 => data11(14),
      O => \s_axi_rdata[14]_i_13_n_0\
    );
\s_axi_rdata[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(14),
      I1 => data37(14),
      I2 => data38(14),
      I3 => s_axi_araddr(0),
      I4 => data39(14),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[14]_i_14_n_0\
    );
\s_axi_rdata[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(14),
      I1 => data33(14),
      I2 => data34(14),
      I3 => s_axi_araddr(0),
      I4 => data35(14),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[14]_i_15_n_0\
    );
\s_axi_rdata[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_22_n_0\,
      I1 => \s_axi_rdata[14]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[14]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[14]_i_25_n_0\,
      O => \s_axi_rdata[14]_i_16_n_0\
    );
\s_axi_rdata[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_26_n_0\,
      I1 => \s_axi_rdata[14]_i_27_n_0\,
      I2 => \s_axi_rdata[14]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[14]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[14]_i_17_n_0\
    );
\s_axi_rdata[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][21]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][14]\,
      O => \s_axi_rdata[14]_i_18_n_0\
    );
\s_axi_rdata[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][14]\,
      O => \s_axi_rdata[14]_i_19_n_0\
    );
\s_axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(14),
      I1 => data1(14),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][14]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(14),
      O => \s_axi_rdata[14]_i_2_n_0\
    );
\s_axi_rdata[14]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][14]\,
      O => \s_axi_rdata[14]_i_20_n_0\
    );
\s_axi_rdata[14]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][14]\,
      O => \s_axi_rdata[14]_i_21_n_0\
    );
\s_axi_rdata[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][14]\,
      O => \s_axi_rdata[14]_i_22_n_0\
    );
\s_axi_rdata[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][14]\,
      O => \s_axi_rdata[14]_i_23_n_0\
    );
\s_axi_rdata[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][14]\,
      O => \s_axi_rdata[14]_i_24_n_0\
    );
\s_axi_rdata[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][14]\,
      O => \s_axi_rdata[14]_i_25_n_0\
    );
\s_axi_rdata[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][14]\,
      O => \s_axi_rdata[14]_i_26_n_0\
    );
\s_axi_rdata[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][14]\,
      O => \s_axi_rdata[14]_i_27_n_0\
    );
\s_axi_rdata[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][14]\,
      O => \s_axi_rdata[14]_i_28_n_0\
    );
\s_axi_rdata[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][14]\,
      O => \s_axi_rdata[14]_i_29_n_0\
    );
\s_axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][14]_i_1_n_0\,
      I1 => data5(14),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][14]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][14]_i_1_n_0\,
      O => \s_axi_rdata[14]_i_3_n_0\
    );
\s_axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_2_n_0\,
      I1 => \s_axi_rdata[15]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[15]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[15]_i_5_n_0\,
      O => control_registers(15)
    );
\s_axi_rdata[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(15),
      I1 => data21(15),
      I2 => s_axi_araddr(1),
      I3 => data22(15),
      I4 => s_axi_araddr(0),
      I5 => data23(15),
      O => \s_axi_rdata[15]_i_10_n_0\
    );
\s_axi_rdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][15]_i_1_n_0\,
      I1 => \control_registers[22][15]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(15),
      I4 => s_axi_araddr(0),
      I5 => data19(15),
      O => \s_axi_rdata[15]_i_11_n_0\
    );
\s_axi_rdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_18_n_0\,
      I1 => \s_axi_rdata[15]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(15),
      I4 => s_axi_araddr(0),
      I5 => data13(15),
      O => \s_axi_rdata[15]_i_12_n_0\
    );
\s_axi_rdata[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_20_n_0\,
      I1 => \s_axi_rdata[15]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(15),
      I4 => s_axi_araddr(0),
      I5 => data11(15),
      O => \s_axi_rdata[15]_i_13_n_0\
    );
\s_axi_rdata[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(15),
      I1 => data37(15),
      I2 => data38(15),
      I3 => s_axi_araddr(0),
      I4 => data39(15),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[15]_i_14_n_0\
    );
\s_axi_rdata[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(15),
      I1 => data33(15),
      I2 => data34(15),
      I3 => s_axi_araddr(0),
      I4 => data35(15),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[15]_i_15_n_0\
    );
\s_axi_rdata[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_22_n_0\,
      I1 => \s_axi_rdata[15]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[15]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[15]_i_25_n_0\,
      O => \s_axi_rdata[15]_i_16_n_0\
    );
\s_axi_rdata[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_26_n_0\,
      I1 => \s_axi_rdata[15]_i_27_n_0\,
      I2 => \s_axi_rdata[15]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[15]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[15]_i_17_n_0\
    );
\s_axi_rdata[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][21]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][15]\,
      O => \s_axi_rdata[15]_i_18_n_0\
    );
\s_axi_rdata[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][15]\,
      O => \s_axi_rdata[15]_i_19_n_0\
    );
\s_axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(15),
      I1 => data1(15),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][15]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(15),
      O => \s_axi_rdata[15]_i_2_n_0\
    );
\s_axi_rdata[15]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][15]\,
      O => \s_axi_rdata[15]_i_20_n_0\
    );
\s_axi_rdata[15]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][15]\,
      O => \s_axi_rdata[15]_i_21_n_0\
    );
\s_axi_rdata[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][15]\,
      O => \s_axi_rdata[15]_i_22_n_0\
    );
\s_axi_rdata[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][15]\,
      O => \s_axi_rdata[15]_i_23_n_0\
    );
\s_axi_rdata[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][15]\,
      O => \s_axi_rdata[15]_i_24_n_0\
    );
\s_axi_rdata[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][15]\,
      O => \s_axi_rdata[15]_i_25_n_0\
    );
\s_axi_rdata[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][15]\,
      O => \s_axi_rdata[15]_i_26_n_0\
    );
\s_axi_rdata[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][15]\,
      O => \s_axi_rdata[15]_i_27_n_0\
    );
\s_axi_rdata[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][15]\,
      O => \s_axi_rdata[15]_i_28_n_0\
    );
\s_axi_rdata[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][15]\,
      O => \s_axi_rdata[15]_i_29_n_0\
    );
\s_axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][15]_i_1_n_0\,
      I1 => data5(15),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][15]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][15]_i_1_n_0\,
      O => \s_axi_rdata[15]_i_3_n_0\
    );
\s_axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_2_n_0\,
      I1 => \s_axi_rdata[16]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[16]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[16]_i_5_n_0\,
      O => control_registers(16)
    );
\s_axi_rdata[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(16),
      I1 => data21(16),
      I2 => s_axi_araddr(1),
      I3 => data22(16),
      I4 => s_axi_araddr(0),
      I5 => data23(16),
      O => \s_axi_rdata[16]_i_10_n_0\
    );
\s_axi_rdata[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][16]_i_1_n_0\,
      I1 => \control_registers[22][16]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(16),
      I4 => s_axi_araddr(0),
      I5 => data19(16),
      O => \s_axi_rdata[16]_i_11_n_0\
    );
\s_axi_rdata[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_18_n_0\,
      I1 => \s_axi_rdata[16]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(16),
      I4 => s_axi_araddr(0),
      I5 => data13(16),
      O => \s_axi_rdata[16]_i_12_n_0\
    );
\s_axi_rdata[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_20_n_0\,
      I1 => \s_axi_rdata[16]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(16),
      I4 => s_axi_araddr(0),
      I5 => data11(16),
      O => \s_axi_rdata[16]_i_13_n_0\
    );
\s_axi_rdata[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(16),
      I1 => data37(16),
      I2 => data38(16),
      I3 => s_axi_araddr(0),
      I4 => data39(16),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[16]_i_14_n_0\
    );
\s_axi_rdata[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(16),
      I1 => data33(16),
      I2 => data34(16),
      I3 => s_axi_araddr(0),
      I4 => data35(16),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[16]_i_15_n_0\
    );
\s_axi_rdata[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_22_n_0\,
      I1 => \s_axi_rdata[16]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[16]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[16]_i_25_n_0\,
      O => \s_axi_rdata[16]_i_16_n_0\
    );
\s_axi_rdata[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_26_n_0\,
      I1 => \s_axi_rdata[16]_i_27_n_0\,
      I2 => \s_axi_rdata[16]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[16]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[16]_i_17_n_0\
    );
\s_axi_rdata[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][21]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][16]\,
      O => \s_axi_rdata[16]_i_18_n_0\
    );
\s_axi_rdata[16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][16]\,
      O => \s_axi_rdata[16]_i_19_n_0\
    );
\s_axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(16),
      I1 => data1(16),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][16]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(16),
      O => \s_axi_rdata[16]_i_2_n_0\
    );
\s_axi_rdata[16]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][16]\,
      O => \s_axi_rdata[16]_i_20_n_0\
    );
\s_axi_rdata[16]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][16]\,
      O => \s_axi_rdata[16]_i_21_n_0\
    );
\s_axi_rdata[16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][16]\,
      O => \s_axi_rdata[16]_i_22_n_0\
    );
\s_axi_rdata[16]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][16]\,
      O => \s_axi_rdata[16]_i_23_n_0\
    );
\s_axi_rdata[16]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][16]\,
      O => \s_axi_rdata[16]_i_24_n_0\
    );
\s_axi_rdata[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][16]\,
      O => \s_axi_rdata[16]_i_25_n_0\
    );
\s_axi_rdata[16]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][16]\,
      O => \s_axi_rdata[16]_i_26_n_0\
    );
\s_axi_rdata[16]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][16]\,
      O => \s_axi_rdata[16]_i_27_n_0\
    );
\s_axi_rdata[16]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][16]\,
      O => \s_axi_rdata[16]_i_28_n_0\
    );
\s_axi_rdata[16]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][16]\,
      O => \s_axi_rdata[16]_i_29_n_0\
    );
\s_axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][16]_i_1_n_0\,
      I1 => \control_registers[34][16]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][16]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][16]_i_1_n_0\,
      O => \s_axi_rdata[16]_i_3_n_0\
    );
\s_axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_2_n_0\,
      I1 => \s_axi_rdata[17]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[17]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[17]_i_5_n_0\,
      O => control_registers(17)
    );
\s_axi_rdata[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(17),
      I1 => data21(17),
      I2 => s_axi_araddr(1),
      I3 => data22(17),
      I4 => s_axi_araddr(0),
      I5 => data23(17),
      O => \s_axi_rdata[17]_i_10_n_0\
    );
\s_axi_rdata[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][17]_i_1_n_0\,
      I1 => \control_registers[22][17]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(17),
      I4 => s_axi_araddr(0),
      I5 => data19(17),
      O => \s_axi_rdata[17]_i_11_n_0\
    );
\s_axi_rdata[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_18_n_0\,
      I1 => \s_axi_rdata[17]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(17),
      I4 => s_axi_araddr(0),
      I5 => data13(17),
      O => \s_axi_rdata[17]_i_12_n_0\
    );
\s_axi_rdata[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_20_n_0\,
      I1 => \s_axi_rdata[17]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(17),
      I4 => s_axi_araddr(0),
      I5 => data11(17),
      O => \s_axi_rdata[17]_i_13_n_0\
    );
\s_axi_rdata[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(17),
      I1 => data37(17),
      I2 => data38(17),
      I3 => s_axi_araddr(0),
      I4 => data39(17),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[17]_i_14_n_0\
    );
\s_axi_rdata[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(17),
      I1 => data33(17),
      I2 => data34(17),
      I3 => s_axi_araddr(0),
      I4 => data35(17),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[17]_i_15_n_0\
    );
\s_axi_rdata[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_22_n_0\,
      I1 => \s_axi_rdata[17]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[17]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[17]_i_25_n_0\,
      O => \s_axi_rdata[17]_i_16_n_0\
    );
\s_axi_rdata[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_26_n_0\,
      I1 => \s_axi_rdata[17]_i_27_n_0\,
      I2 => \s_axi_rdata[17]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[17]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[17]_i_17_n_0\
    );
\s_axi_rdata[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][21]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][17]\,
      O => \s_axi_rdata[17]_i_18_n_0\
    );
\s_axi_rdata[17]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][17]\,
      O => \s_axi_rdata[17]_i_19_n_0\
    );
\s_axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(17),
      I1 => data1(17),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][17]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(17),
      O => \s_axi_rdata[17]_i_2_n_0\
    );
\s_axi_rdata[17]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][17]\,
      O => \s_axi_rdata[17]_i_20_n_0\
    );
\s_axi_rdata[17]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][17]\,
      O => \s_axi_rdata[17]_i_21_n_0\
    );
\s_axi_rdata[17]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][17]\,
      O => \s_axi_rdata[17]_i_22_n_0\
    );
\s_axi_rdata[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][17]\,
      O => \s_axi_rdata[17]_i_23_n_0\
    );
\s_axi_rdata[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][17]\,
      O => \s_axi_rdata[17]_i_24_n_0\
    );
\s_axi_rdata[17]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][17]\,
      O => \s_axi_rdata[17]_i_25_n_0\
    );
\s_axi_rdata[17]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][17]\,
      O => \s_axi_rdata[17]_i_26_n_0\
    );
\s_axi_rdata[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][17]\,
      O => \s_axi_rdata[17]_i_27_n_0\
    );
\s_axi_rdata[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][17]\,
      O => \s_axi_rdata[17]_i_28_n_0\
    );
\s_axi_rdata[17]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][17]\,
      O => \s_axi_rdata[17]_i_29_n_0\
    );
\s_axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][17]_i_1_n_0\,
      I1 => \control_registers[34][17]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][17]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][17]_i_1_n_0\,
      O => \s_axi_rdata[17]_i_3_n_0\
    );
\s_axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[18]_i_2_n_0\,
      I1 => \s_axi_rdata[18]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[18]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[18]_i_5_n_0\,
      O => control_registers(18)
    );
\s_axi_rdata[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(18),
      I1 => data21(18),
      I2 => s_axi_araddr(1),
      I3 => data22(18),
      I4 => s_axi_araddr(0),
      I5 => data23(18),
      O => \s_axi_rdata[18]_i_10_n_0\
    );
\s_axi_rdata[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][18]_i_1_n_0\,
      I1 => \control_registers[22][18]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(18),
      I4 => s_axi_araddr(0),
      I5 => data19(18),
      O => \s_axi_rdata[18]_i_11_n_0\
    );
\s_axi_rdata[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[18]_i_18_n_0\,
      I1 => \s_axi_rdata[18]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(18),
      I4 => s_axi_araddr(0),
      I5 => data13(18),
      O => \s_axi_rdata[18]_i_12_n_0\
    );
\s_axi_rdata[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[18]_i_20_n_0\,
      I1 => \s_axi_rdata[18]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(18),
      I4 => s_axi_araddr(0),
      I5 => data11(18),
      O => \s_axi_rdata[18]_i_13_n_0\
    );
\s_axi_rdata[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(18),
      I1 => data37(18),
      I2 => data38(18),
      I3 => s_axi_araddr(0),
      I4 => data39(18),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[18]_i_14_n_0\
    );
\s_axi_rdata[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(18),
      I1 => data33(18),
      I2 => data34(18),
      I3 => s_axi_araddr(0),
      I4 => data35(18),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[18]_i_15_n_0\
    );
\s_axi_rdata[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[18]_i_22_n_0\,
      I1 => \s_axi_rdata[18]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[18]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[18]_i_25_n_0\,
      O => \s_axi_rdata[18]_i_16_n_0\
    );
\s_axi_rdata[18]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[18]_i_26_n_0\,
      I1 => \s_axi_rdata[18]_i_27_n_0\,
      I2 => \s_axi_rdata[18]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[18]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[18]_i_17_n_0\
    );
\s_axi_rdata[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][21]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][18]\,
      O => \s_axi_rdata[18]_i_18_n_0\
    );
\s_axi_rdata[18]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][18]\,
      O => \s_axi_rdata[18]_i_19_n_0\
    );
\s_axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(18),
      I1 => data1(18),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][18]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(18),
      O => \s_axi_rdata[18]_i_2_n_0\
    );
\s_axi_rdata[18]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][18]\,
      O => \s_axi_rdata[18]_i_20_n_0\
    );
\s_axi_rdata[18]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][18]\,
      O => \s_axi_rdata[18]_i_21_n_0\
    );
\s_axi_rdata[18]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][18]\,
      O => \s_axi_rdata[18]_i_22_n_0\
    );
\s_axi_rdata[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][18]\,
      O => \s_axi_rdata[18]_i_23_n_0\
    );
\s_axi_rdata[18]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][18]\,
      O => \s_axi_rdata[18]_i_24_n_0\
    );
\s_axi_rdata[18]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][18]\,
      O => \s_axi_rdata[18]_i_25_n_0\
    );
\s_axi_rdata[18]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][18]\,
      O => \s_axi_rdata[18]_i_26_n_0\
    );
\s_axi_rdata[18]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][18]\,
      O => \s_axi_rdata[18]_i_27_n_0\
    );
\s_axi_rdata[18]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][18]\,
      O => \s_axi_rdata[18]_i_28_n_0\
    );
\s_axi_rdata[18]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][18]\,
      O => \s_axi_rdata[18]_i_29_n_0\
    );
\s_axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][18]_i_1_n_0\,
      I1 => data5(18),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][18]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][18]_i_1_n_0\,
      O => \s_axi_rdata[18]_i_3_n_0\
    );
\s_axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_2_n_0\,
      I1 => \s_axi_rdata[19]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[19]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[19]_i_5_n_0\,
      O => control_registers(19)
    );
\s_axi_rdata[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(19),
      I1 => data21(19),
      I2 => s_axi_araddr(1),
      I3 => data22(19),
      I4 => s_axi_araddr(0),
      I5 => data23(19),
      O => \s_axi_rdata[19]_i_10_n_0\
    );
\s_axi_rdata[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][19]_i_1_n_0\,
      I1 => \control_registers[22][19]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(19),
      I4 => s_axi_araddr(0),
      I5 => data19(19),
      O => \s_axi_rdata[19]_i_11_n_0\
    );
\s_axi_rdata[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_18_n_0\,
      I1 => \s_axi_rdata[19]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(19),
      I4 => s_axi_araddr(0),
      I5 => data13(19),
      O => \s_axi_rdata[19]_i_12_n_0\
    );
\s_axi_rdata[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_20_n_0\,
      I1 => \s_axi_rdata[19]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(19),
      I4 => s_axi_araddr(0),
      I5 => data11(19),
      O => \s_axi_rdata[19]_i_13_n_0\
    );
\s_axi_rdata[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(19),
      I1 => data37(19),
      I2 => data38(19),
      I3 => s_axi_araddr(0),
      I4 => data39(19),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[19]_i_14_n_0\
    );
\s_axi_rdata[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(19),
      I1 => data33(19),
      I2 => data34(19),
      I3 => s_axi_araddr(0),
      I4 => data35(19),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[19]_i_15_n_0\
    );
\s_axi_rdata[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_22_n_0\,
      I1 => \s_axi_rdata[19]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[19]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[19]_i_25_n_0\,
      O => \s_axi_rdata[19]_i_16_n_0\
    );
\s_axi_rdata[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_26_n_0\,
      I1 => \s_axi_rdata[19]_i_27_n_0\,
      I2 => \s_axi_rdata[19]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[19]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[19]_i_17_n_0\
    );
\s_axi_rdata[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][21]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][19]\,
      O => \s_axi_rdata[19]_i_18_n_0\
    );
\s_axi_rdata[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][19]\,
      O => \s_axi_rdata[19]_i_19_n_0\
    );
\s_axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(19),
      I1 => data1(19),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][19]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(19),
      O => \s_axi_rdata[19]_i_2_n_0\
    );
\s_axi_rdata[19]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][19]\,
      O => \s_axi_rdata[19]_i_20_n_0\
    );
\s_axi_rdata[19]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][19]\,
      O => \s_axi_rdata[19]_i_21_n_0\
    );
\s_axi_rdata[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][19]\,
      O => \s_axi_rdata[19]_i_22_n_0\
    );
\s_axi_rdata[19]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][19]\,
      O => \s_axi_rdata[19]_i_23_n_0\
    );
\s_axi_rdata[19]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][19]\,
      O => \s_axi_rdata[19]_i_24_n_0\
    );
\s_axi_rdata[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][19]\,
      O => \s_axi_rdata[19]_i_25_n_0\
    );
\s_axi_rdata[19]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][19]\,
      O => \s_axi_rdata[19]_i_26_n_0\
    );
\s_axi_rdata[19]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][19]\,
      O => \s_axi_rdata[19]_i_27_n_0\
    );
\s_axi_rdata[19]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][19]\,
      O => \s_axi_rdata[19]_i_28_n_0\
    );
\s_axi_rdata[19]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][19]\,
      O => \s_axi_rdata[19]_i_29_n_0\
    );
\s_axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][19]_i_1_n_0\,
      I1 => \control_registers[34][19]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][19]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][19]_i_1_n_0\,
      O => \s_axi_rdata[19]_i_3_n_0\
    );
\s_axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_2_n_0\,
      I1 => \s_axi_rdata[1]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[1]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[1]_i_5_n_0\,
      O => control_registers(1)
    );
\s_axi_rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(1),
      I1 => data21(1),
      I2 => s_axi_araddr(1),
      I3 => data22(1),
      I4 => s_axi_araddr(0),
      I5 => data23(1),
      O => \s_axi_rdata[1]_i_10_n_0\
    );
\s_axi_rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][1]_i_1_n_0\,
      I1 => \control_registers[22][1]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(1),
      I4 => s_axi_araddr(0),
      I5 => data19(1),
      O => \s_axi_rdata[1]_i_11_n_0\
    );
\s_axi_rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_18_n_0\,
      I1 => \s_axi_rdata[1]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(1),
      I4 => s_axi_araddr(0),
      I5 => data13(1),
      O => \s_axi_rdata[1]_i_12_n_0\
    );
\s_axi_rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_20_n_0\,
      I1 => \s_axi_rdata[1]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(1),
      I4 => s_axi_araddr(0),
      I5 => data11(1),
      O => \s_axi_rdata[1]_i_13_n_0\
    );
\s_axi_rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(1),
      I1 => data37(1),
      I2 => data38(1),
      I3 => s_axi_araddr(0),
      I4 => data39(1),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[1]_i_14_n_0\
    );
\s_axi_rdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(1),
      I1 => data33(1),
      I2 => data34(1),
      I3 => s_axi_araddr(0),
      I4 => data35(1),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[1]_i_15_n_0\
    );
\s_axi_rdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_22_n_0\,
      I1 => \s_axi_rdata[1]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[1]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[1]_i_25_n_0\,
      O => \s_axi_rdata[1]_i_16_n_0\
    );
\s_axi_rdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_26_n_0\,
      I1 => \s_axi_rdata[1]_i_27_n_0\,
      I2 => \s_axi_rdata[1]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[1]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[1]_i_17_n_0\
    );
\s_axi_rdata[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][10]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][1]\,
      O => \s_axi_rdata[1]_i_18_n_0\
    );
\s_axi_rdata[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][1]\,
      O => \s_axi_rdata[1]_i_19_n_0\
    );
\s_axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(1),
      I1 => data1(1),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][1]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(1),
      O => \s_axi_rdata[1]_i_2_n_0\
    );
\s_axi_rdata[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][1]\,
      O => \s_axi_rdata[1]_i_20_n_0\
    );
\s_axi_rdata[1]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][1]\,
      O => \s_axi_rdata[1]_i_21_n_0\
    );
\s_axi_rdata[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][1]\,
      O => \s_axi_rdata[1]_i_22_n_0\
    );
\s_axi_rdata[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][1]\,
      O => \s_axi_rdata[1]_i_23_n_0\
    );
\s_axi_rdata[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][1]\,
      O => \s_axi_rdata[1]_i_24_n_0\
    );
\s_axi_rdata[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][1]\,
      O => \s_axi_rdata[1]_i_25_n_0\
    );
\s_axi_rdata[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][1]\,
      O => \s_axi_rdata[1]_i_26_n_0\
    );
\s_axi_rdata[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][1]\,
      O => \s_axi_rdata[1]_i_27_n_0\
    );
\s_axi_rdata[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][1]\,
      O => \s_axi_rdata[1]_i_28_n_0\
    );
\s_axi_rdata[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][1]\,
      O => \s_axi_rdata[1]_i_29_n_0\
    );
\s_axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][1]_i_1_n_0\,
      I1 => \control_registers[34][1]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][1]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][1]_i_1_n_0\,
      O => \s_axi_rdata[1]_i_3_n_0\
    );
\s_axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[20]_i_2_n_0\,
      I1 => \s_axi_rdata[20]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[20]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[20]_i_5_n_0\,
      O => control_registers(20)
    );
\s_axi_rdata[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(20),
      I1 => data21(20),
      I2 => s_axi_araddr(1),
      I3 => data22(20),
      I4 => s_axi_araddr(0),
      I5 => data23(20),
      O => \s_axi_rdata[20]_i_10_n_0\
    );
\s_axi_rdata[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][20]_i_1_n_0\,
      I1 => \control_registers[22][20]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(20),
      I4 => s_axi_araddr(0),
      I5 => data19(20),
      O => \s_axi_rdata[20]_i_11_n_0\
    );
\s_axi_rdata[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[20]_i_18_n_0\,
      I1 => \s_axi_rdata[20]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(20),
      I4 => s_axi_araddr(0),
      I5 => data13(20),
      O => \s_axi_rdata[20]_i_12_n_0\
    );
\s_axi_rdata[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[20]_i_20_n_0\,
      I1 => \s_axi_rdata[20]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(20),
      I4 => s_axi_araddr(0),
      I5 => data11(20),
      O => \s_axi_rdata[20]_i_13_n_0\
    );
\s_axi_rdata[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(20),
      I1 => data37(20),
      I2 => data38(20),
      I3 => s_axi_araddr(0),
      I4 => data39(20),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[20]_i_14_n_0\
    );
\s_axi_rdata[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(20),
      I1 => data33(20),
      I2 => data34(20),
      I3 => s_axi_araddr(0),
      I4 => data35(20),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[20]_i_15_n_0\
    );
\s_axi_rdata[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[20]_i_22_n_0\,
      I1 => \s_axi_rdata[20]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[20]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[20]_i_25_n_0\,
      O => \s_axi_rdata[20]_i_16_n_0\
    );
\s_axi_rdata[20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[20]_i_26_n_0\,
      I1 => \s_axi_rdata[20]_i_27_n_0\,
      I2 => \s_axi_rdata[20]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[20]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[20]_i_17_n_0\
    );
\s_axi_rdata[20]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][21]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][20]\,
      O => \s_axi_rdata[20]_i_18_n_0\
    );
\s_axi_rdata[20]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][20]\,
      O => \s_axi_rdata[20]_i_19_n_0\
    );
\s_axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(20),
      I1 => data1(20),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][20]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(20),
      O => \s_axi_rdata[20]_i_2_n_0\
    );
\s_axi_rdata[20]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][20]\,
      O => \s_axi_rdata[20]_i_20_n_0\
    );
\s_axi_rdata[20]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[28][21]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][20]\,
      O => \s_axi_rdata[20]_i_21_n_0\
    );
\s_axi_rdata[20]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][20]\,
      O => \s_axi_rdata[20]_i_22_n_0\
    );
\s_axi_rdata[20]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][20]\,
      O => \s_axi_rdata[20]_i_23_n_0\
    );
\s_axi_rdata[20]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][20]\,
      O => \s_axi_rdata[20]_i_24_n_0\
    );
\s_axi_rdata[20]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][20]\,
      O => \s_axi_rdata[20]_i_25_n_0\
    );
\s_axi_rdata[20]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][20]\,
      O => \s_axi_rdata[20]_i_26_n_0\
    );
\s_axi_rdata[20]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][20]\,
      O => \s_axi_rdata[20]_i_27_n_0\
    );
\s_axi_rdata[20]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][20]\,
      O => \s_axi_rdata[20]_i_28_n_0\
    );
\s_axi_rdata[20]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][20]\,
      O => \s_axi_rdata[20]_i_29_n_0\
    );
\s_axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][20]_i_1_n_0\,
      I1 => data5(20),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][20]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][20]_i_1_n_0\,
      O => \s_axi_rdata[20]_i_3_n_0\
    );
\s_axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[21]_i_2_n_0\,
      I1 => \s_axi_rdata[21]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[21]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[21]_i_5_n_0\,
      O => control_registers(21)
    );
\s_axi_rdata[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(21),
      I1 => data21(21),
      I2 => s_axi_araddr(1),
      I3 => data22(21),
      I4 => s_axi_araddr(0),
      I5 => data23(21),
      O => \s_axi_rdata[21]_i_10_n_0\
    );
\s_axi_rdata[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][21]_i_1_n_0\,
      I1 => \control_registers[22][21]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(21),
      I4 => s_axi_araddr(0),
      I5 => data19(21),
      O => \s_axi_rdata[21]_i_11_n_0\
    );
\s_axi_rdata[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[21]_i_18_n_0\,
      I1 => \s_axi_rdata[21]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(21),
      I4 => s_axi_araddr(0),
      I5 => data13(21),
      O => \s_axi_rdata[21]_i_12_n_0\
    );
\s_axi_rdata[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[21]_i_20_n_0\,
      I1 => \s_axi_rdata[21]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(21),
      I4 => s_axi_araddr(0),
      I5 => data11(21),
      O => \s_axi_rdata[21]_i_13_n_0\
    );
\s_axi_rdata[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(21),
      I1 => data37(21),
      I2 => data38(21),
      I3 => s_axi_araddr(0),
      I4 => data39(21),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[21]_i_14_n_0\
    );
\s_axi_rdata[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(21),
      I1 => data33(21),
      I2 => data34(21),
      I3 => s_axi_araddr(0),
      I4 => data35(21),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[21]_i_15_n_0\
    );
\s_axi_rdata[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[21]_i_22_n_0\,
      I1 => \s_axi_rdata[21]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[21]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[21]_i_25_n_0\,
      O => \s_axi_rdata[21]_i_16_n_0\
    );
\s_axi_rdata[21]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[21]_i_26_n_0\,
      I1 => \s_axi_rdata[21]_i_27_n_0\,
      I2 => \s_axi_rdata[21]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[21]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[21]_i_17_n_0\
    );
\s_axi_rdata[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][21]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][21]\,
      O => \s_axi_rdata[21]_i_18_n_0\
    );
\s_axi_rdata[21]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][21]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][21]\,
      O => \s_axi_rdata[21]_i_19_n_0\
    );
\s_axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(21),
      I1 => data1(21),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][21]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(21),
      O => \s_axi_rdata[21]_i_2_n_0\
    );
\s_axi_rdata[21]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][21]\,
      O => \s_axi_rdata[21]_i_20_n_0\
    );
\s_axi_rdata[21]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][21]\,
      O => \s_axi_rdata[21]_i_21_n_0\
    );
\s_axi_rdata[21]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][21]\,
      O => \s_axi_rdata[21]_i_22_n_0\
    );
\s_axi_rdata[21]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][21]\,
      O => \s_axi_rdata[21]_i_23_n_0\
    );
\s_axi_rdata[21]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][21]\,
      O => \s_axi_rdata[21]_i_24_n_0\
    );
\s_axi_rdata[21]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][21]\,
      O => \s_axi_rdata[21]_i_25_n_0\
    );
\s_axi_rdata[21]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][21]\,
      O => \s_axi_rdata[21]_i_26_n_0\
    );
\s_axi_rdata[21]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][21]\,
      O => \s_axi_rdata[21]_i_27_n_0\
    );
\s_axi_rdata[21]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][21]\,
      O => \s_axi_rdata[21]_i_28_n_0\
    );
\s_axi_rdata[21]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][21]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][21]\,
      O => \s_axi_rdata[21]_i_29_n_0\
    );
\s_axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][21]_i_1_n_0\,
      I1 => \control_registers[34][21]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][21]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][21]_i_1_n_0\,
      O => \s_axi_rdata[21]_i_3_n_0\
    );
\s_axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_2_n_0\,
      I1 => \s_axi_rdata[22]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[22]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[22]_i_5_n_0\,
      O => control_registers(22)
    );
\s_axi_rdata[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(22),
      I1 => data21(22),
      I2 => s_axi_araddr(1),
      I3 => data22(22),
      I4 => s_axi_araddr(0),
      I5 => data23(22),
      O => \s_axi_rdata[22]_i_10_n_0\
    );
\s_axi_rdata[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][22]_i_1_n_0\,
      I1 => \control_registers[22][22]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(22),
      I4 => s_axi_araddr(0),
      I5 => data19(22),
      O => \s_axi_rdata[22]_i_11_n_0\
    );
\s_axi_rdata[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_18_n_0\,
      I1 => \s_axi_rdata[22]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(22),
      I4 => s_axi_araddr(0),
      I5 => data13(22),
      O => \s_axi_rdata[22]_i_12_n_0\
    );
\s_axi_rdata[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_20_n_0\,
      I1 => \s_axi_rdata[22]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(22),
      I4 => s_axi_araddr(0),
      I5 => data11(22),
      O => \s_axi_rdata[22]_i_13_n_0\
    );
\s_axi_rdata[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(22),
      I1 => data37(22),
      I2 => data38(22),
      I3 => s_axi_araddr(0),
      I4 => data39(22),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[22]_i_14_n_0\
    );
\s_axi_rdata[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(22),
      I1 => data33(22),
      I2 => data34(22),
      I3 => s_axi_araddr(0),
      I4 => data35(22),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[22]_i_15_n_0\
    );
\s_axi_rdata[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_22_n_0\,
      I1 => \s_axi_rdata[22]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[22]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[22]_i_25_n_0\,
      O => \s_axi_rdata[22]_i_16_n_0\
    );
\s_axi_rdata[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_26_n_0\,
      I1 => \s_axi_rdata[22]_i_27_n_0\,
      I2 => \s_axi_rdata[22]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[22]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[22]_i_17_n_0\
    );
\s_axi_rdata[22]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][22]\,
      O => \s_axi_rdata[22]_i_18_n_0\
    );
\s_axi_rdata[22]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][22]\,
      O => \s_axi_rdata[22]_i_19_n_0\
    );
\s_axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(22),
      I1 => data1(22),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][22]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(22),
      O => \s_axi_rdata[22]_i_2_n_0\
    );
\s_axi_rdata[22]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][22]\,
      O => \s_axi_rdata[22]_i_20_n_0\
    );
\s_axi_rdata[22]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][22]\,
      O => \s_axi_rdata[22]_i_21_n_0\
    );
\s_axi_rdata[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][22]\,
      O => \s_axi_rdata[22]_i_22_n_0\
    );
\s_axi_rdata[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][22]\,
      O => \s_axi_rdata[22]_i_23_n_0\
    );
\s_axi_rdata[22]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][22]\,
      O => \s_axi_rdata[22]_i_24_n_0\
    );
\s_axi_rdata[22]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][22]\,
      O => \s_axi_rdata[22]_i_25_n_0\
    );
\s_axi_rdata[22]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][22]\,
      O => \s_axi_rdata[22]_i_26_n_0\
    );
\s_axi_rdata[22]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][22]\,
      O => \s_axi_rdata[22]_i_27_n_0\
    );
\s_axi_rdata[22]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][22]\,
      O => \s_axi_rdata[22]_i_28_n_0\
    );
\s_axi_rdata[22]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][22]\,
      O => \s_axi_rdata[22]_i_29_n_0\
    );
\s_axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][22]_i_1_n_0\,
      I1 => \control_registers[34][22]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][22]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][22]_i_1_n_0\,
      O => \s_axi_rdata[22]_i_3_n_0\
    );
\s_axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_2_n_0\,
      I1 => \s_axi_rdata[23]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[23]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[23]_i_5_n_0\,
      O => control_registers(23)
    );
\s_axi_rdata[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(23),
      I1 => data21(23),
      I2 => s_axi_araddr(1),
      I3 => data22(23),
      I4 => s_axi_araddr(0),
      I5 => data23(23),
      O => \s_axi_rdata[23]_i_10_n_0\
    );
\s_axi_rdata[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][23]_i_1_n_0\,
      I1 => \control_registers[22][23]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(23),
      I4 => s_axi_araddr(0),
      I5 => data19(23),
      O => \s_axi_rdata[23]_i_11_n_0\
    );
\s_axi_rdata[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_18_n_0\,
      I1 => \s_axi_rdata[23]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(23),
      I4 => s_axi_araddr(0),
      I5 => data13(23),
      O => \s_axi_rdata[23]_i_12_n_0\
    );
\s_axi_rdata[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_20_n_0\,
      I1 => \s_axi_rdata[23]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(23),
      I4 => s_axi_araddr(0),
      I5 => data11(23),
      O => \s_axi_rdata[23]_i_13_n_0\
    );
\s_axi_rdata[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(23),
      I1 => data37(23),
      I2 => data38(23),
      I3 => s_axi_araddr(0),
      I4 => data39(23),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[23]_i_14_n_0\
    );
\s_axi_rdata[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(23),
      I1 => data33(23),
      I2 => data34(23),
      I3 => s_axi_araddr(0),
      I4 => data35(23),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[23]_i_15_n_0\
    );
\s_axi_rdata[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_22_n_0\,
      I1 => \s_axi_rdata[23]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[23]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[23]_i_25_n_0\,
      O => \s_axi_rdata[23]_i_16_n_0\
    );
\s_axi_rdata[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_26_n_0\,
      I1 => \s_axi_rdata[23]_i_27_n_0\,
      I2 => \s_axi_rdata[23]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[23]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[23]_i_17_n_0\
    );
\s_axi_rdata[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][23]\,
      O => \s_axi_rdata[23]_i_18_n_0\
    );
\s_axi_rdata[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][23]\,
      O => \s_axi_rdata[23]_i_19_n_0\
    );
\s_axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(23),
      I1 => data1(23),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][23]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(23),
      O => \s_axi_rdata[23]_i_2_n_0\
    );
\s_axi_rdata[23]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][23]\,
      O => \s_axi_rdata[23]_i_20_n_0\
    );
\s_axi_rdata[23]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][23]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][23]\,
      O => \s_axi_rdata[23]_i_21_n_0\
    );
\s_axi_rdata[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][23]\,
      O => \s_axi_rdata[23]_i_22_n_0\
    );
\s_axi_rdata[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][23]\,
      O => \s_axi_rdata[23]_i_23_n_0\
    );
\s_axi_rdata[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][23]\,
      O => \s_axi_rdata[23]_i_24_n_0\
    );
\s_axi_rdata[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][23]\,
      O => \s_axi_rdata[23]_i_25_n_0\
    );
\s_axi_rdata[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][23]\,
      O => \s_axi_rdata[23]_i_26_n_0\
    );
\s_axi_rdata[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][23]\,
      O => \s_axi_rdata[23]_i_27_n_0\
    );
\s_axi_rdata[23]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][23]\,
      O => \s_axi_rdata[23]_i_28_n_0\
    );
\s_axi_rdata[23]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][23]\,
      O => \s_axi_rdata[23]_i_29_n_0\
    );
\s_axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][23]_i_1_n_0\,
      I1 => data5(23),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][23]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][23]_i_1_n_0\,
      O => \s_axi_rdata[23]_i_3_n_0\
    );
\s_axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[24]_i_2_n_0\,
      I1 => \s_axi_rdata[24]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[24]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[24]_i_5_n_0\,
      O => control_registers(24)
    );
\s_axi_rdata[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(24),
      I1 => data21(24),
      I2 => s_axi_araddr(1),
      I3 => data22(24),
      I4 => s_axi_araddr(0),
      I5 => data23(24),
      O => \s_axi_rdata[24]_i_10_n_0\
    );
\s_axi_rdata[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][24]_i_1_n_0\,
      I1 => \control_registers[22][24]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(24),
      I4 => s_axi_araddr(0),
      I5 => data19(24),
      O => \s_axi_rdata[24]_i_11_n_0\
    );
\s_axi_rdata[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[24]_i_18_n_0\,
      I1 => \s_axi_rdata[24]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(24),
      I4 => s_axi_araddr(0),
      I5 => data13(24),
      O => \s_axi_rdata[24]_i_12_n_0\
    );
\s_axi_rdata[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[24]_i_20_n_0\,
      I1 => \s_axi_rdata[24]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(24),
      I4 => s_axi_araddr(0),
      I5 => data11(24),
      O => \s_axi_rdata[24]_i_13_n_0\
    );
\s_axi_rdata[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(24),
      I1 => data37(24),
      I2 => data38(24),
      I3 => s_axi_araddr(0),
      I4 => data39(24),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[24]_i_14_n_0\
    );
\s_axi_rdata[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(24),
      I1 => data33(24),
      I2 => data34(24),
      I3 => s_axi_araddr(0),
      I4 => data35(24),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[24]_i_15_n_0\
    );
\s_axi_rdata[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[24]_i_22_n_0\,
      I1 => \s_axi_rdata[24]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[24]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[24]_i_25_n_0\,
      O => \s_axi_rdata[24]_i_16_n_0\
    );
\s_axi_rdata[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[24]_i_26_n_0\,
      I1 => \s_axi_rdata[24]_i_27_n_0\,
      I2 => \s_axi_rdata[24]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[24]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[24]_i_17_n_0\
    );
\s_axi_rdata[24]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[29][23]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][24]\,
      O => \s_axi_rdata[24]_i_18_n_0\
    );
\s_axi_rdata[24]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][24]\,
      O => \s_axi_rdata[24]_i_19_n_0\
    );
\s_axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(24),
      I1 => data1(24),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][24]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(24),
      O => \s_axi_rdata[24]_i_2_n_0\
    );
\s_axi_rdata[24]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][24]\,
      O => \s_axi_rdata[24]_i_20_n_0\
    );
\s_axi_rdata[24]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][24]\,
      O => \s_axi_rdata[24]_i_21_n_0\
    );
\s_axi_rdata[24]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][24]\,
      O => \s_axi_rdata[24]_i_22_n_0\
    );
\s_axi_rdata[24]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][24]\,
      O => \s_axi_rdata[24]_i_23_n_0\
    );
\s_axi_rdata[24]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][24]\,
      O => \s_axi_rdata[24]_i_24_n_0\
    );
\s_axi_rdata[24]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][24]\,
      O => \s_axi_rdata[24]_i_25_n_0\
    );
\s_axi_rdata[24]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][24]\,
      O => \s_axi_rdata[24]_i_26_n_0\
    );
\s_axi_rdata[24]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][24]\,
      O => \s_axi_rdata[24]_i_27_n_0\
    );
\s_axi_rdata[24]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][24]\,
      O => \s_axi_rdata[24]_i_28_n_0\
    );
\s_axi_rdata[24]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][24]\,
      O => \s_axi_rdata[24]_i_29_n_0\
    );
\s_axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][24]_i_1_n_0\,
      I1 => \control_registers[34][24]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][24]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][24]_i_1_n_0\,
      O => \s_axi_rdata[24]_i_3_n_0\
    );
\s_axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[25]_i_2_n_0\,
      I1 => \s_axi_rdata[25]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[25]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[25]_i_5_n_0\,
      O => control_registers(25)
    );
\s_axi_rdata[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(25),
      I1 => data21(25),
      I2 => s_axi_araddr(1),
      I3 => data22(25),
      I4 => s_axi_araddr(0),
      I5 => data23(25),
      O => \s_axi_rdata[25]_i_10_n_0\
    );
\s_axi_rdata[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][25]_i_1_n_0\,
      I1 => \control_registers[22][25]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(25),
      I4 => s_axi_araddr(0),
      I5 => data19(25),
      O => \s_axi_rdata[25]_i_11_n_0\
    );
\s_axi_rdata[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[25]_i_18_n_0\,
      I1 => \s_axi_rdata[25]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(25),
      I4 => s_axi_araddr(0),
      I5 => data13(25),
      O => \s_axi_rdata[25]_i_12_n_0\
    );
\s_axi_rdata[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[25]_i_20_n_0\,
      I1 => \s_axi_rdata[25]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(25),
      I4 => s_axi_araddr(0),
      I5 => data11(25),
      O => \s_axi_rdata[25]_i_13_n_0\
    );
\s_axi_rdata[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(25),
      I1 => data37(25),
      I2 => data38(25),
      I3 => s_axi_araddr(0),
      I4 => data39(25),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[25]_i_14_n_0\
    );
\s_axi_rdata[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(25),
      I1 => data33(25),
      I2 => data34(25),
      I3 => s_axi_araddr(0),
      I4 => data35(25),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[25]_i_15_n_0\
    );
\s_axi_rdata[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[25]_i_22_n_0\,
      I1 => \s_axi_rdata[25]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[25]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[25]_i_25_n_0\,
      O => \s_axi_rdata[25]_i_16_n_0\
    );
\s_axi_rdata[25]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[25]_i_26_n_0\,
      I1 => \s_axi_rdata[25]_i_27_n_0\,
      I2 => \s_axi_rdata[25]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[25]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[25]_i_17_n_0\
    );
\s_axi_rdata[25]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][25]\,
      O => \s_axi_rdata[25]_i_18_n_0\
    );
\s_axi_rdata[25]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][25]\,
      O => \s_axi_rdata[25]_i_19_n_0\
    );
\s_axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(25),
      I1 => data1(25),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][25]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(25),
      O => \s_axi_rdata[25]_i_2_n_0\
    );
\s_axi_rdata[25]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][25]\,
      O => \s_axi_rdata[25]_i_20_n_0\
    );
\s_axi_rdata[25]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][25]\,
      O => \s_axi_rdata[25]_i_21_n_0\
    );
\s_axi_rdata[25]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][25]\,
      O => \s_axi_rdata[25]_i_22_n_0\
    );
\s_axi_rdata[25]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][25]\,
      O => \s_axi_rdata[25]_i_23_n_0\
    );
\s_axi_rdata[25]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][25]\,
      O => \s_axi_rdata[25]_i_24_n_0\
    );
\s_axi_rdata[25]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][25]\,
      O => \s_axi_rdata[25]_i_25_n_0\
    );
\s_axi_rdata[25]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][25]\,
      O => \s_axi_rdata[25]_i_26_n_0\
    );
\s_axi_rdata[25]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][25]\,
      O => \s_axi_rdata[25]_i_27_n_0\
    );
\s_axi_rdata[25]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][25]\,
      O => \s_axi_rdata[25]_i_28_n_0\
    );
\s_axi_rdata[25]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][25]\,
      O => \s_axi_rdata[25]_i_29_n_0\
    );
\s_axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][25]_i_1_n_0\,
      I1 => \control_registers[34][25]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][25]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][25]_i_1_n_0\,
      O => \s_axi_rdata[25]_i_3_n_0\
    );
\s_axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[26]_i_2_n_0\,
      I1 => \s_axi_rdata[26]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[26]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[26]_i_5_n_0\,
      O => control_registers(26)
    );
\s_axi_rdata[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(26),
      I1 => data21(26),
      I2 => s_axi_araddr(1),
      I3 => data22(26),
      I4 => s_axi_araddr(0),
      I5 => data23(26),
      O => \s_axi_rdata[26]_i_10_n_0\
    );
\s_axi_rdata[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][26]_i_1_n_0\,
      I1 => \control_registers[22][26]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(26),
      I4 => s_axi_araddr(0),
      I5 => data19(26),
      O => \s_axi_rdata[26]_i_11_n_0\
    );
\s_axi_rdata[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[26]_i_18_n_0\,
      I1 => \s_axi_rdata[26]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(26),
      I4 => s_axi_araddr(0),
      I5 => data13(26),
      O => \s_axi_rdata[26]_i_12_n_0\
    );
\s_axi_rdata[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[26]_i_20_n_0\,
      I1 => \s_axi_rdata[26]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(26),
      I4 => s_axi_araddr(0),
      I5 => data11(26),
      O => \s_axi_rdata[26]_i_13_n_0\
    );
\s_axi_rdata[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(26),
      I1 => data37(26),
      I2 => data38(26),
      I3 => s_axi_araddr(0),
      I4 => data39(26),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[26]_i_14_n_0\
    );
\s_axi_rdata[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(26),
      I1 => data33(26),
      I2 => data34(26),
      I3 => s_axi_araddr(0),
      I4 => data35(26),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[26]_i_15_n_0\
    );
\s_axi_rdata[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[26]_i_22_n_0\,
      I1 => \s_axi_rdata[26]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[26]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[26]_i_25_n_0\,
      O => \s_axi_rdata[26]_i_16_n_0\
    );
\s_axi_rdata[26]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[26]_i_26_n_0\,
      I1 => \s_axi_rdata[26]_i_27_n_0\,
      I2 => \s_axi_rdata[26]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[26]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[26]_i_17_n_0\
    );
\s_axi_rdata[26]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][26]\,
      O => \s_axi_rdata[26]_i_18_n_0\
    );
\s_axi_rdata[26]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][26]\,
      O => \s_axi_rdata[26]_i_19_n_0\
    );
\s_axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(26),
      I1 => data1(26),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][26]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(26),
      O => \s_axi_rdata[26]_i_2_n_0\
    );
\s_axi_rdata[26]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][26]\,
      O => \s_axi_rdata[26]_i_20_n_0\
    );
\s_axi_rdata[26]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][26]\,
      O => \s_axi_rdata[26]_i_21_n_0\
    );
\s_axi_rdata[26]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][26]\,
      O => \s_axi_rdata[26]_i_22_n_0\
    );
\s_axi_rdata[26]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][26]\,
      O => \s_axi_rdata[26]_i_23_n_0\
    );
\s_axi_rdata[26]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][26]\,
      O => \s_axi_rdata[26]_i_24_n_0\
    );
\s_axi_rdata[26]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][26]\,
      O => \s_axi_rdata[26]_i_25_n_0\
    );
\s_axi_rdata[26]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][26]\,
      O => \s_axi_rdata[26]_i_26_n_0\
    );
\s_axi_rdata[26]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][26]\,
      O => \s_axi_rdata[26]_i_27_n_0\
    );
\s_axi_rdata[26]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][26]\,
      O => \s_axi_rdata[26]_i_28_n_0\
    );
\s_axi_rdata[26]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][26]\,
      O => \s_axi_rdata[26]_i_29_n_0\
    );
\s_axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][26]_i_1_n_0\,
      I1 => \control_registers[34][26]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][26]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][26]_i_1_n_0\,
      O => \s_axi_rdata[26]_i_3_n_0\
    );
\s_axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[27]_i_2_n_0\,
      I1 => \s_axi_rdata[27]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[27]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[27]_i_5_n_0\,
      O => control_registers(27)
    );
\s_axi_rdata[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(27),
      I1 => data21(27),
      I2 => s_axi_araddr(1),
      I3 => data22(27),
      I4 => s_axi_araddr(0),
      I5 => data23(27),
      O => \s_axi_rdata[27]_i_10_n_0\
    );
\s_axi_rdata[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][27]_i_1_n_0\,
      I1 => \control_registers[22][27]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(27),
      I4 => s_axi_araddr(0),
      I5 => data19(27),
      O => \s_axi_rdata[27]_i_11_n_0\
    );
\s_axi_rdata[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[27]_i_18_n_0\,
      I1 => \s_axi_rdata[27]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(27),
      I4 => s_axi_araddr(0),
      I5 => data13(27),
      O => \s_axi_rdata[27]_i_12_n_0\
    );
\s_axi_rdata[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[27]_i_20_n_0\,
      I1 => \s_axi_rdata[27]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(27),
      I4 => s_axi_araddr(0),
      I5 => data11(27),
      O => \s_axi_rdata[27]_i_13_n_0\
    );
\s_axi_rdata[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(27),
      I1 => data37(27),
      I2 => data38(27),
      I3 => s_axi_araddr(0),
      I4 => data39(27),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[27]_i_14_n_0\
    );
\s_axi_rdata[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(27),
      I1 => data33(27),
      I2 => data34(27),
      I3 => s_axi_araddr(0),
      I4 => data35(27),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[27]_i_15_n_0\
    );
\s_axi_rdata[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[27]_i_22_n_0\,
      I1 => \s_axi_rdata[27]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[27]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[27]_i_25_n_0\,
      O => \s_axi_rdata[27]_i_16_n_0\
    );
\s_axi_rdata[27]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[27]_i_26_n_0\,
      I1 => \s_axi_rdata[27]_i_27_n_0\,
      I2 => \s_axi_rdata[27]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[27]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[27]_i_17_n_0\
    );
\s_axi_rdata[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][27]\,
      O => \s_axi_rdata[27]_i_18_n_0\
    );
\s_axi_rdata[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][27]\,
      O => \s_axi_rdata[27]_i_19_n_0\
    );
\s_axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(27),
      I1 => data1(27),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][27]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(27),
      O => \s_axi_rdata[27]_i_2_n_0\
    );
\s_axi_rdata[27]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][27]\,
      O => \s_axi_rdata[27]_i_20_n_0\
    );
\s_axi_rdata[27]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][27]\,
      O => \s_axi_rdata[27]_i_21_n_0\
    );
\s_axi_rdata[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][27]\,
      O => \s_axi_rdata[27]_i_22_n_0\
    );
\s_axi_rdata[27]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][27]\,
      O => \s_axi_rdata[27]_i_23_n_0\
    );
\s_axi_rdata[27]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][27]\,
      O => \s_axi_rdata[27]_i_24_n_0\
    );
\s_axi_rdata[27]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][27]\,
      O => \s_axi_rdata[27]_i_25_n_0\
    );
\s_axi_rdata[27]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][27]\,
      O => \s_axi_rdata[27]_i_26_n_0\
    );
\s_axi_rdata[27]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][27]\,
      O => \s_axi_rdata[27]_i_27_n_0\
    );
\s_axi_rdata[27]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][27]\,
      O => \s_axi_rdata[27]_i_28_n_0\
    );
\s_axi_rdata[27]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][27]\,
      O => \s_axi_rdata[27]_i_29_n_0\
    );
\s_axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][27]_i_1_n_0\,
      I1 => data5(27),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][27]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][27]_i_1_n_0\,
      O => \s_axi_rdata[27]_i_3_n_0\
    );
\s_axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[28]_i_2_n_0\,
      I1 => \s_axi_rdata[28]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[28]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[28]_i_5_n_0\,
      O => control_registers(28)
    );
\s_axi_rdata[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(28),
      I1 => data21(28),
      I2 => s_axi_araddr(1),
      I3 => data22(28),
      I4 => s_axi_araddr(0),
      I5 => data23(28),
      O => \s_axi_rdata[28]_i_10_n_0\
    );
\s_axi_rdata[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][28]_i_1_n_0\,
      I1 => \control_registers[22][28]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(28),
      I4 => s_axi_araddr(0),
      I5 => data19(28),
      O => \s_axi_rdata[28]_i_11_n_0\
    );
\s_axi_rdata[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[28]_i_18_n_0\,
      I1 => \s_axi_rdata[28]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(28),
      I4 => s_axi_araddr(0),
      I5 => data13(28),
      O => \s_axi_rdata[28]_i_12_n_0\
    );
\s_axi_rdata[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[28]_i_20_n_0\,
      I1 => \s_axi_rdata[28]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(28),
      I4 => s_axi_araddr(0),
      I5 => data11(28),
      O => \s_axi_rdata[28]_i_13_n_0\
    );
\s_axi_rdata[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(28),
      I1 => data37(28),
      I2 => data38(28),
      I3 => s_axi_araddr(0),
      I4 => data39(28),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[28]_i_14_n_0\
    );
\s_axi_rdata[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(28),
      I1 => data33(28),
      I2 => data34(28),
      I3 => s_axi_araddr(0),
      I4 => data35(28),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[28]_i_15_n_0\
    );
\s_axi_rdata[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[28]_i_22_n_0\,
      I1 => \s_axi_rdata[28]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[28]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[28]_i_25_n_0\,
      O => \s_axi_rdata[28]_i_16_n_0\
    );
\s_axi_rdata[28]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[28]_i_26_n_0\,
      I1 => \s_axi_rdata[28]_i_27_n_0\,
      I2 => \s_axi_rdata[28]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[28]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[28]_i_17_n_0\
    );
\s_axi_rdata[28]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][28]\,
      O => \s_axi_rdata[28]_i_18_n_0\
    );
\s_axi_rdata[28]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][28]\,
      O => \s_axi_rdata[28]_i_19_n_0\
    );
\s_axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(28),
      I1 => data1(28),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][28]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(28),
      O => \s_axi_rdata[28]_i_2_n_0\
    );
\s_axi_rdata[28]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][28]\,
      O => \s_axi_rdata[28]_i_20_n_0\
    );
\s_axi_rdata[28]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][28]\,
      O => \s_axi_rdata[28]_i_21_n_0\
    );
\s_axi_rdata[28]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][28]\,
      O => \s_axi_rdata[28]_i_22_n_0\
    );
\s_axi_rdata[28]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][28]\,
      O => \s_axi_rdata[28]_i_23_n_0\
    );
\s_axi_rdata[28]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][28]\,
      O => \s_axi_rdata[28]_i_24_n_0\
    );
\s_axi_rdata[28]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][28]\,
      O => \s_axi_rdata[28]_i_25_n_0\
    );
\s_axi_rdata[28]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][28]\,
      O => \s_axi_rdata[28]_i_26_n_0\
    );
\s_axi_rdata[28]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][28]\,
      O => \s_axi_rdata[28]_i_27_n_0\
    );
\s_axi_rdata[28]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][28]\,
      O => \s_axi_rdata[28]_i_28_n_0\
    );
\s_axi_rdata[28]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][28]\,
      O => \s_axi_rdata[28]_i_29_n_0\
    );
\s_axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][28]_i_1_n_0\,
      I1 => \control_registers[34][28]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][28]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][28]_i_1_n_0\,
      O => \s_axi_rdata[28]_i_3_n_0\
    );
\s_axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[29]_i_2_n_0\,
      I1 => \s_axi_rdata[29]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[29]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[29]_i_5_n_0\,
      O => control_registers(29)
    );
\s_axi_rdata[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(29),
      I1 => data21(29),
      I2 => s_axi_araddr(1),
      I3 => data22(29),
      I4 => s_axi_araddr(0),
      I5 => data23(29),
      O => \s_axi_rdata[29]_i_10_n_0\
    );
\s_axi_rdata[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][29]_i_1_n_0\,
      I1 => \control_registers[22][29]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(29),
      I4 => s_axi_araddr(0),
      I5 => data19(29),
      O => \s_axi_rdata[29]_i_11_n_0\
    );
\s_axi_rdata[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[29]_i_18_n_0\,
      I1 => \s_axi_rdata[29]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(29),
      I4 => s_axi_araddr(0),
      I5 => data13(29),
      O => \s_axi_rdata[29]_i_12_n_0\
    );
\s_axi_rdata[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[29]_i_20_n_0\,
      I1 => \s_axi_rdata[29]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(29),
      I4 => s_axi_araddr(0),
      I5 => data11(29),
      O => \s_axi_rdata[29]_i_13_n_0\
    );
\s_axi_rdata[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(29),
      I1 => data37(29),
      I2 => data38(29),
      I3 => s_axi_araddr(0),
      I4 => data39(29),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[29]_i_14_n_0\
    );
\s_axi_rdata[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(29),
      I1 => data33(29),
      I2 => data34(29),
      I3 => s_axi_araddr(0),
      I4 => data35(29),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[29]_i_15_n_0\
    );
\s_axi_rdata[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[29]_i_22_n_0\,
      I1 => \s_axi_rdata[29]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[29]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[29]_i_25_n_0\,
      O => \s_axi_rdata[29]_i_16_n_0\
    );
\s_axi_rdata[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[29]_i_26_n_0\,
      I1 => \s_axi_rdata[29]_i_27_n_0\,
      I2 => \s_axi_rdata[29]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[29]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[29]_i_17_n_0\
    );
\s_axi_rdata[29]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][29]\,
      O => \s_axi_rdata[29]_i_18_n_0\
    );
\s_axi_rdata[29]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][29]\,
      O => \s_axi_rdata[29]_i_19_n_0\
    );
\s_axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(29),
      I1 => data1(29),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][29]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(29),
      O => \s_axi_rdata[29]_i_2_n_0\
    );
\s_axi_rdata[29]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][29]\,
      O => \s_axi_rdata[29]_i_20_n_0\
    );
\s_axi_rdata[29]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][29]\,
      O => \s_axi_rdata[29]_i_21_n_0\
    );
\s_axi_rdata[29]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][29]\,
      O => \s_axi_rdata[29]_i_22_n_0\
    );
\s_axi_rdata[29]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][29]\,
      O => \s_axi_rdata[29]_i_23_n_0\
    );
\s_axi_rdata[29]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][29]\,
      O => \s_axi_rdata[29]_i_24_n_0\
    );
\s_axi_rdata[29]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][29]\,
      O => \s_axi_rdata[29]_i_25_n_0\
    );
\s_axi_rdata[29]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][29]\,
      O => \s_axi_rdata[29]_i_26_n_0\
    );
\s_axi_rdata[29]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][29]\,
      O => \s_axi_rdata[29]_i_27_n_0\
    );
\s_axi_rdata[29]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][29]\,
      O => \s_axi_rdata[29]_i_28_n_0\
    );
\s_axi_rdata[29]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][29]\,
      O => \s_axi_rdata[29]_i_29_n_0\
    );
\s_axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][29]_i_1_n_0\,
      I1 => \control_registers[34][29]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][29]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][29]_i_1_n_0\,
      O => \s_axi_rdata[29]_i_3_n_0\
    );
\s_axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_2_n_0\,
      I1 => \s_axi_rdata[2]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[2]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[2]_i_5_n_0\,
      O => control_registers(2)
    );
\s_axi_rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(2),
      I1 => data21(2),
      I2 => s_axi_araddr(1),
      I3 => data22(2),
      I4 => s_axi_araddr(0),
      I5 => data23(2),
      O => \s_axi_rdata[2]_i_10_n_0\
    );
\s_axi_rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][2]_i_1_n_0\,
      I1 => \control_registers[22][2]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(2),
      I4 => s_axi_araddr(0),
      I5 => data19(2),
      O => \s_axi_rdata[2]_i_11_n_0\
    );
\s_axi_rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_18_n_0\,
      I1 => \s_axi_rdata[2]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(2),
      I4 => s_axi_araddr(0),
      I5 => data13(2),
      O => \s_axi_rdata[2]_i_12_n_0\
    );
\s_axi_rdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_20_n_0\,
      I1 => \s_axi_rdata[2]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(2),
      I4 => s_axi_araddr(0),
      I5 => data11(2),
      O => \s_axi_rdata[2]_i_13_n_0\
    );
\s_axi_rdata[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(2),
      I1 => data37(2),
      I2 => data38(2),
      I3 => s_axi_araddr(0),
      I4 => data39(2),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[2]_i_14_n_0\
    );
\s_axi_rdata[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(2),
      I1 => data33(2),
      I2 => data34(2),
      I3 => s_axi_araddr(0),
      I4 => data35(2),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[2]_i_15_n_0\
    );
\s_axi_rdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_22_n_0\,
      I1 => \s_axi_rdata[2]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[2]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[2]_i_25_n_0\,
      O => \s_axi_rdata[2]_i_16_n_0\
    );
\s_axi_rdata[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_26_n_0\,
      I1 => \s_axi_rdata[2]_i_27_n_0\,
      I2 => \s_axi_rdata[2]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[2]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[2]_i_17_n_0\
    );
\s_axi_rdata[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][10]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][2]\,
      O => \s_axi_rdata[2]_i_18_n_0\
    );
\s_axi_rdata[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][2]\,
      O => \s_axi_rdata[2]_i_19_n_0\
    );
\s_axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(2),
      I1 => data1(2),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][2]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(2),
      O => \s_axi_rdata[2]_i_2_n_0\
    );
\s_axi_rdata[2]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][2]\,
      O => \s_axi_rdata[2]_i_20_n_0\
    );
\s_axi_rdata[2]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][2]\,
      O => \s_axi_rdata[2]_i_21_n_0\
    );
\s_axi_rdata[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][2]\,
      O => \s_axi_rdata[2]_i_22_n_0\
    );
\s_axi_rdata[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][2]\,
      O => \s_axi_rdata[2]_i_23_n_0\
    );
\s_axi_rdata[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][2]\,
      O => \s_axi_rdata[2]_i_24_n_0\
    );
\s_axi_rdata[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][2]\,
      O => \s_axi_rdata[2]_i_25_n_0\
    );
\s_axi_rdata[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][2]\,
      O => \s_axi_rdata[2]_i_26_n_0\
    );
\s_axi_rdata[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][2]\,
      O => \s_axi_rdata[2]_i_27_n_0\
    );
\s_axi_rdata[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][2]\,
      O => \s_axi_rdata[2]_i_28_n_0\
    );
\s_axi_rdata[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][2]\,
      O => \s_axi_rdata[2]_i_29_n_0\
    );
\s_axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][2]_i_1_n_0\,
      I1 => \control_registers[34][2]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][2]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][2]_i_1_n_0\,
      O => \s_axi_rdata[2]_i_3_n_0\
    );
\s_axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => \s_axi_rdata[30]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[30]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[30]_i_5_n_0\,
      O => control_registers(30)
    );
\s_axi_rdata[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(30),
      I1 => data21(30),
      I2 => s_axi_araddr(1),
      I3 => data22(30),
      I4 => s_axi_araddr(0),
      I5 => data23(30),
      O => \s_axi_rdata[30]_i_10_n_0\
    );
\s_axi_rdata[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][30]_i_1_n_0\,
      I1 => \control_registers[22][30]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(30),
      I4 => s_axi_araddr(0),
      I5 => data19(30),
      O => \s_axi_rdata[30]_i_11_n_0\
    );
\s_axi_rdata[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_18_n_0\,
      I1 => \s_axi_rdata[30]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(30),
      I4 => s_axi_araddr(0),
      I5 => data13(30),
      O => \s_axi_rdata[30]_i_12_n_0\
    );
\s_axi_rdata[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_20_n_0\,
      I1 => \s_axi_rdata[30]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(30),
      I4 => s_axi_araddr(0),
      I5 => data11(30),
      O => \s_axi_rdata[30]_i_13_n_0\
    );
\s_axi_rdata[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(30),
      I1 => data37(30),
      I2 => data38(30),
      I3 => s_axi_araddr(0),
      I4 => data39(30),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[30]_i_14_n_0\
    );
\s_axi_rdata[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(30),
      I1 => data33(30),
      I2 => data34(30),
      I3 => s_axi_araddr(0),
      I4 => data35(30),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[30]_i_15_n_0\
    );
\s_axi_rdata[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_22_n_0\,
      I1 => \s_axi_rdata[30]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[30]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[30]_i_25_n_0\,
      O => \s_axi_rdata[30]_i_16_n_0\
    );
\s_axi_rdata[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_26_n_0\,
      I1 => \s_axi_rdata[30]_i_27_n_0\,
      I2 => \s_axi_rdata[30]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[30]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[30]_i_17_n_0\
    );
\s_axi_rdata[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][30]\,
      O => \s_axi_rdata[30]_i_18_n_0\
    );
\s_axi_rdata[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][30]\,
      O => \s_axi_rdata[30]_i_19_n_0\
    );
\s_axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(30),
      I1 => data1(30),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][30]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(30),
      O => \s_axi_rdata[30]_i_2_n_0\
    );
\s_axi_rdata[30]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][30]\,
      O => \s_axi_rdata[30]_i_20_n_0\
    );
\s_axi_rdata[30]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][30]\,
      O => \s_axi_rdata[30]_i_21_n_0\
    );
\s_axi_rdata[30]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][30]\,
      O => \s_axi_rdata[30]_i_22_n_0\
    );
\s_axi_rdata[30]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][30]\,
      O => \s_axi_rdata[30]_i_23_n_0\
    );
\s_axi_rdata[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][30]\,
      O => \s_axi_rdata[30]_i_24_n_0\
    );
\s_axi_rdata[30]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][30]\,
      O => \s_axi_rdata[30]_i_25_n_0\
    );
\s_axi_rdata[30]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][30]\,
      O => \s_axi_rdata[30]_i_26_n_0\
    );
\s_axi_rdata[30]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][30]\,
      O => \s_axi_rdata[30]_i_27_n_0\
    );
\s_axi_rdata[30]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][30]\,
      O => \s_axi_rdata[30]_i_28_n_0\
    );
\s_axi_rdata[30]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][30]\,
      O => \s_axi_rdata[30]_i_29_n_0\
    );
\s_axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][30]_i_1_n_0\,
      I1 => \control_registers[34][30]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][30]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][30]_i_1_n_0\,
      O => \s_axi_rdata[30]_i_3_n_0\
    );
\s_axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005700"
    )
        port map (
      I0 => \^s_axi_awready_reg_0\,
      I1 => s_axi_awvalid,
      I2 => wr_st_reg_n_0,
      I3 => \^s_axi_arready_reg_0\,
      I4 => s_axi_arready_i_3_n_0,
      I5 => \^s_axi_bvalid_reg_0\,
      O => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(31),
      I1 => data21(31),
      I2 => s_axi_araddr(1),
      I3 => data22(31),
      I4 => s_axi_araddr(0),
      I5 => data23(31),
      O => \s_axi_rdata[31]_i_12_n_0\
    );
\s_axi_rdata[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][31]_i_1_n_0\,
      I1 => \control_registers[22][31]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(31),
      I4 => s_axi_araddr(0),
      I5 => data19(31),
      O => \s_axi_rdata[31]_i_13_n_0\
    );
\s_axi_rdata[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_20_n_0\,
      I1 => \s_axi_rdata[31]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(31),
      I4 => s_axi_araddr(0),
      I5 => data13(31),
      O => \s_axi_rdata[31]_i_14_n_0\
    );
\s_axi_rdata[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_22_n_0\,
      I1 => \s_axi_rdata[31]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(31),
      I4 => s_axi_araddr(0),
      I5 => data11(31),
      O => \s_axi_rdata[31]_i_15_n_0\
    );
\s_axi_rdata[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(31),
      I1 => data37(31),
      I2 => data38(31),
      I3 => s_axi_araddr(0),
      I4 => data39(31),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[31]_i_16_n_0\
    );
\s_axi_rdata[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(31),
      I1 => data33(31),
      I2 => data34(31),
      I3 => s_axi_araddr(0),
      I4 => data35(31),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[31]_i_17_n_0\
    );
\s_axi_rdata[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_24_n_0\,
      I1 => \s_axi_rdata[31]_i_25_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[31]_i_26_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[31]_i_27_n_0\,
      O => \s_axi_rdata[31]_i_18_n_0\
    );
\s_axi_rdata[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_28_n_0\,
      I1 => \s_axi_rdata[31]_i_29_n_0\,
      I2 => \s_axi_rdata[31]_i_30_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[31]_i_31_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[31]_i_19_n_0\
    );
\s_axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_3_n_0\,
      I1 => \s_axi_rdata[31]_i_4_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[31]_i_5_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[31]_i_7_n_0\,
      O => control_registers(31)
    );
\s_axi_rdata[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[29][31]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][31]\,
      O => \s_axi_rdata[31]_i_20_n_0\
    );
\s_axi_rdata[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_3_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][31]\,
      O => \s_axi_rdata[31]_i_21_n_0\
    );
\s_axi_rdata[31]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][31]\,
      O => \s_axi_rdata[31]_i_22_n_0\
    );
\s_axi_rdata[31]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[28][31]_i_2_n_0\,
      I2 => \control_registers[29][31]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][31]\,
      O => \s_axi_rdata[31]_i_23_n_0\
    );
\s_axi_rdata[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][31]\,
      O => \s_axi_rdata[31]_i_24_n_0\
    );
\s_axi_rdata[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][31]\,
      O => \s_axi_rdata[31]_i_25_n_0\
    );
\s_axi_rdata[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][31]_i_5_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[8][31]\,
      O => \s_axi_rdata[31]_i_26_n_0\
    );
\s_axi_rdata[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][31]\,
      O => \s_axi_rdata[31]_i_27_n_0\
    );
\s_axi_rdata[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][31]\,
      O => \s_axi_rdata[31]_i_28_n_0\
    );
\s_axi_rdata[31]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][31]\,
      O => \s_axi_rdata[31]_i_29_n_0\
    );
\s_axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(31),
      I1 => data1(31),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][31]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(31),
      O => \s_axi_rdata[31]_i_3_n_0\
    );
\s_axi_rdata[31]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][31]\,
      O => \s_axi_rdata[31]_i_30_n_0\
    );
\s_axi_rdata[31]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \control_registers[0][31]_i_5_n_0\,
      I2 => \control_registers[0][31]_i_3_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][31]\,
      O => \s_axi_rdata[31]_i_31_n_0\
    );
\s_axi_rdata[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_awaddr(2),
      I2 => s_axi_awaddr(4),
      I3 => s_axi_awaddr(5),
      O => \s_axi_rdata[31]_i_32_n_0\
    );
\s_axi_rdata[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_awaddr(0),
      O => \s_axi_rdata[31]_i_33_n_0\
    );
\s_axi_rdata[31]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_awaddr(4),
      I3 => s_axi_awaddr(0),
      I4 => s_axi_awaddr(2),
      I5 => s_axi_awaddr(1),
      O => \s_axi_rdata[31]_i_34_n_0\
    );
\s_axi_rdata[31]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_awaddr(2),
      I2 => s_axi_awaddr(0),
      I3 => s_axi_awaddr(3),
      I4 => s_axi_awaddr(5),
      I5 => s_axi_awaddr(4),
      O => \s_axi_rdata[31]_i_35_n_0\
    );
\s_axi_rdata[31]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_awaddr(3),
      O => \s_axi_rdata[31]_i_36_n_0\
    );
\s_axi_rdata[31]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_awaddr(1),
      O => \s_axi_rdata[31]_i_37_n_0\
    );
\s_axi_rdata[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_awaddr(3),
      O => \s_axi_rdata[31]_i_38_n_0\
    );
\s_axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][31]_i_1_n_0\,
      I1 => data5(31),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][31]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][31]_i_1_n_0\,
      O => \s_axi_rdata[31]_i_4_n_0\
    );
\s_axi_rdata[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_araddr(5),
      I2 => s_axi_araddr(4),
      O => \s_axi_rdata[31]_i_6_n_0\
    );
\s_axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_2_n_0\,
      I1 => \s_axi_rdata[3]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[3]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[3]_i_5_n_0\,
      O => control_registers(3)
    );
\s_axi_rdata[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(3),
      I1 => data21(3),
      I2 => s_axi_araddr(1),
      I3 => data22(3),
      I4 => s_axi_araddr(0),
      I5 => data23(3),
      O => \s_axi_rdata[3]_i_10_n_0\
    );
\s_axi_rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][3]_i_1_n_0\,
      I1 => \control_registers[22][3]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(3),
      I4 => s_axi_araddr(0),
      I5 => data19(3),
      O => \s_axi_rdata[3]_i_11_n_0\
    );
\s_axi_rdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_18_n_0\,
      I1 => \s_axi_rdata[3]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(3),
      I4 => s_axi_araddr(0),
      I5 => data13(3),
      O => \s_axi_rdata[3]_i_12_n_0\
    );
\s_axi_rdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_20_n_0\,
      I1 => \s_axi_rdata[3]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(3),
      I4 => s_axi_araddr(0),
      I5 => data11(3),
      O => \s_axi_rdata[3]_i_13_n_0\
    );
\s_axi_rdata[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(3),
      I1 => data37(3),
      I2 => data38(3),
      I3 => s_axi_araddr(0),
      I4 => data39(3),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[3]_i_14_n_0\
    );
\s_axi_rdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(3),
      I1 => data33(3),
      I2 => data34(3),
      I3 => s_axi_araddr(0),
      I4 => data35(3),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[3]_i_15_n_0\
    );
\s_axi_rdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_22_n_0\,
      I1 => \s_axi_rdata[3]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[3]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[3]_i_25_n_0\,
      O => \s_axi_rdata[3]_i_16_n_0\
    );
\s_axi_rdata[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_26_n_0\,
      I1 => \s_axi_rdata[3]_i_27_n_0\,
      I2 => \s_axi_rdata[3]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[3]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[3]_i_17_n_0\
    );
\s_axi_rdata[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][10]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][3]\,
      O => \s_axi_rdata[3]_i_18_n_0\
    );
\s_axi_rdata[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][3]\,
      O => \s_axi_rdata[3]_i_19_n_0\
    );
\s_axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(3),
      I1 => data1(3),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][3]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(3),
      O => \s_axi_rdata[3]_i_2_n_0\
    );
\s_axi_rdata[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][3]\,
      O => \s_axi_rdata[3]_i_20_n_0\
    );
\s_axi_rdata[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][3]\,
      O => \s_axi_rdata[3]_i_21_n_0\
    );
\s_axi_rdata[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][3]\,
      O => \s_axi_rdata[3]_i_22_n_0\
    );
\s_axi_rdata[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][3]\,
      O => \s_axi_rdata[3]_i_23_n_0\
    );
\s_axi_rdata[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][3]\,
      O => \s_axi_rdata[3]_i_24_n_0\
    );
\s_axi_rdata[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][3]\,
      O => \s_axi_rdata[3]_i_25_n_0\
    );
\s_axi_rdata[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][3]\,
      O => \s_axi_rdata[3]_i_26_n_0\
    );
\s_axi_rdata[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][3]\,
      O => \s_axi_rdata[3]_i_27_n_0\
    );
\s_axi_rdata[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][3]\,
      O => \s_axi_rdata[3]_i_28_n_0\
    );
\s_axi_rdata[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][3]\,
      O => \s_axi_rdata[3]_i_29_n_0\
    );
\s_axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][3]_i_1_n_0\,
      I1 => \control_registers[34][3]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][3]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][3]_i_1_n_0\,
      O => \s_axi_rdata[3]_i_3_n_0\
    );
\s_axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_2_n_0\,
      I1 => \s_axi_rdata[4]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[4]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[4]_i_5_n_0\,
      O => control_registers(4)
    );
\s_axi_rdata[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(4),
      I1 => data21(4),
      I2 => s_axi_araddr(1),
      I3 => data22(4),
      I4 => s_axi_araddr(0),
      I5 => data23(4),
      O => \s_axi_rdata[4]_i_10_n_0\
    );
\s_axi_rdata[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][4]_i_1_n_0\,
      I1 => \control_registers[22][4]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(4),
      I4 => s_axi_araddr(0),
      I5 => data19(4),
      O => \s_axi_rdata[4]_i_11_n_0\
    );
\s_axi_rdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_18_n_0\,
      I1 => \s_axi_rdata[4]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(4),
      I4 => s_axi_araddr(0),
      I5 => data13(4),
      O => \s_axi_rdata[4]_i_12_n_0\
    );
\s_axi_rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_20_n_0\,
      I1 => \s_axi_rdata[4]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(4),
      I4 => s_axi_araddr(0),
      I5 => data11(4),
      O => \s_axi_rdata[4]_i_13_n_0\
    );
\s_axi_rdata[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(4),
      I1 => data37(4),
      I2 => data38(4),
      I3 => s_axi_araddr(0),
      I4 => data39(4),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[4]_i_14_n_0\
    );
\s_axi_rdata[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(4),
      I1 => data33(4),
      I2 => data34(4),
      I3 => s_axi_araddr(0),
      I4 => data35(4),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[4]_i_15_n_0\
    );
\s_axi_rdata[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_22_n_0\,
      I1 => \s_axi_rdata[4]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[4]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[4]_i_25_n_0\,
      O => \s_axi_rdata[4]_i_16_n_0\
    );
\s_axi_rdata[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_26_n_0\,
      I1 => \s_axi_rdata[4]_i_27_n_0\,
      I2 => \s_axi_rdata[4]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[4]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[4]_i_17_n_0\
    );
\s_axi_rdata[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][10]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][4]\,
      O => \s_axi_rdata[4]_i_18_n_0\
    );
\s_axi_rdata[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][4]\,
      O => \s_axi_rdata[4]_i_19_n_0\
    );
\s_axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(4),
      I1 => data1(4),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][4]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(4),
      O => \s_axi_rdata[4]_i_2_n_0\
    );
\s_axi_rdata[4]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][4]\,
      O => \s_axi_rdata[4]_i_20_n_0\
    );
\s_axi_rdata[4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][4]\,
      O => \s_axi_rdata[4]_i_21_n_0\
    );
\s_axi_rdata[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][4]\,
      O => \s_axi_rdata[4]_i_22_n_0\
    );
\s_axi_rdata[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][4]\,
      O => \s_axi_rdata[4]_i_23_n_0\
    );
\s_axi_rdata[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][4]\,
      O => \s_axi_rdata[4]_i_24_n_0\
    );
\s_axi_rdata[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][4]\,
      O => \s_axi_rdata[4]_i_25_n_0\
    );
\s_axi_rdata[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][4]\,
      O => \s_axi_rdata[4]_i_26_n_0\
    );
\s_axi_rdata[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][4]\,
      O => \s_axi_rdata[4]_i_27_n_0\
    );
\s_axi_rdata[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][4]\,
      O => \s_axi_rdata[4]_i_28_n_0\
    );
\s_axi_rdata[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][4]\,
      O => \s_axi_rdata[4]_i_29_n_0\
    );
\s_axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][4]_i_1_n_0\,
      I1 => \control_registers[34][4]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][4]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][4]_i_1_n_0\,
      O => \s_axi_rdata[4]_i_3_n_0\
    );
\s_axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_2_n_0\,
      I1 => \s_axi_rdata[5]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[5]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[5]_i_5_n_0\,
      O => control_registers(5)
    );
\s_axi_rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(5),
      I1 => data21(5),
      I2 => s_axi_araddr(1),
      I3 => data22(5),
      I4 => s_axi_araddr(0),
      I5 => data23(5),
      O => \s_axi_rdata[5]_i_10_n_0\
    );
\s_axi_rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][5]_i_1_n_0\,
      I1 => \control_registers[22][5]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(5),
      I4 => s_axi_araddr(0),
      I5 => data19(5),
      O => \s_axi_rdata[5]_i_11_n_0\
    );
\s_axi_rdata[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_18_n_0\,
      I1 => \s_axi_rdata[5]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(5),
      I4 => s_axi_araddr(0),
      I5 => data13(5),
      O => \s_axi_rdata[5]_i_12_n_0\
    );
\s_axi_rdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_20_n_0\,
      I1 => \s_axi_rdata[5]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(5),
      I4 => s_axi_araddr(0),
      I5 => data11(5),
      O => \s_axi_rdata[5]_i_13_n_0\
    );
\s_axi_rdata[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(5),
      I1 => data37(5),
      I2 => data38(5),
      I3 => s_axi_araddr(0),
      I4 => data39(5),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[5]_i_14_n_0\
    );
\s_axi_rdata[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(5),
      I1 => data33(5),
      I2 => data34(5),
      I3 => s_axi_araddr(0),
      I4 => data35(5),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[5]_i_15_n_0\
    );
\s_axi_rdata[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_22_n_0\,
      I1 => \s_axi_rdata[5]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[5]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[5]_i_25_n_0\,
      O => \s_axi_rdata[5]_i_16_n_0\
    );
\s_axi_rdata[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_26_n_0\,
      I1 => \s_axi_rdata[5]_i_27_n_0\,
      I2 => \s_axi_rdata[5]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[5]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[5]_i_17_n_0\
    );
\s_axi_rdata[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][10]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][5]\,
      O => \s_axi_rdata[5]_i_18_n_0\
    );
\s_axi_rdata[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][5]\,
      O => \s_axi_rdata[5]_i_19_n_0\
    );
\s_axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(5),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][5]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(5),
      O => \s_axi_rdata[5]_i_2_n_0\
    );
\s_axi_rdata[5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][5]\,
      O => \s_axi_rdata[5]_i_20_n_0\
    );
\s_axi_rdata[5]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][5]\,
      O => \s_axi_rdata[5]_i_21_n_0\
    );
\s_axi_rdata[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][5]\,
      O => \s_axi_rdata[5]_i_22_n_0\
    );
\s_axi_rdata[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][5]\,
      O => \s_axi_rdata[5]_i_23_n_0\
    );
\s_axi_rdata[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][5]\,
      O => \s_axi_rdata[5]_i_24_n_0\
    );
\s_axi_rdata[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][5]\,
      O => \s_axi_rdata[5]_i_25_n_0\
    );
\s_axi_rdata[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][5]\,
      O => \s_axi_rdata[5]_i_26_n_0\
    );
\s_axi_rdata[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][5]\,
      O => \s_axi_rdata[5]_i_27_n_0\
    );
\s_axi_rdata[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][5]\,
      O => \s_axi_rdata[5]_i_28_n_0\
    );
\s_axi_rdata[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][5]\,
      O => \s_axi_rdata[5]_i_29_n_0\
    );
\s_axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][5]_i_1_n_0\,
      I1 => \control_registers[34][5]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][5]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][5]_i_1_n_0\,
      O => \s_axi_rdata[5]_i_3_n_0\
    );
\s_axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_2_n_0\,
      I1 => \s_axi_rdata[6]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[6]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[6]_i_5_n_0\,
      O => control_registers(6)
    );
\s_axi_rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(6),
      I1 => data21(6),
      I2 => s_axi_araddr(1),
      I3 => data22(6),
      I4 => s_axi_araddr(0),
      I5 => data23(6),
      O => \s_axi_rdata[6]_i_10_n_0\
    );
\s_axi_rdata[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][6]_i_1_n_0\,
      I1 => \control_registers[22][6]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(6),
      I4 => s_axi_araddr(0),
      I5 => data19(6),
      O => \s_axi_rdata[6]_i_11_n_0\
    );
\s_axi_rdata[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_18_n_0\,
      I1 => \s_axi_rdata[6]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(6),
      I4 => s_axi_araddr(0),
      I5 => data13(6),
      O => \s_axi_rdata[6]_i_12_n_0\
    );
\s_axi_rdata[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_20_n_0\,
      I1 => \s_axi_rdata[6]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(6),
      I4 => s_axi_araddr(0),
      I5 => data11(6),
      O => \s_axi_rdata[6]_i_13_n_0\
    );
\s_axi_rdata[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(6),
      I1 => data37(6),
      I2 => data38(6),
      I3 => s_axi_araddr(0),
      I4 => data39(6),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[6]_i_14_n_0\
    );
\s_axi_rdata[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(6),
      I1 => data33(6),
      I2 => data34(6),
      I3 => s_axi_araddr(0),
      I4 => data35(6),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[6]_i_15_n_0\
    );
\s_axi_rdata[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_22_n_0\,
      I1 => \s_axi_rdata[6]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[6]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[6]_i_25_n_0\,
      O => \s_axi_rdata[6]_i_16_n_0\
    );
\s_axi_rdata[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_26_n_0\,
      I1 => \s_axi_rdata[6]_i_27_n_0\,
      I2 => \s_axi_rdata[6]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[6]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[6]_i_17_n_0\
    );
\s_axi_rdata[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][10]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][6]\,
      O => \s_axi_rdata[6]_i_18_n_0\
    );
\s_axi_rdata[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][6]\,
      O => \s_axi_rdata[6]_i_19_n_0\
    );
\s_axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(6),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][6]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(6),
      O => \s_axi_rdata[6]_i_2_n_0\
    );
\s_axi_rdata[6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][6]\,
      O => \s_axi_rdata[6]_i_20_n_0\
    );
\s_axi_rdata[6]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][6]\,
      O => \s_axi_rdata[6]_i_21_n_0\
    );
\s_axi_rdata[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][6]\,
      O => \s_axi_rdata[6]_i_22_n_0\
    );
\s_axi_rdata[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][6]\,
      O => \s_axi_rdata[6]_i_23_n_0\
    );
\s_axi_rdata[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][6]\,
      O => \s_axi_rdata[6]_i_24_n_0\
    );
\s_axi_rdata[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][6]\,
      O => \s_axi_rdata[6]_i_25_n_0\
    );
\s_axi_rdata[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][6]\,
      O => \s_axi_rdata[6]_i_26_n_0\
    );
\s_axi_rdata[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][6]\,
      O => \s_axi_rdata[6]_i_27_n_0\
    );
\s_axi_rdata[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][6]\,
      O => \s_axi_rdata[6]_i_28_n_0\
    );
\s_axi_rdata[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][6]\,
      O => \s_axi_rdata[6]_i_29_n_0\
    );
\s_axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][6]_i_1_n_0\,
      I1 => \control_registers[34][6]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][6]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][6]_i_1_n_0\,
      O => \s_axi_rdata[6]_i_3_n_0\
    );
\s_axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_2_n_0\,
      I1 => \s_axi_rdata[7]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[7]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[7]_i_5_n_0\,
      O => control_registers(7)
    );
\s_axi_rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(7),
      I1 => data21(7),
      I2 => s_axi_araddr(1),
      I3 => data22(7),
      I4 => s_axi_araddr(0),
      I5 => data23(7),
      O => \s_axi_rdata[7]_i_10_n_0\
    );
\s_axi_rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][7]_i_1_n_0\,
      I1 => \control_registers[22][7]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(7),
      I4 => s_axi_araddr(0),
      I5 => data19(7),
      O => \s_axi_rdata[7]_i_11_n_0\
    );
\s_axi_rdata[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_18_n_0\,
      I1 => \s_axi_rdata[7]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(7),
      I4 => s_axi_araddr(0),
      I5 => data13(7),
      O => \s_axi_rdata[7]_i_12_n_0\
    );
\s_axi_rdata[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_20_n_0\,
      I1 => \s_axi_rdata[7]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(7),
      I4 => s_axi_araddr(0),
      I5 => data11(7),
      O => \s_axi_rdata[7]_i_13_n_0\
    );
\s_axi_rdata[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(7),
      I1 => data37(7),
      I2 => data38(7),
      I3 => s_axi_araddr(0),
      I4 => data39(7),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[7]_i_14_n_0\
    );
\s_axi_rdata[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(7),
      I1 => data33(7),
      I2 => data34(7),
      I3 => s_axi_araddr(0),
      I4 => data35(7),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[7]_i_15_n_0\
    );
\s_axi_rdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_22_n_0\,
      I1 => \s_axi_rdata[7]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[7]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[7]_i_25_n_0\,
      O => \s_axi_rdata[7]_i_16_n_0\
    );
\s_axi_rdata[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_26_n_0\,
      I1 => \s_axi_rdata[7]_i_27_n_0\,
      I2 => \s_axi_rdata[7]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[7]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[7]_i_17_n_0\
    );
\s_axi_rdata[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][10]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][7]\,
      O => \s_axi_rdata[7]_i_18_n_0\
    );
\s_axi_rdata[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][7]\,
      O => \s_axi_rdata[7]_i_19_n_0\
    );
\s_axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(7),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][7]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(7),
      O => \s_axi_rdata[7]_i_2_n_0\
    );
\s_axi_rdata[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][7]\,
      O => \s_axi_rdata[7]_i_20_n_0\
    );
\s_axi_rdata[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][7]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][7]\,
      O => \s_axi_rdata[7]_i_21_n_0\
    );
\s_axi_rdata[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][7]\,
      O => \s_axi_rdata[7]_i_22_n_0\
    );
\s_axi_rdata[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][7]\,
      O => \s_axi_rdata[7]_i_23_n_0\
    );
\s_axi_rdata[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][7]\,
      O => \s_axi_rdata[7]_i_24_n_0\
    );
\s_axi_rdata[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][7]\,
      O => \s_axi_rdata[7]_i_25_n_0\
    );
\s_axi_rdata[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][7]\,
      O => \s_axi_rdata[7]_i_26_n_0\
    );
\s_axi_rdata[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][7]\,
      O => \s_axi_rdata[7]_i_27_n_0\
    );
\s_axi_rdata[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][7]\,
      O => \s_axi_rdata[7]_i_28_n_0\
    );
\s_axi_rdata[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][7]\,
      O => \s_axi_rdata[7]_i_29_n_0\
    );
\s_axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][7]_i_1_n_0\,
      I1 => data5(7),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][7]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][7]_i_1_n_0\,
      O => \s_axi_rdata[7]_i_3_n_0\
    );
\s_axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_2_n_0\,
      I1 => \s_axi_rdata[8]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[8]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[8]_i_5_n_0\,
      O => control_registers(8)
    );
\s_axi_rdata[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(8),
      I1 => data21(8),
      I2 => s_axi_araddr(1),
      I3 => data22(8),
      I4 => s_axi_araddr(0),
      I5 => data23(8),
      O => \s_axi_rdata[8]_i_10_n_0\
    );
\s_axi_rdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][8]_i_1_n_0\,
      I1 => \control_registers[22][8]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(8),
      I4 => s_axi_araddr(0),
      I5 => data19(8),
      O => \s_axi_rdata[8]_i_11_n_0\
    );
\s_axi_rdata[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_18_n_0\,
      I1 => \s_axi_rdata[8]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(8),
      I4 => s_axi_araddr(0),
      I5 => data13(8),
      O => \s_axi_rdata[8]_i_12_n_0\
    );
\s_axi_rdata[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_20_n_0\,
      I1 => \s_axi_rdata[8]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(8),
      I4 => s_axi_araddr(0),
      I5 => data11(8),
      O => \s_axi_rdata[8]_i_13_n_0\
    );
\s_axi_rdata[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(8),
      I1 => data37(8),
      I2 => data38(8),
      I3 => s_axi_araddr(0),
      I4 => data39(8),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[8]_i_14_n_0\
    );
\s_axi_rdata[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(8),
      I1 => data33(8),
      I2 => data34(8),
      I3 => s_axi_araddr(0),
      I4 => data35(8),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[8]_i_15_n_0\
    );
\s_axi_rdata[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_22_n_0\,
      I1 => \s_axi_rdata[8]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[8]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[8]_i_25_n_0\,
      O => \s_axi_rdata[8]_i_16_n_0\
    );
\s_axi_rdata[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_26_n_0\,
      I1 => \s_axi_rdata[8]_i_27_n_0\,
      I2 => \s_axi_rdata[8]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[8]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[8]_i_17_n_0\
    );
\s_axi_rdata[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[29][7]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][10]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][8]\,
      O => \s_axi_rdata[8]_i_18_n_0\
    );
\s_axi_rdata[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][8]\,
      O => \s_axi_rdata[8]_i_19_n_0\
    );
\s_axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(8),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][8]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(8),
      O => \s_axi_rdata[8]_i_2_n_0\
    );
\s_axi_rdata[8]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][8]\,
      O => \s_axi_rdata[8]_i_20_n_0\
    );
\s_axi_rdata[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][8]\,
      O => \s_axi_rdata[8]_i_21_n_0\
    );
\s_axi_rdata[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][8]\,
      O => \s_axi_rdata[8]_i_22_n_0\
    );
\s_axi_rdata[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][8]\,
      O => \s_axi_rdata[8]_i_23_n_0\
    );
\s_axi_rdata[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][8]\,
      O => \s_axi_rdata[8]_i_24_n_0\
    );
\s_axi_rdata[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][8]\,
      O => \s_axi_rdata[8]_i_25_n_0\
    );
\s_axi_rdata[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][8]\,
      O => \s_axi_rdata[8]_i_26_n_0\
    );
\s_axi_rdata[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][8]\,
      O => \s_axi_rdata[8]_i_27_n_0\
    );
\s_axi_rdata[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][8]\,
      O => \s_axi_rdata[8]_i_28_n_0\
    );
\s_axi_rdata[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][8]\,
      O => \s_axi_rdata[8]_i_29_n_0\
    );
\s_axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][8]_i_1_n_0\,
      I1 => \control_registers[34][8]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][8]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][8]_i_1_n_0\,
      O => \s_axi_rdata[8]_i_3_n_0\
    );
\s_axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_2_n_0\,
      I1 => \s_axi_rdata[9]_i_3_n_0\,
      I2 => s_axi_araddr(5),
      I3 => \s_axi_rdata_reg[9]_i_4_n_0\,
      I4 => \s_axi_rdata[31]_i_6_n_0\,
      I5 => \s_axi_rdata_reg[9]_i_5_n_0\,
      O => control_registers(9)
    );
\s_axi_rdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data20(9),
      I1 => data21(9),
      I2 => s_axi_araddr(1),
      I3 => data22(9),
      I4 => s_axi_araddr(0),
      I5 => data23(9),
      O => \s_axi_rdata[9]_i_10_n_0\
    );
\s_axi_rdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[23][9]_i_1_n_0\,
      I1 => \control_registers[22][9]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data18(9),
      I4 => s_axi_araddr(0),
      I5 => data19(9),
      O => \s_axi_rdata[9]_i_11_n_0\
    );
\s_axi_rdata[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F505F3F3F5050303"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_18_n_0\,
      I1 => \s_axi_rdata[9]_i_19_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data12(9),
      I4 => s_axi_araddr(0),
      I5 => data13(9),
      O => \s_axi_rdata[9]_i_12_n_0\
    );
\s_axi_rdata[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_20_n_0\,
      I1 => \s_axi_rdata[9]_i_21_n_0\,
      I2 => s_axi_araddr(1),
      I3 => data10(9),
      I4 => s_axi_araddr(0),
      I5 => data11(9),
      O => \s_axi_rdata[9]_i_13_n_0\
    );
\s_axi_rdata[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data36(9),
      I1 => data37(9),
      I2 => data38(9),
      I3 => s_axi_araddr(0),
      I4 => data39(9),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[9]_i_14_n_0\
    );
\s_axi_rdata[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => data32(9),
      I1 => data33(9),
      I2 => data34(9),
      I3 => s_axi_araddr(0),
      I4 => data35(9),
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[9]_i_15_n_0\
    );
\s_axi_rdata[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_22_n_0\,
      I1 => \s_axi_rdata[9]_i_23_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \s_axi_rdata[9]_i_24_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \s_axi_rdata[9]_i_25_n_0\,
      O => \s_axi_rdata[9]_i_16_n_0\
    );
\s_axi_rdata[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_26_n_0\,
      I1 => \s_axi_rdata[9]_i_27_n_0\,
      I2 => \s_axi_rdata[9]_i_28_n_0\,
      I3 => s_axi_araddr(0),
      I4 => \s_axi_rdata[9]_i_29_n_0\,
      I5 => s_axi_araddr(1),
      O => \s_axi_rdata[9]_i_17_n_0\
    );
\s_axi_rdata[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[29][15]_i_2_n_0\,
      I2 => \s_axi_rdata[31]_i_32_n_0\,
      I3 => \s_axi_rdata[31]_i_33_n_0\,
      I4 => \control_registers[28][10]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[25][9]\,
      O => \s_axi_rdata[9]_i_18_n_0\
    );
\s_axi_rdata[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[29][10]_i_2_n_0\,
      I3 => \control_registers[27][31]_i_2_n_0\,
      I4 => \control_registers[27][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[24][9]\,
      O => \s_axi_rdata[9]_i_19_n_0\
    );
\s_axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data0(9),
      I1 => data1(9),
      I2 => s_axi_araddr(1),
      I3 => \control_registers[37][9]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => data3(9),
      O => \s_axi_rdata[9]_i_2_n_0\
    );
\s_axi_rdata[9]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_34_n_0\,
      I4 => \control_registers_reg_n_0_[31][9]\,
      O => \s_axi_rdata[9]_i_20_n_0\
    );
\s_axi_rdata[9]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[28][10]_i_2_n_0\,
      I2 => \control_registers[29][15]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_35_n_0\,
      I4 => \control_registers_reg_n_0_[30][9]\,
      O => \s_axi_rdata[9]_i_21_n_0\
    );
\s_axi_rdata[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \s_axi_rdata[31]_i_36_n_0\,
      I4 => \control_registers[34][31]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[10][9]\,
      O => \s_axi_rdata[9]_i_22_n_0\
    );
\s_axi_rdata[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \s_axi_rdata[31]_i_37_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[11][9]\,
      O => \s_axi_rdata[9]_i_23_n_0\
    );
\s_axi_rdata[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[14][31]_i_3_n_0\,
      I2 => \control_registers[0][16]_i_2_n_0\,
      I3 => \control_registers[32][31]_i_2_n_0\,
      I4 => \control_registers[5][15]_i_2_n_0\,
      I5 => \control_registers_reg_n_0_[8][9]\,
      O => \s_axi_rdata[9]_i_24_n_0\
    );
\s_axi_rdata[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[32][31]_i_2_n_0\,
      I2 => \control_registers[7][31]_i_3_n_0\,
      I3 => \control_registers[5][15]_i_2_n_0\,
      I4 => \s_axi_rdata[31]_i_33_n_0\,
      I5 => \control_registers_reg_n_0_[9][9]\,
      O => \s_axi_rdata[9]_i_25_n_0\
    );
\s_axi_rdata[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFD"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[5][31]_i_2_n_0\,
      I2 => \control_registers[5][15]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \s_axi_rdata[31]_i_38_n_0\,
      I5 => \control_registers_reg_n_0_[13][9]\,
      O => \s_axi_rdata[9]_i_26_n_0\
    );
\s_axi_rdata[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[0][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[12][9]\,
      O => \s_axi_rdata[9]_i_27_n_0\
    );
\s_axi_rdata[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[7][31]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[7][31]_i_3_n_0\,
      I4 => \control_registers[12][31]_i_3_n_0\,
      I5 => \control_registers_reg_n_0_[15][9]\,
      O => \s_axi_rdata[9]_i_28_n_0\
    );
\s_axi_rdata[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFDF"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \control_registers[0][16]_i_2_n_0\,
      I2 => \control_registers[0][10]_i_2_n_0\,
      I3 => \control_registers[14][31]_i_3_n_0\,
      I4 => \control_registers[38][31]_i_4_n_0\,
      I5 => \control_registers_reg_n_0_[14][9]\,
      O => \s_axi_rdata[9]_i_29_n_0\
    );
\s_axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \control_registers[35][9]_i_1_n_0\,
      I1 => \control_registers[34][9]_i_1_n_0\,
      I2 => s_axi_araddr(1),
      I3 => \control_registers[33][9]_i_1_n_0\,
      I4 => s_axi_araddr(0),
      I5 => \control_registers[32][9]_i_1_n_0\,
      O => \s_axi_rdata[9]_i_3_n_0\
    );
\s_axi_rdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(0),
      Q => s_axi_rdata(0),
      R => '0'
    );
\s_axi_rdata_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[0]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[0]_i_7_n_0\,
      O => \s_axi_rdata_reg[0]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[0]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[0]_i_9_n_0\,
      O => \s_axi_rdata_reg[0]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[0]_i_10_n_0\,
      I1 => \s_axi_rdata[0]_i_11_n_0\,
      O => \s_axi_rdata_reg[0]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[0]_i_12_n_0\,
      I1 => \s_axi_rdata[0]_i_13_n_0\,
      O => \s_axi_rdata_reg[0]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[0]_i_14_n_0\,
      I1 => \s_axi_rdata[0]_i_15_n_0\,
      O => \s_axi_rdata_reg[0]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[0]_i_16_n_0\,
      I1 => \s_axi_rdata[0]_i_17_n_0\,
      O => \s_axi_rdata_reg[0]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(10),
      Q => s_axi_rdata(10),
      R => '0'
    );
\s_axi_rdata_reg[10]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[10]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[10]_i_7_n_0\,
      O => \s_axi_rdata_reg[10]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[10]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[10]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[10]_i_9_n_0\,
      O => \s_axi_rdata_reg[10]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[10]_i_10_n_0\,
      I1 => \s_axi_rdata[10]_i_11_n_0\,
      O => \s_axi_rdata_reg[10]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[10]_i_12_n_0\,
      I1 => \s_axi_rdata[10]_i_13_n_0\,
      O => \s_axi_rdata_reg[10]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[10]_i_14_n_0\,
      I1 => \s_axi_rdata[10]_i_15_n_0\,
      O => \s_axi_rdata_reg[10]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[10]_i_16_n_0\,
      I1 => \s_axi_rdata[10]_i_17_n_0\,
      O => \s_axi_rdata_reg[10]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(11),
      Q => s_axi_rdata(11),
      R => '0'
    );
\s_axi_rdata_reg[11]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[11]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[11]_i_7_n_0\,
      O => \s_axi_rdata_reg[11]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[11]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[11]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[11]_i_9_n_0\,
      O => \s_axi_rdata_reg[11]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[11]_i_10_n_0\,
      I1 => \s_axi_rdata[11]_i_11_n_0\,
      O => \s_axi_rdata_reg[11]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[11]_i_12_n_0\,
      I1 => \s_axi_rdata[11]_i_13_n_0\,
      O => \s_axi_rdata_reg[11]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[11]_i_14_n_0\,
      I1 => \s_axi_rdata[11]_i_15_n_0\,
      O => \s_axi_rdata_reg[11]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[11]_i_16_n_0\,
      I1 => \s_axi_rdata[11]_i_17_n_0\,
      O => \s_axi_rdata_reg[11]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(12),
      Q => s_axi_rdata(12),
      R => '0'
    );
\s_axi_rdata_reg[12]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[12]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[12]_i_7_n_0\,
      O => \s_axi_rdata_reg[12]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[12]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[12]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[12]_i_9_n_0\,
      O => \s_axi_rdata_reg[12]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[12]_i_10_n_0\,
      I1 => \s_axi_rdata[12]_i_11_n_0\,
      O => \s_axi_rdata_reg[12]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[12]_i_12_n_0\,
      I1 => \s_axi_rdata[12]_i_13_n_0\,
      O => \s_axi_rdata_reg[12]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[12]_i_14_n_0\,
      I1 => \s_axi_rdata[12]_i_15_n_0\,
      O => \s_axi_rdata_reg[12]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[12]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[12]_i_16_n_0\,
      I1 => \s_axi_rdata[12]_i_17_n_0\,
      O => \s_axi_rdata_reg[12]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(13),
      Q => s_axi_rdata(13),
      R => '0'
    );
\s_axi_rdata_reg[13]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[13]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[13]_i_7_n_0\,
      O => \s_axi_rdata_reg[13]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[13]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[13]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[13]_i_9_n_0\,
      O => \s_axi_rdata_reg[13]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[13]_i_10_n_0\,
      I1 => \s_axi_rdata[13]_i_11_n_0\,
      O => \s_axi_rdata_reg[13]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[13]_i_12_n_0\,
      I1 => \s_axi_rdata[13]_i_13_n_0\,
      O => \s_axi_rdata_reg[13]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[13]_i_14_n_0\,
      I1 => \s_axi_rdata[13]_i_15_n_0\,
      O => \s_axi_rdata_reg[13]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[13]_i_16_n_0\,
      I1 => \s_axi_rdata[13]_i_17_n_0\,
      O => \s_axi_rdata_reg[13]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(14),
      Q => s_axi_rdata(14),
      R => '0'
    );
\s_axi_rdata_reg[14]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[14]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[14]_i_7_n_0\,
      O => \s_axi_rdata_reg[14]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[14]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[14]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[14]_i_9_n_0\,
      O => \s_axi_rdata_reg[14]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[14]_i_10_n_0\,
      I1 => \s_axi_rdata[14]_i_11_n_0\,
      O => \s_axi_rdata_reg[14]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[14]_i_12_n_0\,
      I1 => \s_axi_rdata[14]_i_13_n_0\,
      O => \s_axi_rdata_reg[14]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[14]_i_14_n_0\,
      I1 => \s_axi_rdata[14]_i_15_n_0\,
      O => \s_axi_rdata_reg[14]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[14]_i_16_n_0\,
      I1 => \s_axi_rdata[14]_i_17_n_0\,
      O => \s_axi_rdata_reg[14]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(15),
      Q => s_axi_rdata(15),
      R => '0'
    );
\s_axi_rdata_reg[15]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[15]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[15]_i_7_n_0\,
      O => \s_axi_rdata_reg[15]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[15]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[15]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[15]_i_9_n_0\,
      O => \s_axi_rdata_reg[15]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[15]_i_10_n_0\,
      I1 => \s_axi_rdata[15]_i_11_n_0\,
      O => \s_axi_rdata_reg[15]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[15]_i_12_n_0\,
      I1 => \s_axi_rdata[15]_i_13_n_0\,
      O => \s_axi_rdata_reg[15]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[15]_i_14_n_0\,
      I1 => \s_axi_rdata[15]_i_15_n_0\,
      O => \s_axi_rdata_reg[15]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[15]_i_16_n_0\,
      I1 => \s_axi_rdata[15]_i_17_n_0\,
      O => \s_axi_rdata_reg[15]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(16),
      Q => s_axi_rdata(16),
      R => '0'
    );
\s_axi_rdata_reg[16]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[16]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[16]_i_7_n_0\,
      O => \s_axi_rdata_reg[16]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[16]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[16]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[16]_i_9_n_0\,
      O => \s_axi_rdata_reg[16]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[16]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[16]_i_10_n_0\,
      I1 => \s_axi_rdata[16]_i_11_n_0\,
      O => \s_axi_rdata_reg[16]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[16]_i_12_n_0\,
      I1 => \s_axi_rdata[16]_i_13_n_0\,
      O => \s_axi_rdata_reg[16]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[16]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[16]_i_14_n_0\,
      I1 => \s_axi_rdata[16]_i_15_n_0\,
      O => \s_axi_rdata_reg[16]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[16]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[16]_i_16_n_0\,
      I1 => \s_axi_rdata[16]_i_17_n_0\,
      O => \s_axi_rdata_reg[16]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(17),
      Q => s_axi_rdata(17),
      R => '0'
    );
\s_axi_rdata_reg[17]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[17]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[17]_i_7_n_0\,
      O => \s_axi_rdata_reg[17]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[17]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[17]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[17]_i_9_n_0\,
      O => \s_axi_rdata_reg[17]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[17]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[17]_i_10_n_0\,
      I1 => \s_axi_rdata[17]_i_11_n_0\,
      O => \s_axi_rdata_reg[17]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[17]_i_12_n_0\,
      I1 => \s_axi_rdata[17]_i_13_n_0\,
      O => \s_axi_rdata_reg[17]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[17]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[17]_i_14_n_0\,
      I1 => \s_axi_rdata[17]_i_15_n_0\,
      O => \s_axi_rdata_reg[17]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[17]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[17]_i_16_n_0\,
      I1 => \s_axi_rdata[17]_i_17_n_0\,
      O => \s_axi_rdata_reg[17]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(18),
      Q => s_axi_rdata(18),
      R => '0'
    );
\s_axi_rdata_reg[18]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[18]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[18]_i_7_n_0\,
      O => \s_axi_rdata_reg[18]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[18]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[18]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[18]_i_9_n_0\,
      O => \s_axi_rdata_reg[18]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[18]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[18]_i_10_n_0\,
      I1 => \s_axi_rdata[18]_i_11_n_0\,
      O => \s_axi_rdata_reg[18]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[18]_i_12_n_0\,
      I1 => \s_axi_rdata[18]_i_13_n_0\,
      O => \s_axi_rdata_reg[18]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[18]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[18]_i_14_n_0\,
      I1 => \s_axi_rdata[18]_i_15_n_0\,
      O => \s_axi_rdata_reg[18]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[18]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[18]_i_16_n_0\,
      I1 => \s_axi_rdata[18]_i_17_n_0\,
      O => \s_axi_rdata_reg[18]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(19),
      Q => s_axi_rdata(19),
      R => '0'
    );
\s_axi_rdata_reg[19]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[19]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[19]_i_7_n_0\,
      O => \s_axi_rdata_reg[19]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[19]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[19]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[19]_i_9_n_0\,
      O => \s_axi_rdata_reg[19]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[19]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[19]_i_10_n_0\,
      I1 => \s_axi_rdata[19]_i_11_n_0\,
      O => \s_axi_rdata_reg[19]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[19]_i_12_n_0\,
      I1 => \s_axi_rdata[19]_i_13_n_0\,
      O => \s_axi_rdata_reg[19]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[19]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[19]_i_14_n_0\,
      I1 => \s_axi_rdata[19]_i_15_n_0\,
      O => \s_axi_rdata_reg[19]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[19]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[19]_i_16_n_0\,
      I1 => \s_axi_rdata[19]_i_17_n_0\,
      O => \s_axi_rdata_reg[19]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(1),
      Q => s_axi_rdata(1),
      R => '0'
    );
\s_axi_rdata_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[1]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[1]_i_7_n_0\,
      O => \s_axi_rdata_reg[1]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[1]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[1]_i_9_n_0\,
      O => \s_axi_rdata_reg[1]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[1]_i_10_n_0\,
      I1 => \s_axi_rdata[1]_i_11_n_0\,
      O => \s_axi_rdata_reg[1]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[1]_i_12_n_0\,
      I1 => \s_axi_rdata[1]_i_13_n_0\,
      O => \s_axi_rdata_reg[1]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[1]_i_14_n_0\,
      I1 => \s_axi_rdata[1]_i_15_n_0\,
      O => \s_axi_rdata_reg[1]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[1]_i_16_n_0\,
      I1 => \s_axi_rdata[1]_i_17_n_0\,
      O => \s_axi_rdata_reg[1]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(20),
      Q => s_axi_rdata(20),
      R => '0'
    );
\s_axi_rdata_reg[20]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[20]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[20]_i_7_n_0\,
      O => \s_axi_rdata_reg[20]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[20]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[20]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[20]_i_9_n_0\,
      O => \s_axi_rdata_reg[20]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[20]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[20]_i_10_n_0\,
      I1 => \s_axi_rdata[20]_i_11_n_0\,
      O => \s_axi_rdata_reg[20]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[20]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[20]_i_12_n_0\,
      I1 => \s_axi_rdata[20]_i_13_n_0\,
      O => \s_axi_rdata_reg[20]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[20]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[20]_i_14_n_0\,
      I1 => \s_axi_rdata[20]_i_15_n_0\,
      O => \s_axi_rdata_reg[20]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[20]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[20]_i_16_n_0\,
      I1 => \s_axi_rdata[20]_i_17_n_0\,
      O => \s_axi_rdata_reg[20]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(21),
      Q => s_axi_rdata(21),
      R => '0'
    );
\s_axi_rdata_reg[21]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[21]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[21]_i_7_n_0\,
      O => \s_axi_rdata_reg[21]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[21]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[21]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[21]_i_9_n_0\,
      O => \s_axi_rdata_reg[21]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[21]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[21]_i_10_n_0\,
      I1 => \s_axi_rdata[21]_i_11_n_0\,
      O => \s_axi_rdata_reg[21]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[21]_i_12_n_0\,
      I1 => \s_axi_rdata[21]_i_13_n_0\,
      O => \s_axi_rdata_reg[21]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[21]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[21]_i_14_n_0\,
      I1 => \s_axi_rdata[21]_i_15_n_0\,
      O => \s_axi_rdata_reg[21]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[21]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[21]_i_16_n_0\,
      I1 => \s_axi_rdata[21]_i_17_n_0\,
      O => \s_axi_rdata_reg[21]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(22),
      Q => s_axi_rdata(22),
      R => '0'
    );
\s_axi_rdata_reg[22]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[22]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[22]_i_7_n_0\,
      O => \s_axi_rdata_reg[22]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[22]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[22]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[22]_i_9_n_0\,
      O => \s_axi_rdata_reg[22]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[22]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[22]_i_10_n_0\,
      I1 => \s_axi_rdata[22]_i_11_n_0\,
      O => \s_axi_rdata_reg[22]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[22]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[22]_i_12_n_0\,
      I1 => \s_axi_rdata[22]_i_13_n_0\,
      O => \s_axi_rdata_reg[22]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[22]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[22]_i_14_n_0\,
      I1 => \s_axi_rdata[22]_i_15_n_0\,
      O => \s_axi_rdata_reg[22]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[22]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[22]_i_16_n_0\,
      I1 => \s_axi_rdata[22]_i_17_n_0\,
      O => \s_axi_rdata_reg[22]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(23),
      Q => s_axi_rdata(23),
      R => '0'
    );
\s_axi_rdata_reg[23]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[23]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[23]_i_7_n_0\,
      O => \s_axi_rdata_reg[23]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[23]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[23]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[23]_i_9_n_0\,
      O => \s_axi_rdata_reg[23]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[23]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[23]_i_10_n_0\,
      I1 => \s_axi_rdata[23]_i_11_n_0\,
      O => \s_axi_rdata_reg[23]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[23]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[23]_i_12_n_0\,
      I1 => \s_axi_rdata[23]_i_13_n_0\,
      O => \s_axi_rdata_reg[23]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[23]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[23]_i_14_n_0\,
      I1 => \s_axi_rdata[23]_i_15_n_0\,
      O => \s_axi_rdata_reg[23]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[23]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[23]_i_16_n_0\,
      I1 => \s_axi_rdata[23]_i_17_n_0\,
      O => \s_axi_rdata_reg[23]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(24),
      Q => s_axi_rdata(24),
      R => '0'
    );
\s_axi_rdata_reg[24]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[24]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[24]_i_7_n_0\,
      O => \s_axi_rdata_reg[24]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[24]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[24]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[24]_i_9_n_0\,
      O => \s_axi_rdata_reg[24]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[24]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[24]_i_10_n_0\,
      I1 => \s_axi_rdata[24]_i_11_n_0\,
      O => \s_axi_rdata_reg[24]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[24]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[24]_i_12_n_0\,
      I1 => \s_axi_rdata[24]_i_13_n_0\,
      O => \s_axi_rdata_reg[24]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[24]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[24]_i_14_n_0\,
      I1 => \s_axi_rdata[24]_i_15_n_0\,
      O => \s_axi_rdata_reg[24]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[24]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[24]_i_16_n_0\,
      I1 => \s_axi_rdata[24]_i_17_n_0\,
      O => \s_axi_rdata_reg[24]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(25),
      Q => s_axi_rdata(25),
      R => '0'
    );
\s_axi_rdata_reg[25]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[25]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[25]_i_7_n_0\,
      O => \s_axi_rdata_reg[25]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[25]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[25]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[25]_i_9_n_0\,
      O => \s_axi_rdata_reg[25]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[25]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[25]_i_10_n_0\,
      I1 => \s_axi_rdata[25]_i_11_n_0\,
      O => \s_axi_rdata_reg[25]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[25]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[25]_i_12_n_0\,
      I1 => \s_axi_rdata[25]_i_13_n_0\,
      O => \s_axi_rdata_reg[25]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[25]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[25]_i_14_n_0\,
      I1 => \s_axi_rdata[25]_i_15_n_0\,
      O => \s_axi_rdata_reg[25]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[25]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[25]_i_16_n_0\,
      I1 => \s_axi_rdata[25]_i_17_n_0\,
      O => \s_axi_rdata_reg[25]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(26),
      Q => s_axi_rdata(26),
      R => '0'
    );
\s_axi_rdata_reg[26]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[26]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[26]_i_7_n_0\,
      O => \s_axi_rdata_reg[26]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[26]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[26]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[26]_i_9_n_0\,
      O => \s_axi_rdata_reg[26]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[26]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[26]_i_10_n_0\,
      I1 => \s_axi_rdata[26]_i_11_n_0\,
      O => \s_axi_rdata_reg[26]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[26]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[26]_i_12_n_0\,
      I1 => \s_axi_rdata[26]_i_13_n_0\,
      O => \s_axi_rdata_reg[26]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[26]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[26]_i_14_n_0\,
      I1 => \s_axi_rdata[26]_i_15_n_0\,
      O => \s_axi_rdata_reg[26]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[26]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[26]_i_16_n_0\,
      I1 => \s_axi_rdata[26]_i_17_n_0\,
      O => \s_axi_rdata_reg[26]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(27),
      Q => s_axi_rdata(27),
      R => '0'
    );
\s_axi_rdata_reg[27]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[27]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[27]_i_7_n_0\,
      O => \s_axi_rdata_reg[27]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[27]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[27]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[27]_i_9_n_0\,
      O => \s_axi_rdata_reg[27]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[27]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[27]_i_10_n_0\,
      I1 => \s_axi_rdata[27]_i_11_n_0\,
      O => \s_axi_rdata_reg[27]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[27]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[27]_i_12_n_0\,
      I1 => \s_axi_rdata[27]_i_13_n_0\,
      O => \s_axi_rdata_reg[27]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[27]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[27]_i_14_n_0\,
      I1 => \s_axi_rdata[27]_i_15_n_0\,
      O => \s_axi_rdata_reg[27]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[27]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[27]_i_16_n_0\,
      I1 => \s_axi_rdata[27]_i_17_n_0\,
      O => \s_axi_rdata_reg[27]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(28),
      Q => s_axi_rdata(28),
      R => '0'
    );
\s_axi_rdata_reg[28]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[28]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[28]_i_7_n_0\,
      O => \s_axi_rdata_reg[28]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[28]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[28]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[28]_i_9_n_0\,
      O => \s_axi_rdata_reg[28]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[28]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[28]_i_10_n_0\,
      I1 => \s_axi_rdata[28]_i_11_n_0\,
      O => \s_axi_rdata_reg[28]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[28]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[28]_i_12_n_0\,
      I1 => \s_axi_rdata[28]_i_13_n_0\,
      O => \s_axi_rdata_reg[28]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[28]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[28]_i_14_n_0\,
      I1 => \s_axi_rdata[28]_i_15_n_0\,
      O => \s_axi_rdata_reg[28]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[28]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[28]_i_16_n_0\,
      I1 => \s_axi_rdata[28]_i_17_n_0\,
      O => \s_axi_rdata_reg[28]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(29),
      Q => s_axi_rdata(29),
      R => '0'
    );
\s_axi_rdata_reg[29]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[29]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[29]_i_7_n_0\,
      O => \s_axi_rdata_reg[29]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[29]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[29]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[29]_i_9_n_0\,
      O => \s_axi_rdata_reg[29]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[29]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[29]_i_10_n_0\,
      I1 => \s_axi_rdata[29]_i_11_n_0\,
      O => \s_axi_rdata_reg[29]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[29]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[29]_i_12_n_0\,
      I1 => \s_axi_rdata[29]_i_13_n_0\,
      O => \s_axi_rdata_reg[29]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[29]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[29]_i_14_n_0\,
      I1 => \s_axi_rdata[29]_i_15_n_0\,
      O => \s_axi_rdata_reg[29]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[29]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[29]_i_16_n_0\,
      I1 => \s_axi_rdata[29]_i_17_n_0\,
      O => \s_axi_rdata_reg[29]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(2),
      Q => s_axi_rdata(2),
      R => '0'
    );
\s_axi_rdata_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[2]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[2]_i_7_n_0\,
      O => \s_axi_rdata_reg[2]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[2]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[2]_i_9_n_0\,
      O => \s_axi_rdata_reg[2]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[2]_i_10_n_0\,
      I1 => \s_axi_rdata[2]_i_11_n_0\,
      O => \s_axi_rdata_reg[2]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[2]_i_12_n_0\,
      I1 => \s_axi_rdata[2]_i_13_n_0\,
      O => \s_axi_rdata_reg[2]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[2]_i_14_n_0\,
      I1 => \s_axi_rdata[2]_i_15_n_0\,
      O => \s_axi_rdata_reg[2]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[2]_i_16_n_0\,
      I1 => \s_axi_rdata[2]_i_17_n_0\,
      O => \s_axi_rdata_reg[2]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(30),
      Q => s_axi_rdata(30),
      R => '0'
    );
\s_axi_rdata_reg[30]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[30]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[30]_i_7_n_0\,
      O => \s_axi_rdata_reg[30]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[30]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[30]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[30]_i_9_n_0\,
      O => \s_axi_rdata_reg[30]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[30]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[30]_i_10_n_0\,
      I1 => \s_axi_rdata[30]_i_11_n_0\,
      O => \s_axi_rdata_reg[30]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[30]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[30]_i_12_n_0\,
      I1 => \s_axi_rdata[30]_i_13_n_0\,
      O => \s_axi_rdata_reg[30]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[30]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[30]_i_14_n_0\,
      I1 => \s_axi_rdata[30]_i_15_n_0\,
      O => \s_axi_rdata_reg[30]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[30]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[30]_i_16_n_0\,
      I1 => \s_axi_rdata[30]_i_17_n_0\,
      O => \s_axi_rdata_reg[30]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(31),
      Q => s_axi_rdata(31),
      R => '0'
    );
\s_axi_rdata_reg[31]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[31]_i_16_n_0\,
      I1 => \s_axi_rdata[31]_i_17_n_0\,
      O => \s_axi_rdata_reg[31]_i_10_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[31]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[31]_i_18_n_0\,
      I1 => \s_axi_rdata[31]_i_19_n_0\,
      O => \s_axi_rdata_reg[31]_i_11_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[31]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[31]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[31]_i_9_n_0\,
      O => \s_axi_rdata_reg[31]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[31]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[31]_i_10_n_0\,
      I1 => \s_axi_rdata_reg[31]_i_11_n_0\,
      O => \s_axi_rdata_reg[31]_i_7_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[31]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[31]_i_12_n_0\,
      I1 => \s_axi_rdata[31]_i_13_n_0\,
      O => \s_axi_rdata_reg[31]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[31]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[31]_i_14_n_0\,
      I1 => \s_axi_rdata[31]_i_15_n_0\,
      O => \s_axi_rdata_reg[31]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(3),
      Q => s_axi_rdata(3),
      R => '0'
    );
\s_axi_rdata_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[3]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[3]_i_7_n_0\,
      O => \s_axi_rdata_reg[3]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[3]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[3]_i_9_n_0\,
      O => \s_axi_rdata_reg[3]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[3]_i_10_n_0\,
      I1 => \s_axi_rdata[3]_i_11_n_0\,
      O => \s_axi_rdata_reg[3]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[3]_i_12_n_0\,
      I1 => \s_axi_rdata[3]_i_13_n_0\,
      O => \s_axi_rdata_reg[3]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[3]_i_14_n_0\,
      I1 => \s_axi_rdata[3]_i_15_n_0\,
      O => \s_axi_rdata_reg[3]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[3]_i_16_n_0\,
      I1 => \s_axi_rdata[3]_i_17_n_0\,
      O => \s_axi_rdata_reg[3]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(4),
      Q => s_axi_rdata(4),
      R => '0'
    );
\s_axi_rdata_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[4]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[4]_i_7_n_0\,
      O => \s_axi_rdata_reg[4]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[4]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[4]_i_9_n_0\,
      O => \s_axi_rdata_reg[4]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[4]_i_10_n_0\,
      I1 => \s_axi_rdata[4]_i_11_n_0\,
      O => \s_axi_rdata_reg[4]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[4]_i_12_n_0\,
      I1 => \s_axi_rdata[4]_i_13_n_0\,
      O => \s_axi_rdata_reg[4]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[4]_i_14_n_0\,
      I1 => \s_axi_rdata[4]_i_15_n_0\,
      O => \s_axi_rdata_reg[4]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[4]_i_16_n_0\,
      I1 => \s_axi_rdata[4]_i_17_n_0\,
      O => \s_axi_rdata_reg[4]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(5),
      Q => s_axi_rdata(5),
      R => '0'
    );
\s_axi_rdata_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[5]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[5]_i_7_n_0\,
      O => \s_axi_rdata_reg[5]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[5]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[5]_i_9_n_0\,
      O => \s_axi_rdata_reg[5]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[5]_i_10_n_0\,
      I1 => \s_axi_rdata[5]_i_11_n_0\,
      O => \s_axi_rdata_reg[5]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[5]_i_12_n_0\,
      I1 => \s_axi_rdata[5]_i_13_n_0\,
      O => \s_axi_rdata_reg[5]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[5]_i_14_n_0\,
      I1 => \s_axi_rdata[5]_i_15_n_0\,
      O => \s_axi_rdata_reg[5]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[5]_i_16_n_0\,
      I1 => \s_axi_rdata[5]_i_17_n_0\,
      O => \s_axi_rdata_reg[5]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(6),
      Q => s_axi_rdata(6),
      R => '0'
    );
\s_axi_rdata_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[6]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[6]_i_7_n_0\,
      O => \s_axi_rdata_reg[6]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[6]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[6]_i_9_n_0\,
      O => \s_axi_rdata_reg[6]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[6]_i_10_n_0\,
      I1 => \s_axi_rdata[6]_i_11_n_0\,
      O => \s_axi_rdata_reg[6]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[6]_i_12_n_0\,
      I1 => \s_axi_rdata[6]_i_13_n_0\,
      O => \s_axi_rdata_reg[6]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[6]_i_14_n_0\,
      I1 => \s_axi_rdata[6]_i_15_n_0\,
      O => \s_axi_rdata_reg[6]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[6]_i_16_n_0\,
      I1 => \s_axi_rdata[6]_i_17_n_0\,
      O => \s_axi_rdata_reg[6]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(7),
      Q => s_axi_rdata(7),
      R => '0'
    );
\s_axi_rdata_reg[7]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[7]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[7]_i_7_n_0\,
      O => \s_axi_rdata_reg[7]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[7]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[7]_i_9_n_0\,
      O => \s_axi_rdata_reg[7]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[7]_i_10_n_0\,
      I1 => \s_axi_rdata[7]_i_11_n_0\,
      O => \s_axi_rdata_reg[7]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[7]_i_12_n_0\,
      I1 => \s_axi_rdata[7]_i_13_n_0\,
      O => \s_axi_rdata_reg[7]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[7]_i_14_n_0\,
      I1 => \s_axi_rdata[7]_i_15_n_0\,
      O => \s_axi_rdata_reg[7]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[7]_i_16_n_0\,
      I1 => \s_axi_rdata[7]_i_17_n_0\,
      O => \s_axi_rdata_reg[7]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(8),
      Q => s_axi_rdata(8),
      R => '0'
    );
\s_axi_rdata_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[8]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[8]_i_7_n_0\,
      O => \s_axi_rdata_reg[8]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[8]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[8]_i_9_n_0\,
      O => \s_axi_rdata_reg[8]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[8]_i_10_n_0\,
      I1 => \s_axi_rdata[8]_i_11_n_0\,
      O => \s_axi_rdata_reg[8]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[8]_i_12_n_0\,
      I1 => \s_axi_rdata[8]_i_13_n_0\,
      O => \s_axi_rdata_reg[8]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[8]_i_14_n_0\,
      I1 => \s_axi_rdata[8]_i_15_n_0\,
      O => \s_axi_rdata_reg[8]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[8]_i_16_n_0\,
      I1 => \s_axi_rdata[8]_i_17_n_0\,
      O => \s_axi_rdata_reg[8]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => \s_axi_rdata[31]_i_1_n_0\,
      D => control_registers(9),
      Q => s_axi_rdata(9),
      R => '0'
    );
\s_axi_rdata_reg[9]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[9]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[9]_i_7_n_0\,
      O => \s_axi_rdata_reg[9]_i_4_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[9]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \s_axi_rdata_reg[9]_i_8_n_0\,
      I1 => \s_axi_rdata_reg[9]_i_9_n_0\,
      O => \s_axi_rdata_reg[9]_i_5_n_0\,
      S => s_axi_araddr(3)
    );
\s_axi_rdata_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[9]_i_10_n_0\,
      I1 => \s_axi_rdata[9]_i_11_n_0\,
      O => \s_axi_rdata_reg[9]_i_6_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[9]_i_12_n_0\,
      I1 => \s_axi_rdata[9]_i_13_n_0\,
      O => \s_axi_rdata_reg[9]_i_7_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[9]_i_14_n_0\,
      I1 => \s_axi_rdata[9]_i_15_n_0\,
      O => \s_axi_rdata_reg[9]_i_8_n_0\,
      S => s_axi_araddr(2)
    );
\s_axi_rdata_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata[9]_i_16_n_0\,
      I1 => \s_axi_rdata[9]_i_17_n_0\,
      O => \s_axi_rdata_reg[9]_i_9_n_0\,
      S => s_axi_araddr(2)
    );
s_axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => \s_axi_rdata[31]_i_1_n_0\,
      I2 => \^s_axi_bvalid_reg_0\,
      I3 => s_axi_bready,
      O => s_axi_rvalid_i_1_n_0
    );
s_axi_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => '1',
      D => s_axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => '0'
    );
s_axi_wready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFFF10101000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => \^s_axi_bvalid_reg_0\,
      I2 => \^s_axi_awready_reg_0\,
      I3 => s_axi_awvalid,
      I4 => wr_st_reg_n_0,
      I5 => \^s_axi_wready_reg_0\,
      O => s_axi_wready_i_1_n_0
    );
s_axi_wready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => '1',
      D => s_axi_wready_i_1_n_0,
      Q => \^s_axi_wready_reg_0\,
      R => '0'
    );
wr_st_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC0"
    )
        port map (
      I0 => \^s_axi_wready_reg_0\,
      I1 => \^s_axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => wr_st_reg_n_0,
      O => wr_st_i_1_n_0
    );
wr_st_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk,
      CE => p_0_in,
      D => wr_st_i_1_n_0,
      Q => wr_st_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    axi_clk : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    s_axis_valid : in STD_LOGIC;
    s_axis_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_ready : out STD_LOGIC;
    s_axis_last : in STD_LOGIC;
    s_axis_keep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_valid : out STD_LOGIC;
    m_axis_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_ready : in STD_LOGIC;
    m_axis_last : out STD_LOGIC;
    m_axis_keep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rlast : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_Pixel_Controller_0_0,Pixel_Controller,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Pixel_Controller,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \^m_axis_ready\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_clk : signal is "xilinx.com:signal:clock:1.0 axi_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_clk : signal is "XIL_INTERFACENAME axi_clk, ASSOCIATED_BUSIF s_axi:m_axis:s_axis, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_last : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axis_ready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_INFO of m_axis_valid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 s_axi RLAST";
  attribute X_INTERFACE_PARAMETER of s_axi_rlast : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of s_axis_last : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute X_INTERFACE_INFO of s_axis_ready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute X_INTERFACE_INFO of s_axis_valid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute X_INTERFACE_INFO of m_axis_data : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of m_axis_keep : signal is "xilinx.com:interface:axis:1.0 m_axis TKEEP";
  attribute X_INTERFACE_PARAMETER of m_axis_keep : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axis_data : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
  attribute X_INTERFACE_INFO of s_axis_keep : signal is "xilinx.com:interface:axis:1.0 s_axis TKEEP";
  attribute X_INTERFACE_PARAMETER of s_axis_keep : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
begin
  \^m_axis_ready\ <= m_axis_ready;
  s_axi_rlast <= \^s_axi_rvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  s_axis_ready <= \^m_axis_ready\;
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pixel_Controller
     port map (
      axi_clk => axi_clk,
      m_axis_data(31 downto 0) => m_axis_data(31 downto 0),
      m_axis_keep(3 downto 0) => m_axis_keep(3 downto 0),
      m_axis_last => m_axis_last,
      m_axis_ready => \^m_axis_ready\,
      m_axis_valid => m_axis_valid,
      s_axi_araddr(5 downto 0) => s_axi_araddr(5 downto 0),
      s_axi_arready_reg_0 => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(9 downto 0),
      s_axi_awready_reg_0 => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_reg_0 => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => \^s_axi_rvalid\,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready_reg_0 => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      s_axis_data(31 downto 0) => s_axis_data(31 downto 0),
      s_axis_keep(3 downto 0) => s_axis_keep(3 downto 0),
      s_axis_last => s_axis_last,
      s_axis_valid => s_axis_valid
    );
end STRUCTURE;
