AArch64 S+postp-addr-data+addr-data
"PosWRTP DpAddrdR DpDatadW Rfe DpAddrdR DpDatadW CoePT"
Cycle=Rfe DpAddrdR DpDatadW CoePT PosWRTP DpAddrdR DpDatadW
Relax=[Coe,T,PosWR]
Safe=Rfe DpAddrdR DpDatadW
Generator=diy7 (version 7.56+02~dev)
Prefetch=0:x=F,0:z=W,1:z=F,1:x=W
Com=Rf Co
Orig=PosWRTP DpAddrdR DpDatadW Rfe DpAddrdR DpDatadW CoePT
{
0:X0=x:red; 0:X1=x:green; 0:X5=y:green; 0:X7=z:green;
1:X0=z:green; 1:X4=a:green; 1:X6=x:green;
}
 P0                  | P1                  ;
 STG X0,[X1]         | LDR W1,[X0]         ;
 LDR W2,[X0]         | EOR W2,W1,W1        ;
 EOR W3,W2,W2        | LDR W3,[X4,W2,SXTW] ;
 LDR W4,[X5,W3,SXTW] | EOR W5,W3,W3        ;
 EOR W6,W4,W4        | ADD W5,W5,#1        ;
 ADD W6,W6,#1        | STR W5,[X6]         ;
 STR W6,[X7]         |                     ;
exists ([tag(x)]=:red /\ 0:X2=1 /\ 1:X1=1) /\ ~(fault (P0,x) \/ fault (P1,x))
