<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>virtgpu_drm.h source code [linux-4.14.y/include/uapi/drm/virtgpu_drm.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="drm_virtgpu_3d_box,drm_virtgpu_3d_transfer_from_host,drm_virtgpu_3d_transfer_to_host,drm_virtgpu_3d_wait,drm_virtgpu_execbuffer,drm_virtgpu_get_caps,drm_virtgpu_getparam,drm_virtgpu_map,drm_virtgpu_resource_create,drm_virtgpu_resource_info "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/uapi/drm/virtgpu_drm.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>drm</a>/<a href='virtgpu_drm.h.html'>virtgpu_drm.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright 2013 Red Hat</i></td></tr>
<tr><th id="3">3</th><td><i> * All Rights Reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="6">6</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="7">7</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="8">8</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="9">9</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="10">10</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="13">13</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="14">14</th><td><i> * Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="21">21</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> */</i></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/VIRTGPU_DRM_H">VIRTGPU_DRM_H</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/VIRTGPU_DRM_H" data-ref="_M/VIRTGPU_DRM_H">VIRTGPU_DRM_H</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="drm.h.html">"drm.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="30">30</th><td><b>extern</b> <q>"C"</q> {</td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="29">endif</span></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* Please note that modifications to all structs defined here are</i></td></tr>
<tr><th id="34">34</th><td><i> * subject to backwards-compatibility constraints.</i></td></tr>
<tr><th id="35">35</th><td><i> *</i></td></tr>
<tr><th id="36">36</th><td><i> * Do not use pointers, use __u64 instead for 32 bit / 64 bit user/kernel</i></td></tr>
<tr><th id="37">37</th><td><i> * compatibility Keep fields aligned to their size</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/DRM_VIRTGPU_MAP" data-ref="_M/DRM_VIRTGPU_MAP">DRM_VIRTGPU_MAP</dfn>         0x01</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/DRM_VIRTGPU_EXECBUFFER" data-ref="_M/DRM_VIRTGPU_EXECBUFFER">DRM_VIRTGPU_EXECBUFFER</dfn>  0x02</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/DRM_VIRTGPU_GETPARAM" data-ref="_M/DRM_VIRTGPU_GETPARAM">DRM_VIRTGPU_GETPARAM</dfn>    0x03</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/DRM_VIRTGPU_RESOURCE_CREATE" data-ref="_M/DRM_VIRTGPU_RESOURCE_CREATE">DRM_VIRTGPU_RESOURCE_CREATE</dfn> 0x04</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/DRM_VIRTGPU_RESOURCE_INFO" data-ref="_M/DRM_VIRTGPU_RESOURCE_INFO">DRM_VIRTGPU_RESOURCE_INFO</dfn>     0x05</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DRM_VIRTGPU_TRANSFER_FROM_HOST" data-ref="_M/DRM_VIRTGPU_TRANSFER_FROM_HOST">DRM_VIRTGPU_TRANSFER_FROM_HOST</dfn> 0x06</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DRM_VIRTGPU_TRANSFER_TO_HOST" data-ref="_M/DRM_VIRTGPU_TRANSFER_TO_HOST">DRM_VIRTGPU_TRANSFER_TO_HOST</dfn> 0x07</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/DRM_VIRTGPU_WAIT" data-ref="_M/DRM_VIRTGPU_WAIT">DRM_VIRTGPU_WAIT</dfn>     0x08</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DRM_VIRTGPU_GET_CAPS" data-ref="_M/DRM_VIRTGPU_GET_CAPS">DRM_VIRTGPU_GET_CAPS</dfn>  0x09</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>struct</b> <dfn class="type def" id="drm_virtgpu_map" title='drm_virtgpu_map' data-ref="drm_virtgpu_map">drm_virtgpu_map</dfn> {</td></tr>
<tr><th id="51">51</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_virtgpu_map::offset" title='drm_virtgpu_map::offset' data-ref="drm_virtgpu_map::offset">offset</dfn>; <i>/* use for mmap system call */</i></td></tr>
<tr><th id="52">52</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_map::handle" title='drm_virtgpu_map::handle' data-ref="drm_virtgpu_map::handle">handle</dfn>;</td></tr>
<tr><th id="53">53</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_map::pad" title='drm_virtgpu_map::pad' data-ref="drm_virtgpu_map::pad">pad</dfn>;</td></tr>
<tr><th id="54">54</th><td>};</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>struct</b> <dfn class="type def" id="drm_virtgpu_execbuffer" title='drm_virtgpu_execbuffer' data-ref="drm_virtgpu_execbuffer">drm_virtgpu_execbuffer</dfn> {</td></tr>
<tr><th id="57">57</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a>		<dfn class="decl field" id="drm_virtgpu_execbuffer::flags" title='drm_virtgpu_execbuffer::flags' data-ref="drm_virtgpu_execbuffer::flags">flags</dfn>;		<i>/* for future use */</i></td></tr>
<tr><th id="58">58</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_execbuffer::size" title='drm_virtgpu_execbuffer::size' data-ref="drm_virtgpu_execbuffer::size">size</dfn>;</td></tr>
<tr><th id="59">59</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_virtgpu_execbuffer::command" title='drm_virtgpu_execbuffer::command' data-ref="drm_virtgpu_execbuffer::command">command</dfn>; <i>/* void* */</i></td></tr>
<tr><th id="60">60</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_virtgpu_execbuffer::bo_handles" title='drm_virtgpu_execbuffer::bo_handles' data-ref="drm_virtgpu_execbuffer::bo_handles">bo_handles</dfn>;</td></tr>
<tr><th id="61">61</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_execbuffer::num_bo_handles" title='drm_virtgpu_execbuffer::num_bo_handles' data-ref="drm_virtgpu_execbuffer::num_bo_handles">num_bo_handles</dfn>;</td></tr>
<tr><th id="62">62</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_execbuffer::pad" title='drm_virtgpu_execbuffer::pad' data-ref="drm_virtgpu_execbuffer::pad">pad</dfn>;</td></tr>
<tr><th id="63">63</th><td>};</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/VIRTGPU_PARAM_3D_FEATURES" data-ref="_M/VIRTGPU_PARAM_3D_FEATURES">VIRTGPU_PARAM_3D_FEATURES</dfn> 1 /* do we have 3D features in the hw */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/VIRTGPU_PARAM_CAPSET_QUERY_FIX" data-ref="_M/VIRTGPU_PARAM_CAPSET_QUERY_FIX">VIRTGPU_PARAM_CAPSET_QUERY_FIX</dfn> 2 /* do we have the capset fix */</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><b>struct</b> <dfn class="type def" id="drm_virtgpu_getparam" title='drm_virtgpu_getparam' data-ref="drm_virtgpu_getparam">drm_virtgpu_getparam</dfn> {</td></tr>
<tr><th id="69">69</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_virtgpu_getparam::param" title='drm_virtgpu_getparam::param' data-ref="drm_virtgpu_getparam::param">param</dfn>;</td></tr>
<tr><th id="70">70</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_virtgpu_getparam::value" title='drm_virtgpu_getparam::value' data-ref="drm_virtgpu_getparam::value">value</dfn>;</td></tr>
<tr><th id="71">71</th><td>};</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/* NO_BO flags? NO resource flag? */</i></td></tr>
<tr><th id="74">74</th><td><i>/* resource flag for y_0_top */</i></td></tr>
<tr><th id="75">75</th><td><b>struct</b> <dfn class="type def" id="drm_virtgpu_resource_create" title='drm_virtgpu_resource_create' data-ref="drm_virtgpu_resource_create">drm_virtgpu_resource_create</dfn> {</td></tr>
<tr><th id="76">76</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::target" title='drm_virtgpu_resource_create::target' data-ref="drm_virtgpu_resource_create::target">target</dfn>;</td></tr>
<tr><th id="77">77</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::format" title='drm_virtgpu_resource_create::format' data-ref="drm_virtgpu_resource_create::format">format</dfn>;</td></tr>
<tr><th id="78">78</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::bind" title='drm_virtgpu_resource_create::bind' data-ref="drm_virtgpu_resource_create::bind">bind</dfn>;</td></tr>
<tr><th id="79">79</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::width" title='drm_virtgpu_resource_create::width' data-ref="drm_virtgpu_resource_create::width">width</dfn>;</td></tr>
<tr><th id="80">80</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::height" title='drm_virtgpu_resource_create::height' data-ref="drm_virtgpu_resource_create::height">height</dfn>;</td></tr>
<tr><th id="81">81</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::depth" title='drm_virtgpu_resource_create::depth' data-ref="drm_virtgpu_resource_create::depth">depth</dfn>;</td></tr>
<tr><th id="82">82</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::array_size" title='drm_virtgpu_resource_create::array_size' data-ref="drm_virtgpu_resource_create::array_size">array_size</dfn>;</td></tr>
<tr><th id="83">83</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::last_level" title='drm_virtgpu_resource_create::last_level' data-ref="drm_virtgpu_resource_create::last_level">last_level</dfn>;</td></tr>
<tr><th id="84">84</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::nr_samples" title='drm_virtgpu_resource_create::nr_samples' data-ref="drm_virtgpu_resource_create::nr_samples">nr_samples</dfn>;</td></tr>
<tr><th id="85">85</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::flags" title='drm_virtgpu_resource_create::flags' data-ref="drm_virtgpu_resource_create::flags">flags</dfn>;</td></tr>
<tr><th id="86">86</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::bo_handle" title='drm_virtgpu_resource_create::bo_handle' data-ref="drm_virtgpu_resource_create::bo_handle">bo_handle</dfn>; <i>/* if this is set - recreate a new resource attached to this bo ? */</i></td></tr>
<tr><th id="87">87</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::res_handle" title='drm_virtgpu_resource_create::res_handle' data-ref="drm_virtgpu_resource_create::res_handle">res_handle</dfn>;  <i>/* returned by kernel */</i></td></tr>
<tr><th id="88">88</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::size" title='drm_virtgpu_resource_create::size' data-ref="drm_virtgpu_resource_create::size">size</dfn>;        <i>/* validate transfer in the host */</i></td></tr>
<tr><th id="89">89</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_create::stride" title='drm_virtgpu_resource_create::stride' data-ref="drm_virtgpu_resource_create::stride">stride</dfn>;      <i>/* validate transfer in the host */</i></td></tr>
<tr><th id="90">90</th><td>};</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><b>struct</b> <dfn class="type def" id="drm_virtgpu_resource_info" title='drm_virtgpu_resource_info' data-ref="drm_virtgpu_resource_info">drm_virtgpu_resource_info</dfn> {</td></tr>
<tr><th id="93">93</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_info::bo_handle" title='drm_virtgpu_resource_info::bo_handle' data-ref="drm_virtgpu_resource_info::bo_handle">bo_handle</dfn>;</td></tr>
<tr><th id="94">94</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_info::res_handle" title='drm_virtgpu_resource_info::res_handle' data-ref="drm_virtgpu_resource_info::res_handle">res_handle</dfn>;</td></tr>
<tr><th id="95">95</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_info::size" title='drm_virtgpu_resource_info::size' data-ref="drm_virtgpu_resource_info::size">size</dfn>;</td></tr>
<tr><th id="96">96</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_resource_info::stride" title='drm_virtgpu_resource_info::stride' data-ref="drm_virtgpu_resource_info::stride">stride</dfn>;</td></tr>
<tr><th id="97">97</th><td>};</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><b>struct</b> <dfn class="type def" id="drm_virtgpu_3d_box" title='drm_virtgpu_3d_box' data-ref="drm_virtgpu_3d_box">drm_virtgpu_3d_box</dfn> {</td></tr>
<tr><th id="100">100</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_box::x" title='drm_virtgpu_3d_box::x' data-ref="drm_virtgpu_3d_box::x">x</dfn>;</td></tr>
<tr><th id="101">101</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_box::y" title='drm_virtgpu_3d_box::y' data-ref="drm_virtgpu_3d_box::y">y</dfn>;</td></tr>
<tr><th id="102">102</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_box::z" title='drm_virtgpu_3d_box::z' data-ref="drm_virtgpu_3d_box::z">z</dfn>;</td></tr>
<tr><th id="103">103</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_box::w" title='drm_virtgpu_3d_box::w' data-ref="drm_virtgpu_3d_box::w">w</dfn>;</td></tr>
<tr><th id="104">104</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_box::h" title='drm_virtgpu_3d_box::h' data-ref="drm_virtgpu_3d_box::h">h</dfn>;</td></tr>
<tr><th id="105">105</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_box::d" title='drm_virtgpu_3d_box::d' data-ref="drm_virtgpu_3d_box::d">d</dfn>;</td></tr>
<tr><th id="106">106</th><td>};</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><b>struct</b> <dfn class="type def" id="drm_virtgpu_3d_transfer_to_host" title='drm_virtgpu_3d_transfer_to_host' data-ref="drm_virtgpu_3d_transfer_to_host">drm_virtgpu_3d_transfer_to_host</dfn> {</td></tr>
<tr><th id="109">109</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_transfer_to_host::bo_handle" title='drm_virtgpu_3d_transfer_to_host::bo_handle' data-ref="drm_virtgpu_3d_transfer_to_host::bo_handle">bo_handle</dfn>;</td></tr>
<tr><th id="110">110</th><td>	<b>struct</b> <a class="type" href="#drm_virtgpu_3d_box" title='drm_virtgpu_3d_box' data-ref="drm_virtgpu_3d_box">drm_virtgpu_3d_box</a> <dfn class="decl field" id="drm_virtgpu_3d_transfer_to_host::box" title='drm_virtgpu_3d_transfer_to_host::box' data-ref="drm_virtgpu_3d_transfer_to_host::box">box</dfn>;</td></tr>
<tr><th id="111">111</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_transfer_to_host::level" title='drm_virtgpu_3d_transfer_to_host::level' data-ref="drm_virtgpu_3d_transfer_to_host::level">level</dfn>;</td></tr>
<tr><th id="112">112</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_transfer_to_host::offset" title='drm_virtgpu_3d_transfer_to_host::offset' data-ref="drm_virtgpu_3d_transfer_to_host::offset">offset</dfn>;</td></tr>
<tr><th id="113">113</th><td>};</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><b>struct</b> <dfn class="type def" id="drm_virtgpu_3d_transfer_from_host" title='drm_virtgpu_3d_transfer_from_host' data-ref="drm_virtgpu_3d_transfer_from_host">drm_virtgpu_3d_transfer_from_host</dfn> {</td></tr>
<tr><th id="116">116</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_transfer_from_host::bo_handle" title='drm_virtgpu_3d_transfer_from_host::bo_handle' data-ref="drm_virtgpu_3d_transfer_from_host::bo_handle">bo_handle</dfn>;</td></tr>
<tr><th id="117">117</th><td>	<b>struct</b> <a class="type" href="#drm_virtgpu_3d_box" title='drm_virtgpu_3d_box' data-ref="drm_virtgpu_3d_box">drm_virtgpu_3d_box</a> <dfn class="decl field" id="drm_virtgpu_3d_transfer_from_host::box" title='drm_virtgpu_3d_transfer_from_host::box' data-ref="drm_virtgpu_3d_transfer_from_host::box">box</dfn>;</td></tr>
<tr><th id="118">118</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_transfer_from_host::level" title='drm_virtgpu_3d_transfer_from_host::level' data-ref="drm_virtgpu_3d_transfer_from_host::level">level</dfn>;</td></tr>
<tr><th id="119">119</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_transfer_from_host::offset" title='drm_virtgpu_3d_transfer_from_host::offset' data-ref="drm_virtgpu_3d_transfer_from_host::offset">offset</dfn>;</td></tr>
<tr><th id="120">120</th><td>};</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/VIRTGPU_WAIT_NOWAIT" data-ref="_M/VIRTGPU_WAIT_NOWAIT">VIRTGPU_WAIT_NOWAIT</dfn> 1 /* like it */</u></td></tr>
<tr><th id="123">123</th><td><b>struct</b> <dfn class="type def" id="drm_virtgpu_3d_wait" title='drm_virtgpu_3d_wait' data-ref="drm_virtgpu_3d_wait">drm_virtgpu_3d_wait</dfn> {</td></tr>
<tr><th id="124">124</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_wait::handle" title='drm_virtgpu_3d_wait::handle' data-ref="drm_virtgpu_3d_wait::handle">handle</dfn>; <i>/* 0 is an invalid handle */</i></td></tr>
<tr><th id="125">125</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_3d_wait::flags" title='drm_virtgpu_3d_wait::flags' data-ref="drm_virtgpu_3d_wait::flags">flags</dfn>;</td></tr>
<tr><th id="126">126</th><td>};</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><b>struct</b> <dfn class="type def" id="drm_virtgpu_get_caps" title='drm_virtgpu_get_caps' data-ref="drm_virtgpu_get_caps">drm_virtgpu_get_caps</dfn> {</td></tr>
<tr><th id="129">129</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_get_caps::cap_set_id" title='drm_virtgpu_get_caps::cap_set_id' data-ref="drm_virtgpu_get_caps::cap_set_id">cap_set_id</dfn>;</td></tr>
<tr><th id="130">130</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_get_caps::cap_set_ver" title='drm_virtgpu_get_caps::cap_set_ver' data-ref="drm_virtgpu_get_caps::cap_set_ver">cap_set_ver</dfn>;</td></tr>
<tr><th id="131">131</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_virtgpu_get_caps::addr" title='drm_virtgpu_get_caps::addr' data-ref="drm_virtgpu_get_caps::addr">addr</dfn>;</td></tr>
<tr><th id="132">132</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_get_caps::size" title='drm_virtgpu_get_caps::size' data-ref="drm_virtgpu_get_caps::size">size</dfn>;</td></tr>
<tr><th id="133">133</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_virtgpu_get_caps::pad" title='drm_virtgpu_get_caps::pad' data-ref="drm_virtgpu_get_caps::pad">pad</dfn>;</td></tr>
<tr><th id="134">134</th><td>};</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_VIRTGPU_MAP" data-ref="_M/DRM_IOCTL_VIRTGPU_MAP">DRM_IOCTL_VIRTGPU_MAP</dfn> \</u></td></tr>
<tr><th id="137">137</th><td><u>	DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_MAP, struct drm_virtgpu_map)</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_VIRTGPU_EXECBUFFER" data-ref="_M/DRM_IOCTL_VIRTGPU_EXECBUFFER">DRM_IOCTL_VIRTGPU_EXECBUFFER</dfn> \</u></td></tr>
<tr><th id="140">140</th><td><u>	DRM_IOW(DRM_COMMAND_BASE + DRM_VIRTGPU_EXECBUFFER,\</u></td></tr>
<tr><th id="141">141</th><td><u>		struct drm_virtgpu_execbuffer)</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_VIRTGPU_GETPARAM" data-ref="_M/DRM_IOCTL_VIRTGPU_GETPARAM">DRM_IOCTL_VIRTGPU_GETPARAM</dfn> \</u></td></tr>
<tr><th id="144">144</th><td><u>	DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_GETPARAM,\</u></td></tr>
<tr><th id="145">145</th><td><u>		struct drm_virtgpu_getparam)</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_VIRTGPU_RESOURCE_CREATE" data-ref="_M/DRM_IOCTL_VIRTGPU_RESOURCE_CREATE">DRM_IOCTL_VIRTGPU_RESOURCE_CREATE</dfn>			\</u></td></tr>
<tr><th id="148">148</th><td><u>	DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_RESOURCE_CREATE,	\</u></td></tr>
<tr><th id="149">149</th><td><u>		struct drm_virtgpu_resource_create)</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_VIRTGPU_RESOURCE_INFO" data-ref="_M/DRM_IOCTL_VIRTGPU_RESOURCE_INFO">DRM_IOCTL_VIRTGPU_RESOURCE_INFO</dfn> \</u></td></tr>
<tr><th id="152">152</th><td><u>	DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_RESOURCE_INFO, \</u></td></tr>
<tr><th id="153">153</th><td><u>		 struct drm_virtgpu_resource_info)</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_VIRTGPU_TRANSFER_FROM_HOST" data-ref="_M/DRM_IOCTL_VIRTGPU_TRANSFER_FROM_HOST">DRM_IOCTL_VIRTGPU_TRANSFER_FROM_HOST</dfn> \</u></td></tr>
<tr><th id="156">156</th><td><u>	DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_TRANSFER_FROM_HOST,	\</u></td></tr>
<tr><th id="157">157</th><td><u>		struct drm_virtgpu_3d_transfer_from_host)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_VIRTGPU_TRANSFER_TO_HOST" data-ref="_M/DRM_IOCTL_VIRTGPU_TRANSFER_TO_HOST">DRM_IOCTL_VIRTGPU_TRANSFER_TO_HOST</dfn> \</u></td></tr>
<tr><th id="160">160</th><td><u>	DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_TRANSFER_TO_HOST,	\</u></td></tr>
<tr><th id="161">161</th><td><u>		struct drm_virtgpu_3d_transfer_to_host)</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_VIRTGPU_WAIT" data-ref="_M/DRM_IOCTL_VIRTGPU_WAIT">DRM_IOCTL_VIRTGPU_WAIT</dfn>				\</u></td></tr>
<tr><th id="164">164</th><td><u>	DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_WAIT,	\</u></td></tr>
<tr><th id="165">165</th><td><u>		struct drm_virtgpu_3d_wait)</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_VIRTGPU_GET_CAPS" data-ref="_M/DRM_IOCTL_VIRTGPU_GET_CAPS">DRM_IOCTL_VIRTGPU_GET_CAPS</dfn> \</u></td></tr>
<tr><th id="168">168</th><td><u>	DRM_IOWR(DRM_COMMAND_BASE + DRM_VIRTGPU_GET_CAPS, \</u></td></tr>
<tr><th id="169">169</th><td><u>	struct drm_virtgpu_get_caps)</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#<span data-ppcond="171">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="172">172</th><td>}</td></tr>
<tr><th id="173">173</th><td><u>#<span data-ppcond="171">endif</span></u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#<span data-ppcond="24">endif</span></u></td></tr>
<tr><th id="176">176</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../drivers/gpu/drm/virtio/virtgpu_ioctl.c.html'>linux-4.14.y/drivers/gpu/drm/virtio/virtgpu_ioctl.c</a><br/>Generated on <em>2018-Aug-05</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
