Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Compact
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : YES

=========================================================================

Setting FSM Encoding Algorithm to : OPT


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Temp/digkon/project2/host_2/keylookup.vhd" in Library work.
Architecture behavioral of Entity keylookup is up to date.
Compiling vhdl file "C:/Temp/digkon/project2/host_2/crypto.vhd" in Library work.
Architecture behavioral of Entity crypto is up to date.
Compiling vhdl file "C:/Temp/digkon/project2/host_2/equals.vhd" in Library work.
Architecture behavioral of Entity equals is up to date.
Compiling vhdl file "C:/Temp/digkon/project2/host_2/ctrl.vhd" in Library work.
Entity <ctrl> compiled.
Entity <ctrl> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Temp/digkon/project2/host_2/checker.vhd" in Library work.
Architecture behavioral of Entity checker is up to date.
Compiling vhdl file "C:/Temp/digkon/project2/host_2/timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "C:/Temp/digkon/project2/host_2/receiver.vhd" in Library work.
Architecture behavioral of Entity receiver is up to date.
Compiling vhdl file "C:/Temp/digkon/project2/host_2/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <checker> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <receiver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <keylookup> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <crypto> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <equals> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
    Set user-defined property "source_node =  yes" for signal <Timeout> in unit <top>.
    Set user-defined property "source_node =  yes" for signal <TimerStart> in unit <top>.
    Set user-defined property "source_node =  yes" for signal <RcvDone> in unit <top>.
    Set user-defined property "source_node =  yes" for signal <RcvEnable> in unit <top>.
    Set user-defined property "source_node =  yes" for signal <CheckOk> in unit <top>.
    Set user-defined property "source_node =  yes" for signal <LastKey> in unit <top>.
    Set user-defined property "source_node =  yes" for signal <NextKey> in unit <top>.
    Set user-defined property "source_node =  yes" for signal <CheckRst> in unit <top>.
    Set user-defined property "source_node =  yes" for signal <RcvData> in unit <top>.
    Set user-defined property "source_node =  yes" for signal <InvTrig> in unit <top>.
    Set user-defined property "source_node =  yes" for signal <InvRst> in unit <top>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <ctrl> in library <work> (Architecture <behavioral>).
    Set user-defined property "source_node =  yes" for signal <state> in unit <ctrl>.
    Set user-defined property "source_node =  yes" for signal <alarm> in unit <ctrl>.
    Set user-defined property "source_node =  yes" for signal <count> in unit <ctrl>.
    Set user-defined property "source_node =  yes" for signal <nextSig> in unit <ctrl>.
Entity <ctrl> analyzed. Unit <ctrl> generated.

Analyzing Entity <checker> in library <work> (Architecture <behavioral>).
    Set user-defined property "source_node =  yes" for signal <keySig> in unit <checker>.
    Set user-defined property "source_node =  yes" for signal <encSig> in unit <checker>.
Entity <checker> analyzed. Unit <checker> generated.

Analyzing Entity <keylookup> in library <work> (Architecture <behavioral>).
    Set user-defined property "source_node =  yes" for signal <state> in unit <keylookup>.
Entity <keylookup> analyzed. Unit <keylookup> generated.

Analyzing Entity <crypto> in library <work> (Architecture <behavioral>).
Entity <crypto> analyzed. Unit <crypto> generated.

Analyzing Entity <equals> in library <work> (Architecture <behavioral>).
Entity <equals> analyzed. Unit <equals> generated.

Analyzing Entity <timer> in library <work> (Architecture <behavioral>).
    Set user-defined property "source_node =  yes" for signal <timer> in unit <timer>.
Entity <timer> analyzed. Unit <timer> generated.

Analyzing Entity <receiver> in library <work> (Architecture <behavioral>).
    Set user-defined property "source_node =  yes" for signal <state> in unit <receiver>.
    Set user-defined property "source_node =  yes" for signal <data> in unit <receiver>.
Entity <receiver> analyzed. Unit <receiver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ctrl>.
    Related source file is "C:/Temp/digkon/project2/host_2/ctrl.vhd".
    Found 1-bit register for signal <alarm>.
    Found 1-bit 7-to-1 multiplexer for signal <alarm$mux0001> created at line 47.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count$addsub0000> created at line 68.
    Found 1-bit register for signal <nextSig>.
    Found 3-bit register for signal <state>.
    Found 3-bit 7-to-1 multiplexer for signal <state$mux0001> created at line 47.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ctrl> synthesized.


Synthesizing Unit <timer>.
    Related source file is "C:/Temp/digkon/project2/host_2/timer.vhd".
    Found 6-bit up counter for signal <timer>.
    Summary:
	inferred   1 Counter(s).
Unit <timer> synthesized.


Synthesizing Unit <receiver>.
    Related source file is "C:/Temp/digkon/project2/host_2/receiver.vhd".
    Found 4-bit register for signal <data>.
    Found 5-bit register for signal <state>.
    Found 5-bit 19-to-1 multiplexer for signal <state$mux0002> created at line 51.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <receiver> synthesized.


Synthesizing Unit <keylookup>.
    Related source file is "C:/Temp/digkon/project2/host_2/keylookup.vhd".
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <keylookup> synthesized.


Synthesizing Unit <crypto>.
    Related source file is "C:/Temp/digkon/project2/host_2/crypto.vhd".
    Found 4-bit xor2 for signal <enc>.
Unit <crypto> synthesized.


Synthesizing Unit <equals>.
    Related source file is "C:/Temp/digkon/project2/host_2/equals.vhd".
    Found 1-bit xor2 for signal <result$xor0000>.
    Found 1-bit xor2 for signal <result$xor0001>.
    Found 1-bit xor2 for signal <result$xor0002>.
    Found 1-bit xor2 for signal <result$xor0003>.
    Summary:
	inferred   4 Xor(s).
Unit <equals> synthesized.


Synthesizing Unit <checker>.
    Related source file is "C:/Temp/digkon/project2/host_2/checker.vhd".
Unit <checker> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Temp/digkon/project2/host_2/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 7
 2-bit register                                        : 1
 3-bit register                                        : 1
 5-bit register                                        : 1
# Multiplexers                                         : 3
 1-bit 7-to-1 multiplexer                              : 1
 3-bit 7-to-1 multiplexer                              : 1
 5-bit 19-to-1 multiplexer                             : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Multiplexers                                         : 3
 1-bit 7-to-1 multiplexer                              : 1
 3-bit 7-to-1 multiplexer                              : 1
 5-bit 19-to-1 multiplexer                             : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
  implementation constraint: source_node  : CheckOk
  implementation constraint: source_node  : CheckRst
  implementation constraint: source_node  : TimerStart
  implementation constraint: source_node  : NextKey
  implementation constraint: source_node  : RcvEnable
  implementation constraint: source_node  : Timeout
  implementation constraint: source_node  : LastKey
  implementation constraint: source_node  : InvRst
  implementation constraint: source_node  : RcvDone
  implementation constraint: source_node  : InvTrig
  implementation constraint: source_node  : RcvData<3>
  implementation constraint: source_node  : RcvData<2>
  implementation constraint: source_node  : RcvData<1>
  implementation constraint: source_node  : RcvData<0>

Optimizing unit <keylookup> ...
  implementation constraint: source_node  : state
  implementation constraint: INIT=r	 : state_0

Optimizing unit <crypto> ...

Optimizing unit <equals> ...

Optimizing unit <ctrl> ...
  implementation constraint: source_node  : nextSig
  implementation constraint: source_node  : alarm
  implementation constraint: source_node  : count<1>
  implementation constraint: source_node  : count<0>
  implementation constraint: source_node  : state<2>
  implementation constraint: source_node  : state<1>
  implementation constraint: source_node  : state<0>
  implementation constraint: INIT=r	 : state_0
  implementation constraint: INIT=r	 : state_2
  implementation constraint: INIT=r	 : state_1

Optimizing unit <receiver> ...
  implementation constraint: source_node  : data<3>
  implementation constraint: source_node  : data<2>
  implementation constraint: source_node  : data<1>
  implementation constraint: source_node  : data<0>
  implementation constraint: source_node  : state<4>
  implementation constraint: source_node  : state<3>
  implementation constraint: source_node  : state<2>
  implementation constraint: source_node  : state<1>
  implementation constraint: source_node  : state<0>
  implementation constraint: INIT=r	 : state_4
  implementation constraint: INIT=r	 : state_2
  implementation constraint: INIT=r	 : state_1
  implementation constraint: INIT=r	 : state_0
  implementation constraint: INIT=r	 : state_3

Optimizing unit <checker> ...
  implementation constraint: source_node  : keySig<3>
  implementation constraint: source_node  : keySig<2>
  implementation constraint: source_node  : keySig<1>
  implementation constraint: source_node  : keySig<0>
  implementation constraint: source_node  : encSig<3>
  implementation constraint: source_node  : encSig<2>
  implementation constraint: source_node  : encSig<1>
  implementation constraint: source_node  : encSig<0>

Optimizing unit <timer> ...
  implementation constraint: source_node  : timer<5>
  implementation constraint: source_node  : timer<4>
  implementation constraint: source_node  : timer<3>
  implementation constraint: source_node  : timer<2>
  implementation constraint: source_node  : timer<1>
  implementation constraint: source_node  : timer<0>

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : YES

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 390
#      AND2                        : 152
#      AND3                        : 16
#      AND4                        : 2
#      AND5                        : 6
#      AND6                        : 1
#      GND                         : 1
#      INV                         : 137
#      OR2                         : 53
#      OR3                         : 2
#      OR4                         : 3
#      OR5                         : 1
#      OR6                         : 2
#      OR7                         : 2
#      OR8                         : 1
#      VCC                         : 1
#      XOR2                        : 10
# FlipFlops/Latches                : 23
#      FDC                         : 16
#      FDCE                        : 7
# IO Buffers                       : 14
#      IBUF                        : 10
#      OBUF                        : 4
=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.17 secs
 
--> 

Total memory usage is 252900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

