# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_8_randomsequenceVHDL.srcs/sources_1/imports/Progetto_EPM240_ITIS_forQuartus_18.1/lfsr_pkg.vhd" \
"../../../../project_8_randomsequenceVHDL.srcs/sources_1/imports/Progetto_EPM240_ITIS_forQuartus_18.1/lfsr.vhd" \

# Do not sort compile order
nosort
