

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Sun Dec 29 16:52:27 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.888|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3926|  3926|  3926|  3926|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3924|  3924|        10|          5|          1|   784|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      9|       -|      -|    -|
|Expression       |        -|      -|       0|    874|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      30|      3|    -|
|Multiplexer      |        -|      -|       -|    278|    -|
|Register         |        -|      -|     556|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|     586|   1155|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_1_1_U6   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U7   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U8   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U9   |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U10  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U11  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U12  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U13  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U14  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_0_w_s_U  |depthwise_conv2d_fix_SeparableConv2D_0_w_s  |        0|  30|   3|    0|     9|   15|     1|          135|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                            |        0|  30|   3|    0|     9|   15|     1|          135|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_509_p2         |     +    |      0|  0|  14|          10|           1|
    |add_ln32_3_fu_949_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln42_10_fu_1160_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln42_2_fu_748_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln42_3_fu_899_p2       |     +    |      0|  0|  15|           5|           2|
    |add_ln42_4_fu_908_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln42_5_fu_922_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln42_6_fu_935_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln42_7_fu_939_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln42_8_fu_1140_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln42_9_fu_1150_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln42_fu_723_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln51_1_fu_1165_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln51_2_fu_1213_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln51_3_fu_1217_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln51_4_fu_1256_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln51_5_fu_1276_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln51_6_fu_1280_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln51_7_fu_1285_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln51_8_fu_1290_p2      |     +    |      0|  0|  16|          16|          16|
    |add_ln51_fu_944_p2         |     +    |      0|  0|  13|          11|          11|
    |out_h_fu_565_p2            |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_738_p2            |     +    |      0|  0|  15|           5|           1|
    |tmp13_fu_467_p2            |     +    |      0|  0|  15|           5|           5|
    |tmp13_mid1_fu_857_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_1_0_fu_399_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp_1_0_mid1_fu_677_p2     |     +    |      0|  0|  15|           5|           2|
    |tmp_2_0_fu_435_p2          |     +    |      0|  0|  15|           5|           2|
    |tmp_2_0_mid1_fu_985_p2     |     +    |      0|  0|  15|           5|           2|
    |tmp12_0_0_fu_393_p2        |     -    |      0|  0|  13|          11|          11|
    |tmp12_0_0_mid1_fu_664_p2   |     -    |      0|  0|  13|          11|          11|
    |tmp12_1_0_fu_429_p2        |     -    |      0|  0|  13|          11|          11|
    |tmp12_1_0_mid1_fu_706_p2   |     -    |      0|  0|  13|          11|          11|
    |tmp12_2_0_fu_461_p2        |     -    |      0|  0|  14|          10|          10|
    |tmp12_2_0_mid1_fu_1010_p2  |     -    |      0|  0|  14|          10|          10|
    |tmp14_fu_497_p2            |     -    |      0|  0|  13|          11|          11|
    |tmp14_mid176_fu_841_p2     |     -    |      0|  0|  15|           7|           7|
    |tmp14_mid1_fu_886_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln24_fu_559_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln24_fu_503_p2        |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln32_fu_515_p2        |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln33_fu_553_p2        |   icmp   |      0|  0|  11|           5|           4|
    |empty_63_fu_630_p2         |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_634_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln24_15_fu_529_p3   |  select  |      0|  0|  64|           1|          64|
    |select_ln24_16_fu_538_p3   |  select  |      0|  0|  64|           1|          64|
    |select_ln24_17_fu_586_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln24_18_fu_609_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln24_19_fu_778_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln24_20_fu_798_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln24_21_fu_971_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln24_22_fu_1088_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln24_23_fu_809_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln24_24_fu_618_p3   |  select  |      0|  0|  11|           1|           1|
    |select_ln24_25_fu_624_p3   |  select  |      0|  0|  11|           1|           5|
    |select_ln24_26_fu_979_p3   |  select  |      0|  0|  10|           1|           6|
    |select_ln24_27_fu_851_p3   |  select  |      0|  0|  11|           1|          11|
    |select_ln24_fu_521_p3      |  select  |      0|  0|   5|           1|           1|
    |select_ln27_1_fu_790_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln27_fu_357_p3      |  select  |      0|  0|   3|           1|           3|
    |select_ln32_15_fu_1169_p3  |  select  |      0|  0|  10|           1|           1|
    |select_ln32_fu_1100_p3     |  select  |      0|  0|   5|           1|           5|
    |tmp12_0_0_mid2_fu_670_p3   |  select  |      0|  0|  11|           1|          11|
    |tmp12_1_0_mid2_fu_712_p3   |  select  |      0|  0|  11|           1|          11|
    |tmp12_2_0_mid2_fu_1016_p3  |  select  |      0|  0|  10|           1|          10|
    |tmp14_mid2_fu_892_p3       |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |out_d_fu_347_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln24_1_fu_598_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln24_2_fu_603_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln24_fu_547_p2         |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 874|         448|         610|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |SeparableConv2D_0_w_s_address0             |  33|          6|    4|         24|
    |SeparableConv2D_0_w_s_address1             |  27|          5|    4|         20|
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten80_phi_fu_263_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_286_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_274_p4           |   9|          2|    1|          2|
    |ap_phi_mux_out_h_0_phi_fu_298_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_309_p4           |   9|          2|    5|         10|
    |indvar_flatten80_reg_259                   |   9|          2|   10|         20|
    |indvar_flatten_reg_282                     |   9|          2|   10|         20|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |out_d_0_reg_270                            |   9|          2|    1|          2|
    |out_h_0_reg_294                            |   9|          2|    5|         10|
    |out_w_0_reg_305                            |   9|          2|    5|         10|
    |reg_333                                    |   9|          2|   16|         32|
    |reg_338                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 278|         56|  132|        396|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |SeparableConv2D_0_w_18_reg_1658   |  15|   0|   15|          0|
    |add_ln24_reg_1405                 |  10|   0|   10|          0|
    |add_ln32_3_reg_1571               |  10|   0|   10|          0|
    |add_ln42_10_reg_1643              |  10|   0|   10|          0|
    |add_ln42_3_reg_1541               |   5|   0|    5|          0|
    |add_ln42_6_reg_1556               |  11|   0|   11|          0|
    |add_ln42_7_reg_1561               |  11|   0|   11|          0|
    |add_ln51_1_reg_1648               |  16|   0|   16|          0|
    |add_ln51_3_reg_1678               |  16|   0|   16|          0|
    |add_ln51_4_reg_1693               |  16|   0|   16|          0|
    |add_ln51_8_reg_1703               |  16|   0|   16|          0|
    |add_ln51_reg_1566                 |  11|   0|   11|          0|
    |add_ln51_reg_1566_pp0_iter1_reg   |  11|   0|   11|          0|
    |and_ln24_reg_1443                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |icmp_ln24_reg_1401                |   1|   0|    1|          0|
    |icmp_ln24_reg_1401_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln32_reg_1410                |   1|   0|    1|          0|
    |indvar_flatten80_reg_259          |  10|   0|   10|          0|
    |indvar_flatten_reg_282            |  10|   0|   10|          0|
    |out_d_0_reg_270                   |   1|   0|    1|          0|
    |out_d_reg_1366                    |   1|   0|    1|          0|
    |out_h_0_reg_294                   |   5|   0|    5|          0|
    |out_h_reg_1453                    |   5|   0|    5|          0|
    |out_w_0_mid2_reg_1481             |   5|   0|    5|          0|
    |out_w_0_reg_305                   |   5|   0|    5|          0|
    |out_w_reg_1510                    |   5|   0|    5|          0|
    |reg_317                           |  15|   0|   15|          0|
    |reg_321                           |  15|   0|   15|          0|
    |reg_325                           |  15|   0|   15|          0|
    |reg_329                           |  15|   0|   15|          0|
    |reg_333                           |  16|   0|   16|          0|
    |reg_338                           |  16|   0|   16|          0|
    |select_ln24_17_reg_1461           |   1|   0|    2|          1|
    |select_ln24_23_reg_1536           |   1|   0|    1|          0|
    |select_ln24_reg_1426              |   5|   0|    5|          0|
    |select_ln27_reg_1376              |   2|   0|    3|          1|
    |select_ln32_15_reg_1653           |  10|   0|   10|          0|
    |select_ln32_reg_1618              |   5|   0|    5|          0|
    |tmp12_0_0_mid2_reg_1487           |  10|   0|   11|          1|
    |tmp12_0_0_reg_1381                |  10|   0|   11|          1|
    |tmp12_1_0_mid2_reg_1492           |  10|   0|   11|          1|
    |tmp12_1_0_reg_1386                |  10|   0|   11|          1|
    |tmp12_2_0_mid2_reg_1586           |   9|   0|   10|          1|
    |tmp12_2_0_reg_1391                |   9|   0|   10|          1|
    |tmp14_reg_1396                    |   9|   0|   11|          2|
    |trunc_ln51_1_reg_1598             |  16|   0|   16|          0|
    |trunc_ln51_2_reg_1623             |  16|   0|   16|          0|
    |trunc_ln51_3_reg_1628             |  16|   0|   16|          0|
    |trunc_ln51_4_reg_1663             |  16|   0|   16|          0|
    |trunc_ln51_5_reg_1668             |  16|   0|   16|          0|
    |trunc_ln51_6_reg_1683             |  16|   0|   16|          0|
    |trunc_ln51_7_reg_1688             |  16|   0|   16|          0|
    |trunc_ln51_8_reg_1698             |  16|   0|   16|          0|
    |trunc_ln_reg_1593                 |  16|   0|   16|          0|
    |xor_ln24_2_reg_1471               |   1|   0|    1|          0|
    |zext_ln40_1_reg_1499              |   5|   0|   11|          6|
    |zext_ln42_2_reg_1516              |   5|   0|   11|          6|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 556|   0|  578|         22|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

