
DISPLAY_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000124dc  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000058a0  080126a0  080126a0  000136a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017f40  08017f40  000191f4  2**0
                  CONTENTS
  4 .ARM          00000008  08017f40  08017f40  00018f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017f48  08017f48  000191f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017f48  08017f48  00018f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017f4c  08017f4c  00018f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08017f50  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a00  200001f4  08018144  000191f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bf4  08018144  00019bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000191f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025a8d  00000000  00000000  00019224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045ee  00000000  00000000  0003ecb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000021a8  00000000  00000000  000432a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a4f  00000000  00000000  00045448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003002f  00000000  00000000  00046e97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028d82  00000000  00000000  00076ec6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00129619  00000000  00000000  0009fc48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c9261  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a2a8  00000000  00000000  001c92a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001d354c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08012684 	.word	0x08012684

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001f8 	.word	0x200001f8
 80001fc:	08012684 	.word	0x08012684

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b96a 	b.w	8000ec4 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	460c      	mov	r4, r1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d14e      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c14:	4694      	mov	ip, r2
 8000c16:	458c      	cmp	ip, r1
 8000c18:	4686      	mov	lr, r0
 8000c1a:	fab2 f282 	clz	r2, r2
 8000c1e:	d962      	bls.n	8000ce6 <__udivmoddi4+0xde>
 8000c20:	b14a      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c22:	f1c2 0320 	rsb	r3, r2, #32
 8000c26:	4091      	lsls	r1, r2
 8000c28:	fa20 f303 	lsr.w	r3, r0, r3
 8000c2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c30:	4319      	orrs	r1, r3
 8000c32:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c3a:	fa1f f68c 	uxth.w	r6, ip
 8000c3e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c46:	fb07 1114 	mls	r1, r7, r4, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb04 f106 	mul.w	r1, r4, r6
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c5e:	f080 8112 	bcs.w	8000e86 <__udivmoddi4+0x27e>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 810f 	bls.w	8000e86 <__udivmoddi4+0x27e>
 8000c68:	3c02      	subs	r4, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a59      	subs	r1, r3, r1
 8000c6e:	fa1f f38e 	uxth.w	r3, lr
 8000c72:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c76:	fb07 1110 	mls	r1, r7, r0, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb00 f606 	mul.w	r6, r0, r6
 8000c82:	429e      	cmp	r6, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x94>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c8e:	f080 80fc 	bcs.w	8000e8a <__udivmoddi4+0x282>
 8000c92:	429e      	cmp	r6, r3
 8000c94:	f240 80f9 	bls.w	8000e8a <__udivmoddi4+0x282>
 8000c98:	4463      	add	r3, ip
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	1b9b      	subs	r3, r3, r6
 8000c9e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b11d      	cbz	r5, 8000cae <__udivmoddi4+0xa6>
 8000ca6:	40d3      	lsrs	r3, r2
 8000ca8:	2200      	movs	r2, #0
 8000caa:	e9c5 3200 	strd	r3, r2, [r5]
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d905      	bls.n	8000cc2 <__udivmoddi4+0xba>
 8000cb6:	b10d      	cbz	r5, 8000cbc <__udivmoddi4+0xb4>
 8000cb8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e7f5      	b.n	8000cae <__udivmoddi4+0xa6>
 8000cc2:	fab3 f183 	clz	r1, r3
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d146      	bne.n	8000d58 <__udivmoddi4+0x150>
 8000cca:	42a3      	cmp	r3, r4
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0xcc>
 8000cce:	4290      	cmp	r0, r2
 8000cd0:	f0c0 80f0 	bcc.w	8000eb4 <__udivmoddi4+0x2ac>
 8000cd4:	1a86      	subs	r6, r0, r2
 8000cd6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	2d00      	cmp	r5, #0
 8000cde:	d0e6      	beq.n	8000cae <__udivmoddi4+0xa6>
 8000ce0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ce4:	e7e3      	b.n	8000cae <__udivmoddi4+0xa6>
 8000ce6:	2a00      	cmp	r2, #0
 8000ce8:	f040 8090 	bne.w	8000e0c <__udivmoddi4+0x204>
 8000cec:	eba1 040c 	sub.w	r4, r1, ip
 8000cf0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf4:	fa1f f78c 	uxth.w	r7, ip
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d02:	fb08 4416 	mls	r4, r8, r6, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb07 f006 	mul.w	r0, r7, r6
 8000d0e:	4298      	cmp	r0, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x11c>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x11a>
 8000d1c:	4298      	cmp	r0, r3
 8000d1e:	f200 80cd 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000d22:	4626      	mov	r6, r4
 8000d24:	1a1c      	subs	r4, r3, r0
 8000d26:	fa1f f38e 	uxth.w	r3, lr
 8000d2a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d2e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d36:	fb00 f707 	mul.w	r7, r0, r7
 8000d3a:	429f      	cmp	r7, r3
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x148>
 8000d3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d42:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x146>
 8000d48:	429f      	cmp	r7, r3
 8000d4a:	f200 80b0 	bhi.w	8000eae <__udivmoddi4+0x2a6>
 8000d4e:	4620      	mov	r0, r4
 8000d50:	1bdb      	subs	r3, r3, r7
 8000d52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d56:	e7a5      	b.n	8000ca4 <__udivmoddi4+0x9c>
 8000d58:	f1c1 0620 	rsb	r6, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d68:	fa04 f301 	lsl.w	r3, r4, r1
 8000d6c:	ea43 030c 	orr.w	r3, r3, ip
 8000d70:	40f4      	lsrs	r4, r6
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	0c38      	lsrs	r0, r7, #16
 8000d78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d7c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d80:	fa1f fc87 	uxth.w	ip, r7
 8000d84:	fb00 441e 	mls	r4, r0, lr, r4
 8000d88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d90:	45a1      	cmp	r9, r4
 8000d92:	fa02 f201 	lsl.w	r2, r2, r1
 8000d96:	d90a      	bls.n	8000dae <__udivmoddi4+0x1a6>
 8000d98:	193c      	adds	r4, r7, r4
 8000d9a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d9e:	f080 8084 	bcs.w	8000eaa <__udivmoddi4+0x2a2>
 8000da2:	45a1      	cmp	r9, r4
 8000da4:	f240 8081 	bls.w	8000eaa <__udivmoddi4+0x2a2>
 8000da8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	eba4 0409 	sub.w	r4, r4, r9
 8000db2:	fa1f f983 	uxth.w	r9, r3
 8000db6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dba:	fb00 4413 	mls	r4, r0, r3, r4
 8000dbe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dc2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc6:	45a4      	cmp	ip, r4
 8000dc8:	d907      	bls.n	8000dda <__udivmoddi4+0x1d2>
 8000dca:	193c      	adds	r4, r7, r4
 8000dcc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dd0:	d267      	bcs.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd2:	45a4      	cmp	ip, r4
 8000dd4:	d965      	bls.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd6:	3b02      	subs	r3, #2
 8000dd8:	443c      	add	r4, r7
 8000dda:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dde:	fba0 9302 	umull	r9, r3, r0, r2
 8000de2:	eba4 040c 	sub.w	r4, r4, ip
 8000de6:	429c      	cmp	r4, r3
 8000de8:	46ce      	mov	lr, r9
 8000dea:	469c      	mov	ip, r3
 8000dec:	d351      	bcc.n	8000e92 <__udivmoddi4+0x28a>
 8000dee:	d04e      	beq.n	8000e8e <__udivmoddi4+0x286>
 8000df0:	b155      	cbz	r5, 8000e08 <__udivmoddi4+0x200>
 8000df2:	ebb8 030e 	subs.w	r3, r8, lr
 8000df6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dfa:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfe:	40cb      	lsrs	r3, r1
 8000e00:	431e      	orrs	r6, r3
 8000e02:	40cc      	lsrs	r4, r1
 8000e04:	e9c5 6400 	strd	r6, r4, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	e750      	b.n	8000cae <__udivmoddi4+0xa6>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f103 	lsr.w	r1, r0, r3
 8000e14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e18:	fa24 f303 	lsr.w	r3, r4, r3
 8000e1c:	4094      	lsls	r4, r2
 8000e1e:	430c      	orrs	r4, r1
 8000e20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e28:	fa1f f78c 	uxth.w	r7, ip
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3110 	mls	r1, r8, r0, r3
 8000e34:	0c23      	lsrs	r3, r4, #16
 8000e36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3a:	fb00 f107 	mul.w	r1, r0, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x24c>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e4a:	d22c      	bcs.n	8000ea6 <__udivmoddi4+0x29e>
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d92a      	bls.n	8000ea6 <__udivmoddi4+0x29e>
 8000e50:	3802      	subs	r0, #2
 8000e52:	4463      	add	r3, ip
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e5c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e64:	fb01 f307 	mul.w	r3, r1, r7
 8000e68:	42a3      	cmp	r3, r4
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x276>
 8000e6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e70:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e74:	d213      	bcs.n	8000e9e <__udivmoddi4+0x296>
 8000e76:	42a3      	cmp	r3, r4
 8000e78:	d911      	bls.n	8000e9e <__udivmoddi4+0x296>
 8000e7a:	3902      	subs	r1, #2
 8000e7c:	4464      	add	r4, ip
 8000e7e:	1ae4      	subs	r4, r4, r3
 8000e80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e84:	e739      	b.n	8000cfa <__udivmoddi4+0xf2>
 8000e86:	4604      	mov	r4, r0
 8000e88:	e6f0      	b.n	8000c6c <__udivmoddi4+0x64>
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	e706      	b.n	8000c9c <__udivmoddi4+0x94>
 8000e8e:	45c8      	cmp	r8, r9
 8000e90:	d2ae      	bcs.n	8000df0 <__udivmoddi4+0x1e8>
 8000e92:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e96:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e9a:	3801      	subs	r0, #1
 8000e9c:	e7a8      	b.n	8000df0 <__udivmoddi4+0x1e8>
 8000e9e:	4631      	mov	r1, r6
 8000ea0:	e7ed      	b.n	8000e7e <__udivmoddi4+0x276>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	e799      	b.n	8000dda <__udivmoddi4+0x1d2>
 8000ea6:	4630      	mov	r0, r6
 8000ea8:	e7d4      	b.n	8000e54 <__udivmoddi4+0x24c>
 8000eaa:	46d6      	mov	lr, sl
 8000eac:	e77f      	b.n	8000dae <__udivmoddi4+0x1a6>
 8000eae:	4463      	add	r3, ip
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	e74d      	b.n	8000d50 <__udivmoddi4+0x148>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e70f      	b.n	8000cdc <__udivmoddi4+0xd4>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	4463      	add	r3, ip
 8000ec0:	e730      	b.n	8000d24 <__udivmoddi4+0x11c>
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <initTempHumSensor>:
#include "TempHumSensor.h"

// i2c handler
static I2C_HandleTypeDef* hi2c;

void initTempHumSensor(I2C_HandleTypeDef* hi2c_in) {
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	hi2c = hi2c_in;
 8000ed0:	4a04      	ldr	r2, [pc, #16]	@ (8000ee4 <initTempHumSensor+0x1c>)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6013      	str	r3, [r2, #0]
}
 8000ed6:	bf00      	nop
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	20000210 	.word	0x20000210

08000ee8 <req_measurements>:

// send command to sensor
void req_measurements() {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af02      	add	r7, sp, #8
	uint8_t buf[2] = {CMD_MSB, CMD_LSB};
 8000eee:	f640 532c 	movw	r3, #3372	@ 0xd2c
 8000ef2:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(hi2c, SAD_W, buf, 2, 1000);
 8000ef4:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <req_measurements+0x28>)
 8000ef6:	6818      	ldr	r0, [r3, #0]
 8000ef8:	1d3a      	adds	r2, r7, #4
 8000efa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000efe:	9300      	str	r3, [sp, #0]
 8000f00:	2302      	movs	r3, #2
 8000f02:	2188      	movs	r1, #136	@ 0x88
 8000f04:	f007 f838 	bl	8007f78 <HAL_I2C_Master_Transmit>
}
 8000f08:	bf00      	nop
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20000210 	.word	0x20000210

08000f14 <read_raw_measurements>:

// send read request to sensor
// sensor will pull clock down until measurements are done
TempHumRaw_t read_raw_measurements() {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af02      	add	r7, sp, #8
	TempHumRaw_t data;
	uint8_t buf[6];
	HAL_I2C_Master_Receive(hi2c, SAD_R, buf, 6, 1000);
 8000f1a:	4b14      	ldr	r3, [pc, #80]	@ (8000f6c <read_raw_measurements+0x58>)
 8000f1c:	6818      	ldr	r0, [r3, #0]
 8000f1e:	463a      	mov	r2, r7
 8000f20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f24:	9300      	str	r3, [sp, #0]
 8000f26:	2306      	movs	r3, #6
 8000f28:	2189      	movs	r1, #137	@ 0x89
 8000f2a:	f007 f93d 	bl	80081a8 <HAL_I2C_Master_Receive>
	data.temp = buf[0] << 8 | buf[1];
 8000f2e:	783b      	ldrb	r3, [r7, #0]
 8000f30:	021b      	lsls	r3, r3, #8
 8000f32:	b21a      	sxth	r2, r3
 8000f34:	787b      	ldrb	r3, [r7, #1]
 8000f36:	b21b      	sxth	r3, r3
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	b21b      	sxth	r3, r3
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	813b      	strh	r3, [r7, #8]
	data.hum = buf[3] << 8 | buf[4];
 8000f40:	78fb      	ldrb	r3, [r7, #3]
 8000f42:	021b      	lsls	r3, r3, #8
 8000f44:	b21a      	sxth	r2, r3
 8000f46:	793b      	ldrb	r3, [r7, #4]
 8000f48:	b21b      	sxth	r3, r3
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	817b      	strh	r3, [r7, #10]
	return data;
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	60fb      	str	r3, [r7, #12]
 8000f56:	2300      	movs	r3, #0
 8000f58:	89ba      	ldrh	r2, [r7, #12]
 8000f5a:	f362 030f 	bfi	r3, r2, #0, #16
 8000f5e:	89fa      	ldrh	r2, [r7, #14]
 8000f60:	f362 431f 	bfi	r3, r2, #16, #16
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3710      	adds	r7, #16
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000210 	.word	0x20000210

08000f70 <get_temp_hum>:

// get converted values
TempHum_t get_temp_hum() {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b08a      	sub	sp, #40	@ 0x28
 8000f74:	af00      	add	r7, sp, #0
	TempHumRaw_t raw_data;
	TempHum_t conv_data;
	req_measurements();
 8000f76:	f7ff ffb7 	bl	8000ee8 <req_measurements>
	raw_data = read_raw_measurements();
 8000f7a:	f7ff ffcb 	bl	8000f14 <read_raw_measurements>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	617b      	str	r3, [r7, #20]
	int32_t casted_temp = (uint32_t)(raw_data.temp);
 8000f82:	8abb      	ldrh	r3, [r7, #20]
 8000f84:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t casted_hum = (uint32_t)(raw_data.hum);
 8000f86:	8afb      	ldrh	r3, [r7, #22]
 8000f88:	623b      	str	r3, [r7, #32]
	conv_data.temp = -45.0f + 315.0f * ((float)casted_temp/65535.0f);
 8000f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f8c:	ee07 3a90 	vmov	s15, r3
 8000f90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f94:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8000ff8 <get_temp_hum+0x88>
 8000f98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f9c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8000ffc <get_temp_hum+0x8c>
 8000fa0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fa4:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001000 <get_temp_hum+0x90>
 8000fa8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fac:	edc7 7a03 	vstr	s15, [r7, #12]
	conv_data.hum = 100.0f * ((float)casted_hum/65535.0f);
 8000fb0:	6a3b      	ldr	r3, [r7, #32]
 8000fb2:	ee07 3a90 	vmov	s15, r3
 8000fb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fba:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8000ff8 <get_temp_hum+0x88>
 8000fbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fc2:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001004 <get_temp_hum+0x94>
 8000fc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fca:	edc7 7a04 	vstr	s15, [r7, #16]
	return conv_data;
 8000fce:	f107 0318 	add.w	r3, r7, #24
 8000fd2:	f107 020c 	add.w	r2, r7, #12
 8000fd6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fda:	e883 0003 	stmia.w	r3, {r0, r1}
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	69fb      	ldr	r3, [r7, #28]
 8000fe2:	ee07 2a10 	vmov	s14, r2
 8000fe6:	ee07 3a90 	vmov	s15, r3
}
 8000fea:	eeb0 0a47 	vmov.f32	s0, s14
 8000fee:	eef0 0a67 	vmov.f32	s1, s15
 8000ff2:	3728      	adds	r7, #40	@ 0x28
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	477fff00 	.word	0x477fff00
 8000ffc:	439d8000 	.word	0x439d8000
 8001000:	42340000 	.word	0x42340000
 8001004:	42c80000 	.word	0x42c80000

08001008 <JOYSTICK_INIT>:

#include "joystick.h"

	//Write a byte value to a spot in the Joystick
	I2C_HandleTypeDef Hi2c1;
	void JOYSTICK_INIT(I2C_HandleTypeDef hi2c1){
 8001008:	b084      	sub	sp, #16
 800100a:	b580      	push	{r7, lr}
 800100c:	af00      	add	r7, sp, #0
 800100e:	f107 0c08 	add.w	ip, r7, #8
 8001012:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
		Hi2c1 = hi2c1;
 8001016:	4b07      	ldr	r3, [pc, #28]	@ (8001034 <JOYSTICK_INIT+0x2c>)
 8001018:	4618      	mov	r0, r3
 800101a:	f107 0308 	add.w	r3, r7, #8
 800101e:	2254      	movs	r2, #84	@ 0x54
 8001020:	4619      	mov	r1, r3
 8001022:	f00f fba8 	bl	8010776 <memcpy>
	}
 8001026:	bf00      	nop
 8001028:	46bd      	mov	sp, r7
 800102a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800102e:	b004      	add	sp, #16
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	20000218 	.word	0x20000218

08001038 <readRegister>:
      return(1);
  }

  //Reads from a given location from the Joystick
  uint8_t readRegister(uint8_t reg)
  {
 8001038:	b580      	push	{r7, lr}
 800103a:	b08a      	sub	sp, #40	@ 0x28
 800103c:	af02      	add	r7, sp, #8
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
	  uint8_t buf[10] = {reg};
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	811a      	strh	r2, [r3, #8]
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	753b      	strb	r3, [r7, #20]
	  uint8_t buf0[10] = {};
 8001052:	2300      	movs	r3, #0
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	f107 030c 	add.w	r3, r7, #12
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	809a      	strh	r2, [r3, #4]
	  ret = HAL_I2C_Master_Transmit(&Hi2c1, JOYSTICK_ADDRESS, &buf[0], 1, 1000);
 8001060:	f107 0214 	add.w	r2, r7, #20
 8001064:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	2301      	movs	r3, #1
 800106c:	2140      	movs	r1, #64	@ 0x40
 800106e:	4810      	ldr	r0, [pc, #64]	@ (80010b0 <readRegister+0x78>)
 8001070:	f006 ff82 	bl	8007f78 <HAL_I2C_Master_Transmit>
 8001074:	4603      	mov	r3, r0
 8001076:	461a      	mov	r2, r3
 8001078:	4b0e      	ldr	r3, [pc, #56]	@ (80010b4 <readRegister+0x7c>)
 800107a:	701a      	strb	r2, [r3, #0]
	  ret = HAL_I2C_Master_Receive(&Hi2c1, JOYSTICK_ADDRESS, &buf0[0], 1, 1000);
 800107c:	f107 0208 	add.w	r2, r7, #8
 8001080:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	2301      	movs	r3, #1
 8001088:	2140      	movs	r1, #64	@ 0x40
 800108a:	4809      	ldr	r0, [pc, #36]	@ (80010b0 <readRegister+0x78>)
 800108c:	f007 f88c 	bl	80081a8 <HAL_I2C_Master_Receive>
 8001090:	4603      	mov	r3, r0
 8001092:	461a      	mov	r2, r3
 8001094:	4b07      	ldr	r3, [pc, #28]	@ (80010b4 <readRegister+0x7c>)
 8001096:	701a      	strb	r2, [r3, #0]

    if (ret != 0)
 8001098:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <readRegister+0x7c>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <readRegister+0x6c>
    {
      //Serial.println("No ack!");
      return (0); //Device failed to ack
 80010a0:	2300      	movs	r3, #0
 80010a2:	e000      	b.n	80010a6 <readRegister+0x6e>
    }
    return buf0[0];
 80010a4:	7a3b      	ldrb	r3, [r7, #8]
  }
 80010a6:	4618      	mov	r0, r3
 80010a8:	3720      	adds	r7, #32
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000218 	.word	0x20000218
 80010b4:	20000214 	.word	0x20000214

080010b8 <getHorizontal>:
  //Returns the 10-bit ADC value of the joystick horizontal position
  uint16_t getHorizontal()
  {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
    uint16_t X_MSB = readRegister(JOYSTICK_X_MSB);
 80010be:	2003      	movs	r0, #3
 80010c0:	f7ff ffba 	bl	8001038 <readRegister>
 80010c4:	4603      	mov	r3, r0
 80010c6:	80fb      	strh	r3, [r7, #6]
    uint16_t X_LSB = readRegister(JOYSTICK_X_LSB);
 80010c8:	2004      	movs	r0, #4
 80010ca:	f7ff ffb5 	bl	8001038 <readRegister>
 80010ce:	4603      	mov	r3, r0
 80010d0:	80bb      	strh	r3, [r7, #4]
    return ((X_MSB<<8) | X_LSB)>>6; //MSB has the 8 MSB bits and LSB only has 2 bits
 80010d2:	88fb      	ldrh	r3, [r7, #6]
 80010d4:	021a      	lsls	r2, r3, #8
 80010d6:	88bb      	ldrh	r3, [r7, #4]
 80010d8:	4313      	orrs	r3, r2
 80010da:	119b      	asrs	r3, r3, #6
 80010dc:	b29b      	uxth	r3, r3
  }
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <getVertical>:
  //Returns the 10-bit ADC value of the joystick vertical position
  uint16_t getVertical()
  {
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b082      	sub	sp, #8
 80010ea:	af00      	add	r7, sp, #0
    uint16_t Y_MSB = readRegister(JOYSTICK_Y_MSB);
 80010ec:	2005      	movs	r0, #5
 80010ee:	f7ff ffa3 	bl	8001038 <readRegister>
 80010f2:	4603      	mov	r3, r0
 80010f4:	80fb      	strh	r3, [r7, #6]
    uint16_t Y_LSB = readRegister(JOYSTICK_Y_LSB);
 80010f6:	2006      	movs	r0, #6
 80010f8:	f7ff ff9e 	bl	8001038 <readRegister>
 80010fc:	4603      	mov	r3, r0
 80010fe:	80bb      	strh	r3, [r7, #4]
    return ((Y_MSB<<8) | Y_LSB)>>6; //MSB has the 8 MSB bits and LSB only has 2 bits
 8001100:	88fb      	ldrh	r3, [r7, #6]
 8001102:	021a      	lsls	r2, r3, #8
 8001104:	88bb      	ldrh	r3, [r7, #4]
 8001106:	4313      	orrs	r3, r2
 8001108:	119b      	asrs	r3, r3, #6
 800110a:	b29b      	uxth	r3, r3
  }
 800110c:	4618      	mov	r0, r3
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <threshold>:
  // 2: Right
  // 3: Up
  // 4: Down
  // 0: Center
  // Range: 0 to 2044
  uint8_t threshold(){
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
	  uint16_t horizontal = getHorizontal();
 800111a:	f7ff ffcd 	bl	80010b8 <getHorizontal>
 800111e:	4603      	mov	r3, r0
 8001120:	80fb      	strh	r3, [r7, #6]
	  uint16_t vertical = getVertical();
 8001122:	f7ff ffe0 	bl	80010e6 <getVertical>
 8001126:	4603      	mov	r3, r0
 8001128:	80bb      	strh	r3, [r7, #4]

	  // Perspective: Pin connections closest to you
	  // (0,0) is upper left, (1023, 1023) is lower right
	  // (0, 514) is left
	  // (512, 1023) is down
	  uint8_t lr = vertical > 250 && vertical < 750 ? 1 : 0;
 800112a:	88bb      	ldrh	r3, [r7, #4]
 800112c:	2bfa      	cmp	r3, #250	@ 0xfa
 800112e:	d906      	bls.n	800113e <threshold+0x2a>
 8001130:	88bb      	ldrh	r3, [r7, #4]
 8001132:	f240 22ed 	movw	r2, #749	@ 0x2ed
 8001136:	4293      	cmp	r3, r2
 8001138:	d801      	bhi.n	800113e <threshold+0x2a>
 800113a:	2301      	movs	r3, #1
 800113c:	e000      	b.n	8001140 <threshold+0x2c>
 800113e:	2300      	movs	r3, #0
 8001140:	70fb      	strb	r3, [r7, #3]
	  if (horizontal < 250 && lr) {
 8001142:	88fb      	ldrh	r3, [r7, #6]
 8001144:	2bf9      	cmp	r3, #249	@ 0xf9
 8001146:	d804      	bhi.n	8001152 <threshold+0x3e>
 8001148:	78fb      	ldrb	r3, [r7, #3]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <threshold+0x3e>
		  return 1;
 800114e:	2301      	movs	r3, #1
 8001150:	e00a      	b.n	8001168 <threshold+0x54>
	  } else if (horizontal > 750 && lr){
 8001152:	88fb      	ldrh	r3, [r7, #6]
 8001154:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8001158:	4293      	cmp	r3, r2
 800115a:	d904      	bls.n	8001166 <threshold+0x52>
 800115c:	78fb      	ldrb	r3, [r7, #3]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <threshold+0x52>
		  return 2;
 8001162:	2302      	movs	r3, #2
 8001164:	e000      	b.n	8001168 <threshold+0x54>
	  }
	  return 0;
 8001166:	2300      	movs	r3, #0
  }
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <RowChecker>:
#include "keypad.h"
#include "stm32l4xx_hal.h"
#include "lcd.h"

// Checks every row while a single column is pulled down
int RowChecker() {
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
    int val = 0;
 8001176:	2300      	movs	r3, #0
 8001178:	607b      	str	r3, [r7, #4]
    val = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == GPIO_PIN_RESET ? 1 : val;
 800117a:	2120      	movs	r1, #32
 800117c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001180:	f006 fe0c 	bl	8007d9c <HAL_GPIO_ReadPin>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <RowChecker+0x1e>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	e000      	b.n	8001190 <RowChecker+0x20>
 800118e:	2301      	movs	r3, #1
 8001190:	607b      	str	r3, [r7, #4]
    val = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_RESET ? 2 : val;
 8001192:	2140      	movs	r1, #64	@ 0x40
 8001194:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001198:	f006 fe00 	bl	8007d9c <HAL_GPIO_ReadPin>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <RowChecker+0x36>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	e000      	b.n	80011a8 <RowChecker+0x38>
 80011a6:	2302      	movs	r3, #2
 80011a8:	607b      	str	r3, [r7, #4]
    val = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_RESET ? 3 : val;
 80011aa:	2180      	movs	r1, #128	@ 0x80
 80011ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011b0:	f006 fdf4 	bl	8007d9c <HAL_GPIO_ReadPin>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <RowChecker+0x4e>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	e000      	b.n	80011c0 <RowChecker+0x50>
 80011be:	2303      	movs	r3, #3
 80011c0:	607b      	str	r3, [r7, #4]
    val = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_14) == GPIO_PIN_RESET ? 4 : val;
 80011c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011c6:	4807      	ldr	r0, [pc, #28]	@ (80011e4 <RowChecker+0x74>)
 80011c8:	f006 fde8 	bl	8007d9c <HAL_GPIO_ReadPin>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <RowChecker+0x66>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	e000      	b.n	80011d8 <RowChecker+0x68>
 80011d6:	2304      	movs	r3, #4
 80011d8:	607b      	str	r3, [r7, #4]
    //	  	return row_return;
    return val;
 80011da:	687b      	ldr	r3, [r7, #4]
  }
 80011dc:	4618      	mov	r0, r3
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	48000c00 	.word	0x48000c00

080011e8 <keypad_init>:
//		}
//		return 0;
//	}


void keypad_init(){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	// Setting all the pins to high impedence
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 80011ec:	2201      	movs	r2, #1
 80011ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011f2:	480b      	ldr	r0, [pc, #44]	@ (8001220 <keypad_init+0x38>)
 80011f4:	f006 fdea 	bl	8007dcc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 1);
 80011f8:	2201      	movs	r2, #1
 80011fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011fe:	4809      	ldr	r0, [pc, #36]	@ (8001224 <keypad_init+0x3c>)
 8001200:	f006 fde4 	bl	8007dcc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 8001204:	2201      	movs	r2, #1
 8001206:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800120a:	4805      	ldr	r0, [pc, #20]	@ (8001220 <keypad_init+0x38>)
 800120c:	f006 fdde 	bl	8007dcc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 1);
 8001210:	2201      	movs	r2, #1
 8001212:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001216:	4803      	ldr	r0, [pc, #12]	@ (8001224 <keypad_init+0x3c>)
 8001218:	f006 fdd8 	bl	8007dcc <HAL_GPIO_WritePin>
}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	48001000 	.word	0x48001000
 8001224:	48001400 	.word	0x48001400

08001228 <KeyPadReturn>:


	//Processes the row (val) and col values to get the number associated with that row and col
	//weightSel is used to determine if Weight (1) or Age (0) is being input
  uint8_t KeyPadReturn(int row, int col, int weightSel) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b088      	sub	sp, #32
 800122c:	af02      	add	r7, sp, #8
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
	  // Count of currently input characters
	static uint8_t weightCounter = 0;
	// 1-based indexing, row 0 is nothing
	// col 4 are letters
    if (row == 0 || col == 4) {
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d002      	beq.n	8001240 <KeyPadReturn+0x18>
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	2b04      	cmp	r3, #4
 800123e:	d101      	bne.n	8001244 <KeyPadReturn+0x1c>
      return 0;
 8001240:	2300      	movs	r3, #0
 8001242:	e09a      	b.n	800137a <KeyPadReturn+0x152>
    }
    HAL_Delay(10);
 8001244:	200a      	movs	r0, #10
 8001246:	f005 f9ad 	bl	80065a4 <HAL_Delay>
    // After delay, only exits while loop once key is released
    while (row == RowChecker()) {
 800124a:	bf00      	nop
 800124c:	f7ff ff90 	bl	8001170 <RowChecker>
 8001250:	4602      	mov	r2, r0
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	4293      	cmp	r3, r2
 8001256:	d0f9      	beq.n	800124c <KeyPadReturn+0x24>
    }
    HAL_Delay(10);
 8001258:	200a      	movs	r0, #10
 800125a:	f005 f9a3 	bl	80065a4 <HAL_Delay>
    uint8_t ASCII_Value = ASCII_Keypad_Lookup[row - 1][col - 1];
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	1e5a      	subs	r2, r3, #1
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	3b01      	subs	r3, #1
 8001266:	4947      	ldr	r1, [pc, #284]	@ (8001384 <KeyPadReturn+0x15c>)
 8001268:	0092      	lsls	r2, r2, #2
 800126a:	440a      	add	r2, r1
 800126c:	4413      	add	r3, r2
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	75fb      	strb	r3, [r7, #23]
    // Check if '#' is pressed
    if (ASCII_Value == 0x23) {
 8001272:	7dfb      	ldrb	r3, [r7, #23]
 8001274:	2b23      	cmp	r3, #35	@ 0x23
 8001276:	d11a      	bne.n	80012ae <KeyPadReturn+0x86>
    	// Go to main display
      if (weightCounter == 0) {
 8001278:	4b43      	ldr	r3, [pc, #268]	@ (8001388 <KeyPadReturn+0x160>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d101      	bne.n	8001284 <KeyPadReturn+0x5c>
        // If there is no value for weight, just return
        return 0;
 8001280:	2300      	movs	r3, #0
 8001282:	e07a      	b.n	800137a <KeyPadReturn+0x152>
      for (uint8_t i = 0; i < weightCounter; i++) {
        // print the values here
        //printf("%x ", ASCII_Weight[i]);
      }
      printf("\n");*/
      if(weightSel){
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d006      	beq.n	8001298 <KeyPadReturn+0x70>
          	ASCII_Weight[weightCounter] = '\0';
 800128a:	4b3f      	ldr	r3, [pc, #252]	@ (8001388 <KeyPadReturn+0x160>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	461a      	mov	r2, r3
 8001290:	4b3e      	ldr	r3, [pc, #248]	@ (800138c <KeyPadReturn+0x164>)
 8001292:	2100      	movs	r1, #0
 8001294:	5499      	strb	r1, [r3, r2]
 8001296:	e005      	b.n	80012a4 <KeyPadReturn+0x7c>
      }
      else{
    	  ASCII_Age[weightCounter] = '\0';
 8001298:	4b3b      	ldr	r3, [pc, #236]	@ (8001388 <KeyPadReturn+0x160>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	461a      	mov	r2, r3
 800129e:	4b3c      	ldr	r3, [pc, #240]	@ (8001390 <KeyPadReturn+0x168>)
 80012a0:	2100      	movs	r1, #0
 80012a2:	5499      	strb	r1, [r3, r2]
      }
      weightCounter = 0;
 80012a4:	4b38      	ldr	r3, [pc, #224]	@ (8001388 <KeyPadReturn+0x160>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
      // Wipe screen
      //LCD_Fill(50, 56, 50 + 26*3, 50+28, C_BLACK);
      return 1;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e065      	b.n	800137a <KeyPadReturn+0x152>
    } else if (ASCII_Value == 0x2A || weightCounter == max_digits - 2) {
 80012ae:	7dfb      	ldrb	r3, [r7, #23]
 80012b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80012b2:	d006      	beq.n	80012c2 <KeyPadReturn+0x9a>
 80012b4:	4b34      	ldr	r3, [pc, #208]	@ (8001388 <KeyPadReturn+0x160>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	2305      	movs	r3, #5
 80012bc:	3b02      	subs	r3, #2
 80012be:	429a      	cmp	r2, r3
 80012c0:	d118      	bne.n	80012f4 <KeyPadReturn+0xcc>
    	// Wipe screen
    	if(weightSel){
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d008      	beq.n	80012da <KeyPadReturn+0xb2>
    		LCD_Fill(105, 5, 170, 5+28, C_BLACK);
 80012c8:	2300      	movs	r3, #0
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	2321      	movs	r3, #33	@ 0x21
 80012ce:	22aa      	movs	r2, #170	@ 0xaa
 80012d0:	2105      	movs	r1, #5
 80012d2:	2069      	movs	r0, #105	@ 0x69
 80012d4:	f000 fb2a 	bl	800192c <LCD_Fill>
 80012d8:	e007      	b.n	80012ea <KeyPadReturn+0xc2>
    	}
    	else{
    		LCD_Fill(80, 5, 170, 5+28, C_BLACK);
 80012da:	2300      	movs	r3, #0
 80012dc:	9300      	str	r3, [sp, #0]
 80012de:	2321      	movs	r3, #33	@ 0x21
 80012e0:	22aa      	movs	r2, #170	@ 0xaa
 80012e2:	2105      	movs	r1, #5
 80012e4:	2050      	movs	r0, #80	@ 0x50
 80012e6:	f000 fb21 	bl	800192c <LCD_Fill>
    	}
      // Reset if '*' is the input
      // Other if statement:
      // -2: there is a ++ at the end, and need a spot for #
      // Reset if max digits have been reached
      weightCounter = 0;
 80012ea:	4b27      	ldr	r3, [pc, #156]	@ (8001388 <KeyPadReturn+0x160>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
      return 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	e042      	b.n	800137a <KeyPadReturn+0x152>
    }
    //printf("ASCII value: %x\n", ASCII_Value);


    if(weightSel){
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d01c      	beq.n	8001334 <KeyPadReturn+0x10c>
    	ASCII_Weight[weightCounter] = ASCII_Value;
 80012fa:	4b23      	ldr	r3, [pc, #140]	@ (8001388 <KeyPadReturn+0x160>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	4619      	mov	r1, r3
 8001300:	4a22      	ldr	r2, [pc, #136]	@ (800138c <KeyPadReturn+0x164>)
 8001302:	7dfb      	ldrb	r3, [r7, #23]
 8001304:	5453      	strb	r3, [r2, r1]
    	LCD_PutChar(105 + weightCounter*20, 5, ASCII_Value, DEFAULT_FONT, C_GREEN, C_BLACK);
 8001306:	4b20      	ldr	r3, [pc, #128]	@ (8001388 <KeyPadReturn+0x160>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	461a      	mov	r2, r3
 800130c:	0092      	lsls	r2, r2, #2
 800130e:	4413      	add	r3, r2
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	b29b      	uxth	r3, r3
 8001314:	3369      	adds	r3, #105	@ 0x69
 8001316:	b298      	uxth	r0, r3
 8001318:	7dfa      	ldrb	r2, [r7, #23]
 800131a:	2300      	movs	r3, #0
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	4b1b      	ldr	r3, [pc, #108]	@ (8001394 <KeyPadReturn+0x16c>)
 8001326:	2105      	movs	r1, #5
 8001328:	f000 fbc6 	bl	8001ab8 <LCD_PutChar>
    	UG_FontSetTransparency(1);
 800132c:	2001      	movs	r0, #1
 800132e:	f003 fde5 	bl	8004efc <UG_FontSetTransparency>
 8001332:	e01b      	b.n	800136c <KeyPadReturn+0x144>
    }
    else{
    	ASCII_Age[weightCounter] = ASCII_Value;
 8001334:	4b14      	ldr	r3, [pc, #80]	@ (8001388 <KeyPadReturn+0x160>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	4619      	mov	r1, r3
 800133a:	4a15      	ldr	r2, [pc, #84]	@ (8001390 <KeyPadReturn+0x168>)
 800133c:	7dfb      	ldrb	r3, [r7, #23]
 800133e:	5453      	strb	r3, [r2, r1]
    	LCD_PutChar(80 + weightCounter*20, 5, ASCII_Value, DEFAULT_FONT, C_GREEN, C_BLACK);
 8001340:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <KeyPadReturn+0x160>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	461a      	mov	r2, r3
 8001346:	0092      	lsls	r2, r2, #2
 8001348:	4413      	add	r3, r2
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	b29b      	uxth	r3, r3
 800134e:	3350      	adds	r3, #80	@ 0x50
 8001350:	b298      	uxth	r0, r3
 8001352:	7dfa      	ldrb	r2, [r7, #23]
 8001354:	2300      	movs	r3, #0
 8001356:	9301      	str	r3, [sp, #4]
 8001358:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	4b0d      	ldr	r3, [pc, #52]	@ (8001394 <KeyPadReturn+0x16c>)
 8001360:	2105      	movs	r1, #5
 8001362:	f000 fba9 	bl	8001ab8 <LCD_PutChar>
    	UG_FontSetTransparency(1);
 8001366:	2001      	movs	r0, #1
 8001368:	f003 fdc8 	bl	8004efc <UG_FontSetTransparency>
    }

    weightCounter++;
 800136c:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <KeyPadReturn+0x160>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	3301      	adds	r3, #1
 8001372:	b2da      	uxtb	r2, r3
 8001374:	4b04      	ldr	r3, [pc, #16]	@ (8001388 <KeyPadReturn+0x160>)
 8001376:	701a      	strb	r2, [r3, #0]
    return 0;
 8001378:	2300      	movs	r3, #0
  }
 800137a:	4618      	mov	r0, r3
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000000 	.word	0x20000000
 8001388:	20000279 	.word	0x20000279
 800138c:	2000026c 	.word	0x2000026c
 8001390:	20000274 	.word	0x20000274
 8001394:	0801270c 	.word	0x0801270c

08001398 <running>:



  void running(){
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af02      	add	r7, sp, #8
	  uint8_t finished = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	71fb      	strb	r3, [r7, #7]
	  int val = 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	603b      	str	r3, [r7, #0]
	  //Gathers Weight data
	  LCD_PutStr(5, 5, "Weight: ", DEFAULT_FONT, C_GREEN, C_BLACK);
 80013a6:	2300      	movs	r3, #0
 80013a8:	9301      	str	r3, [sp, #4]
 80013aa:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80013ae:	9300      	str	r3, [sp, #0]
 80013b0:	4b79      	ldr	r3, [pc, #484]	@ (8001598 <running+0x200>)
 80013b2:	4a7a      	ldr	r2, [pc, #488]	@ (800159c <running+0x204>)
 80013b4:	2105      	movs	r1, #5
 80013b6:	2005      	movs	r0, #5
 80013b8:	f000 fb9b 	bl	8001af2 <LCD_PutStr>
  while (!finished) {
 80013bc:	e060      	b.n	8001480 <running+0xe8>
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013c4:	4876      	ldr	r0, [pc, #472]	@ (80015a0 <running+0x208>)
 80013c6:	f006 fd01 	bl	8007dcc <HAL_GPIO_WritePin>
      val = RowChecker();
 80013ca:	f7ff fed1 	bl	8001170 <RowChecker>
 80013ce:	6038      	str	r0, [r7, #0]
      finished = KeyPadReturn(val, 4, 1);
 80013d0:	2201      	movs	r2, #1
 80013d2:	2104      	movs	r1, #4
 80013d4:	6838      	ldr	r0, [r7, #0]
 80013d6:	f7ff ff27 	bl	8001228 <KeyPadReturn>
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 1);
 80013de:	2201      	movs	r2, #1
 80013e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013e4:	486e      	ldr	r0, [pc, #440]	@ (80015a0 <running+0x208>)
 80013e6:	f006 fcf1 	bl	8007dcc <HAL_GPIO_WritePin>
      if (finished) break;
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d14b      	bne.n	8001488 <running+0xf0>

      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
 80013f0:	2200      	movs	r2, #0
 80013f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013f6:	486b      	ldr	r0, [pc, #428]	@ (80015a4 <running+0x20c>)
 80013f8:	f006 fce8 	bl	8007dcc <HAL_GPIO_WritePin>
      val = RowChecker();
 80013fc:	f7ff feb8 	bl	8001170 <RowChecker>
 8001400:	6038      	str	r0, [r7, #0]
      finished = KeyPadReturn(val, 3, 1);
 8001402:	2201      	movs	r2, #1
 8001404:	2103      	movs	r1, #3
 8001406:	6838      	ldr	r0, [r7, #0]
 8001408:	f7ff ff0e 	bl	8001228 <KeyPadReturn>
 800140c:	4603      	mov	r3, r0
 800140e:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 8001410:	2201      	movs	r2, #1
 8001412:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001416:	4863      	ldr	r0, [pc, #396]	@ (80015a4 <running+0x20c>)
 8001418:	f006 fcd8 	bl	8007dcc <HAL_GPIO_WritePin>
      if (finished) break;
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d134      	bne.n	800148c <running+0xf4>

      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 8001422:	2200      	movs	r2, #0
 8001424:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001428:	485e      	ldr	r0, [pc, #376]	@ (80015a4 <running+0x20c>)
 800142a:	f006 fccf 	bl	8007dcc <HAL_GPIO_WritePin>
      val = RowChecker();
 800142e:	f7ff fe9f 	bl	8001170 <RowChecker>
 8001432:	6038      	str	r0, [r7, #0]
      finished = KeyPadReturn(val, 2, 1);
 8001434:	2201      	movs	r2, #1
 8001436:	2102      	movs	r1, #2
 8001438:	6838      	ldr	r0, [r7, #0]
 800143a:	f7ff fef5 	bl	8001228 <KeyPadReturn>
 800143e:	4603      	mov	r3, r0
 8001440:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 8001442:	2201      	movs	r2, #1
 8001444:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001448:	4856      	ldr	r0, [pc, #344]	@ (80015a4 <running+0x20c>)
 800144a:	f006 fcbf 	bl	8007dcc <HAL_GPIO_WritePin>
      if (finished) break;
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d11d      	bne.n	8001490 <running+0xf8>

      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 0);
 8001454:	2200      	movs	r2, #0
 8001456:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800145a:	4851      	ldr	r0, [pc, #324]	@ (80015a0 <running+0x208>)
 800145c:	f006 fcb6 	bl	8007dcc <HAL_GPIO_WritePin>
      val = RowChecker();
 8001460:	f7ff fe86 	bl	8001170 <RowChecker>
 8001464:	6038      	str	r0, [r7, #0]
      finished = KeyPadReturn(val, 1, 1);
 8001466:	2201      	movs	r2, #1
 8001468:	2101      	movs	r1, #1
 800146a:	6838      	ldr	r0, [r7, #0]
 800146c:	f7ff fedc 	bl	8001228 <KeyPadReturn>
 8001470:	4603      	mov	r3, r0
 8001472:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 1);
 8001474:	2201      	movs	r2, #1
 8001476:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800147a:	4849      	ldr	r0, [pc, #292]	@ (80015a0 <running+0x208>)
 800147c:	f006 fca6 	bl	8007dcc <HAL_GPIO_WritePin>
  while (!finished) {
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d09b      	beq.n	80013be <running+0x26>
 8001486:	e004      	b.n	8001492 <running+0xfa>
      if (finished) break;
 8001488:	bf00      	nop
 800148a:	e002      	b.n	8001492 <running+0xfa>
      if (finished) break;
 800148c:	bf00      	nop
 800148e:	e000      	b.n	8001492 <running+0xfa>
      if (finished) break;
 8001490:	bf00      	nop

      /* USER CODE END WHILE */

      /* USER CODE BEGIN 3 */
    }
  	  finished = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	71fb      	strb	r3, [r7, #7]
  	  LCD_Fill(5, 5, 170, 5+28, C_BLACK);
 8001496:	2300      	movs	r3, #0
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	2321      	movs	r3, #33	@ 0x21
 800149c:	22aa      	movs	r2, #170	@ 0xaa
 800149e:	2105      	movs	r1, #5
 80014a0:	2005      	movs	r0, #5
 80014a2:	f000 fa43 	bl	800192c <LCD_Fill>
  	  //Gathers Age data
  	  LCD_PutStr(5, 5, "Age: ", DEFAULT_FONT, C_GREEN, C_BLACK);
 80014a6:	2300      	movs	r3, #0
 80014a8:	9301      	str	r3, [sp, #4]
 80014aa:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80014ae:	9300      	str	r3, [sp, #0]
 80014b0:	4b39      	ldr	r3, [pc, #228]	@ (8001598 <running+0x200>)
 80014b2:	4a3d      	ldr	r2, [pc, #244]	@ (80015a8 <running+0x210>)
 80014b4:	2105      	movs	r1, #5
 80014b6:	2005      	movs	r0, #5
 80014b8:	f000 fb1b 	bl	8001af2 <LCD_PutStr>
  	while (!finished) {
 80014bc:	e060      	b.n	8001580 <running+0x1e8>
  	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014c4:	4836      	ldr	r0, [pc, #216]	@ (80015a0 <running+0x208>)
 80014c6:	f006 fc81 	bl	8007dcc <HAL_GPIO_WritePin>
  	      val = RowChecker();
 80014ca:	f7ff fe51 	bl	8001170 <RowChecker>
 80014ce:	6038      	str	r0, [r7, #0]
  	      finished = KeyPadReturn(val, 4, 0);
 80014d0:	2200      	movs	r2, #0
 80014d2:	2104      	movs	r1, #4
 80014d4:	6838      	ldr	r0, [r7, #0]
 80014d6:	f7ff fea7 	bl	8001228 <KeyPadReturn>
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]
  	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 1);
 80014de:	2201      	movs	r2, #1
 80014e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014e4:	482e      	ldr	r0, [pc, #184]	@ (80015a0 <running+0x208>)
 80014e6:	f006 fc71 	bl	8007dcc <HAL_GPIO_WritePin>
  	      if (finished) return;
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d14b      	bne.n	8001588 <running+0x1f0>

  	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
 80014f0:	2200      	movs	r2, #0
 80014f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014f6:	482b      	ldr	r0, [pc, #172]	@ (80015a4 <running+0x20c>)
 80014f8:	f006 fc68 	bl	8007dcc <HAL_GPIO_WritePin>
  	      val = RowChecker();
 80014fc:	f7ff fe38 	bl	8001170 <RowChecker>
 8001500:	6038      	str	r0, [r7, #0]
  	      finished = KeyPadReturn(val, 3, 0);
 8001502:	2200      	movs	r2, #0
 8001504:	2103      	movs	r1, #3
 8001506:	6838      	ldr	r0, [r7, #0]
 8001508:	f7ff fe8e 	bl	8001228 <KeyPadReturn>
 800150c:	4603      	mov	r3, r0
 800150e:	71fb      	strb	r3, [r7, #7]
  	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 8001510:	2201      	movs	r2, #1
 8001512:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001516:	4823      	ldr	r0, [pc, #140]	@ (80015a4 <running+0x20c>)
 8001518:	f006 fc58 	bl	8007dcc <HAL_GPIO_WritePin>
  	      if (finished) return;
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d134      	bne.n	800158c <running+0x1f4>

  	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 8001522:	2200      	movs	r2, #0
 8001524:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001528:	481e      	ldr	r0, [pc, #120]	@ (80015a4 <running+0x20c>)
 800152a:	f006 fc4f 	bl	8007dcc <HAL_GPIO_WritePin>
  	      val = RowChecker();
 800152e:	f7ff fe1f 	bl	8001170 <RowChecker>
 8001532:	6038      	str	r0, [r7, #0]
  	      finished = KeyPadReturn(val, 2, 0);
 8001534:	2200      	movs	r2, #0
 8001536:	2102      	movs	r1, #2
 8001538:	6838      	ldr	r0, [r7, #0]
 800153a:	f7ff fe75 	bl	8001228 <KeyPadReturn>
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
  	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 8001542:	2201      	movs	r2, #1
 8001544:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001548:	4816      	ldr	r0, [pc, #88]	@ (80015a4 <running+0x20c>)
 800154a:	f006 fc3f 	bl	8007dcc <HAL_GPIO_WritePin>
  	      if (finished) return;
 800154e:	79fb      	ldrb	r3, [r7, #7]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d11d      	bne.n	8001590 <running+0x1f8>

  	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 0);
 8001554:	2200      	movs	r2, #0
 8001556:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800155a:	4811      	ldr	r0, [pc, #68]	@ (80015a0 <running+0x208>)
 800155c:	f006 fc36 	bl	8007dcc <HAL_GPIO_WritePin>
  	      val = RowChecker();
 8001560:	f7ff fe06 	bl	8001170 <RowChecker>
 8001564:	6038      	str	r0, [r7, #0]
  	      finished = KeyPadReturn(val, 1, 0);
 8001566:	2200      	movs	r2, #0
 8001568:	2101      	movs	r1, #1
 800156a:	6838      	ldr	r0, [r7, #0]
 800156c:	f7ff fe5c 	bl	8001228 <KeyPadReturn>
 8001570:	4603      	mov	r3, r0
 8001572:	71fb      	strb	r3, [r7, #7]
  	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 1);
 8001574:	2201      	movs	r2, #1
 8001576:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800157a:	4809      	ldr	r0, [pc, #36]	@ (80015a0 <running+0x208>)
 800157c:	f006 fc26 	bl	8007dcc <HAL_GPIO_WritePin>
  	while (!finished) {
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d09b      	beq.n	80014be <running+0x126>
 8001586:	e004      	b.n	8001592 <running+0x1fa>
  	      if (finished) return;
 8001588:	bf00      	nop
 800158a:	e002      	b.n	8001592 <running+0x1fa>
  	      if (finished) return;
 800158c:	bf00      	nop
 800158e:	e000      	b.n	8001592 <running+0x1fa>
  	      if (finished) return;
 8001590:	bf00      	nop
  	}
  }
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	0801270c 	.word	0x0801270c
 800159c:	080126a0 	.word	0x080126a0
 80015a0:	48001400 	.word	0x48001400
 80015a4:	48001000 	.word	0x48001000
 80015a8:	080126ac 	.word	0x080126ac

080015ac <setSPI_Size>:
 * @brief Sets SPI interface word size (0=8bit, 1=16 bit)
 * @param none
 * @return none
 */

static void setSPI_Size(int8_t size){
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
  if(config.spi_sz!=size){
 80015b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001620 <setSPI_Size+0x74>)
 80015b8:	f993 3000 	ldrsb.w	r3, [r3]
 80015bc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d027      	beq.n	8001614 <setSPI_Size+0x68>
    __HAL_SPI_DISABLE(&LCD_HANDLE);
 80015c4:	4b17      	ldr	r3, [pc, #92]	@ (8001624 <setSPI_Size+0x78>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	4b16      	ldr	r3, [pc, #88]	@ (8001624 <setSPI_Size+0x78>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80015d2:	601a      	str	r2, [r3, #0]
    config.spi_sz=size;
 80015d4:	4a12      	ldr	r2, [pc, #72]	@ (8001620 <setSPI_Size+0x74>)
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	7013      	strb	r3, [r2, #0]
    if(size==mode_16bit){
 80015da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d10c      	bne.n	80015fc <setSPI_Size+0x50>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 80015e2:	4b10      	ldr	r3, [pc, #64]	@ (8001624 <setSPI_Size+0x78>)
 80015e4:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80015e8:	60da      	str	r2, [r3, #12]
      LCD_HANDLE.Instance->CR1 |= SPI_CR1_CRCL;//BR was DFF
 80015ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001624 <setSPI_Size+0x78>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001624 <setSPI_Size+0x78>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80015f8:	601a      	str	r2, [r3, #0]
    else{
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
      LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_CRCL);//BR was DFF
    }
  }
}
 80015fa:	e00b      	b.n	8001614 <setSPI_Size+0x68>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 80015fc:	4b09      	ldr	r3, [pc, #36]	@ (8001624 <setSPI_Size+0x78>)
 80015fe:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001602:	60da      	str	r2, [r3, #12]
      LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_CRCL);//BR was DFF
 8001604:	4b07      	ldr	r3, [pc, #28]	@ (8001624 <setSPI_Size+0x78>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <setSPI_Size+0x78>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001612:	601a      	str	r2, [r3, #0]
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	20000010 	.word	0x20000010
 8001624:	20000834 	.word	0x20000834

08001628 <LCD_WriteCommand>:
/**
 * @brief Write command to ST7735 controller
 * @param cmd -> command to write
 * @return none
 */
static void LCD_WriteCommand(uint8_t *cmd, uint8_t argc) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	70fb      	strb	r3, [r7, #3]
	      setSPI_Size(mode_8bit);
 8001634:	2000      	movs	r0, #0
 8001636:	f7ff ffb9 	bl	80015ac <setSPI_Size>
//	      LCD_PIN(LCD_DC,RESET);
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);   // DC
 800163a:	2200      	movs	r2, #0
 800163c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001640:	4815      	ldr	r0, [pc, #84]	@ (8001698 <LCD_WriteCommand+0x70>)
 8001642:	f006 fbc3 	bl	8007dcc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 0);  // CS
 8001646:	2200      	movs	r2, #0
 8001648:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800164c:	4812      	ldr	r0, [pc, #72]	@ (8001698 <LCD_WriteCommand+0x70>)
 800164e:	f006 fbbd 	bl	8007dcc <HAL_GPIO_WritePin>

	  HAL_SPI_Transmit(&hspi3, cmd, 1, HAL_MAX_DELAY);
 8001652:	f04f 33ff 	mov.w	r3, #4294967295
 8001656:	2201      	movs	r2, #1
 8001658:	6879      	ldr	r1, [r7, #4]
 800165a:	4810      	ldr	r0, [pc, #64]	@ (800169c <LCD_WriteCommand+0x74>)
 800165c:	f00a fafd 	bl	800bc5a <HAL_SPI_Transmit>
	  if (argc) {
 8001660:	78fb      	ldrb	r3, [r7, #3]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d00e      	beq.n	8001684 <LCD_WriteCommand+0x5c>
	    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 8001666:	2201      	movs	r2, #1
 8001668:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800166c:	480a      	ldr	r0, [pc, #40]	@ (8001698 <LCD_WriteCommand+0x70>)
 800166e:	f006 fbad 	bl	8007dcc <HAL_GPIO_WritePin>
	    HAL_SPI_Transmit(&hspi3, (cmd + 1), argc, HAL_MAX_DELAY);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	1c59      	adds	r1, r3, #1
 8001676:	78fb      	ldrb	r3, [r7, #3]
 8001678:	b29a      	uxth	r2, r3
 800167a:	f04f 33ff 	mov.w	r3, #4294967295
 800167e:	4807      	ldr	r0, [pc, #28]	@ (800169c <LCD_WriteCommand+0x74>)
 8001680:	f00a faeb 	bl	800bc5a <HAL_SPI_Transmit>
	  }
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);  // CS
 8001684:	2201      	movs	r2, #1
 8001686:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800168a:	4803      	ldr	r0, [pc, #12]	@ (8001698 <LCD_WriteCommand+0x70>)
 800168c:	f006 fb9e 	bl	8007dcc <HAL_GPIO_WritePin>
	}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	48001000 	.word	0x48001000
 800169c:	20000834 	.word	0x20000834

080016a0 <LCD_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void LCD_WriteData(uint8_t *buff, size_t buff_size)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 80016aa:	2201      	movs	r2, #1
 80016ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016b0:	4814      	ldr	r0, [pc, #80]	@ (8001704 <LCD_WriteData+0x64>)
 80016b2:	f006 fb8b 	bl	8007dcc <HAL_GPIO_WritePin>
#ifdef LCD_CS
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 0);
 80016b6:	2200      	movs	r2, #0
 80016b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016bc:	4811      	ldr	r0, [pc, #68]	@ (8001704 <LCD_WriteData+0x64>)
 80016be:	f006 fb85 	bl	8007dcc <HAL_GPIO_WritePin>
#endif

  // split data in small chunks because HAL can't send more than 64K at once

  while (buff_size > 0) {
 80016c2:	e011      	b.n	80016e8 <LCD_WriteData+0x48>
    uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016ca:	4293      	cmp	r3, r2
 80016cc:	bf28      	it	cs
 80016ce:	4613      	movcs	r3, r2
 80016d0:	81fb      	strh	r3, [r7, #14]
        buff += chunk_size;
      else
        buff += chunk_size*2;
    }
#else
    HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
 80016d2:	89fa      	ldrh	r2, [r7, #14]
 80016d4:	f04f 33ff 	mov.w	r3, #4294967295
 80016d8:	6879      	ldr	r1, [r7, #4]
 80016da:	480b      	ldr	r0, [pc, #44]	@ (8001708 <LCD_WriteData+0x68>)
 80016dc:	f00a fabd 	bl	800bc5a <HAL_SPI_Transmit>
#endif
    buff_size -= chunk_size;
 80016e0:	89fb      	ldrh	r3, [r7, #14]
 80016e2:	683a      	ldr	r2, [r7, #0]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	603b      	str	r3, [r7, #0]
  while (buff_size > 0) {
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d1ea      	bne.n	80016c4 <LCD_WriteData+0x24>
  }
#ifdef LCD_CS
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);
 80016ee:	2201      	movs	r2, #1
 80016f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016f4:	4803      	ldr	r0, [pc, #12]	@ (8001704 <LCD_WriteData+0x64>)
 80016f6:	f006 fb69 	bl	8007dcc <HAL_GPIO_WritePin>
#endif
}
 80016fa:	bf00      	nop
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	48001000 	.word	0x48001000
 8001708:	20000834 	.word	0x20000834

0800170c <LCD_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void LCD_SetAddressWindow(int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 800170c:	b590      	push	{r4, r7, lr}
 800170e:	b08b      	sub	sp, #44	@ 0x2c
 8001710:	af00      	add	r7, sp, #0
 8001712:	4604      	mov	r4, r0
 8001714:	4608      	mov	r0, r1
 8001716:	4611      	mov	r1, r2
 8001718:	461a      	mov	r2, r3
 800171a:	4623      	mov	r3, r4
 800171c:	80fb      	strh	r3, [r7, #6]
 800171e:	4603      	mov	r3, r0
 8001720:	80bb      	strh	r3, [r7, #4]
 8001722:	460b      	mov	r3, r1
 8001724:	807b      	strh	r3, [r7, #2]
 8001726:	4613      	mov	r3, r2
 8001728:	803b      	strh	r3, [r7, #0]
//  int16_t x_start = x0 + LCD_X_SHIFT, x_end = x1 + LCD_X_SHIFT;
//  int16_t y_start = y0 + LCD_Y_SHIFT, y_end = y1 + LCD_Y_SHIFT;
	int16_t x_start = x0 /*+ LCD_X_SHIFT*/, x_end = x1 /*+ LCD_X_SHIFT*/;
 800172a:	88fb      	ldrh	r3, [r7, #6]
 800172c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800172e:	887b      	ldrh	r3, [r7, #2]
 8001730:	84bb      	strh	r3, [r7, #36]	@ 0x24
	 int16_t y_start = y0 /*+ LCD_Y_SHIFT*/, y_end = y1 /*+ LCD_Y_SHIFT*/;
 8001732:	88bb      	ldrh	r3, [r7, #4]
 8001734:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001736:	883b      	ldrh	r3, [r7, #0]
 8001738:	843b      	strh	r3, [r7, #32]

  /* Column Address set */
  {
    uint8_t cmd[] = { CMD_CASET, x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF };
 800173a:	232a      	movs	r3, #42	@ 0x2a
 800173c:	763b      	strb	r3, [r7, #24]
 800173e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001742:	121b      	asrs	r3, r3, #8
 8001744:	b21b      	sxth	r3, r3
 8001746:	b2db      	uxtb	r3, r3
 8001748:	767b      	strb	r3, [r7, #25]
 800174a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800174c:	b2db      	uxtb	r3, r3
 800174e:	76bb      	strb	r3, [r7, #26]
 8001750:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001754:	121b      	asrs	r3, r3, #8
 8001756:	b21b      	sxth	r3, r3
 8001758:	b2db      	uxtb	r3, r3
 800175a:	76fb      	strb	r3, [r7, #27]
 800175c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800175e:	b2db      	uxtb	r3, r3
 8001760:	773b      	strb	r3, [r7, #28]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001762:	f107 0318 	add.w	r3, r7, #24
 8001766:	2104      	movs	r1, #4
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ff5d 	bl	8001628 <LCD_WriteCommand>
  }
  /* Row Address set */
  {
    uint8_t cmd[] = { CMD_RASET, y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF };
 800176e:	232b      	movs	r3, #43	@ 0x2b
 8001770:	743b      	strb	r3, [r7, #16]
 8001772:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001776:	121b      	asrs	r3, r3, #8
 8001778:	b21b      	sxth	r3, r3
 800177a:	b2db      	uxtb	r3, r3
 800177c:	747b      	strb	r3, [r7, #17]
 800177e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001780:	b2db      	uxtb	r3, r3
 8001782:	74bb      	strb	r3, [r7, #18]
 8001784:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001788:	121b      	asrs	r3, r3, #8
 800178a:	b21b      	sxth	r3, r3
 800178c:	b2db      	uxtb	r3, r3
 800178e:	74fb      	strb	r3, [r7, #19]
 8001790:	8c3b      	ldrh	r3, [r7, #32]
 8001792:	b2db      	uxtb	r3, r3
 8001794:	753b      	strb	r3, [r7, #20]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001796:	f107 0310 	add.w	r3, r7, #16
 800179a:	2104      	movs	r1, #4
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff43 	bl	8001628 <LCD_WriteCommand>
  }
  {
  /* Write to RAM */
    uint8_t cmd[] = { CMD_RAMWR };
 80017a2:	232c      	movs	r3, #44	@ 0x2c
 80017a4:	733b      	strb	r3, [r7, #12]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 80017a6:	f107 030c 	add.w	r3, r7, #12
 80017aa:	2100      	movs	r1, #0
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff ff3b 	bl	8001628 <LCD_WriteCommand>
  }
}
 80017b2:	bf00      	nop
 80017b4:	372c      	adds	r7, #44	@ 0x2c
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd90      	pop	{r4, r7, pc}
	...

080017bc <LCD_DrawPixel>:
 * @param x&y -> coordinate to Draw
 * @param color -> color of the Pixel
 * @return none
 */
void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	80fb      	strh	r3, [r7, #6]
 80017c6:	460b      	mov	r3, r1
 80017c8:	80bb      	strh	r3, [r7, #4]
 80017ca:	4613      	mov	r3, r2
 80017cc:	807b      	strh	r3, [r7, #2]
  if ((x < 0) || (x > LCD_WIDTH-1) ||
 80017ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	db39      	blt.n	800184a <LCD_DrawPixel+0x8e>
 80017d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017da:	2bef      	cmp	r3, #239	@ 0xef
 80017dc:	dc35      	bgt.n	800184a <LCD_DrawPixel+0x8e>
 80017de:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	db31      	blt.n	800184a <LCD_DrawPixel+0x8e>
     (y < 0) || (y > LCD_HEIGHT-1))
 80017e6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017ea:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80017ee:	da2c      	bge.n	800184a <LCD_DrawPixel+0x8e>
    return;

  uint8_t data[2] = {color >> 8, color & 0xFF};
 80017f0:	887b      	ldrh	r3, [r7, #2]
 80017f2:	0a1b      	lsrs	r3, r3, #8
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	733b      	strb	r3, [r7, #12]
 80017fa:	887b      	ldrh	r3, [r7, #2]
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	737b      	strb	r3, [r7, #13]

  LCD_SetAddressWindow(x, y, x, y);
 8001800:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001804:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001808:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800180c:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001810:	f7ff ff7c 	bl	800170c <LCD_SetAddressWindow>

  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 8001814:	2201      	movs	r2, #1
 8001816:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800181a:	480e      	ldr	r0, [pc, #56]	@ (8001854 <LCD_DrawPixel+0x98>)
 800181c:	f006 fad6 	bl	8007dcc <HAL_GPIO_WritePin>
#ifdef LCD_CS
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 0);
 8001820:	2200      	movs	r2, #0
 8001822:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001826:	480b      	ldr	r0, [pc, #44]	@ (8001854 <LCD_DrawPixel+0x98>)
 8001828:	f006 fad0 	bl	8007dcc <HAL_GPIO_WritePin>
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, data, sizeof(data), HAL_MAX_DELAY);
 800182c:	f107 010c 	add.w	r1, r7, #12
 8001830:	f04f 33ff 	mov.w	r3, #4294967295
 8001834:	2202      	movs	r2, #2
 8001836:	4808      	ldr	r0, [pc, #32]	@ (8001858 <LCD_DrawPixel+0x9c>)
 8001838:	f00a fa0f 	bl	800bc5a <HAL_SPI_Transmit>
#ifdef LCD_CS
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);
 800183c:	2201      	movs	r2, #1
 800183e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001842:	4804      	ldr	r0, [pc, #16]	@ (8001854 <LCD_DrawPixel+0x98>)
 8001844:	f006 fac2 	bl	8007dcc <HAL_GPIO_WritePin>
 8001848:	e000      	b.n	800184c <LCD_DrawPixel+0x90>
    return;
 800184a:	bf00      	nop
#endif
}
 800184c:	3710      	adds	r7, #16
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	48001000 	.word	0x48001000
 8001858:	20000834 	.word	0x20000834

0800185c <LCD_FillPixels>:

  fb[x+(y*LCD_WIDTH)] = color;
}
#endif

void LCD_FillPixels(uint32_t pixels, uint16_t color){
 800185c:	b580      	push	{r7, lr}
 800185e:	b094      	sub	sp, #80	@ 0x50
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	460b      	mov	r3, r1
 8001866:	807b      	strh	r3, [r7, #2]
    LCD_WriteData((uint8_t*)&color, pixels);
  else{
#endif
	  // JACOB IF DMA ENABLE OR SOMETHING WEIRD WITH PIXEL WRITING, GO HERE AND JUST DO PIXEL
    uint16_t fill[DMA_Min_Pixels];                                                                // Use a pixel buffer for faster filling, removes overhead.
    for(uint32_t t=0;t<(pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);t++){                     // Fill the buffer with the color
 8001868:	2300      	movs	r3, #0
 800186a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800186c:	e009      	b.n	8001882 <LCD_FillPixels+0x26>
      fill[t]=color;
 800186e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	3350      	adds	r3, #80	@ 0x50
 8001874:	443b      	add	r3, r7
 8001876:	887a      	ldrh	r2, [r7, #2]
 8001878:	f823 2c48 	strh.w	r2, [r3, #-72]
    for(uint32_t t=0;t<(pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);t++){                     // Fill the buffer with the color
 800187c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800187e:	3301      	adds	r3, #1
 8001880:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2b20      	cmp	r3, #32
 8001886:	bf28      	it	cs
 8001888:	2320      	movcs	r3, #32
 800188a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800188c:	429a      	cmp	r2, r3
 800188e:	d3ee      	bcc.n	800186e <LCD_FillPixels+0x12>
    }
    while(pixels){                                                                                // Send 64 pixel blocks
 8001890:	e00e      	b.n	80018b0 <LCD_FillPixels+0x54>
      uint32_t sz = (pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2b20      	cmp	r3, #32
 8001896:	bf28      	it	cs
 8001898:	2320      	movcs	r3, #32
 800189a:	64bb      	str	r3, [r7, #72]	@ 0x48
      LCD_WriteData((uint8_t*)fill, sz);
 800189c:	f107 0308 	add.w	r3, r7, #8
 80018a0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fefc 	bl	80016a0 <LCD_WriteData>
      pixels-=sz;
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	607b      	str	r3, [r7, #4]
    while(pixels){                                                                                // Send 64 pixel blocks
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d1ed      	bne.n	8001892 <LCD_FillPixels+0x36>
    }
#ifdef USE_DMA
  }
#endif
}
 80018b6:	bf00      	nop
 80018b8:	bf00      	nop
 80018ba:	3750      	adds	r7, #80	@ 0x50
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <LCD_FillArea>:
/**
 * @brief Set address of DisplayWindow and returns raw pixel draw for uGUI driver acceleration
 * @param xi&yi -> coordinates of window
 * @return none
 */
void(*LCD_FillArea(int16_t x0, int16_t y0, int16_t x1, int16_t y1))(uint32_t, uint16_t){
 80018c0:	b590      	push	{r4, r7, lr}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4604      	mov	r4, r0
 80018c8:	4608      	mov	r0, r1
 80018ca:	4611      	mov	r1, r2
 80018cc:	461a      	mov	r2, r3
 80018ce:	4623      	mov	r3, r4
 80018d0:	80fb      	strh	r3, [r7, #6]
 80018d2:	4603      	mov	r3, r0
 80018d4:	80bb      	strh	r3, [r7, #4]
 80018d6:	460b      	mov	r3, r1
 80018d8:	807b      	strh	r3, [r7, #2]
 80018da:	4613      	mov	r3, r2
 80018dc:	803b      	strh	r3, [r7, #0]
  if(x0==-1){
 80018de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018e6:	d104      	bne.n	80018f2 <LCD_FillArea+0x32>
#ifdef USE_DMA
    setDMAMemMode(mem_increase, mode_8bit);
#else
    setSPI_Size(mode_8bit);                                                          // Set SPI to 8 bit
 80018e8:	2000      	movs	r0, #0
 80018ea:	f7ff fe5f 	bl	80015ac <setSPI_Size>
#endif
    return NULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	e013      	b.n	800191a <LCD_FillArea+0x5a>
  }
  LCD_SetAddressWindow(x0,y0,x1,y1);
 80018f2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80018f6:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80018fa:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80018fe:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001902:	f7ff ff03 	bl	800170c <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
#else
    setSPI_Size(mode_16bit);                                                          // Set SPI to 16 bit
 8001906:	2001      	movs	r0, #1
 8001908:	f7ff fe50 	bl	80015ac <setSPI_Size>
#endif
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);
 800190c:	2200      	movs	r2, #0
 800190e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001912:	4804      	ldr	r0, [pc, #16]	@ (8001924 <LCD_FillArea+0x64>)
 8001914:	f006 fa5a 	bl	8007dcc <HAL_GPIO_WritePin>
  return LCD_FillPixels;
 8001918:	4b03      	ldr	r3, [pc, #12]	@ (8001928 <LCD_FillArea+0x68>)
}
 800191a:	4618      	mov	r0, r3
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	bd90      	pop	{r4, r7, pc}
 8001922:	bf00      	nop
 8001924:	48001000 	.word	0x48001000
 8001928:	0800185d 	.word	0x0800185d

0800192c <LCD_Fill>:
 * @param xEnd&yEnd -> coordinate of the end point
 * @param color -> color to Fill with
 * @return none
 */
int8_t LCD_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 800192c:	b590      	push	{r4, r7, lr}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	4604      	mov	r4, r0
 8001934:	4608      	mov	r0, r1
 8001936:	4611      	mov	r1, r2
 8001938:	461a      	mov	r2, r3
 800193a:	4623      	mov	r3, r4
 800193c:	80fb      	strh	r3, [r7, #6]
 800193e:	4603      	mov	r3, r0
 8001940:	80bb      	strh	r3, [r7, #4]
 8001942:	460b      	mov	r3, r1
 8001944:	807b      	strh	r3, [r7, #2]
 8001946:	4613      	mov	r3, r2
 8001948:	803b      	strh	r3, [r7, #0]
  uint32_t pixels = (uint32_t)(xEnd-xSta+1)*(yEnd-ySta+1);
 800194a:	887a      	ldrh	r2, [r7, #2]
 800194c:	88fb      	ldrh	r3, [r7, #6]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	3301      	adds	r3, #1
 8001952:	4619      	mov	r1, r3
 8001954:	883a      	ldrh	r2, [r7, #0]
 8001956:	88bb      	ldrh	r3, [r7, #4]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	3301      	adds	r3, #1
 800195c:	fb01 f303 	mul.w	r3, r1, r3
 8001960:	60fb      	str	r3, [r7, #12]
  LCD_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 8001962:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001966:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800196a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800196e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001972:	f7ff fecb 	bl	800170c <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
#else
    setSPI_Size(mode_16bit);
 8001976:	2001      	movs	r0, #1
 8001978:	f7ff fe18 	bl	80015ac <setSPI_Size>
#endif
  LCD_FillPixels(pixels, color);
 800197c:	8c3b      	ldrh	r3, [r7, #32]
 800197e:	4619      	mov	r1, r3
 8001980:	68f8      	ldr	r0, [r7, #12]
 8001982:	f7ff ff6b 	bl	800185c <LCD_FillPixels>
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);
#else
  setSPI_Size(mode_8bit);
 8001986:	2000      	movs	r0, #0
 8001988:	f7ff fe10 	bl	80015ac <setSPI_Size>
#endif
  return UG_RESULT_OK;
 800198c:	2300      	movs	r3, #0
}
 800198e:	4618      	mov	r0, r3
 8001990:	3714      	adds	r7, #20
 8001992:	46bd      	mov	sp, r7
 8001994:	bd90      	pop	{r4, r7, pc}

08001996 <LCD_DrawImage>:
 * @param w&h -> width & height of the Image to Draw
 * @param data -> pointer of the Image array
 * @return none
 */
void LCD_DrawImage(uint16_t x, uint16_t y, UG_BMP* bmp)
{
 8001996:	b590      	push	{r4, r7, lr}
 8001998:	b085      	sub	sp, #20
 800199a:	af00      	add	r7, sp, #0
 800199c:	4603      	mov	r3, r0
 800199e:	603a      	str	r2, [r7, #0]
 80019a0:	80fb      	strh	r3, [r7, #6]
 80019a2:	460b      	mov	r3, r1
 80019a4:	80bb      	strh	r3, [r7, #4]
  uint16_t w = bmp->width;
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	889b      	ldrh	r3, [r3, #4]
 80019aa:	81fb      	strh	r3, [r7, #14]
  uint16_t h = bmp->height;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	88db      	ldrh	r3, [r3, #6]
 80019b0:	81bb      	strh	r3, [r7, #12]
  if ((x > LCD_WIDTH-1) || (y > LCD_HEIGHT-1))
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	2bef      	cmp	r3, #239	@ 0xef
 80019b6:	d837      	bhi.n	8001a28 <LCD_DrawImage+0x92>
 80019b8:	88bb      	ldrh	r3, [r7, #4]
 80019ba:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80019be:	d233      	bcs.n	8001a28 <LCD_DrawImage+0x92>
    return;
  if ((x + w - 1) > LCD_WIDTH-1)
 80019c0:	88fa      	ldrh	r2, [r7, #6]
 80019c2:	89fb      	ldrh	r3, [r7, #14]
 80019c4:	4413      	add	r3, r2
 80019c6:	2bf0      	cmp	r3, #240	@ 0xf0
 80019c8:	dc30      	bgt.n	8001a2c <LCD_DrawImage+0x96>
    return;
  if ((y + h - 1) > LCD_HEIGHT-1)
 80019ca:	88ba      	ldrh	r2, [r7, #4]
 80019cc:	89bb      	ldrh	r3, [r7, #12]
 80019ce:	4413      	add	r3, r2
 80019d0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80019d4:	dc2c      	bgt.n	8001a30 <LCD_DrawImage+0x9a>
    return;
  if(bmp->bpp!=BMP_BPP_16)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	7a1b      	ldrb	r3, [r3, #8]
 80019da:	2b10      	cmp	r3, #16
 80019dc:	d12a      	bne.n	8001a34 <LCD_DrawImage+0x9e>
    return;
  LCD_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 80019de:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80019e2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80019e6:	88fa      	ldrh	r2, [r7, #6]
 80019e8:	89fb      	ldrh	r3, [r7, #14]
 80019ea:	4413      	add	r3, r2
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	3b01      	subs	r3, #1
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	b21c      	sxth	r4, r3
 80019f4:	88ba      	ldrh	r2, [r7, #4]
 80019f6:	89bb      	ldrh	r3, [r7, #12]
 80019f8:	4413      	add	r3, r2
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	3b01      	subs	r3, #1
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	b21b      	sxth	r3, r3
 8001a02:	4622      	mov	r2, r4
 8001a04:	f7ff fe82 	bl	800170c <LCD_SetAddressWindow>

  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_16bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
  #else
  setSPI_Size(mode_16bit);                                                                            // Set SPI to 16 bit
 8001a08:	2001      	movs	r0, #1
 8001a0a:	f7ff fdcf 	bl	80015ac <setSPI_Size>
  #endif
  LCD_WriteData((uint8_t*)bmp->p, w*h);
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	6818      	ldr	r0, [r3, #0]
 8001a12:	89fb      	ldrh	r3, [r7, #14]
 8001a14:	89ba      	ldrh	r2, [r7, #12]
 8001a16:	fb02 f303 	mul.w	r3, r2, r3
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	f7ff fe40 	bl	80016a0 <LCD_WriteData>
#ifdef USE_DMA
setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
#else
setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
 8001a20:	2000      	movs	r0, #0
 8001a22:	f7ff fdc3 	bl	80015ac <setSPI_Size>
 8001a26:	e006      	b.n	8001a36 <LCD_DrawImage+0xa0>
    return;
 8001a28:	bf00      	nop
 8001a2a:	e004      	b.n	8001a36 <LCD_DrawImage+0xa0>
    return;
 8001a2c:	bf00      	nop
 8001a2e:	e002      	b.n	8001a36 <LCD_DrawImage+0xa0>
    return;
 8001a30:	bf00      	nop
 8001a32:	e000      	b.n	8001a36 <LCD_DrawImage+0xa0>
    return;
 8001a34:	bf00      	nop
#endif
  }
 8001a36:	3714      	adds	r7, #20
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd90      	pop	{r4, r7, pc}

08001a3c <LCD_DrawLine>:
 * @param x1&y1 -> coordinate of the start point
 * @param x2&y2 -> coordinate of the end point
 * @param color -> color of the line to Draw
 * @return none
 */
int8_t LCD_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8001a3c:	b590      	push	{r4, r7, lr}
 8001a3e:	b087      	sub	sp, #28
 8001a40:	af02      	add	r7, sp, #8
 8001a42:	4604      	mov	r4, r0
 8001a44:	4608      	mov	r0, r1
 8001a46:	4611      	mov	r1, r2
 8001a48:	461a      	mov	r2, r3
 8001a4a:	4623      	mov	r3, r4
 8001a4c:	80fb      	strh	r3, [r7, #6]
 8001a4e:	4603      	mov	r3, r0
 8001a50:	80bb      	strh	r3, [r7, #4]
 8001a52:	460b      	mov	r3, r1
 8001a54:	807b      	strh	r3, [r7, #2]
 8001a56:	4613      	mov	r3, r2
 8001a58:	803b      	strh	r3, [r7, #0]

  if(x0==x1){                                   // If horizontal
 8001a5a:	88fa      	ldrh	r2, [r7, #6]
 8001a5c:	887b      	ldrh	r3, [r7, #2]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d10a      	bne.n	8001a78 <LCD_DrawLine+0x3c>
    if(y0>y1) swap(y0,y1);
 8001a62:	88ba      	ldrh	r2, [r7, #4]
 8001a64:	883b      	ldrh	r3, [r7, #0]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d918      	bls.n	8001a9c <LCD_DrawLine+0x60>
 8001a6a:	88bb      	ldrh	r3, [r7, #4]
 8001a6c:	81bb      	strh	r3, [r7, #12]
 8001a6e:	883b      	ldrh	r3, [r7, #0]
 8001a70:	80bb      	strh	r3, [r7, #4]
 8001a72:	89bb      	ldrh	r3, [r7, #12]
 8001a74:	803b      	strh	r3, [r7, #0]
 8001a76:	e011      	b.n	8001a9c <LCD_DrawLine+0x60>
  }
  else if(y0==y1){                              // If vertical
 8001a78:	88ba      	ldrh	r2, [r7, #4]
 8001a7a:	883b      	ldrh	r3, [r7, #0]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d10a      	bne.n	8001a96 <LCD_DrawLine+0x5a>
    if(x0>x1) swap(x0,x1);
 8001a80:	88fa      	ldrh	r2, [r7, #6]
 8001a82:	887b      	ldrh	r3, [r7, #2]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d909      	bls.n	8001a9c <LCD_DrawLine+0x60>
 8001a88:	88fb      	ldrh	r3, [r7, #6]
 8001a8a:	81fb      	strh	r3, [r7, #14]
 8001a8c:	887b      	ldrh	r3, [r7, #2]
 8001a8e:	80fb      	strh	r3, [r7, #6]
 8001a90:	89fb      	ldrh	r3, [r7, #14]
 8001a92:	807b      	strh	r3, [r7, #2]
 8001a94:	e002      	b.n	8001a9c <LCD_DrawLine+0x60>
  }
  else{                                         // Else, return fail, draw using software
    return UG_RESULT_FAIL;
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9a:	e009      	b.n	8001ab0 <LCD_DrawLine+0x74>
  }

  LCD_Fill(x0,y0,x1,y1,color);               // Draw using acceleration
 8001a9c:	883c      	ldrh	r4, [r7, #0]
 8001a9e:	887a      	ldrh	r2, [r7, #2]
 8001aa0:	88b9      	ldrh	r1, [r7, #4]
 8001aa2:	88f8      	ldrh	r0, [r7, #6]
 8001aa4:	8c3b      	ldrh	r3, [r7, #32]
 8001aa6:	9300      	str	r3, [sp, #0]
 8001aa8:	4623      	mov	r3, r4
 8001aaa:	f7ff ff3f 	bl	800192c <LCD_Fill>
  return UG_RESULT_OK;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3714      	adds	r7, #20
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd90      	pop	{r4, r7, pc}

08001ab8 <LCD_PutChar>:
void LCD_PutChar(uint16_t x, uint16_t y, char ch, UG_FONT* font, uint16_t color, uint16_t bgcolor){
 8001ab8:	b590      	push	{r4, r7, lr}
 8001aba:	b087      	sub	sp, #28
 8001abc:	af02      	add	r7, sp, #8
 8001abe:	607b      	str	r3, [r7, #4]
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	81fb      	strh	r3, [r7, #14]
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	81bb      	strh	r3, [r7, #12]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	72fb      	strb	r3, [r7, #11]
  UG_FontSelect(font);
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f002 ff8b 	bl	80049e8 <UG_FontSelect>
  UG_PutChar(ch, x, y, color, bgcolor);
 8001ad2:	7afb      	ldrb	r3, [r7, #11]
 8001ad4:	b298      	uxth	r0, r3
 8001ad6:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001ada:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001ade:	8c3c      	ldrh	r4, [r7, #32]
 8001ae0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ae2:	9300      	str	r3, [sp, #0]
 8001ae4:	4623      	mov	r3, r4
 8001ae6:	f003 f981 	bl	8004dec <UG_PutChar>
}
 8001aea:	bf00      	nop
 8001aec:	3714      	adds	r7, #20
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd90      	pop	{r4, r7, pc}

08001af2 <LCD_PutStr>:

void LCD_PutStr(uint16_t x, uint16_t y,  char *str, UG_FONT* font, uint16_t color, uint16_t bgcolor){
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b084      	sub	sp, #16
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	60ba      	str	r2, [r7, #8]
 8001afa:	607b      	str	r3, [r7, #4]
 8001afc:	4603      	mov	r3, r0
 8001afe:	81fb      	strh	r3, [r7, #14]
 8001b00:	460b      	mov	r3, r1
 8001b02:	81bb      	strh	r3, [r7, #12]
  UG_FontSelect(font);
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f002 ff6f 	bl	80049e8 <UG_FontSelect>
  UG_SetForecolor(color);
 8001b0a:	8b3b      	ldrh	r3, [r7, #24]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f003 f9a9 	bl	8004e64 <UG_SetForecolor>
  UG_SetBackcolor(bgcolor);
 8001b12:	8bbb      	ldrh	r3, [r7, #28]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f003 f9b7 	bl	8004e88 <UG_SetBackcolor>
  UG_PutString(x, y, str);
 8001b1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b1e:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001b22:	68ba      	ldr	r2, [r7, #8]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f003 f8c9 	bl	8004cbc <UG_PutString>
}
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <LCD_setPower>:
  uint8_t cmd[] = { (tear ? 0x35 /* TEON */ : 0x34 /* TEOFF */) };
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
}

void LCD_setPower(uint8_t power)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b084      	sub	sp, #16
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	4603      	mov	r3, r0
 8001b3a:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[] = { (power ? CMD_DISPON /* TEON */ : CMD_DISPOFF /* TEOFF */) };
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <LCD_setPower+0x14>
 8001b42:	2329      	movs	r3, #41	@ 0x29
 8001b44:	e000      	b.n	8001b48 <LCD_setPower+0x16>
 8001b46:	2328      	movs	r3, #40	@ 0x28
 8001b48:	733b      	strb	r3, [r7, #12]
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001b4a:	f107 030c 	add.w	r3, r7, #12
 8001b4e:	2100      	movs	r1, #0
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff fd69 	bl	8001628 <LCD_WriteCommand>
}
 8001b56:	bf00      	nop
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <LCD_Update>:

static void LCD_Update(void)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	af00      	add	r7, sp, #0
  LCD_WriteData((uint8_t*)fb, LCD_WIDTH*LCD_HEIGHT);
#endif
  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
  #else
  setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
 8001b62:	2000      	movs	r0, #0
 8001b64:	f7ff fd22 	bl	80015ac <setSPI_Size>
  #endif
}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <LCD_init>:
 * @param none
 * @return none
 */

void LCD_init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
#ifdef LCD_CS
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);
 8001b72:	2201      	movs	r2, #1
 8001b74:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b78:	4829      	ldr	r0, [pc, #164]	@ (8001c20 <LCD_init+0xb4>)
 8001b7a:	f006 f927 	bl	8007dcc <HAL_GPIO_WritePin>
#endif
#ifdef LCD_RST
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, 0);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2180      	movs	r1, #128	@ 0x80
 8001b82:	4827      	ldr	r0, [pc, #156]	@ (8001c20 <LCD_init+0xb4>)
 8001b84:	f006 f922 	bl	8007dcc <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001b88:	2001      	movs	r0, #1
 8001b8a:	f004 fd0b 	bl	80065a4 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, 1);
 8001b8e:	2201      	movs	r2, #1
 8001b90:	2180      	movs	r1, #128	@ 0x80
 8001b92:	4823      	ldr	r0, [pc, #140]	@ (8001c20 <LCD_init+0xb4>)
 8001b94:	f006 f91a 	bl	8007dcc <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8001b98:	20c8      	movs	r0, #200	@ 0xc8
 8001b9a:	f004 fd03 	bl	80065a4 <HAL_Delay>
#endif
  UG_Init(&gui, &device);
 8001b9e:	4921      	ldr	r1, [pc, #132]	@ (8001c24 <LCD_init+0xb8>)
 8001ba0:	4821      	ldr	r0, [pc, #132]	@ (8001c28 <LCD_init+0xbc>)
 8001ba2:	f002 fe87 	bl	80048b4 <UG_Init>
#ifndef LCD_LOCAL_FB
  UG_DriverRegister(DRIVER_DRAW_LINE, LCD_DrawLine);
 8001ba6:	4921      	ldr	r1, [pc, #132]	@ (8001c2c <LCD_init+0xc0>)
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f004 fa13 	bl	8005fd4 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_FRAME, LCD_Fill);
 8001bae:	4920      	ldr	r1, [pc, #128]	@ (8001c30 <LCD_init+0xc4>)
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	f004 fa0f 	bl	8005fd4 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_AREA, LCD_FillArea);
 8001bb6:	491f      	ldr	r1, [pc, #124]	@ (8001c34 <LCD_init+0xc8>)
 8001bb8:	2002      	movs	r0, #2
 8001bba:	f004 fa0b 	bl	8005fd4 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_DRAW_BMP, LCD_DrawImage);
 8001bbe:	491e      	ldr	r1, [pc, #120]	@ (8001c38 <LCD_init+0xcc>)
 8001bc0:	2003      	movs	r0, #3
 8001bc2:	f004 fa07 	bl	8005fd4 <UG_DriverRegister>
#endif
  UG_FontSetHSpace(0);
 8001bc6:	2000      	movs	r0, #0
 8001bc8:	f003 f970 	bl	8004eac <UG_FontSetHSpace>
  UG_FontSetVSpace(0);
 8001bcc:	2000      	movs	r0, #0
 8001bce:	f003 f981 	bl	8004ed4 <UG_FontSetVSpace>
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	80fb      	strh	r3, [r7, #6]
 8001bd6:	e013      	b.n	8001c00 <LCD_init+0x94>
    LCD_WriteCommand((uint8_t*)&init_cmd[i+1], init_cmd[i]);
 8001bd8:	88fb      	ldrh	r3, [r7, #6]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	4a17      	ldr	r2, [pc, #92]	@ (8001c3c <LCD_init+0xd0>)
 8001bde:	441a      	add	r2, r3
 8001be0:	88fb      	ldrh	r3, [r7, #6]
 8001be2:	4916      	ldr	r1, [pc, #88]	@ (8001c3c <LCD_init+0xd0>)
 8001be4:	5ccb      	ldrb	r3, [r1, r3]
 8001be6:	4619      	mov	r1, r3
 8001be8:	4610      	mov	r0, r2
 8001bea:	f7ff fd1d 	bl	8001628 <LCD_WriteCommand>
    i += init_cmd[i]+2;
 8001bee:	88fb      	ldrh	r3, [r7, #6]
 8001bf0:	4a12      	ldr	r2, [pc, #72]	@ (8001c3c <LCD_init+0xd0>)
 8001bf2:	5cd3      	ldrb	r3, [r2, r3]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	88fb      	ldrh	r3, [r7, #6]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	3302      	adds	r3, #2
 8001bfe:	80fb      	strh	r3, [r7, #6]
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8001c00:	88fb      	ldrh	r3, [r7, #6]
 8001c02:	2b4b      	cmp	r3, #75	@ 0x4b
 8001c04:	d9e8      	bls.n	8001bd8 <LCD_init+0x6c>
  }
  UG_FillScreen(C_BLACK);               //  Clear screen
 8001c06:	2000      	movs	r0, #0
 8001c08:	f002 fefe 	bl	8004a08 <UG_FillScreen>
  LCD_setPower(ENABLE);
 8001c0c:	2001      	movs	r0, #1
 8001c0e:	f7ff ff90 	bl	8001b32 <LCD_setPower>
  UG_Update();
 8001c12:	f004 fa01 	bl	8006018 <UG_Update>
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	48001000 	.word	0x48001000
 8001c24:	20000014 	.word	0x20000014
 8001c28:	2000027c 	.word	0x2000027c
 8001c2c:	08001a3d 	.word	0x08001a3d
 8001c30:	0800192d 	.word	0x0800192d
 8001c34:	080018c1 	.word	0x080018c1
 8001c38:	08001997 	.word	0x08001997
 8001c3c:	08017afc 	.word	0x08017afc

08001c40 <read_register>:

// SPI helpers //

// Reads single register
static uint8_t read_register(lora_sx1276 *lora, uint8_t address)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	70fb      	strb	r3, [r7, #3]
  uint8_t value = 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	73fb      	strb	r3, [r7, #15]

  // 7bit controls read/write mode
  CLEAR_BIT(address, BIT_7);
 8001c50:	78fb      	ldrb	r3, [r7, #3]
 8001c52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	70fb      	strb	r3, [r7, #3]

  // Start SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6858      	ldr	r0, [r3, #4]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	8adb      	ldrh	r3, [r3, #22]
 8001c62:	2200      	movs	r2, #0
 8001c64:	4619      	mov	r1, r3
 8001c66:	f006 f8b1 	bl	8007dcc <HAL_GPIO_WritePin>
  // Transmit reg address, then receive it value
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6818      	ldr	r0, [r3, #0]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	1cf9      	adds	r1, r7, #3
 8001c74:	2201      	movs	r2, #1
 8001c76:	f009 fff0 	bl	800bc5a <HAL_SPI_Transmit>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	617b      	str	r3, [r7, #20]
  uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, lora->spi_timeout);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6818      	ldr	r0, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f107 010f 	add.w	r1, r7, #15
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f00a f95a 	bl	800bf44 <HAL_SPI_Receive>
 8001c90:	4603      	mov	r3, r0
 8001c92:	613b      	str	r3, [r7, #16]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6858      	ldr	r0, [r3, #4]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	8adb      	ldrh	r3, [r3, #22]
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	f006 f894 	bl	8007dcc <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit/receive failed (%d %d)", res1, res2);
  }

  return value;
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <write_register>:

// Writes single register
static void write_register(lora_sx1276 *lora, uint8_t address, uint8_t value)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b084      	sub	sp, #16
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	70fb      	strb	r3, [r7, #3]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	70bb      	strb	r3, [r7, #2]
  // 7bit controls read/write mode
  SET_BIT(address, BIT_7);
 8001cbe:	78fb      	ldrb	r3, [r7, #3]
 8001cc0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001cc4:	70fb      	strb	r3, [r7, #3]

  // Reg address + its new value
  uint16_t payload = (value << 8) | address;
 8001cc6:	78bb      	ldrb	r3, [r7, #2]
 8001cc8:	021b      	lsls	r3, r3, #8
 8001cca:	b21a      	sxth	r2, r3
 8001ccc:	78fb      	ldrb	r3, [r7, #3]
 8001cce:	b21b      	sxth	r3, r3
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	b21b      	sxth	r3, r3
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	817b      	strh	r3, [r7, #10]

  // Start SPI transaction, send address + value
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6858      	ldr	r0, [r3, #4]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	8adb      	ldrh	r3, [r3, #22]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	f006 f872 	bl	8007dcc <HAL_GPIO_WritePin>
  uint32_t res = HAL_SPI_Transmit(lora->spi, (uint8_t*)&payload, 2, lora->spi_timeout);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6818      	ldr	r0, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f107 010a 	add.w	r1, r7, #10
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	f009 ffb0 	bl	800bc5a <HAL_SPI_Transmit>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	60fb      	str	r3, [r7, #12]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6858      	ldr	r0, [r3, #4]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	8adb      	ldrh	r3, [r3, #22]
 8001d06:	2201      	movs	r2, #1
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f006 f85f 	bl	8007dcc <HAL_GPIO_WritePin>

  if (res != HAL_OK) {
    DEBUGF("SPI transmit failed: %d", res);
  }
}
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <write_fifo>:

// Copies bytes from buffer into radio FIFO given len length
static void write_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b088      	sub	sp, #32
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	60f8      	str	r0, [r7, #12]
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	4611      	mov	r1, r2
 8001d22:	461a      	mov	r2, r3
 8001d24:	460b      	mov	r3, r1
 8001d26:	71fb      	strb	r3, [r7, #7]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO | BIT_7;
 8001d2c:	2380      	movs	r3, #128	@ 0x80
 8001d2e:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	6858      	ldr	r0, [r3, #4]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	8adb      	ldrh	r3, [r3, #22]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	f006 f846 	bl	8007dcc <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	6818      	ldr	r0, [r3, #0]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f107 0117 	add.w	r1, r7, #23
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f009 ff84 	bl	800bc5a <HAL_SPI_Transmit>
 8001d52:	4603      	mov	r3, r0
 8001d54:	61fb      	str	r3, [r7, #28]
  if (mode == TRANSFER_MODE_DMA) {
 8001d56:	79bb      	ldrb	r3, [r7, #6]
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d108      	bne.n	8001d6e <write_fifo+0x58>
    HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	79fa      	ldrb	r2, [r7, #7]
 8001d62:	b292      	uxth	r2, r2
 8001d64:	68b9      	ldr	r1, [r7, #8]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f00a fc46 	bl	800c5f8 <HAL_SPI_Transmit_DMA>
 8001d6c:	e012      	b.n	8001d94 <write_fifo+0x7e>
    // Intentionally leave SPI active - let DMA finish transfer
    return;
  }
  uint32_t res2 = HAL_SPI_Transmit(lora->spi, buffer, len, lora->spi_timeout);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	6818      	ldr	r0, [r3, #0]
 8001d72:	79fb      	ldrb	r3, [r7, #7]
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	68b9      	ldr	r1, [r7, #8]
 8001d7c:	f009 ff6d 	bl	800bc5a <HAL_SPI_Transmit>
 8001d80:	4603      	mov	r3, r0
 8001d82:	61bb      	str	r3, [r7, #24]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	6858      	ldr	r0, [r3, #4]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	8adb      	ldrh	r3, [r3, #22]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	4619      	mov	r1, r3
 8001d90:	f006 f81c 	bl	8007dcc <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit failed");
  }
}
 8001d94:	3720      	adds	r7, #32
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <read_fifo>:

// Reads data "len" size from FIFO into buffer
static void read_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b088      	sub	sp, #32
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	60f8      	str	r0, [r7, #12]
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	4611      	mov	r1, r2
 8001da6:	461a      	mov	r2, r3
 8001da8:	460b      	mov	r3, r1
 8001daa:	71fb      	strb	r3, [r7, #7]
 8001dac:	4613      	mov	r3, r2
 8001dae:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO;
 8001db0:	2300      	movs	r3, #0
 8001db2:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6858      	ldr	r0, [r3, #4]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	8adb      	ldrh	r3, [r3, #22]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	f006 f804 	bl	8007dcc <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	6818      	ldr	r0, [r3, #0]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f107 0117 	add.w	r1, r7, #23
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f009 ff42 	bl	800bc5a <HAL_SPI_Transmit>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	61fb      	str	r3, [r7, #28]
  uint32_t res2;
  if (mode == TRANSFER_MODE_DMA) {
 8001dda:	79bb      	ldrb	r3, [r7, #6]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d10a      	bne.n	8001df6 <read_fifo+0x5c>
    res2 = HAL_SPI_Receive_DMA(lora->spi, buffer, len);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	79fa      	ldrb	r2, [r7, #7]
 8001de6:	b292      	uxth	r2, r2
 8001de8:	68b9      	ldr	r1, [r7, #8]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f00a fcf4 	bl	800c7d8 <HAL_SPI_Receive_DMA>
 8001df0:	4603      	mov	r3, r0
 8001df2:	61bb      	str	r3, [r7, #24]
  }

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI receive/transmit failed");
  }
}
 8001df4:	e012      	b.n	8001e1c <read_fifo+0x82>
    res2 = HAL_SPI_Receive(lora->spi, buffer, len, lora->spi_timeout);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6818      	ldr	r0, [r3, #0]
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	b29a      	uxth	r2, r3
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	68b9      	ldr	r1, [r7, #8]
 8001e04:	f00a f89e 	bl	800bf44 <HAL_SPI_Receive>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	6858      	ldr	r0, [r3, #4]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	8adb      	ldrh	r3, [r3, #22]
 8001e14:	2201      	movs	r2, #1
 8001e16:	4619      	mov	r1, r3
 8001e18:	f005 ffd8 	bl	8007dcc <HAL_GPIO_WritePin>
}
 8001e1c:	bf00      	nop
 8001e1e:	3720      	adds	r7, #32
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <set_mode>:

static void set_mode(lora_sx1276 *lora, uint8_t mode)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	70fb      	strb	r3, [r7, #3]
  write_register(lora, REG_OP_MODE, OPMODE_LONG_RANGE_MODE | mode);
 8001e30:	78fb      	ldrb	r3, [r7, #3]
 8001e32:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	461a      	mov	r2, r3
 8001e3a:	2101      	movs	r1, #1
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff ff36 	bl	8001cae <write_register>
}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
	...

08001e4c <set_OCP>:

// Set Overload Current Protection
static void set_OCP(lora_sx1276 *lora, uint8_t imax)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	460b      	mov	r3, r1
 8001e56:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  // Minimum available current is 45mA, maximum 240mA
  // As per page 80 of datasheet
  if (imax < 45) {
 8001e58:	78fb      	ldrb	r3, [r7, #3]
 8001e5a:	2b2c      	cmp	r3, #44	@ 0x2c
 8001e5c:	d801      	bhi.n	8001e62 <set_OCP+0x16>
    imax = 45;
 8001e5e:	232d      	movs	r3, #45	@ 0x2d
 8001e60:	70fb      	strb	r3, [r7, #3]
  }
  if (imax > 240) {
 8001e62:	78fb      	ldrb	r3, [r7, #3]
 8001e64:	2bf0      	cmp	r3, #240	@ 0xf0
 8001e66:	d901      	bls.n	8001e6c <set_OCP+0x20>
    imax = 240;
 8001e68:	23f0      	movs	r3, #240	@ 0xf0
 8001e6a:	70fb      	strb	r3, [r7, #3]
  }

  if (imax < 130) {
 8001e6c:	78fb      	ldrb	r3, [r7, #3]
 8001e6e:	2b81      	cmp	r3, #129	@ 0x81
 8001e70:	d809      	bhi.n	8001e86 <set_OCP+0x3a>
    value = (imax - 45) / 5;
 8001e72:	78fb      	ldrb	r3, [r7, #3]
 8001e74:	3b2d      	subs	r3, #45	@ 0x2d
 8001e76:	4a0f      	ldr	r2, [pc, #60]	@ (8001eb4 <set_OCP+0x68>)
 8001e78:	fb82 1203 	smull	r1, r2, r2, r3
 8001e7c:	1052      	asrs	r2, r2, #1
 8001e7e:	17db      	asrs	r3, r3, #31
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	73fb      	strb	r3, [r7, #15]
 8001e84:	e008      	b.n	8001e98 <set_OCP+0x4c>
  } else {
    value = (imax + 30) / 10;
 8001e86:	78fb      	ldrb	r3, [r7, #3]
 8001e88:	331e      	adds	r3, #30
 8001e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb4 <set_OCP+0x68>)
 8001e8c:	fb82 1203 	smull	r1, r2, r2, r3
 8001e90:	1092      	asrs	r2, r2, #2
 8001e92:	17db      	asrs	r3, r3, #31
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_OCP, OCP_ON | value);
 8001e98:	7bfb      	ldrb	r3, [r7, #15]
 8001e9a:	f043 0320 	orr.w	r3, r3, #32
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	210b      	movs	r1, #11
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f7ff ff02 	bl	8001cae <write_register>
}
 8001eaa:	bf00      	nop
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	66666667 	.word	0x66666667

08001eb8 <set_low_data_rate_optimization>:

static void set_low_data_rate_optimization(lora_sx1276 *lora)
{
 8001eb8:	b5b0      	push	{r4, r5, r7, lr}
 8001eba:	b088      	sub	sp, #32
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Read current signal bandwidth
  uint64_t bandwidth = read_register(lora, REG_MODEM_CONFIG_1) >> 4;
 8001ec0:	211d      	movs	r1, #29
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f7ff febc 	bl	8001c40 <read_register>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	091b      	lsrs	r3, r3, #4
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	461c      	mov	r4, r3
 8001ed4:	4615      	mov	r5, r2
 8001ed6:	e9c7 4504 	strd	r4, r5, [r7, #16]
  // Read current spreading factor
  uint8_t  sf = read_register(lora, REG_MODEM_CONFIG_2) >> 4;
 8001eda:	211e      	movs	r1, #30
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7ff feaf 	bl	8001c40 <read_register>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	091b      	lsrs	r3, r3, #4
 8001ee6:	73fb      	strb	r3, [r7, #15]

  uint8_t  mc3 = MC3_AGCAUTO;
 8001ee8:	2304      	movs	r3, #4
 8001eea:	77fb      	strb	r3, [r7, #31]

  if (sf >= 11 && bandwidth == LORA_BANDWIDTH_125_KHZ) {
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	2b0a      	cmp	r3, #10
 8001ef0:	d908      	bls.n	8001f04 <set_low_data_rate_optimization+0x4c>
 8001ef2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ef6:	1fd1      	subs	r1, r2, #7
 8001ef8:	430b      	orrs	r3, r1
 8001efa:	d103      	bne.n	8001f04 <set_low_data_rate_optimization+0x4c>
    mc3 |= MC3_MOBILE_NODE;
 8001efc:	7ffb      	ldrb	r3, [r7, #31]
 8001efe:	f043 0308 	orr.w	r3, r3, #8
 8001f02:	77fb      	strb	r3, [r7, #31]
  }

  write_register(lora, REG_MODEM_CONFIG_3, mc3);
 8001f04:	7ffb      	ldrb	r3, [r7, #31]
 8001f06:	461a      	mov	r2, r3
 8001f08:	2126      	movs	r1, #38	@ 0x26
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff fecf 	bl	8001cae <write_register>
}
 8001f10:	bf00      	nop
 8001f12:	3720      	adds	r7, #32
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bdb0      	pop	{r4, r5, r7, pc}

08001f18 <lora_mode_sleep>:

void lora_mode_sleep(lora_sx1276 *lora)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_SLEEP);
 8001f20:	2100      	movs	r1, #0
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7ff ff7e 	bl	8001e24 <set_mode>
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <lora_mode_receive_continuous>:

void lora_mode_receive_continuous(lora_sx1276 *lora)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Update base FIFO address for incoming packets
  write_register(lora, REG_FIFO_RX_BASE_ADDR, lora->rx_base_addr);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	7d5b      	ldrb	r3, [r3, #21]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	210f      	movs	r1, #15
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7ff feb4 	bl	8001cae <write_register>
  // Clear all RX related IRQs
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_RX_ALL);
 8001f46:	22f0      	movs	r2, #240	@ 0xf0
 8001f48:	2112      	movs	r1, #18
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7ff feaf 	bl	8001cae <write_register>

  set_mode(lora, OPMODE_RX_CONTINUOUS);
 8001f50:	2105      	movs	r1, #5
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f7ff ff66 	bl	8001e24 <set_mode>
}
 8001f58:	bf00      	nop
 8001f5a:	3708      	adds	r7, #8
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <lora_mode_standby>:

  set_mode(lora, OPMODE_RX_SINGLE);
}

void lora_mode_standby(lora_sx1276 *lora)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_STDBY);
 8001f68:	2101      	movs	r1, #1
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff ff5a 	bl	8001e24 <set_mode>
}
 8001f70:	bf00      	nop
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <lora_set_explicit_header_mode>:
  mc1 |= MC1_IMPLICIT_HEADER_MODE;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_explicit_header_mode(lora_sx1276 *lora)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 8001f80:	211d      	movs	r1, #29
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f7ff fe5c 	bl	8001c40 <read_register>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	73fb      	strb	r3, [r7, #15]
  mc1 &= ~MC1_IMPLICIT_HEADER_MODE;
 8001f8c:	7bfb      	ldrb	r3, [r7, #15]
 8001f8e:	f023 0301 	bic.w	r3, r3, #1
 8001f92:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8001f94:	7bfb      	ldrb	r3, [r7, #15]
 8001f96:	461a      	mov	r2, r3
 8001f98:	211d      	movs	r1, #29
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7ff fe87 	bl	8001cae <write_register>
}
 8001fa0:	bf00      	nop
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <lora_set_tx_power>:

void lora_set_tx_power(lora_sx1276 *lora, uint8_t level)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  if (lora->pa_mode == LORA_PA_OUTPUT_RFO) {
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d10e      	bne.n	8001fda <lora_set_tx_power+0x32>
    // RFO pin
    assert_param(level <= 15);
    if (level > 15) {
 8001fbc:	78fb      	ldrb	r3, [r7, #3]
 8001fbe:	2b0f      	cmp	r3, #15
 8001fc0:	d901      	bls.n	8001fc6 <lora_set_tx_power+0x1e>
      level = 15;
 8001fc2:	230f      	movs	r3, #15
 8001fc4:	70fb      	strb	r3, [r7, #3]
    }
    // 7 bit -> PaSelect: 0 for RFO    --- = 0x70
    // 6-4 bits -> MaxPower (select all) --^
    // 3-0 bits -> Output power, dB (max 15)
    write_register(lora, REG_PA_CONFIG, 0x70 | level);
 8001fc6:	78fb      	ldrb	r3, [r7, #3]
 8001fc8:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	461a      	mov	r2, r3
 8001fd0:	2109      	movs	r1, #9
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f7ff fe6b 	bl	8001cae <write_register>
    // Minimum power level is 2 which is 0 for chip
    level -= 2;
    // 7 bit -> PaSelect: 1 for PA_BOOST
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
  }
}
 8001fd8:	e02e      	b.n	8002038 <lora_set_tx_power+0x90>
    if (level > 20) {
 8001fda:	78fb      	ldrb	r3, [r7, #3]
 8001fdc:	2b14      	cmp	r3, #20
 8001fde:	d901      	bls.n	8001fe4 <lora_set_tx_power+0x3c>
      level = 20;
 8001fe0:	2314      	movs	r3, #20
 8001fe2:	70fb      	strb	r3, [r7, #3]
    if (level < 2) {
 8001fe4:	78fb      	ldrb	r3, [r7, #3]
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d801      	bhi.n	8001fee <lora_set_tx_power+0x46>
      level = 2;
 8001fea:	2302      	movs	r3, #2
 8001fec:	70fb      	strb	r3, [r7, #3]
    if (level > 17) {
 8001fee:	78fb      	ldrb	r3, [r7, #3]
 8001ff0:	2b11      	cmp	r3, #17
 8001ff2:	d90c      	bls.n	800200e <lora_set_tx_power+0x66>
      level -= 3;
 8001ff4:	78fb      	ldrb	r3, [r7, #3]
 8001ff6:	3b03      	subs	r3, #3
 8001ff8:	70fb      	strb	r3, [r7, #3]
      write_register(lora, REG_PA_DAC, PA_DAC_HIGH_POWER);
 8001ffa:	2287      	movs	r2, #135	@ 0x87
 8001ffc:	214d      	movs	r1, #77	@ 0x4d
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f7ff fe55 	bl	8001cae <write_register>
      set_OCP(lora, 140);
 8002004:	218c      	movs	r1, #140	@ 0x8c
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7ff ff20 	bl	8001e4c <set_OCP>
 800200c:	e008      	b.n	8002020 <lora_set_tx_power+0x78>
      write_register(lora, REG_PA_DAC, PA_DAC_HALF_POWER);
 800200e:	2284      	movs	r2, #132	@ 0x84
 8002010:	214d      	movs	r1, #77	@ 0x4d
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f7ff fe4b 	bl	8001cae <write_register>
      set_OCP(lora, 97);
 8002018:	2161      	movs	r1, #97	@ 0x61
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f7ff ff16 	bl	8001e4c <set_OCP>
    level -= 2;
 8002020:	78fb      	ldrb	r3, [r7, #3]
 8002022:	3b02      	subs	r3, #2
 8002024:	70fb      	strb	r3, [r7, #3]
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
 8002026:	78fb      	ldrb	r3, [r7, #3]
 8002028:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800202c:	b2db      	uxtb	r3, r3
 800202e:	461a      	mov	r2, r3
 8002030:	2109      	movs	r1, #9
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7ff fe3b 	bl	8001cae <write_register>
}
 8002038:	bf00      	nop
 800203a:	3708      	adds	r7, #8
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}

08002040 <lora_set_frequency>:

void lora_set_frequency(lora_sx1276 *lora, uint64_t freq)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora);

  // From datasheet: FREQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = (freq << 19) / (32 * MHZ);
 800204c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002050:	f04f 0000 	mov.w	r0, #0
 8002054:	f04f 0100 	mov.w	r1, #0
 8002058:	04d9      	lsls	r1, r3, #19
 800205a:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 800205e:	04d0      	lsls	r0, r2, #19
 8002060:	4a19      	ldr	r2, [pc, #100]	@ (80020c8 <lora_set_frequency+0x88>)
 8002062:	f04f 0300 	mov.w	r3, #0
 8002066:	f7fe fdb7 	bl	8000bd8 <__aeabi_uldivmod>
 800206a:	4602      	mov	r2, r0
 800206c:	460b      	mov	r3, r1
 800206e:	e9c7 2304 	strd	r2, r3, [r7, #16]

  write_register(lora, REG_FRF_MSB, frf >> 16);
 8002072:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002076:	f04f 0200 	mov.w	r2, #0
 800207a:	f04f 0300 	mov.w	r3, #0
 800207e:	0c02      	lsrs	r2, r0, #16
 8002080:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002084:	0c0b      	lsrs	r3, r1, #16
 8002086:	b2d3      	uxtb	r3, r2
 8002088:	461a      	mov	r2, r3
 800208a:	2106      	movs	r1, #6
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	f7ff fe0e 	bl	8001cae <write_register>
  write_register(lora, REG_FRF_MID, (frf & 0xff00) >> 8);
 8002092:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002096:	f04f 0200 	mov.w	r2, #0
 800209a:	f04f 0300 	mov.w	r3, #0
 800209e:	0a02      	lsrs	r2, r0, #8
 80020a0:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80020a4:	0a0b      	lsrs	r3, r1, #8
 80020a6:	b2d3      	uxtb	r3, r2
 80020a8:	461a      	mov	r2, r3
 80020aa:	2107      	movs	r1, #7
 80020ac:	68f8      	ldr	r0, [r7, #12]
 80020ae:	f7ff fdfe 	bl	8001cae <write_register>
  write_register(lora, REG_FRF_LSB, frf & 0xff);
 80020b2:	7c3b      	ldrb	r3, [r7, #16]
 80020b4:	461a      	mov	r2, r3
 80020b6:	2108      	movs	r1, #8
 80020b8:	68f8      	ldr	r0, [r7, #12]
 80020ba:	f7ff fdf8 	bl	8001cae <write_register>
}
 80020be:	bf00      	nop
 80020c0:	3718      	adds	r7, #24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	01e84800 	.word	0x01e84800

080020cc <lora_set_spreading_factor>:

  set_low_data_rate_optimization(lora);
}

void lora_set_spreading_factor(lora_sx1276 *lora, uint8_t sf)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	460b      	mov	r3, r1
 80020d6:	70fb      	strb	r3, [r7, #3]
  assert_param(lora && sf <= 12 && sf >=6);

  if (sf < 6) {
 80020d8:	78fb      	ldrb	r3, [r7, #3]
 80020da:	2b05      	cmp	r3, #5
 80020dc:	d802      	bhi.n	80020e4 <lora_set_spreading_factor+0x18>
    sf = 6;
 80020de:	2306      	movs	r3, #6
 80020e0:	70fb      	strb	r3, [r7, #3]
 80020e2:	e004      	b.n	80020ee <lora_set_spreading_factor+0x22>
  } else if (sf > 12) {
 80020e4:	78fb      	ldrb	r3, [r7, #3]
 80020e6:	2b0c      	cmp	r3, #12
 80020e8:	d901      	bls.n	80020ee <lora_set_spreading_factor+0x22>
    sf = 12;
 80020ea:	230c      	movs	r3, #12
 80020ec:	70fb      	strb	r3, [r7, #3]
  }

  if (sf == 6) {
 80020ee:	78fb      	ldrb	r3, [r7, #3]
 80020f0:	2b06      	cmp	r3, #6
 80020f2:	d10a      	bne.n	800210a <lora_set_spreading_factor+0x3e>
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc5);
 80020f4:	22c5      	movs	r2, #197	@ 0xc5
 80020f6:	2131      	movs	r1, #49	@ 0x31
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f7ff fdd8 	bl	8001cae <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 80020fe:	220c      	movs	r2, #12
 8002100:	2137      	movs	r1, #55	@ 0x37
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7ff fdd3 	bl	8001cae <write_register>
 8002108:	e009      	b.n	800211e <lora_set_spreading_factor+0x52>
  } else {
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc3);
 800210a:	22c3      	movs	r2, #195	@ 0xc3
 800210c:	2131      	movs	r1, #49	@ 0x31
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff fdcd 	bl	8001cae <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0a);
 8002114:	220a      	movs	r2, #10
 8002116:	2137      	movs	r1, #55	@ 0x37
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f7ff fdc8 	bl	8001cae <write_register>
  }
  // Set new spread factor
  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 800211e:	211e      	movs	r1, #30
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f7ff fd8d 	bl	8001c40 <read_register>
 8002126:	4603      	mov	r3, r0
 8002128:	73fb      	strb	r3, [r7, #15]
  mc2 = (mc2 & 0x0F) | (sf << 4);
 800212a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800212e:	f003 030f 	and.w	r3, r3, #15
 8002132:	b25a      	sxtb	r2, r3
 8002134:	78fb      	ldrb	r3, [r7, #3]
 8002136:	011b      	lsls	r3, r3, #4
 8002138:	b25b      	sxtb	r3, r3
 800213a:	4313      	orrs	r3, r2
 800213c:	b25b      	sxtb	r3, r3
 800213e:	73fb      	strb	r3, [r7, #15]
  // uint8_t new_config = (current_config & 0x0f) | ((sf << 4) & 0xf0);
  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 8002140:	7bfb      	ldrb	r3, [r7, #15]
 8002142:	461a      	mov	r2, r3
 8002144:	211e      	movs	r1, #30
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7ff fdb1 	bl	8001cae <write_register>

  set_low_data_rate_optimization(lora);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff feb3 	bl	8001eb8 <set_low_data_rate_optimization>
}
 8002152:	bf00      	nop
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <lora_set_preamble_length>:
  mc1 |= rate << 1;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_preamble_length(lora_sx1276 *lora, uint16_t len)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b082      	sub	sp, #8
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
 8002162:	460b      	mov	r3, r1
 8002164:	807b      	strh	r3, [r7, #2]
  assert_param(lora);

  write_register(lora, REG_PREAMBLE_MSB, len >> 8);
 8002166:	887b      	ldrh	r3, [r7, #2]
 8002168:	0a1b      	lsrs	r3, r3, #8
 800216a:	b29b      	uxth	r3, r3
 800216c:	b2db      	uxtb	r3, r3
 800216e:	461a      	mov	r2, r3
 8002170:	2120      	movs	r1, #32
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7ff fd9b 	bl	8001cae <write_register>
  write_register(lora, REG_PREAMBLE_LSB, len & 0xf);
 8002178:	887b      	ldrh	r3, [r7, #2]
 800217a:	b2db      	uxtb	r3, r3
 800217c:	f003 030f 	and.w	r3, r3, #15
 8002180:	b2db      	uxtb	r3, r3
 8002182:	461a      	mov	r2, r3
 8002184:	2121      	movs	r1, #33	@ 0x21
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f7ff fd91 	bl	8001cae <write_register>
}
 800218c:	bf00      	nop
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <lora_version>:

uint8_t lora_version(lora_sx1276 *lora)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  return read_register(lora, REG_VERSION);
 800219c:	2142      	movs	r1, #66	@ 0x42
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f7ff fd4e 	bl	8001c40 <read_register>
 80021a4:	4603      	mov	r3, r0
  // TODO: uncomment above line and comment out below
//  return read_register(lora, 0x25);
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <lora_is_transmitting>:

uint8_t lora_is_transmitting(lora_sx1276 *lora)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b084      	sub	sp, #16
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t opmode = read_register(lora, REG_OP_MODE);
 80021b6:	2101      	movs	r1, #1
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f7ff fd41 	bl	8001c40 <read_register>
 80021be:	4603      	mov	r3, r0
 80021c0:	73fb      	strb	r3, [r7, #15]

  return (opmode & OPMODE_TX) == OPMODE_TX ? LORA_BUSY : LORA_OK;
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	f003 0303 	and.w	r3, r3, #3
 80021c8:	2b03      	cmp	r3, #3
 80021ca:	d101      	bne.n	80021d0 <lora_is_transmitting+0x22>
 80021cc:	2305      	movs	r3, #5
 80021ce:	e000      	b.n	80021d2 <lora_is_transmitting+0x24>
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <lora_send_packet_base>:

static uint8_t lora_send_packet_base(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint8_t mode)
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b084      	sub	sp, #16
 80021de:	af00      	add	r7, sp, #0
 80021e0:	60f8      	str	r0, [r7, #12]
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	4611      	mov	r1, r2
 80021e6:	461a      	mov	r2, r3
 80021e8:	460b      	mov	r3, r1
 80021ea:	71fb      	strb	r3, [r7, #7]
 80021ec:	4613      	mov	r3, r2
 80021ee:	71bb      	strb	r3, [r7, #6]
  assert_param(lora && data && data_len > 0);

  if (lora_is_transmitting(lora)) {
 80021f0:	68f8      	ldr	r0, [r7, #12]
 80021f2:	f7ff ffdc 	bl	80021ae <lora_is_transmitting>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <lora_send_packet_base+0x26>
    return LORA_BUSY;
 80021fc:	2305      	movs	r3, #5
 80021fe:	e02a      	b.n	8002256 <lora_send_packet_base+0x7c>
  }

  // Wakeup radio because of FIFO is only available in STANDBY mode
  set_mode(lora, OPMODE_STDBY);
 8002200:	2101      	movs	r1, #1
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f7ff fe0e 	bl	8001e24 <set_mode>

  // Clear TX IRQ flag, to be sure
  lora_clear_interrupt_tx_done(lora);
 8002208:	68f8      	ldr	r0, [r7, #12]
 800220a:	f000 f911 	bl	8002430 <lora_clear_interrupt_tx_done>

  // Set FIFO pointer to the beginning of the buffer
  write_register(lora, REG_FIFO_ADDR_PTR, lora->tx_base_addr);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	7d1b      	ldrb	r3, [r3, #20]
 8002212:	461a      	mov	r2, r3
 8002214:	210d      	movs	r1, #13
 8002216:	68f8      	ldr	r0, [r7, #12]
 8002218:	f7ff fd49 	bl	8001cae <write_register>
  write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	7d1b      	ldrb	r3, [r3, #20]
 8002220:	461a      	mov	r2, r3
 8002222:	210e      	movs	r1, #14
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f7ff fd42 	bl	8001cae <write_register>
  write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	461a      	mov	r2, r3
 800222e:	2122      	movs	r1, #34	@ 0x22
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	f7ff fd3c 	bl	8001cae <write_register>

  // Copy packet into radio FIFO
  write_fifo(lora, data, data_len, mode);
 8002236:	79bb      	ldrb	r3, [r7, #6]
 8002238:	79fa      	ldrb	r2, [r7, #7]
 800223a:	68b9      	ldr	r1, [r7, #8]
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f7ff fd6a 	bl	8001d16 <write_fifo>
  if (mode == TRANSFER_MODE_DMA) {
 8002242:	79bb      	ldrb	r3, [r7, #6]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d101      	bne.n	800224c <lora_send_packet_base+0x72>
    return LORA_OK;
 8002248:	2300      	movs	r3, #0
 800224a:	e004      	b.n	8002256 <lora_send_packet_base+0x7c>
  }

  // Put radio in TX mode - packet will be transmitted ASAP
  set_mode(lora, OPMODE_TX);
 800224c:	2103      	movs	r1, #3
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f7ff fde8 	bl	8001e24 <set_mode>
  return LORA_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <lora_send_packet>:

uint8_t lora_send_packet(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b084      	sub	sp, #16
 8002262:	af00      	add	r7, sp, #0
 8002264:	60f8      	str	r0, [r7, #12]
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	4613      	mov	r3, r2
 800226a:	71fb      	strb	r3, [r7, #7]
  return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 800226c:	79fa      	ldrb	r2, [r7, #7]
 800226e:	2302      	movs	r3, #2
 8002270:	68b9      	ldr	r1, [r7, #8]
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	f7ff ffb1 	bl	80021da <lora_send_packet_base>
 8002278:	4603      	mov	r3, r0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <lora_is_packet_available>:
    write_register(lora, REG_MODEM_CONFIG_2, mc2);
  }
}

uint8_t lora_is_packet_available(lora_sx1276 *lora)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b084      	sub	sp, #16
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t irqs = read_register(lora, REG_IRQ_FLAGS);
 800228a:	2112      	movs	r1, #18
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7ff fcd7 	bl	8001c40 <read_register>
 8002292:	4603      	mov	r3, r0
 8002294:	73fb      	strb	r3, [r7, #15]

  // In case of Single receive mode RX_TIMEOUT will be issued
  return  irqs & (IRQ_FLAGS_RX_DONE | IRQ_FLAGS_RX_TIMEOUT);
 8002296:	7bfb      	ldrb	r3, [r7, #15]
 8002298:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800229c:	b2db      	uxtb	r3, r3
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <lora_pending_packet_length>:

uint8_t lora_pending_packet_length(lora_sx1276 *lora)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b084      	sub	sp, #16
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
  uint8_t len;

  // Query for current header mode - implicit / explicit
  uint8_t implicit = read_register(lora, REG_MODEM_CONFIG_1) & MC1_IMPLICIT_HEADER_MODE;
 80022ae:	211d      	movs	r1, #29
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f7ff fcc5 	bl	8001c40 <read_register>
 80022b6:	4603      	mov	r3, r0
 80022b8:	f003 0301 	and.w	r3, r3, #1
 80022bc:	73bb      	strb	r3, [r7, #14]
  if (implicit) {
 80022be:	7bbb      	ldrb	r3, [r7, #14]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d006      	beq.n	80022d2 <lora_pending_packet_length+0x2c>
    len = read_register(lora, REG_PAYLOAD_LENGTH);
 80022c4:	2122      	movs	r1, #34	@ 0x22
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f7ff fcba 	bl	8001c40 <read_register>
 80022cc:	4603      	mov	r3, r0
 80022ce:	73fb      	strb	r3, [r7, #15]
 80022d0:	e005      	b.n	80022de <lora_pending_packet_length+0x38>
  } else {
    len = read_register(lora, REG_RX_NB_BYTES);
 80022d2:	2113      	movs	r1, #19
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f7ff fcb3 	bl	8001c40 <read_register>
 80022da:	4603      	mov	r3, r0
 80022dc:	73fb      	strb	r3, [r7, #15]
  }

  return len;
 80022de:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <lora_receive_packet_base>:


static uint8_t lora_receive_packet_base(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len, uint8_t *error, uint8_t mode)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	603b      	str	r3, [r7, #0]
 80022f4:	4613      	mov	r3, r2
 80022f6:	71fb      	strb	r3, [r7, #7]
  assert_param(lora && buffer && buffer_len > 0);

  uint8_t res = LORA_EMPTY;
 80022f8:	2306      	movs	r3, #6
 80022fa:	75fb      	strb	r3, [r7, #23]
  uint8_t len = 0;
 80022fc:	2300      	movs	r3, #0
 80022fe:	75bb      	strb	r3, [r7, #22]

  // Read/Reset IRQs
  uint8_t state = read_register(lora, REG_IRQ_FLAGS);
 8002300:	2112      	movs	r1, #18
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f7ff fc9c 	bl	8001c40 <read_register>
 8002308:	4603      	mov	r3, r0
 800230a:	757b      	strb	r3, [r7, #21]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_RX_ALL);
 800230c:	22f0      	movs	r2, #240	@ 0xf0
 800230e:	2112      	movs	r1, #18
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f7ff fccc 	bl	8001cae <write_register>

  if (state & IRQ_FLAGS_RX_TIMEOUT) {
 8002316:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800231a:	2b00      	cmp	r3, #0
 800231c:	da02      	bge.n	8002324 <lora_receive_packet_base+0x3c>
    DEBUGF("timeout");
    res = LORA_TIMEOUT;
 800231e:	2302      	movs	r3, #2
 8002320:	75fb      	strb	r3, [r7, #23]
    goto done;
 8002322:	e030      	b.n	8002386 <lora_receive_packet_base+0x9e>
  }

  if (state & IRQ_FLAGS_RX_DONE) {
 8002324:	7d7b      	ldrb	r3, [r7, #21]
 8002326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800232a:	2b00      	cmp	r3, #0
 800232c:	d02a      	beq.n	8002384 <lora_receive_packet_base+0x9c>
    if (!(state & IRQ_FLAGS_VALID_HEADER)) {
 800232e:	7d7b      	ldrb	r3, [r7, #21]
 8002330:	f003 0310 	and.w	r3, r3, #16
 8002334:	2b00      	cmp	r3, #0
 8002336:	d102      	bne.n	800233e <lora_receive_packet_base+0x56>
      DEBUGF("invalid header");
      res = LORA_INVALID_HEADER;
 8002338:	2303      	movs	r3, #3
 800233a:	75fb      	strb	r3, [r7, #23]
      goto done;
 800233c:	e023      	b.n	8002386 <lora_receive_packet_base+0x9e>
    }
    // Packet has been received
    if (state & IRQ_FLAGS_PAYLOAD_CRC_ERROR) {
 800233e:	7d7b      	ldrb	r3, [r7, #21]
 8002340:	f003 0320 	and.w	r3, r3, #32
 8002344:	2b00      	cmp	r3, #0
 8002346:	d002      	beq.n	800234e <lora_receive_packet_base+0x66>
      DEBUGF("CRC error");
      res = LORA_CRC_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	75fb      	strb	r3, [r7, #23]
      goto done;
 800234c:	e01b      	b.n	8002386 <lora_receive_packet_base+0x9e>
    }
    // Query for current header mode - implicit / explicit
    len = lora_pending_packet_length(lora);
 800234e:	68f8      	ldr	r0, [r7, #12]
 8002350:	f7ff ffa9 	bl	80022a6 <lora_pending_packet_length>
 8002354:	4603      	mov	r3, r0
 8002356:	75bb      	strb	r3, [r7, #22]
    // Set FIFO to beginning of the packet
    uint8_t offset = read_register(lora, REG_FIFO_RX_CURRENT_ADDR);
 8002358:	2110      	movs	r1, #16
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f7ff fc70 	bl	8001c40 <read_register>
 8002360:	4603      	mov	r3, r0
 8002362:	753b      	strb	r3, [r7, #20]
    write_register(lora, REG_FIFO_ADDR_PTR, offset);
 8002364:	7d3b      	ldrb	r3, [r7, #20]
 8002366:	461a      	mov	r2, r3
 8002368:	210d      	movs	r1, #13
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f7ff fc9f 	bl	8001cae <write_register>
    // Read payload
    read_fifo(lora, buffer, len, mode);
 8002370:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002374:	7dba      	ldrb	r2, [r7, #22]
 8002376:	68b9      	ldr	r1, [r7, #8]
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	f7ff fd0e 	bl	8001d9a <read_fifo>
    res = LORA_OK;
 800237e:	2300      	movs	r3, #0
 8002380:	75fb      	strb	r3, [r7, #23]
 8002382:	e000      	b.n	8002386 <lora_receive_packet_base+0x9e>
  }

done:
 8002384:	bf00      	nop
  if (error) {
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d002      	beq.n	8002392 <lora_receive_packet_base+0xaa>
    *error = res;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	7dfa      	ldrb	r2, [r7, #23]
 8002390:	701a      	strb	r2, [r3, #0]
  }

  return len;
 8002392:	7dbb      	ldrb	r3, [r7, #22]
}
 8002394:	4618      	mov	r0, r3
 8002396:	3718      	adds	r7, #24
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <lora_receive_packet>:

uint8_t lora_receive_packet(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len, uint8_t *error)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af02      	add	r7, sp, #8
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	603b      	str	r3, [r7, #0]
 80023a8:	4613      	mov	r3, r2
 80023aa:	71fb      	strb	r3, [r7, #7]
  return lora_receive_packet_base(lora, buffer, buffer_len, error, TRANSFER_MODE_BLOCKING);
 80023ac:	79fa      	ldrb	r2, [r7, #7]
 80023ae:	2302      	movs	r3, #2
 80023b0:	9300      	str	r3, [sp, #0]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68b9      	ldr	r1, [r7, #8]
 80023b6:	68f8      	ldr	r0, [r7, #12]
 80023b8:	f7ff ff96 	bl	80022e8 <lora_receive_packet_base>
 80023bc:	4603      	mov	r3, r0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <lora_receive_packet_blocking>:
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
}

uint8_t lora_receive_packet_blocking(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len,
                   uint32_t timeout, uint8_t *error)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b086      	sub	sp, #24
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	60f8      	str	r0, [r7, #12]
 80023ce:	60b9      	str	r1, [r7, #8]
 80023d0:	603b      	str	r3, [r7, #0]
 80023d2:	4613      	mov	r3, r2
 80023d4:	71fb      	strb	r3, [r7, #7]
  assert_param(lora && buffer && buffer_len > 0);

  uint32_t elapsed = 0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	617b      	str	r3, [r7, #20]

  // Wait up to timeout for packet
  while (elapsed < timeout) {
 80023da:	e00b      	b.n	80023f4 <lora_receive_packet_blocking+0x2e>
    if (lora_is_packet_available(lora)) {
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f7ff ff50 	bl	8002282 <lora_is_packet_available>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d10a      	bne.n	80023fe <lora_receive_packet_blocking+0x38>
      break;
    }
    HAL_Delay(1);
 80023e8:	2001      	movs	r0, #1
 80023ea:	f004 f8db 	bl	80065a4 <HAL_Delay>
    elapsed++;
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	3301      	adds	r3, #1
 80023f2:	617b      	str	r3, [r7, #20]
  while (elapsed < timeout) {
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d3ef      	bcc.n	80023dc <lora_receive_packet_blocking+0x16>
 80023fc:	e000      	b.n	8002400 <lora_receive_packet_blocking+0x3a>
      break;
 80023fe:	bf00      	nop
  }

  return lora_receive_packet(lora, buffer, buffer_len, error);
 8002400:	79fa      	ldrb	r2, [r7, #7]
 8002402:	6a3b      	ldr	r3, [r7, #32]
 8002404:	68b9      	ldr	r1, [r7, #8]
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f7ff ffc8 	bl	800239c <lora_receive_packet>
 800240c:	4603      	mov	r3, r0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3718      	adds	r7, #24
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <lora_enable_interrupt_rx_done>:

void lora_enable_interrupt_rx_done(lora_sx1276 *lora)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b082      	sub	sp, #8
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  // Table 63 DIO Mapping LoRaTM Mode:
  // 00 -> (DIO0 rx_done)
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x00);
 800241e:	2200      	movs	r2, #0
 8002420:	2140      	movs	r1, #64	@ 0x40
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f7ff fc43 	bl	8001cae <write_register>
}
 8002428:	bf00      	nop
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <lora_clear_interrupt_tx_done>:
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x40);
}

void lora_clear_interrupt_tx_done(lora_sx1276 *lora)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 8002438:	2208      	movs	r2, #8
 800243a:	2112      	movs	r1, #18
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f7ff fc36 	bl	8001cae <write_register>
}
 8002442:	bf00      	nop
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <lora_init>:
}


uint8_t lora_init(lora_sx1276 *lora, SPI_HandleTypeDef *spi, GPIO_TypeDef *nss_port,
    uint16_t nss_pin, uint64_t freq)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b086      	sub	sp, #24
 800244e:	af00      	add	r7, sp, #0
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
 8002456:	807b      	strh	r3, [r7, #2]
  assert_param(lora && spi);

  // Init params with default values
  lora->spi = spi;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	601a      	str	r2, [r3, #0]
  lora->nss_port = nss_port;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	605a      	str	r2, [r3, #4]
  lora->nss_pin = nss_pin;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	887a      	ldrh	r2, [r7, #2]
 8002468:	82da      	strh	r2, [r3, #22]
  lora->frequency = freq;
 800246a:	6a3a      	ldr	r2, [r7, #32]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	60da      	str	r2, [r3, #12]
  lora->pa_mode = LORA_PA_OUTPUT_PA_BOOST;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2201      	movs	r2, #1
 8002474:	611a      	str	r2, [r3, #16]
  lora->tx_base_addr = LORA_DEFAULT_TX_ADDR;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2200      	movs	r2, #0
 800247a:	751a      	strb	r2, [r3, #20]
  lora->rx_base_addr = LORA_DEFAULT_RX_ADDR;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2200      	movs	r2, #0
 8002480:	755a      	strb	r2, [r3, #21]
  lora->spi_timeout = LORA_DEFAULT_SPI_TIMEOUT;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002488:	609a      	str	r2, [r3, #8]

  // Check version
  uint8_t ver = lora_version(lora);
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f7ff fe82 	bl	8002194 <lora_version>
 8002490:	4603      	mov	r3, r0
 8002492:	75fb      	strb	r3, [r7, #23]
  if (ver != LORA_COMPATIBLE_VERSION) {
 8002494:	7dfb      	ldrb	r3, [r7, #23]
 8002496:	2b12      	cmp	r3, #18
 8002498:	d001      	beq.n	800249e <lora_init+0x54>
    DEBUGF("Got wrong radio version 0x%x, expected 0x12", ver);
    return LORA_ERROR;
 800249a:	2304      	movs	r3, #4
 800249c:	e031      	b.n	8002502 <lora_init+0xb8>
  }

  // Modem parameters (freq, mode, etc) must be done in SLEEP mode.
  lora_mode_sleep(lora);
 800249e:	68f8      	ldr	r0, [r7, #12]
 80024a0:	f7ff fd3a 	bl	8001f18 <lora_mode_sleep>
  // Enable LoRa mode (since it can be switched on only in sleep)
  lora_mode_sleep(lora);
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	f7ff fd37 	bl	8001f18 <lora_mode_sleep>

  // Set frequency
  lora_set_frequency(lora, freq);
 80024aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80024ae:	68f8      	ldr	r0, [r7, #12]
 80024b0:	f7ff fdc6 	bl	8002040 <lora_set_frequency>
  lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 80024b4:	2107      	movs	r1, #7
 80024b6:	68f8      	ldr	r0, [r7, #12]
 80024b8:	f7ff fe08 	bl	80020cc <lora_set_spreading_factor>
  lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 80024bc:	210a      	movs	r1, #10
 80024be:	68f8      	ldr	r0, [r7, #12]
 80024c0:	f7ff fe4b 	bl	800215a <lora_set_preamble_length>
  // By default - explicit header mode
  lora_set_explicit_header_mode(lora);
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	f7ff fd57 	bl	8001f78 <lora_set_explicit_header_mode>
  // Set LNA boost
  uint8_t current_lna = read_register(lora, REG_LNA);
 80024ca:	210c      	movs	r1, #12
 80024cc:	68f8      	ldr	r0, [r7, #12]
 80024ce:	f7ff fbb7 	bl	8001c40 <read_register>
 80024d2:	4603      	mov	r3, r0
 80024d4:	75bb      	strb	r3, [r7, #22]
  write_register(lora, REG_LNA,  current_lna | 0x03);
 80024d6:	7dbb      	ldrb	r3, [r7, #22]
 80024d8:	f043 0303 	orr.w	r3, r3, #3
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	461a      	mov	r2, r3
 80024e0:	210c      	movs	r1, #12
 80024e2:	68f8      	ldr	r0, [r7, #12]
 80024e4:	f7ff fbe3 	bl	8001cae <write_register>
  // Set auto AGC
  write_register(lora, REG_MODEM_CONFIG_3, 0x04);
 80024e8:	2204      	movs	r2, #4
 80024ea:	2126      	movs	r1, #38	@ 0x26
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f7ff fbde 	bl	8001cae <write_register>
  // Set default output power
  lora_set_tx_power(lora, LORA_DEFAULT_TX_POWER);
 80024f2:	2111      	movs	r1, #17
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f7ff fd57 	bl	8001fa8 <lora_set_tx_power>
  // Set default mode
  lora_mode_standby(lora);
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f7ff fd30 	bl	8001f60 <lora_mode_standby>

  return LORA_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3718      	adds	r7, #24
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	0000      	movs	r0, r0
 800250c:	0000      	movs	r0, r0
	...

08002510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002512:	b0e1      	sub	sp, #388	@ 0x184
 8002514:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE BEGIN 1 */
	  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable DWT
 8002516:	4bbe      	ldr	r3, [pc, #760]	@ (8002810 <main+0x300>)
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	4abd      	ldr	r2, [pc, #756]	@ (8002810 <main+0x300>)
 800251c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002520:	60d3      	str	r3, [r2, #12]
	  DWT->CYCCNT = 0;                                // Clear counter
 8002522:	4bbc      	ldr	r3, [pc, #752]	@ (8002814 <main+0x304>)
 8002524:	2200      	movs	r2, #0
 8002526:	605a      	str	r2, [r3, #4]
	  DWT->CTRL = DWT_CTRL_CYCCNTENA_Msk;             // Enable counter
 8002528:	4bba      	ldr	r3, [pc, #744]	@ (8002814 <main+0x304>)
 800252a:	2201      	movs	r2, #1
 800252c:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800252e:	f003 ffc4 	bl	80064ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002532:	f000 fa25 	bl	8002980 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002536:	f000 fa85 	bl	8002a44 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800253a:	f001 f94f 	bl	80037dc <MX_GPIO_Init>
  MX_ADC1_Init();
 800253e:	f000 fab5 	bl	8002aac <MX_ADC1_Init>
  MX_COMP1_Init();
 8002542:	f000 fb17 	bl	8002b74 <MX_COMP1_Init>
  MX_COMP2_Init();
 8002546:	f000 fb43 	bl	8002bd0 <MX_COMP2_Init>
  MX_I2C1_Init();
 800254a:	f000 fb6d 	bl	8002c28 <MX_I2C1_Init>
  MX_I2C2_Init();
 800254e:	f000 fbab 	bl	8002ca8 <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 8002552:	f000 fbe9 	bl	8002d28 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8002556:	f000 fc33 	bl	8002dc0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800255a:	f000 fc7d 	bl	8002e58 <MX_USART3_UART_Init>
  MX_SAI1_Init();
 800255e:	f000 fcc7 	bl	8002ef0 <MX_SAI1_Init>
  MX_SAI2_Init();
 8002562:	f000 fd5d 	bl	8003020 <MX_SAI2_Init>
  MX_SPI3_Init();
 8002566:	f000 fe01 	bl	800316c <MX_SPI3_Init>
  MX_TIM1_Init();
 800256a:	f000 fe3d 	bl	80031e8 <MX_TIM1_Init>
  MX_TIM2_Init();
 800256e:	f000 fef3 	bl	8003358 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002572:	f000 ff55 	bl	8003420 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002576:	f000 ffd5 	bl	8003524 <MX_TIM4_Init>
  MX_TIM15_Init();
 800257a:	f001 f82d 	bl	80035d8 <MX_TIM15_Init>
  MX_USB_OTG_FS_USB_Init();
 800257e:	f001 f925 	bl	80037cc <MX_USB_OTG_FS_USB_Init>
  MX_TIM17_Init();
 8002582:	f001 f8ad 	bl	80036e0 <MX_TIM17_Init>
  MX_SPI2_Init();
 8002586:	f000 fdb3 	bl	80030f0 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
//  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800258a:	2108      	movs	r1, #8
 800258c:	48a2      	ldr	r0, [pc, #648]	@ (8002818 <main+0x308>)
 800258e:	f00b f883 	bl	800d698 <HAL_TIM_PWM_Start>


//  ENABLE_LORA_REPEATEDLY(&lora);
  // IDK why, but the function causes a hard fault, while keeping the loop here is safe
  uint8_t res = lora_init(&lora, &hspi2, GPIOD, GPIO_PIN_0, LORA_BASE_FREQUENCY_US+FREQ_OFFSET);
 8002592:	a39d      	add	r3, pc, #628	@ (adr r3, 8002808 <main+0x2f8>)
 8002594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002598:	e9cd 2300 	strd	r2, r3, [sp]
 800259c:	2301      	movs	r3, #1
 800259e:	4a9f      	ldr	r2, [pc, #636]	@ (800281c <main+0x30c>)
 80025a0:	499f      	ldr	r1, [pc, #636]	@ (8002820 <main+0x310>)
 80025a2:	48a0      	ldr	r0, [pc, #640]	@ (8002824 <main+0x314>)
 80025a4:	f7ff ff51 	bl	800244a <lora_init>
 80025a8:	4603      	mov	r3, r0
 80025aa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
	 while (res != LORA_OK) {
 80025ae:	e010      	b.n	80025d2 <main+0xc2>
	   // Initialization failed
		 HAL_Delay(100);
 80025b0:	2064      	movs	r0, #100	@ 0x64
 80025b2:	f003 fff7 	bl	80065a4 <HAL_Delay>
		 res = lora_init(&lora, &hspi2, GPIOD, GPIO_PIN_0, LORA_BASE_FREQUENCY_US+FREQ_OFFSET);
 80025b6:	a394      	add	r3, pc, #592	@ (adr r3, 8002808 <main+0x2f8>)
 80025b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025bc:	e9cd 2300 	strd	r2, r3, [sp]
 80025c0:	2301      	movs	r3, #1
 80025c2:	4a96      	ldr	r2, [pc, #600]	@ (800281c <main+0x30c>)
 80025c4:	4996      	ldr	r1, [pc, #600]	@ (8002820 <main+0x310>)
 80025c6:	4897      	ldr	r0, [pc, #604]	@ (8002824 <main+0x314>)
 80025c8:	f7ff ff3f 	bl	800244a <lora_init>
 80025cc:	4603      	mov	r3, r0
 80025ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
	 while (res != LORA_OK) {
 80025d2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1ea      	bne.n	80025b0 <main+0xa0>
	 }
//  uint8_t res = lora_init(&lora, &hspi2, GPIOD, GPIO_PIN_0, LORA_BASE_FREQUENCY_US+FREQ_OFFSET);
//  	     if (res != LORA_OK) {
//  	       // Initialization failed
//  	     }
LCD_init();
 80025da:	f7ff fac7 	bl	8001b6c <LCD_init>
lora_enable_interrupt_rx_done(&lora);
 80025de:	4891      	ldr	r0, [pc, #580]	@ (8002824 <main+0x314>)
 80025e0:	f7ff ff19 	bl	8002416 <lora_enable_interrupt_rx_done>
lora_mode_receive_continuous(&lora);
 80025e4:	488f      	ldr	r0, [pc, #572]	@ (8002824 <main+0x314>)
 80025e6:	f7ff fca3 	bl	8001f30 <lora_mode_receive_continuous>
JOYSTICK_INIT(hi2c1);
 80025ea:	4c8f      	ldr	r4, [pc, #572]	@ (8002828 <main+0x318>)
 80025ec:	4668      	mov	r0, sp
 80025ee:	f104 0310 	add.w	r3, r4, #16
 80025f2:	2244      	movs	r2, #68	@ 0x44
 80025f4:	4619      	mov	r1, r3
 80025f6:	f00e f8be 	bl	8010776 <memcpy>
 80025fa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80025fe:	f7fe fd03 	bl	8001008 <JOYSTICK_INIT>
TempHum_t data;
initTempHumSensor(&hi2c2);
 8002602:	488a      	ldr	r0, [pc, #552]	@ (800282c <main+0x31c>)
 8002604:	f7fe fc60 	bl	8000ec8 <initTempHumSensor>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
// 0 = runner view
// 1 = player 1 view
// 2 = weight and age input view
uint8_t current_viewport = 0; //determines what screen state you are on
 8002608:	2300      	movs	r3, #0
 800260a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
DISPLAY_TIMER_TRIGGERED = 0;
 800260e:	4b88      	ldr	r3, [pc, #544]	@ (8002830 <main+0x320>)
 8002610:	2200      	movs	r2, #0
 8002612:	701a      	strb	r2, [r3, #0]
HAL_TIM_Base_Start_IT(&htim17);
 8002614:	4887      	ldr	r0, [pc, #540]	@ (8002834 <main+0x324>)
 8002616:	f00a ff17 	bl	800d448 <HAL_TIM_Base_Start_IT>

// TEMP DATA
float exhaustion = 12;
 800261a:	4b87      	ldr	r3, [pc, #540]	@ (8002838 <main+0x328>)
 800261c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

// Set this pin ('D' on keypad) low for interrupt
 HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 0);
 8002620:	2200      	movs	r2, #0
 8002622:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002626:	4885      	ldr	r0, [pc, #532]	@ (800283c <main+0x32c>)
 8002628:	f005 fbd0 	bl	8007dcc <HAL_GPIO_WritePin>


 // DUMMY DATA FOR TESTING DATA
   struct arm_to_base armband_data = {0,0,0,0};
 800262c:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	605a      	str	r2, [r3, #4]
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	60da      	str	r2, [r3, #12]
   struct base_to_arm buzzer = {0};
 800263a:	2300      	movs	r3, #0
 800263c:	f887 3100 	strb.w	r3, [r7, #256]	@ 0x100

//   armband_data.velocity = 12.3;
//   armband_data.heartrate = 98.54;
//   armband_data.steps = 20000;
   uint16_t player_data_fill_height = 140;
 8002640:	238c      	movs	r3, #140	@ 0x8c
 8002642:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
   char player_write_buffer[128];
   char buffer[128];
   int heartrate;
   int stepcount;

   uint8_t buzzing = 0;
 8002646:	2300      	movs	r3, #0
 8002648:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
   uint8_t wait = 1;
 800264c:	2301      	movs	r3, #1
 800264e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    /* USER CODE BEGIN 3 */
	  // STATE MACHINE HERE
	  // STATES SO FAR: INPUT WEIGHT, DISPLAY RUNNER DATA
	  // Joystick allows user to switch between states

	  uint8_t lr = threshold();
 8002652:	f7fe fd5f 	bl	8001114 <threshold>
 8002656:	4603      	mov	r3, r0
 8002658:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
	  // Toggle current_viewport when joystick right
	  if (lr == 2) {
 800265c:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 8002660:	2b02      	cmp	r3, #2
 8002662:	d115      	bne.n	8002690 <main+0x180>
		  current_viewport = (current_viewport == 2) ? 2 : 1;
 8002664:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8002668:	2b02      	cmp	r3, #2
 800266a:	d101      	bne.n	8002670 <main+0x160>
 800266c:	2302      	movs	r3, #2
 800266e:	e000      	b.n	8002672 <main+0x162>
 8002670:	2301      	movs	r3, #1
 8002672:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
		  // Clear dirty parts of the screen
		  LCD_Fill(0, 5, 240, player_data_fill_height, C_BLACK);
 8002676:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 800267a:	2200      	movs	r2, #0
 800267c:	9200      	str	r2, [sp, #0]
 800267e:	22f0      	movs	r2, #240	@ 0xf0
 8002680:	2105      	movs	r1, #5
 8002682:	2000      	movs	r0, #0
 8002684:	f7ff f952 	bl	800192c <LCD_Fill>
		  //allows for instant transition
		  DISPLAY_TIMER_TRIGGERED = 1;
 8002688:	4b69      	ldr	r3, [pc, #420]	@ (8002830 <main+0x320>)
 800268a:	2201      	movs	r2, #1
 800268c:	701a      	strb	r2, [r3, #0]
 800268e:	e018      	b.n	80026c2 <main+0x1b2>
	  }
	  // Toggle current_viewport when joystick left
	  else if(lr == 1){
 8002690:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 8002694:	2b01      	cmp	r3, #1
 8002696:	d114      	bne.n	80026c2 <main+0x1b2>
		  current_viewport = (current_viewport == 2) ? 2 : 0;
 8002698:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800269c:	2b02      	cmp	r3, #2
 800269e:	d101      	bne.n	80026a4 <main+0x194>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e000      	b.n	80026a6 <main+0x196>
 80026a4:	2300      	movs	r3, #0
 80026a6:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
		  // Clear dirty parts of the screen
		  LCD_Fill(0, 5, 240, player_data_fill_height, C_BLACK);
 80026aa:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 80026ae:	2200      	movs	r2, #0
 80026b0:	9200      	str	r2, [sp, #0]
 80026b2:	22f0      	movs	r2, #240	@ 0xf0
 80026b4:	2105      	movs	r1, #5
 80026b6:	2000      	movs	r0, #0
 80026b8:	f7ff f938 	bl	800192c <LCD_Fill>
		  //allows for instant transition
		  DISPLAY_TIMER_TRIGGERED = 1;
 80026bc:	4b5c      	ldr	r3, [pc, #368]	@ (8002830 <main+0x320>)
 80026be:	2201      	movs	r2, #1
 80026c0:	701a      	strb	r2, [r3, #0]
	  }

	  if(LoRaRecieve == 1){
 80026c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002840 <main+0x330>)
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d135      	bne.n	8002736 <main+0x226>
		  //Get data
//		  	  lora_mode_receive_continuous(&lora);
		  	  lora_receive_packet_blocking(&lora, buffer, sizeof(buffer), 10000, &res);
 80026ca:	4639      	mov	r1, r7
 80026cc:	f207 131f 	addw	r3, r7, #287	@ 0x11f
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	f242 7310 	movw	r3, #10000	@ 0x2710
 80026d6:	2280      	movs	r2, #128	@ 0x80
 80026d8:	4852      	ldr	r0, [pc, #328]	@ (8002824 <main+0x314>)
 80026da:	f7ff fe74 	bl	80023c6 <lora_receive_packet_blocking>
		  	  memcpy(&armband_data, &buffer, sizeof(armband_data));
 80026de:	4639      	mov	r1, r7
 80026e0:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80026e4:	2210      	movs	r2, #16
 80026e6:	4618      	mov	r0, r3
 80026e8:	f00e f845 	bl	8010776 <memcpy>
//		  	  if (res != LORA_OK) {
//		  		  // Receive failed
//		  	  }

		  	  // Conditions to send buzz
		  	  if (armband_data.heartrate == 0 ||armband_data.heartrate > 100) {
 80026ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d003      	beq.n	80026fc <main+0x1ec>
 80026f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80026f8:	2b64      	cmp	r3, #100	@ 0x64
 80026fa:	dd10      	ble.n	800271e <main+0x20e>
		  		res = lora_send_packet(&lora, &buzzer, 1);
 80026fc:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8002700:	2201      	movs	r2, #1
 8002702:	4619      	mov	r1, r3
 8002704:	4847      	ldr	r0, [pc, #284]	@ (8002824 <main+0x314>)
 8002706:	f7ff fdaa 	bl	800225e <lora_send_packet>
 800270a:	4603      	mov	r3, r0
 800270c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
		  		// TEMP BUZZ DATA HERE
		  		TIM3->CCR3 = 15000;
 8002710:	4b4c      	ldr	r3, [pc, #304]	@ (8002844 <main+0x334>)
 8002712:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8002716:	63da      	str	r2, [r3, #60]	@ 0x3c
		  		buzzing = 1;
 8002718:	2301      	movs	r3, #1
 800271a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
		  	  }

		  	lora_mode_receive_continuous(&lora);
 800271e:	4841      	ldr	r0, [pc, #260]	@ (8002824 <main+0x314>)
 8002720:	f7ff fc06 	bl	8001f30 <lora_mode_receive_continuous>




		  	if (!lora_is_packet_available(&lora))
 8002724:	483f      	ldr	r0, [pc, #252]	@ (8002824 <main+0x314>)
 8002726:	f7ff fdac 	bl	8002282 <lora_is_packet_available>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d102      	bne.n	8002736 <main+0x226>
		  		LoRaRecieve = 0;
 8002730:	4b43      	ldr	r3, [pc, #268]	@ (8002840 <main+0x330>)
 8002732:	2200      	movs	r2, #0
 8002734:	701a      	strb	r2, [r3, #0]
	  }

	  // HOME SCREEN / RUNNER VIEW
	  if (current_viewport == 0 && DISPLAY_TIMER_TRIGGERED == 1) {
 8002736:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800273a:	2b00      	cmp	r3, #0
 800273c:	d140      	bne.n	80027c0 <main+0x2b0>
 800273e:	4b3c      	ldr	r3, [pc, #240]	@ (8002830 <main+0x320>)
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	2b01      	cmp	r3, #1
 8002744:	d13c      	bne.n	80027c0 <main+0x2b0>
		  UG_FontSetTransparency(1);
 8002746:	2001      	movs	r0, #1
 8002748:	f002 fbd8 	bl	8004efc <UG_FontSetTransparency>
		  data = get_temp_hum();
 800274c:	f7fe fc10 	bl	8000f70 <get_temp_hum>
 8002750:	eeb0 7a40 	vmov.f32	s14, s0
 8002754:	eef0 7a60 	vmov.f32	s15, s1
 8002758:	ed87 7a45 	vstr	s14, [r7, #276]	@ 0x114
 800275c:	edc7 7a46 	vstr	s15, [r7, #280]	@ 0x118

		  // DO THE BELOW ONLY ON TIME INTERVAL
		  LCD_Fill(80, 5, 240, 120, C_BLACK);
 8002760:	2300      	movs	r3, #0
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	2378      	movs	r3, #120	@ 0x78
 8002766:	22f0      	movs	r2, #240	@ 0xf0
 8002768:	2105      	movs	r1, #5
 800276a:	2050      	movs	r0, #80	@ 0x50
 800276c:	f7ff f8de 	bl	800192c <LCD_Fill>
		  snprintf(buffer, sizeof(buffer), "Temp: %.3f\nHumid: %.3f", data.temp, data.hum);
 8002770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002774:	4618      	mov	r0, r3
 8002776:	f7fd feff 	bl	8000578 <__aeabi_f2d>
 800277a:	4604      	mov	r4, r0
 800277c:	460d      	mov	r5, r1
 800277e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002782:	4618      	mov	r0, r3
 8002784:	f7fd fef8 	bl	8000578 <__aeabi_f2d>
 8002788:	4602      	mov	r2, r0
 800278a:	460b      	mov	r3, r1
 800278c:	4638      	mov	r0, r7
 800278e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002792:	e9cd 4500 	strd	r4, r5, [sp]
 8002796:	4a2c      	ldr	r2, [pc, #176]	@ (8002848 <main+0x338>)
 8002798:	2180      	movs	r1, #128	@ 0x80
 800279a:	f00d fee5 	bl	8010568 <sniprintf>
		  LCD_PutStr(5, 5, buffer, DEFAULT_FONT, C_GREEN, C_BLACK);
 800279e:	463a      	mov	r2, r7
 80027a0:	2300      	movs	r3, #0
 80027a2:	9301      	str	r3, [sp, #4]
 80027a4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80027a8:	9300      	str	r3, [sp, #0]
 80027aa:	4b28      	ldr	r3, [pc, #160]	@ (800284c <main+0x33c>)
 80027ac:	2105      	movs	r1, #5
 80027ae:	2005      	movs	r0, #5
 80027b0:	f7ff f99f 	bl	8001af2 <LCD_PutStr>
//		  LCD_PutStr(50, 56, "Temp: " + data.temp + "\nHumid: " + data.hum, DEFAULT_FONT, C_GREEN, C_BLACK);
		  // Why the HAL_Delays? don't these only trigger on a timer anyway?
		  HAL_Delay(100);
 80027b4:	2064      	movs	r0, #100	@ 0x64
 80027b6:	f003 fef5 	bl	80065a4 <HAL_Delay>
		  DISPLAY_TIMER_TRIGGERED = 0;
 80027ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002830 <main+0x320>)
 80027bc:	2200      	movs	r2, #0
 80027be:	701a      	strb	r2, [r3, #0]
	  }
	  // We need an actual interrupt, otherwise can't listen for LoRa
	  if(current_viewport == 1 && KeyPadSelect){
 80027c0:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d106      	bne.n	80027d6 <main+0x2c6>
 80027c8:	4b21      	ldr	r3, [pc, #132]	@ (8002850 <main+0x340>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d002      	beq.n	80027d6 <main+0x2c6>
		  current_viewport = 2;
 80027d0:	2302      	movs	r3, #2
 80027d2:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
//		  while(KeyPadSelect == 1){}
	  }
	  if (DISPLAY_TIMER_TRIGGERED == 1 && buzzing) {
 80027d6:	4b16      	ldr	r3, [pc, #88]	@ (8002830 <main+0x320>)
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d13d      	bne.n	800285a <main+0x34a>
 80027de:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d039      	beq.n	800285a <main+0x34a>

	  		  if (wait == 0) {
 80027e6:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d132      	bne.n	8002854 <main+0x344>
	  			TIM3->CCR3 = 0;
 80027ee:	4b15      	ldr	r3, [pc, #84]	@ (8002844 <main+0x334>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	63da      	str	r2, [r3, #60]	@ 0x3c
	  			buzzing = 0;
 80027f4:	2300      	movs	r3, #0
 80027f6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
	  			wait = 1;
 80027fa:	2301      	movs	r3, #1
 80027fc:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
 8002800:	e02b      	b.n	800285a <main+0x34a>
 8002802:	bf00      	nop
 8002804:	f3af 8000 	nop.w
 8002808:	36e55840 	.word	0x36e55840
 800280c:	00000000 	.word	0x00000000
 8002810:	e000edf0 	.word	0xe000edf0
 8002814:	e0001000 	.word	0xe0001000
 8002818:	20000930 	.word	0x20000930
 800281c:	48000c00 	.word	0x48000c00
 8002820:	200007d0 	.word	0x200007d0
 8002824:	20000a60 	.word	0x20000a60
 8002828:	200003b0 	.word	0x200003b0
 800282c:	20000404 	.word	0x20000404
 8002830:	20000a78 	.word	0x20000a78
 8002834:	20000a14 	.word	0x20000a14
 8002838:	41400000 	.word	0x41400000
 800283c:	48001400 	.word	0x48001400
 8002840:	20000a7a 	.word	0x20000a7a
 8002844:	40000400 	.word	0x40000400
 8002848:	080126b4 	.word	0x080126b4
 800284c:	0801270c 	.word	0x0801270c
 8002850:	20000a79 	.word	0x20000a79
	  		  } else {
	  			  wait = 0;
 8002854:	2300      	movs	r3, #0
 8002856:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
	  		  }
	  	  }

	  if (current_viewport == 1 && DISPLAY_TIMER_TRIGGERED == 1) {
 800285a:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800285e:	2b01      	cmp	r3, #1
 8002860:	d148      	bne.n	80028f4 <main+0x3e4>
 8002862:	4b41      	ldr	r3, [pc, #260]	@ (8002968 <main+0x458>)
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d144      	bne.n	80028f4 <main+0x3e4>
		  UG_FontSetTransparency(1);
 800286a:	2001      	movs	r0, #1
 800286c:	f002 fb46 	bl	8004efc <UG_FontSetTransparency>
		  //Get the data that will be displayed by each player

//		  LCD_Fill(100, 5, 240, player_data_fill_height, C_BLACK);
		  LCD_PutStr(5, 5, player_write_buffer, DEFAULT_FONT, C_BLACK, C_BLACK);
 8002870:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8002874:	2300      	movs	r3, #0
 8002876:	9301      	str	r3, [sp, #4]
 8002878:	2300      	movs	r3, #0
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	4b3b      	ldr	r3, [pc, #236]	@ (800296c <main+0x45c>)
 800287e:	2105      	movs	r1, #5
 8002880:	2005      	movs	r0, #5
 8002882:	f7ff f936 	bl	8001af2 <LCD_PutStr>
		  snprintf(player_write_buffer, sizeof(player_write_buffer), "Velocity: %.3f\nHeart Rate: %d\nExhaustion: %.3f\nStep Count: %d",
				  armband_data.velocity, armband_data.heartrate, exhaustion, armband_data.steps);
 8002886:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
		  snprintf(player_write_buffer, sizeof(player_write_buffer), "Velocity: %.3f\nHeart Rate: %d\nExhaustion: %.3f\nStep Count: %d",
 800288a:	4618      	mov	r0, r3
 800288c:	f7fd fe74 	bl	8000578 <__aeabi_f2d>
 8002890:	4604      	mov	r4, r0
 8002892:	460d      	mov	r5, r1
 8002894:	f8d7 610c 	ldr.w	r6, [r7, #268]	@ 0x10c
 8002898:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 800289c:	f7fd fe6c 	bl	8000578 <__aeabi_f2d>
 80028a0:	4602      	mov	r2, r0
 80028a2:	460b      	mov	r3, r1
 80028a4:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 80028a8:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 80028ac:	9106      	str	r1, [sp, #24]
 80028ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80028b2:	9602      	str	r6, [sp, #8]
 80028b4:	e9cd 4500 	strd	r4, r5, [sp]
 80028b8:	4a2d      	ldr	r2, [pc, #180]	@ (8002970 <main+0x460>)
 80028ba:	2180      	movs	r1, #128	@ 0x80
 80028bc:	f00d fe54 	bl	8010568 <sniprintf>
		  LCD_PutStr(5, 5, player_write_buffer, DEFAULT_FONT, C_GREEN, C_BLACK);
 80028c0:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 80028c4:	2300      	movs	r3, #0
 80028c6:	9301      	str	r3, [sp, #4]
 80028c8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	4b27      	ldr	r3, [pc, #156]	@ (800296c <main+0x45c>)
 80028d0:	2105      	movs	r1, #5
 80028d2:	2005      	movs	r0, #5
 80028d4:	f7ff f90d 	bl	8001af2 <LCD_PutStr>
		  HAL_Delay(100);
 80028d8:	2064      	movs	r0, #100	@ 0x64
 80028da:	f003 fe63 	bl	80065a4 <HAL_Delay>
		  DISPLAY_TIMER_TRIGGERED = 0;
 80028de:	4b22      	ldr	r3, [pc, #136]	@ (8002968 <main+0x458>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	701a      	strb	r2, [r3, #0]
		  // TESTING BELOW
		  ++exhaustion;
 80028e4:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 80028e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80028ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028f0:	edc7 7a4c 	vstr	s15, [r7, #304]	@ 0x130




	  // WEIGHT AND AGE INPUT
	  if (current_viewport == 2) {
 80028f4:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d12c      	bne.n	8002956 <main+0x446>
		  LCD_Fill(5, 5, 240, player_data_fill_height, C_BLACK);
 80028fc:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8002900:	2200      	movs	r2, #0
 8002902:	9200      	str	r2, [sp, #0]
 8002904:	22f0      	movs	r2, #240	@ 0xf0
 8002906:	2105      	movs	r1, #5
 8002908:	2005      	movs	r0, #5
 800290a:	f7ff f80f 	bl	800192c <LCD_Fill>
		  while ( HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_14) == GPIO_PIN_RESET) {
 800290e:	bf00      	nop
 8002910:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002914:	4817      	ldr	r0, [pc, #92]	@ (8002974 <main+0x464>)
 8002916:	f005 fa41 	bl	8007d9c <HAL_GPIO_ReadPin>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d0f7      	beq.n	8002910 <main+0x400>
		     }
		  keypad_init();
 8002920:	f7fe fc62 	bl	80011e8 <keypad_init>
		  running();
 8002924:	f7fe fd38 	bl	8001398 <running>
		  KeyPadSelect = 0;
 8002928:	4b13      	ldr	r3, [pc, #76]	@ (8002978 <main+0x468>)
 800292a:	2200      	movs	r2, #0
 800292c:	701a      	strb	r2, [r3, #0]
		  // Go back to runner screen
		  current_viewport = 1;
 800292e:	2301      	movs	r3, #1
 8002930:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
		  LCD_Fill(5, 5, 160, 40, C_BLACK);
 8002934:	2300      	movs	r3, #0
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	2328      	movs	r3, #40	@ 0x28
 800293a:	22a0      	movs	r2, #160	@ 0xa0
 800293c:	2105      	movs	r1, #5
 800293e:	2005      	movs	r0, #5
 8002940:	f7fe fff4 	bl	800192c <LCD_Fill>
		  DISPLAY_TIMER_TRIGGERED = 1;
 8002944:	4b08      	ldr	r3, [pc, #32]	@ (8002968 <main+0x458>)
 8002946:	2201      	movs	r2, #1
 8002948:	701a      	strb	r2, [r3, #0]
		  // Listen to 'D' again
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 0);
 800294a:	2200      	movs	r2, #0
 800294c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002950:	480a      	ldr	r0, [pc, #40]	@ (800297c <main+0x46c>)
 8002952:	f005 fa3b 	bl	8007dcc <HAL_GPIO_WritePin>
//	  //	  UG_Update();
//	  	  LCD_PutStr(50,56, "TESTING", DEFAULT_FONT, C_GREEN, C_BLACK);
//	  	  HAL_Delay(500);


	  heartrate = armband_data.heartrate;
 8002956:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800295a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	  stepcount = armband_data.steps;
 800295e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002962:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  {
 8002966:	e674      	b.n	8002652 <main+0x142>
 8002968:	20000a78 	.word	0x20000a78
 800296c:	0801270c 	.word	0x0801270c
 8002970:	080126cc 	.word	0x080126cc
 8002974:	48000c00 	.word	0x48000c00
 8002978:	20000a79 	.word	0x20000a79
 800297c:	48001400 	.word	0x48001400

08002980 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b096      	sub	sp, #88	@ 0x58
 8002984:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002986:	f107 0314 	add.w	r3, r7, #20
 800298a:	2244      	movs	r2, #68	@ 0x44
 800298c:	2100      	movs	r1, #0
 800298e:	4618      	mov	r0, r3
 8002990:	f00d fe61 	bl	8010656 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002994:	463b      	mov	r3, r7
 8002996:	2200      	movs	r2, #0
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	605a      	str	r2, [r3, #4]
 800299c:	609a      	str	r2, [r3, #8]
 800299e:	60da      	str	r2, [r3, #12]
 80029a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80029a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80029a6:	f006 f84f 	bl	8008a48 <HAL_PWREx_ControlVoltageScaling>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80029b0:	f001 f88e 	bl	8003ad0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80029b4:	f006 f818 	bl	80089e8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80029b8:	4b21      	ldr	r3, [pc, #132]	@ (8002a40 <SystemClock_Config+0xc0>)
 80029ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029be:	4a20      	ldr	r2, [pc, #128]	@ (8002a40 <SystemClock_Config+0xc0>)
 80029c0:	f023 0318 	bic.w	r3, r3, #24
 80029c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80029c8:	2314      	movs	r3, #20
 80029ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80029cc:	2301      	movs	r3, #1
 80029ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80029d0:	2301      	movs	r3, #1
 80029d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80029d4:	2300      	movs	r3, #0
 80029d6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80029d8:	2360      	movs	r3, #96	@ 0x60
 80029da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029dc:	2302      	movs	r3, #2
 80029de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80029e0:	2301      	movs	r3, #1
 80029e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80029e4:	2301      	movs	r3, #1
 80029e6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80029e8:	2310      	movs	r3, #16
 80029ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029ec:	2302      	movs	r3, #2
 80029ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80029f0:	2302      	movs	r3, #2
 80029f2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80029f4:	2302      	movs	r3, #2
 80029f6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029f8:	f107 0314 	add.w	r3, r7, #20
 80029fc:	4618      	mov	r0, r3
 80029fe:	f006 f8d7 	bl	8008bb0 <HAL_RCC_OscConfig>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002a08:	f001 f862 	bl	8003ad0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a0c:	230f      	movs	r3, #15
 8002a0e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a10:	2303      	movs	r3, #3
 8002a12:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a14:	2300      	movs	r3, #0
 8002a16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002a20:	463b      	mov	r3, r7
 8002a22:	2101      	movs	r1, #1
 8002a24:	4618      	mov	r0, r3
 8002a26:	f006 fcdd 	bl	80093e4 <HAL_RCC_ClockConfig>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002a30:	f001 f84e 	bl	8003ad0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002a34:	f008 f9e6 	bl	800ae04 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002a38:	bf00      	nop
 8002a3a:	3758      	adds	r7, #88	@ 0x58
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40021000 	.word	0x40021000

08002a44 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b0a6      	sub	sp, #152	@ 0x98
 8002a48:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a4a:	1d3b      	adds	r3, r7, #4
 8002a4c:	2294      	movs	r2, #148	@ 0x94
 8002a4e:	2100      	movs	r1, #0
 8002a50:	4618      	mov	r0, r3
 8002a52:	f00d fe00 	bl	8010656 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2
 8002a56:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8002a5a:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	673b      	str	r3, [r7, #112]	@ 0x70
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8002a60:	2300      	movs	r3, #0
 8002a62:	677b      	str	r3, [r7, #116]	@ 0x74
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002a64:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002a68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002a6c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002a70:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002a72:	2301      	movs	r3, #1
 8002a74:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002a76:	2301      	movs	r3, #1
 8002a78:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002a7a:	2318      	movs	r3, #24
 8002a7c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8002a7e:	2302      	movs	r3, #2
 8002a80:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002a82:	2302      	movs	r3, #2
 8002a84:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002a86:	2302      	movs	r3, #2
 8002a88:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8002a8a:	4b07      	ldr	r3, [pc, #28]	@ (8002aa8 <PeriphCommonClock_Config+0x64>)
 8002a8c:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a8e:	1d3b      	adds	r3, r7, #4
 8002a90:	4618      	mov	r0, r3
 8002a92:	f006 ff65 	bl	8009960 <HAL_RCCEx_PeriphCLKConfig>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8002a9c:	f001 f818 	bl	8003ad0 <Error_Handler>
  }
}
 8002aa0:	bf00      	nop
 8002aa2:	3798      	adds	r7, #152	@ 0x98
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	01110000 	.word	0x01110000

08002aac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002ab2:	463b      	mov	r3, r7
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	605a      	str	r2, [r3, #4]
 8002aba:	609a      	str	r2, [r3, #8]
 8002abc:	60da      	str	r2, [r3, #12]
 8002abe:	611a      	str	r2, [r3, #16]
 8002ac0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002ac2:	4b29      	ldr	r3, [pc, #164]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002ac4:	4a29      	ldr	r2, [pc, #164]	@ (8002b6c <MX_ADC1_Init+0xc0>)
 8002ac6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002ac8:	4b27      	ldr	r3, [pc, #156]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002ace:	4b26      	ldr	r3, [pc, #152]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ad4:	4b24      	ldr	r3, [pc, #144]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002ada:	4b23      	ldr	r3, [pc, #140]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ae0:	4b21      	ldr	r3, [pc, #132]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002ae2:	2204      	movs	r2, #4
 8002ae4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002ae6:	4b20      	ldr	r3, [pc, #128]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002aec:	4b1e      	ldr	r3, [pc, #120]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002af2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002af4:	2201      	movs	r2, #1
 8002af6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002af8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b00:	4b19      	ldr	r3, [pc, #100]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b06:	4b18      	ldr	r3, [pc, #96]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002b0c:	4b16      	ldr	r3, [pc, #88]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002b14:	4b14      	ldr	r3, [pc, #80]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002b1a:	4b13      	ldr	r3, [pc, #76]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002b22:	4811      	ldr	r0, [pc, #68]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002b24:	f003 ff02 	bl	800692c <HAL_ADC_Init>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8002b2e:	f000 ffcf 	bl	8003ad0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002b32:	4b0f      	ldr	r3, [pc, #60]	@ (8002b70 <MX_ADC1_Init+0xc4>)
 8002b34:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002b36:	2306      	movs	r3, #6
 8002b38:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002b3e:	237f      	movs	r3, #127	@ 0x7f
 8002b40:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002b42:	2304      	movs	r3, #4
 8002b44:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002b46:	2300      	movs	r3, #0
 8002b48:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b4a:	463b      	mov	r3, r7
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	4806      	ldr	r0, [pc, #24]	@ (8002b68 <MX_ADC1_Init+0xbc>)
 8002b50:	f004 f832 	bl	8006bb8 <HAL_ADC_ConfigChannel>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002b5a:	f000 ffb9 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002b5e:	bf00      	nop
 8002b60:	3718      	adds	r7, #24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	200002f0 	.word	0x200002f0
 8002b6c:	50040000 	.word	0x50040000
 8002b70:	04300002 	.word	0x04300002

08002b74 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8002b78:	4b12      	ldr	r3, [pc, #72]	@ (8002bc4 <MX_COMP1_Init+0x50>)
 8002b7a:	4a13      	ldr	r2, [pc, #76]	@ (8002bc8 <MX_COMP1_Init+0x54>)
 8002b7c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT;
 8002b7e:	4b11      	ldr	r3, [pc, #68]	@ (8002bc4 <MX_COMP1_Init+0x50>)
 8002b80:	4a12      	ldr	r2, [pc, #72]	@ (8002bcc <MX_COMP1_Init+0x58>)
 8002b82:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8002b84:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc4 <MX_COMP1_Init+0x50>)
 8002b86:	2280      	movs	r2, #128	@ 0x80
 8002b88:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8002b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8002bc4 <MX_COMP1_Init+0x50>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8002b90:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc4 <MX_COMP1_Init+0x50>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8002b96:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc4 <MX_COMP1_Init+0x50>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8002b9c:	4b09      	ldr	r3, [pc, #36]	@ (8002bc4 <MX_COMP1_Init+0x50>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8002ba2:	4b08      	ldr	r3, [pc, #32]	@ (8002bc4 <MX_COMP1_Init+0x50>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8002ba8:	4b06      	ldr	r3, [pc, #24]	@ (8002bc4 <MX_COMP1_Init+0x50>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8002bae:	4805      	ldr	r0, [pc, #20]	@ (8002bc4 <MX_COMP1_Init+0x50>)
 8002bb0:	f004 fca6 	bl	8007500 <HAL_COMP_Init>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <MX_COMP1_Init+0x4a>
  {
    Error_Handler();
 8002bba:	f000 ff89 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20000358 	.word	0x20000358
 8002bc8:	40010200 	.word	0x40010200
 8002bcc:	00800030 	.word	0x00800030

08002bd0 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8002bd4:	4b12      	ldr	r3, [pc, #72]	@ (8002c20 <MX_COMP2_Init+0x50>)
 8002bd6:	4a13      	ldr	r2, [pc, #76]	@ (8002c24 <MX_COMP2_Init+0x54>)
 8002bd8:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO2;
 8002bda:	4b11      	ldr	r3, [pc, #68]	@ (8002c20 <MX_COMP2_Init+0x50>)
 8002bdc:	2270      	movs	r2, #112	@ 0x70
 8002bde:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8002be0:	4b0f      	ldr	r3, [pc, #60]	@ (8002c20 <MX_COMP2_Init+0x50>)
 8002be2:	2280      	movs	r2, #128	@ 0x80
 8002be4:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8002be6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c20 <MX_COMP2_Init+0x50>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8002bec:	4b0c      	ldr	r3, [pc, #48]	@ (8002c20 <MX_COMP2_Init+0x50>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8002bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8002c20 <MX_COMP2_Init+0x50>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8002bf8:	4b09      	ldr	r3, [pc, #36]	@ (8002c20 <MX_COMP2_Init+0x50>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8002bfe:	4b08      	ldr	r3, [pc, #32]	@ (8002c20 <MX_COMP2_Init+0x50>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8002c04:	4b06      	ldr	r3, [pc, #24]	@ (8002c20 <MX_COMP2_Init+0x50>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8002c0a:	4805      	ldr	r0, [pc, #20]	@ (8002c20 <MX_COMP2_Init+0x50>)
 8002c0c:	f004 fc78 	bl	8007500 <HAL_COMP_Init>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <MX_COMP2_Init+0x4a>
  {
    Error_Handler();
 8002c16:	f000 ff5b 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8002c1a:	bf00      	nop
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	20000384 	.word	0x20000384
 8002c24:	40010204 	.word	0x40010204

08002c28 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c30:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8002c32:	4b1a      	ldr	r3, [pc, #104]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c34:	4a1b      	ldr	r2, [pc, #108]	@ (8002ca4 <MX_I2C1_Init+0x7c>)
 8002c36:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002c38:	4b18      	ldr	r3, [pc, #96]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c3e:	4b17      	ldr	r3, [pc, #92]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c40:	2201      	movs	r2, #1
 8002c42:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c44:	4b15      	ldr	r3, [pc, #84]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002c4a:	4b14      	ldr	r3, [pc, #80]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c50:	4b12      	ldr	r3, [pc, #72]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c56:	4b11      	ldr	r3, [pc, #68]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c62:	480e      	ldr	r0, [pc, #56]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c64:	f005 f8ed 	bl	8007e42 <HAL_I2C_Init>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002c6e:	f000 ff2f 	bl	8003ad0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c72:	2100      	movs	r1, #0
 8002c74:	4809      	ldr	r0, [pc, #36]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c76:	f005 fe1f 	bl	80088b8 <HAL_I2CEx_ConfigAnalogFilter>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002c80:	f000 ff26 	bl	8003ad0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002c84:	2100      	movs	r1, #0
 8002c86:	4805      	ldr	r0, [pc, #20]	@ (8002c9c <MX_I2C1_Init+0x74>)
 8002c88:	f005 fe61 	bl	800894e <HAL_I2CEx_ConfigDigitalFilter>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002c92:	f000 ff1d 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	200003b0 	.word	0x200003b0
 8002ca0:	40005400 	.word	0x40005400
 8002ca4:	00707cbb 	.word	0x00707cbb

08002ca8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002cac:	4b1b      	ldr	r3, [pc, #108]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002cae:	4a1c      	ldr	r2, [pc, #112]	@ (8002d20 <MX_I2C2_Init+0x78>)
 8002cb0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 8002cb2:	4b1a      	ldr	r3, [pc, #104]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002cb4:	4a1b      	ldr	r2, [pc, #108]	@ (8002d24 <MX_I2C2_Init+0x7c>)
 8002cb6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002cb8:	4b18      	ldr	r3, [pc, #96]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002cbe:	4b17      	ldr	r3, [pc, #92]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002cc4:	4b15      	ldr	r3, [pc, #84]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002cca:	4b14      	ldr	r3, [pc, #80]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002cd0:	4b12      	ldr	r3, [pc, #72]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002cd6:	4b11      	ldr	r3, [pc, #68]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002ce2:	480e      	ldr	r0, [pc, #56]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002ce4:	f005 f8ad 	bl	8007e42 <HAL_I2C_Init>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002cee:	f000 feef 	bl	8003ad0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	4809      	ldr	r0, [pc, #36]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002cf6:	f005 fddf 	bl	80088b8 <HAL_I2CEx_ConfigAnalogFilter>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d001      	beq.n	8002d04 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002d00:	f000 fee6 	bl	8003ad0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002d04:	2100      	movs	r1, #0
 8002d06:	4805      	ldr	r0, [pc, #20]	@ (8002d1c <MX_I2C2_Init+0x74>)
 8002d08:	f005 fe21 	bl	800894e <HAL_I2CEx_ConfigDigitalFilter>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002d12:	f000 fedd 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002d16:	bf00      	nop
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	20000404 	.word	0x20000404
 8002d20:	40005800 	.word	0x40005800
 8002d24:	00707cbb 	.word	0x00707cbb

08002d28 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002d2c:	4b22      	ldr	r3, [pc, #136]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d2e:	4a23      	ldr	r2, [pc, #140]	@ (8002dbc <MX_LPUART1_UART_Init+0x94>)
 8002d30:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002d32:	4b21      	ldr	r3, [pc, #132]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d38:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d3a:	4b1f      	ldr	r3, [pc, #124]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002d40:	4b1d      	ldr	r3, [pc, #116]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002d46:	4b1c      	ldr	r3, [pc, #112]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d4e:	220c      	movs	r2, #12
 8002d50:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d52:	4b19      	ldr	r3, [pc, #100]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d58:	4b17      	ldr	r3, [pc, #92]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d5e:	4b16      	ldr	r3, [pc, #88]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d64:	4b14      	ldr	r3, [pc, #80]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002d6a:	4b13      	ldr	r3, [pc, #76]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002d70:	4811      	ldr	r0, [pc, #68]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d72:	f00b ff33 	bl	800ebdc <HAL_UART_Init>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002d7c:	f000 fea8 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d80:	2100      	movs	r1, #0
 8002d82:	480d      	ldr	r0, [pc, #52]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d84:	f00c fd56 	bl	800f834 <HAL_UARTEx_SetTxFifoThreshold>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002d8e:	f000 fe9f 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d92:	2100      	movs	r1, #0
 8002d94:	4808      	ldr	r0, [pc, #32]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002d96:	f00c fd8b 	bl	800f8b0 <HAL_UARTEx_SetRxFifoThreshold>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002da0:	f000 fe96 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002da4:	4804      	ldr	r0, [pc, #16]	@ (8002db8 <MX_LPUART1_UART_Init+0x90>)
 8002da6:	f00c fd0c 	bl	800f7c2 <HAL_UARTEx_DisableFifoMode>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002db0:	f000 fe8e 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002db4:	bf00      	nop
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	20000458 	.word	0x20000458
 8002dbc:	40008000 	.word	0x40008000

08002dc0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002dc4:	4b22      	ldr	r3, [pc, #136]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002dc6:	4a23      	ldr	r2, [pc, #140]	@ (8002e54 <MX_USART2_UART_Init+0x94>)
 8002dc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002dca:	4b21      	ldr	r3, [pc, #132]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002dcc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002dd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002dd2:	4b1f      	ldr	r3, [pc, #124]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002dde:	4b1c      	ldr	r3, [pc, #112]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002de4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002de6:	220c      	movs	r2, #12
 8002de8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dea:	4b19      	ldr	r3, [pc, #100]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002df0:	4b17      	ldr	r3, [pc, #92]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002df6:	4b16      	ldr	r3, [pc, #88]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002dfc:	4b14      	ldr	r3, [pc, #80]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e02:	4b13      	ldr	r3, [pc, #76]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e08:	4811      	ldr	r0, [pc, #68]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002e0a:	f00b fee7 	bl	800ebdc <HAL_UART_Init>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d001      	beq.n	8002e18 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002e14:	f000 fe5c 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e18:	2100      	movs	r1, #0
 8002e1a:	480d      	ldr	r0, [pc, #52]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002e1c:	f00c fd0a 	bl	800f834 <HAL_UARTEx_SetTxFifoThreshold>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002e26:	f000 fe53 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	4808      	ldr	r0, [pc, #32]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002e2e:	f00c fd3f 	bl	800f8b0 <HAL_UARTEx_SetRxFifoThreshold>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002e38:	f000 fe4a 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002e3c:	4804      	ldr	r0, [pc, #16]	@ (8002e50 <MX_USART2_UART_Init+0x90>)
 8002e3e:	f00c fcc0 	bl	800f7c2 <HAL_UARTEx_DisableFifoMode>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d001      	beq.n	8002e4c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002e48:	f000 fe42 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e4c:	bf00      	nop
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	200004ec 	.word	0x200004ec
 8002e54:	40004400 	.word	0x40004400

08002e58 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002e5c:	4b22      	ldr	r3, [pc, #136]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002e5e:	4a23      	ldr	r2, [pc, #140]	@ (8002eec <MX_USART3_UART_Init+0x94>)
 8002e60:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002e62:	4b21      	ldr	r3, [pc, #132]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002e64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e70:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e76:	4b1c      	ldr	r3, [pc, #112]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002e7e:	220c      	movs	r2, #12
 8002e80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e82:	4b19      	ldr	r3, [pc, #100]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e88:	4b17      	ldr	r3, [pc, #92]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e8e:	4b16      	ldr	r3, [pc, #88]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e94:	4b14      	ldr	r3, [pc, #80]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e9a:	4b13      	ldr	r3, [pc, #76]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002ea0:	4811      	ldr	r0, [pc, #68]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002ea2:	f00b fe9b 	bl	800ebdc <HAL_UART_Init>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002eac:	f000 fe10 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	480d      	ldr	r0, [pc, #52]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002eb4:	f00c fcbe 	bl	800f834 <HAL_UARTEx_SetTxFifoThreshold>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002ebe:	f000 fe07 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	4808      	ldr	r0, [pc, #32]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002ec6:	f00c fcf3 	bl	800f8b0 <HAL_UARTEx_SetRxFifoThreshold>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002ed0:	f000 fdfe 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002ed4:	4804      	ldr	r0, [pc, #16]	@ (8002ee8 <MX_USART3_UART_Init+0x90>)
 8002ed6:	f00c fc74 	bl	800f7c2 <HAL_UARTEx_DisableFifoMode>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002ee0:	f000 fdf6 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002ee4:	bf00      	nop
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	20000580 	.word	0x20000580
 8002eec:	40004800 	.word	0x40004800

08002ef0 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockB1.Instance = SAI1_Block_B;
 8002ef4:	4b45      	ldr	r3, [pc, #276]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002ef6:	4a46      	ldr	r2, [pc, #280]	@ (8003010 <MX_SAI1_Init+0x120>)
 8002ef8:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8002efa:	4b44      	ldr	r3, [pc, #272]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 8002f00:	4b42      	ldr	r3, [pc, #264]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8002f06:	4b41      	ldr	r3, [pc, #260]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f08:	2240      	movs	r2, #64	@ 0x40
 8002f0a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002f0c:	4b3f      	ldr	r3, [pc, #252]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002f12:	4b3e      	ldr	r3, [pc, #248]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002f18:	4b3c      	ldr	r3, [pc, #240]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8002f1e:	4b3b      	ldr	r3, [pc, #236]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002f24:	4b39      	ldr	r3, [pc, #228]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8002f2a:	4b38      	ldr	r3, [pc, #224]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002f30:	4b36      	ldr	r3, [pc, #216]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002f36:	4b35      	ldr	r3, [pc, #212]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f38:	4a36      	ldr	r2, [pc, #216]	@ (8003014 <MX_SAI1_Init+0x124>)
 8002f3a:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002f3c:	4b33      	ldr	r3, [pc, #204]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8002f42:	4b32      	ldr	r3, [pc, #200]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8002f48:	4b30      	ldr	r3, [pc, #192]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002f4e:	4b2f      	ldr	r3, [pc, #188]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8002f54:	4b2d      	ldr	r3, [pc, #180]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 0;
 8002f5c:	4b2b      	ldr	r3, [pc, #172]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8002f62:	4b2a      	ldr	r3, [pc, #168]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f68:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8002f6a:	4b28      	ldr	r3, [pc, #160]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f6c:	2208      	movs	r2, #8
 8002f6e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8002f70:	4b26      	ldr	r3, [pc, #152]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f72:	2201      	movs	r2, #1
 8002f74:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8002f76:	4b25      	ldr	r3, [pc, #148]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002f7c:	4b23      	ldr	r3, [pc, #140]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8002f82:	4b22      	ldr	r3, [pc, #136]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8002f88:	4b20      	ldr	r3, [pc, #128]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8002f94:	4b1d      	ldr	r3, [pc, #116]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f96:	2201      	movs	r2, #1
 8002f98:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8002f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	671a      	str	r2, [r3, #112]	@ 0x70
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8002fa0:	481a      	ldr	r0, [pc, #104]	@ (800300c <MX_SAI1_Init+0x11c>)
 8002fa2:	f008 fa6b 	bl	800b47c <HAL_SAI_Init>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 8002fac:	f000 fd90 	bl	8003ad0 <Error_Handler>
  }
  hsai_BlockA1.Instance = SAI1_Block_A;
 8002fb0:	4b19      	ldr	r3, [pc, #100]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002fb2:	4a1a      	ldr	r2, [pc, #104]	@ (800301c <MX_SAI1_Init+0x12c>)
 8002fb4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8002fb6:	4b18      	ldr	r3, [pc, #96]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002fbc:	4b16      	ldr	r3, [pc, #88]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8002fc2:	4b15      	ldr	r3, [pc, #84]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002fc8:	4b13      	ldr	r3, [pc, #76]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002fce:	4b12      	ldr	r3, [pc, #72]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002fd4:	4b10      	ldr	r3, [pc, #64]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002fd6:	4a0f      	ldr	r2, [pc, #60]	@ (8003014 <MX_SAI1_Init+0x124>)
 8002fd8:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002fda:	4b0f      	ldr	r3, [pc, #60]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8002fe0:	4b0d      	ldr	r3, [pc, #52]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8002fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002fec:	4b0a      	ldr	r3, [pc, #40]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	4807      	ldr	r0, [pc, #28]	@ (8003018 <MX_SAI1_Init+0x128>)
 8002ffa:	f008 fa0d 	bl	800b418 <HAL_SAI_InitProtocol>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <MX_SAI1_Init+0x118>
  {
    Error_Handler();
 8003004:	f000 fd64 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8003008:	bf00      	nop
 800300a:	bd80      	pop	{r7, pc}
 800300c:	20000614 	.word	0x20000614
 8003010:	40015424 	.word	0x40015424
 8003014:	0002ee00 	.word	0x0002ee00
 8003018:	200006a8 	.word	0x200006a8
 800301c:	40015404 	.word	0x40015404

08003020 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8003024:	4b2f      	ldr	r3, [pc, #188]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003026:	4a30      	ldr	r2, [pc, #192]	@ (80030e8 <MX_SAI2_Init+0xc8>)
 8003028:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 800302a:	4b2e      	ldr	r3, [pc, #184]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 800302c:	2200      	movs	r2, #0
 800302e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8003030:	4b2c      	ldr	r3, [pc, #176]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003032:	2200      	movs	r2, #0
 8003034:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8003036:	4b2b      	ldr	r3, [pc, #172]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003038:	2240      	movs	r2, #64	@ 0x40
 800303a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800303c:	4b29      	ldr	r3, [pc, #164]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 800303e:	2200      	movs	r2, #0
 8003040:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8003042:	4b28      	ldr	r3, [pc, #160]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003044:	2200      	movs	r2, #0
 8003046:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8003048:	4b26      	ldr	r3, [pc, #152]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 800304a:	2200      	movs	r2, #0
 800304c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800304e:	4b25      	ldr	r3, [pc, #148]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003050:	2200      	movs	r2, #0
 8003052:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8003054:	4b23      	ldr	r3, [pc, #140]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003056:	2200      	movs	r2, #0
 8003058:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800305a:	4b22      	ldr	r3, [pc, #136]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 800305c:	2200      	movs	r2, #0
 800305e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8003060:	4b20      	ldr	r3, [pc, #128]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003062:	2200      	movs	r2, #0
 8003064:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8003066:	4b1f      	ldr	r3, [pc, #124]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003068:	4a20      	ldr	r2, [pc, #128]	@ (80030ec <MX_SAI2_Init+0xcc>)
 800306a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800306c:	4b1d      	ldr	r3, [pc, #116]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 800306e:	2200      	movs	r2, #0
 8003070:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8003072:	4b1c      	ldr	r3, [pc, #112]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003074:	2200      	movs	r2, #0
 8003076:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8003078:	4b1a      	ldr	r3, [pc, #104]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 800307a:	2200      	movs	r2, #0
 800307c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800307e:	4b19      	ldr	r3, [pc, #100]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003080:	2200      	movs	r2, #0
 8003082:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 8003084:	4b17      	ldr	r3, [pc, #92]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003086:	2200      	movs	r2, #0
 8003088:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 0;
 800308c:	4b15      	ldr	r3, [pc, #84]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 800308e:	2200      	movs	r2, #0
 8003090:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8003092:	4b14      	ldr	r3, [pc, #80]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 8003094:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003098:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 800309a:	4b12      	ldr	r3, [pc, #72]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 800309c:	2208      	movs	r2, #8
 800309e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 80030a0:	4b10      	ldr	r3, [pc, #64]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 80030a2:	2201      	movs	r2, #1
 80030a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80030a6:	4b0f      	ldr	r3, [pc, #60]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80030ac:	4b0d      	ldr	r3, [pc, #52]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80030b2:	4b0c      	ldr	r3, [pc, #48]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 80030b8:	4b0a      	ldr	r3, [pc, #40]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80030be:	4b09      	ldr	r3, [pc, #36]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 80030c4:	4b07      	ldr	r3, [pc, #28]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 80030ca:	4b06      	ldr	r3, [pc, #24]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	671a      	str	r2, [r3, #112]	@ 0x70
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 80030d0:	4804      	ldr	r0, [pc, #16]	@ (80030e4 <MX_SAI2_Init+0xc4>)
 80030d2:	f008 f9d3 	bl	800b47c <HAL_SAI_Init>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d001      	beq.n	80030e0 <MX_SAI2_Init+0xc0>
  {
    Error_Handler();
 80030dc:	f000 fcf8 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 80030e0:	bf00      	nop
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	2000073c 	.word	0x2000073c
 80030e8:	40015804 	.word	0x40015804
 80030ec:	0002ee00 	.word	0x0002ee00

080030f0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80030f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003164 <MX_SPI2_Init+0x74>)
 80030f6:	4a1c      	ldr	r2, [pc, #112]	@ (8003168 <MX_SPI2_Init+0x78>)
 80030f8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80030fa:	4b1a      	ldr	r3, [pc, #104]	@ (8003164 <MX_SPI2_Init+0x74>)
 80030fc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003100:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003102:	4b18      	ldr	r3, [pc, #96]	@ (8003164 <MX_SPI2_Init+0x74>)
 8003104:	2200      	movs	r2, #0
 8003106:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003108:	4b16      	ldr	r3, [pc, #88]	@ (8003164 <MX_SPI2_Init+0x74>)
 800310a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800310e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003110:	4b14      	ldr	r3, [pc, #80]	@ (8003164 <MX_SPI2_Init+0x74>)
 8003112:	2200      	movs	r2, #0
 8003114:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003116:	4b13      	ldr	r3, [pc, #76]	@ (8003164 <MX_SPI2_Init+0x74>)
 8003118:	2200      	movs	r2, #0
 800311a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800311c:	4b11      	ldr	r3, [pc, #68]	@ (8003164 <MX_SPI2_Init+0x74>)
 800311e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003122:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003124:	4b0f      	ldr	r3, [pc, #60]	@ (8003164 <MX_SPI2_Init+0x74>)
 8003126:	2218      	movs	r2, #24
 8003128:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800312a:	4b0e      	ldr	r3, [pc, #56]	@ (8003164 <MX_SPI2_Init+0x74>)
 800312c:	2200      	movs	r2, #0
 800312e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003130:	4b0c      	ldr	r3, [pc, #48]	@ (8003164 <MX_SPI2_Init+0x74>)
 8003132:	2200      	movs	r2, #0
 8003134:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003136:	4b0b      	ldr	r3, [pc, #44]	@ (8003164 <MX_SPI2_Init+0x74>)
 8003138:	2200      	movs	r2, #0
 800313a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800313c:	4b09      	ldr	r3, [pc, #36]	@ (8003164 <MX_SPI2_Init+0x74>)
 800313e:	2207      	movs	r2, #7
 8003140:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003142:	4b08      	ldr	r3, [pc, #32]	@ (8003164 <MX_SPI2_Init+0x74>)
 8003144:	2200      	movs	r2, #0
 8003146:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003148:	4b06      	ldr	r3, [pc, #24]	@ (8003164 <MX_SPI2_Init+0x74>)
 800314a:	2208      	movs	r2, #8
 800314c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800314e:	4805      	ldr	r0, [pc, #20]	@ (8003164 <MX_SPI2_Init+0x74>)
 8003150:	f008 fce0 	bl	800bb14 <HAL_SPI_Init>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800315a:	f000 fcb9 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800315e:	bf00      	nop
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	200007d0 	.word	0x200007d0
 8003168:	40003800 	.word	0x40003800

0800316c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003170:	4b1b      	ldr	r3, [pc, #108]	@ (80031e0 <MX_SPI3_Init+0x74>)
 8003172:	4a1c      	ldr	r2, [pc, #112]	@ (80031e4 <MX_SPI3_Init+0x78>)
 8003174:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003176:	4b1a      	ldr	r3, [pc, #104]	@ (80031e0 <MX_SPI3_Init+0x74>)
 8003178:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800317c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800317e:	4b18      	ldr	r3, [pc, #96]	@ (80031e0 <MX_SPI3_Init+0x74>)
 8003180:	2200      	movs	r2, #0
 8003182:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003184:	4b16      	ldr	r3, [pc, #88]	@ (80031e0 <MX_SPI3_Init+0x74>)
 8003186:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800318a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800318c:	4b14      	ldr	r3, [pc, #80]	@ (80031e0 <MX_SPI3_Init+0x74>)
 800318e:	2200      	movs	r2, #0
 8003190:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003192:	4b13      	ldr	r3, [pc, #76]	@ (80031e0 <MX_SPI3_Init+0x74>)
 8003194:	2200      	movs	r2, #0
 8003196:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003198:	4b11      	ldr	r3, [pc, #68]	@ (80031e0 <MX_SPI3_Init+0x74>)
 800319a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800319e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031a0:	4b0f      	ldr	r3, [pc, #60]	@ (80031e0 <MX_SPI3_Init+0x74>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80031a6:	4b0e      	ldr	r3, [pc, #56]	@ (80031e0 <MX_SPI3_Init+0x74>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80031ac:	4b0c      	ldr	r3, [pc, #48]	@ (80031e0 <MX_SPI3_Init+0x74>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031b2:	4b0b      	ldr	r3, [pc, #44]	@ (80031e0 <MX_SPI3_Init+0x74>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80031b8:	4b09      	ldr	r3, [pc, #36]	@ (80031e0 <MX_SPI3_Init+0x74>)
 80031ba:	2207      	movs	r2, #7
 80031bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80031be:	4b08      	ldr	r3, [pc, #32]	@ (80031e0 <MX_SPI3_Init+0x74>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80031c4:	4b06      	ldr	r3, [pc, #24]	@ (80031e0 <MX_SPI3_Init+0x74>)
 80031c6:	2208      	movs	r2, #8
 80031c8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80031ca:	4805      	ldr	r0, [pc, #20]	@ (80031e0 <MX_SPI3_Init+0x74>)
 80031cc:	f008 fca2 	bl	800bb14 <HAL_SPI_Init>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80031d6:	f000 fc7b 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80031da:	bf00      	nop
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	20000834 	.word	0x20000834
 80031e4:	40003c00 	.word	0x40003c00

080031e8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b098      	sub	sp, #96	@ 0x60
 80031ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031ee:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80031f2:	2200      	movs	r2, #0
 80031f4:	601a      	str	r2, [r3, #0]
 80031f6:	605a      	str	r2, [r3, #4]
 80031f8:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 80031fa:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80031fe:	2200      	movs	r2, #0
 8003200:	601a      	str	r2, [r3, #0]
 8003202:	605a      	str	r2, [r3, #4]
 8003204:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003206:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800320a:	2200      	movs	r2, #0
 800320c:	601a      	str	r2, [r3, #0]
 800320e:	605a      	str	r2, [r3, #4]
 8003210:	609a      	str	r2, [r3, #8]
 8003212:	60da      	str	r2, [r3, #12]
 8003214:	611a      	str	r2, [r3, #16]
 8003216:	615a      	str	r2, [r3, #20]
 8003218:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800321a:	463b      	mov	r3, r7
 800321c:	222c      	movs	r2, #44	@ 0x2c
 800321e:	2100      	movs	r1, #0
 8003220:	4618      	mov	r0, r3
 8003222:	f00d fa18 	bl	8010656 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003226:	4b4a      	ldr	r3, [pc, #296]	@ (8003350 <MX_TIM1_Init+0x168>)
 8003228:	4a4a      	ldr	r2, [pc, #296]	@ (8003354 <MX_TIM1_Init+0x16c>)
 800322a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800322c:	4b48      	ldr	r3, [pc, #288]	@ (8003350 <MX_TIM1_Init+0x168>)
 800322e:	2200      	movs	r2, #0
 8003230:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003232:	4b47      	ldr	r3, [pc, #284]	@ (8003350 <MX_TIM1_Init+0x168>)
 8003234:	2200      	movs	r2, #0
 8003236:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003238:	4b45      	ldr	r3, [pc, #276]	@ (8003350 <MX_TIM1_Init+0x168>)
 800323a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800323e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003240:	4b43      	ldr	r3, [pc, #268]	@ (8003350 <MX_TIM1_Init+0x168>)
 8003242:	2200      	movs	r2, #0
 8003244:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003246:	4b42      	ldr	r3, [pc, #264]	@ (8003350 <MX_TIM1_Init+0x168>)
 8003248:	2200      	movs	r2, #0
 800324a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800324c:	4b40      	ldr	r3, [pc, #256]	@ (8003350 <MX_TIM1_Init+0x168>)
 800324e:	2200      	movs	r2, #0
 8003250:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003252:	483f      	ldr	r0, [pc, #252]	@ (8003350 <MX_TIM1_Init+0x168>)
 8003254:	f00a f9c9 	bl	800d5ea <HAL_TIM_PWM_Init>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800325e:	f000 fc37 	bl	8003ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003262:	2300      	movs	r3, #0
 8003264:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003266:	2300      	movs	r3, #0
 8003268:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800326a:	2300      	movs	r3, #0
 800326c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800326e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003272:	4619      	mov	r1, r3
 8003274:	4836      	ldr	r0, [pc, #216]	@ (8003350 <MX_TIM1_Init+0x168>)
 8003276:	f00b fac7 	bl	800e808 <HAL_TIMEx_MasterConfigSynchronization>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8003280:	f000 fc26 	bl	8003ad0 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 8003284:	2301      	movs	r3, #1
 8003286:	64bb      	str	r3, [r7, #72]	@ 0x48
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8003288:	2301      	movs	r3, #1
 800328a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 800328c:	2300      	movs	r3, #0
 800328e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8003290:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003294:	461a      	mov	r2, r3
 8003296:	2101      	movs	r1, #1
 8003298:	482d      	ldr	r0, [pc, #180]	@ (8003350 <MX_TIM1_Init+0x168>)
 800329a:	f00b fbbb 	bl	800ea14 <HAL_TIMEx_ConfigBreakInput>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80032a4:	f000 fc14 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80032a8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80032ac:	461a      	mov	r2, r3
 80032ae:	2102      	movs	r1, #2
 80032b0:	4827      	ldr	r0, [pc, #156]	@ (8003350 <MX_TIM1_Init+0x168>)
 80032b2:	f00b fbaf 	bl	800ea14 <HAL_TIMEx_ConfigBreakInput>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 80032bc:	f000 fc08 	bl	8003ad0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032c0:	2360      	movs	r3, #96	@ 0x60
 80032c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 80032c4:	2300      	movs	r3, #0
 80032c6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032c8:	2300      	movs	r3, #0
 80032ca:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80032cc:	2300      	movs	r3, #0
 80032ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032d0:	2300      	movs	r3, #0
 80032d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80032d4:	2300      	movs	r3, #0
 80032d6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80032d8:	2300      	movs	r3, #0
 80032da:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80032dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80032e0:	2208      	movs	r2, #8
 80032e2:	4619      	mov	r1, r3
 80032e4:	481a      	ldr	r0, [pc, #104]	@ (8003350 <MX_TIM1_Init+0x168>)
 80032e6:	f00a fc59 	bl	800db9c <HAL_TIM_PWM_ConfigChannel>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 80032f0:	f000 fbee 	bl	8003ad0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80032f4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80032f8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80032fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032fe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003300:	2300      	movs	r3, #0
 8003302:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003304:	2300      	movs	r3, #0
 8003306:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8003308:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800330c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800330e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003312:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003314:	2300      	movs	r3, #0
 8003316:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8003318:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800331c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800331e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003322:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003324:	2300      	movs	r3, #0
 8003326:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003328:	2300      	movs	r3, #0
 800332a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800332c:	463b      	mov	r3, r7
 800332e:	4619      	mov	r1, r3
 8003330:	4807      	ldr	r0, [pc, #28]	@ (8003350 <MX_TIM1_Init+0x168>)
 8003332:	f00b faf1 	bl	800e918 <HAL_TIMEx_ConfigBreakDeadTime>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 800333c:	f000 fbc8 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003340:	4803      	ldr	r0, [pc, #12]	@ (8003350 <MX_TIM1_Init+0x168>)
 8003342:	f000 ffc5 	bl	80042d0 <HAL_TIM_MspPostInit>

}
 8003346:	bf00      	nop
 8003348:	3760      	adds	r7, #96	@ 0x60
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	20000898 	.word	0x20000898
 8003354:	40012c00 	.word	0x40012c00

08003358 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b08a      	sub	sp, #40	@ 0x28
 800335c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800335e:	f107 031c 	add.w	r3, r7, #28
 8003362:	2200      	movs	r2, #0
 8003364:	601a      	str	r2, [r3, #0]
 8003366:	605a      	str	r2, [r3, #4]
 8003368:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800336a:	463b      	mov	r3, r7
 800336c:	2200      	movs	r2, #0
 800336e:	601a      	str	r2, [r3, #0]
 8003370:	605a      	str	r2, [r3, #4]
 8003372:	609a      	str	r2, [r3, #8]
 8003374:	60da      	str	r2, [r3, #12]
 8003376:	611a      	str	r2, [r3, #16]
 8003378:	615a      	str	r2, [r3, #20]
 800337a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800337c:	4b27      	ldr	r3, [pc, #156]	@ (800341c <MX_TIM2_Init+0xc4>)
 800337e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003382:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003384:	4b25      	ldr	r3, [pc, #148]	@ (800341c <MX_TIM2_Init+0xc4>)
 8003386:	2200      	movs	r2, #0
 8003388:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800338a:	4b24      	ldr	r3, [pc, #144]	@ (800341c <MX_TIM2_Init+0xc4>)
 800338c:	2200      	movs	r2, #0
 800338e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003390:	4b22      	ldr	r3, [pc, #136]	@ (800341c <MX_TIM2_Init+0xc4>)
 8003392:	f04f 32ff 	mov.w	r2, #4294967295
 8003396:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003398:	4b20      	ldr	r3, [pc, #128]	@ (800341c <MX_TIM2_Init+0xc4>)
 800339a:	2200      	movs	r2, #0
 800339c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800339e:	4b1f      	ldr	r3, [pc, #124]	@ (800341c <MX_TIM2_Init+0xc4>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80033a4:	481d      	ldr	r0, [pc, #116]	@ (800341c <MX_TIM2_Init+0xc4>)
 80033a6:	f00a f920 	bl	800d5ea <HAL_TIM_PWM_Init>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d001      	beq.n	80033b4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80033b0:	f000 fb8e 	bl	8003ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033b4:	2300      	movs	r3, #0
 80033b6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033b8:	2300      	movs	r3, #0
 80033ba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033bc:	f107 031c 	add.w	r3, r7, #28
 80033c0:	4619      	mov	r1, r3
 80033c2:	4816      	ldr	r0, [pc, #88]	@ (800341c <MX_TIM2_Init+0xc4>)
 80033c4:	f00b fa20 	bl	800e808 <HAL_TIMEx_MasterConfigSynchronization>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80033ce:	f000 fb7f 	bl	8003ad0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033d2:	2360      	movs	r3, #96	@ 0x60
 80033d4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80033d6:	2300      	movs	r3, #0
 80033d8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033da:	2300      	movs	r3, #0
 80033dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033de:	2300      	movs	r3, #0
 80033e0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033e2:	463b      	mov	r3, r7
 80033e4:	2200      	movs	r2, #0
 80033e6:	4619      	mov	r1, r3
 80033e8:	480c      	ldr	r0, [pc, #48]	@ (800341c <MX_TIM2_Init+0xc4>)
 80033ea:	f00a fbd7 	bl	800db9c <HAL_TIM_PWM_ConfigChannel>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d001      	beq.n	80033f8 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80033f4:	f000 fb6c 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80033f8:	463b      	mov	r3, r7
 80033fa:	2208      	movs	r2, #8
 80033fc:	4619      	mov	r1, r3
 80033fe:	4807      	ldr	r0, [pc, #28]	@ (800341c <MX_TIM2_Init+0xc4>)
 8003400:	f00a fbcc 	bl	800db9c <HAL_TIM_PWM_ConfigChannel>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d001      	beq.n	800340e <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800340a:	f000 fb61 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800340e:	4803      	ldr	r0, [pc, #12]	@ (800341c <MX_TIM2_Init+0xc4>)
 8003410:	f000 ff5e 	bl	80042d0 <HAL_TIM_MspPostInit>

}
 8003414:	bf00      	nop
 8003416:	3728      	adds	r7, #40	@ 0x28
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	200008e4 	.word	0x200008e4

08003420 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b08e      	sub	sp, #56	@ 0x38
 8003424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003426:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800342a:	2200      	movs	r2, #0
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	605a      	str	r2, [r3, #4]
 8003430:	609a      	str	r2, [r3, #8]
 8003432:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003434:	f107 031c 	add.w	r3, r7, #28
 8003438:	2200      	movs	r2, #0
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	605a      	str	r2, [r3, #4]
 800343e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003440:	463b      	mov	r3, r7
 8003442:	2200      	movs	r2, #0
 8003444:	601a      	str	r2, [r3, #0]
 8003446:	605a      	str	r2, [r3, #4]
 8003448:	609a      	str	r2, [r3, #8]
 800344a:	60da      	str	r2, [r3, #12]
 800344c:	611a      	str	r2, [r3, #16]
 800344e:	615a      	str	r2, [r3, #20]
 8003450:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003452:	4b32      	ldr	r3, [pc, #200]	@ (800351c <MX_TIM3_Init+0xfc>)
 8003454:	4a32      	ldr	r2, [pc, #200]	@ (8003520 <MX_TIM3_Init+0x100>)
 8003456:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003458:	4b30      	ldr	r3, [pc, #192]	@ (800351c <MX_TIM3_Init+0xfc>)
 800345a:	2200      	movs	r2, #0
 800345c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800345e:	4b2f      	ldr	r3, [pc, #188]	@ (800351c <MX_TIM3_Init+0xfc>)
 8003460:	2200      	movs	r2, #0
 8003462:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003464:	4b2d      	ldr	r3, [pc, #180]	@ (800351c <MX_TIM3_Init+0xfc>)
 8003466:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800346a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800346c:	4b2b      	ldr	r3, [pc, #172]	@ (800351c <MX_TIM3_Init+0xfc>)
 800346e:	2200      	movs	r2, #0
 8003470:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003472:	4b2a      	ldr	r3, [pc, #168]	@ (800351c <MX_TIM3_Init+0xfc>)
 8003474:	2200      	movs	r2, #0
 8003476:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003478:	4828      	ldr	r0, [pc, #160]	@ (800351c <MX_TIM3_Init+0xfc>)
 800347a:	f009 ff8d 	bl	800d398 <HAL_TIM_Base_Init>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d001      	beq.n	8003488 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003484:	f000 fb24 	bl	8003ad0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003488:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800348c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800348e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003492:	4619      	mov	r1, r3
 8003494:	4821      	ldr	r0, [pc, #132]	@ (800351c <MX_TIM3_Init+0xfc>)
 8003496:	f00a fc95 	bl	800ddc4 <HAL_TIM_ConfigClockSource>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80034a0:	f000 fb16 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80034a4:	481d      	ldr	r0, [pc, #116]	@ (800351c <MX_TIM3_Init+0xfc>)
 80034a6:	f00a f8a0 	bl	800d5ea <HAL_TIM_PWM_Init>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d001      	beq.n	80034b4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80034b0:	f000 fb0e 	bl	8003ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034b4:	2300      	movs	r3, #0
 80034b6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034b8:	2300      	movs	r3, #0
 80034ba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80034bc:	f107 031c 	add.w	r3, r7, #28
 80034c0:	4619      	mov	r1, r3
 80034c2:	4816      	ldr	r0, [pc, #88]	@ (800351c <MX_TIM3_Init+0xfc>)
 80034c4:	f00b f9a0 	bl	800e808 <HAL_TIMEx_MasterConfigSynchronization>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d001      	beq.n	80034d2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80034ce:	f000 faff 	bl	8003ad0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034d2:	2360      	movs	r3, #96	@ 0x60
 80034d4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80034d6:	2300      	movs	r3, #0
 80034d8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034da:	2300      	movs	r3, #0
 80034dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034de:	2300      	movs	r3, #0
 80034e0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034e2:	463b      	mov	r3, r7
 80034e4:	2204      	movs	r2, #4
 80034e6:	4619      	mov	r1, r3
 80034e8:	480c      	ldr	r0, [pc, #48]	@ (800351c <MX_TIM3_Init+0xfc>)
 80034ea:	f00a fb57 	bl	800db9c <HAL_TIM_PWM_ConfigChannel>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80034f4:	f000 faec 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80034f8:	463b      	mov	r3, r7
 80034fa:	2208      	movs	r2, #8
 80034fc:	4619      	mov	r1, r3
 80034fe:	4807      	ldr	r0, [pc, #28]	@ (800351c <MX_TIM3_Init+0xfc>)
 8003500:	f00a fb4c 	bl	800db9c <HAL_TIM_PWM_ConfigChannel>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800350a:	f000 fae1 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800350e:	4803      	ldr	r0, [pc, #12]	@ (800351c <MX_TIM3_Init+0xfc>)
 8003510:	f000 fede 	bl	80042d0 <HAL_TIM_MspPostInit>

}
 8003514:	bf00      	nop
 8003516:	3738      	adds	r7, #56	@ 0x38
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	20000930 	.word	0x20000930
 8003520:	40000400 	.word	0x40000400

08003524 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b08a      	sub	sp, #40	@ 0x28
 8003528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800352a:	f107 031c 	add.w	r3, r7, #28
 800352e:	2200      	movs	r2, #0
 8003530:	601a      	str	r2, [r3, #0]
 8003532:	605a      	str	r2, [r3, #4]
 8003534:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003536:	463b      	mov	r3, r7
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	605a      	str	r2, [r3, #4]
 800353e:	609a      	str	r2, [r3, #8]
 8003540:	60da      	str	r2, [r3, #12]
 8003542:	611a      	str	r2, [r3, #16]
 8003544:	615a      	str	r2, [r3, #20]
 8003546:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003548:	4b21      	ldr	r3, [pc, #132]	@ (80035d0 <MX_TIM4_Init+0xac>)
 800354a:	4a22      	ldr	r2, [pc, #136]	@ (80035d4 <MX_TIM4_Init+0xb0>)
 800354c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800354e:	4b20      	ldr	r3, [pc, #128]	@ (80035d0 <MX_TIM4_Init+0xac>)
 8003550:	2200      	movs	r2, #0
 8003552:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003554:	4b1e      	ldr	r3, [pc, #120]	@ (80035d0 <MX_TIM4_Init+0xac>)
 8003556:	2200      	movs	r2, #0
 8003558:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800355a:	4b1d      	ldr	r3, [pc, #116]	@ (80035d0 <MX_TIM4_Init+0xac>)
 800355c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003560:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003562:	4b1b      	ldr	r3, [pc, #108]	@ (80035d0 <MX_TIM4_Init+0xac>)
 8003564:	2200      	movs	r2, #0
 8003566:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003568:	4b19      	ldr	r3, [pc, #100]	@ (80035d0 <MX_TIM4_Init+0xac>)
 800356a:	2200      	movs	r2, #0
 800356c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800356e:	4818      	ldr	r0, [pc, #96]	@ (80035d0 <MX_TIM4_Init+0xac>)
 8003570:	f00a f83b 	bl	800d5ea <HAL_TIM_PWM_Init>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800357a:	f000 faa9 	bl	8003ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800357e:	2300      	movs	r3, #0
 8003580:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003582:	2300      	movs	r3, #0
 8003584:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003586:	f107 031c 	add.w	r3, r7, #28
 800358a:	4619      	mov	r1, r3
 800358c:	4810      	ldr	r0, [pc, #64]	@ (80035d0 <MX_TIM4_Init+0xac>)
 800358e:	f00b f93b 	bl	800e808 <HAL_TIMEx_MasterConfigSynchronization>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8003598:	f000 fa9a 	bl	8003ad0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800359c:	2360      	movs	r3, #96	@ 0x60
 800359e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80035a0:	2300      	movs	r3, #0
 80035a2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035a4:	2300      	movs	r3, #0
 80035a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035a8:	2300      	movs	r3, #0
 80035aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80035ac:	463b      	mov	r3, r7
 80035ae:	220c      	movs	r2, #12
 80035b0:	4619      	mov	r1, r3
 80035b2:	4807      	ldr	r0, [pc, #28]	@ (80035d0 <MX_TIM4_Init+0xac>)
 80035b4:	f00a faf2 	bl	800db9c <HAL_TIM_PWM_ConfigChannel>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80035be:	f000 fa87 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80035c2:	4803      	ldr	r0, [pc, #12]	@ (80035d0 <MX_TIM4_Init+0xac>)
 80035c4:	f000 fe84 	bl	80042d0 <HAL_TIM_MspPostInit>

}
 80035c8:	bf00      	nop
 80035ca:	3728      	adds	r7, #40	@ 0x28
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	2000097c 	.word	0x2000097c
 80035d4:	40000800 	.word	0x40000800

080035d8 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b096      	sub	sp, #88	@ 0x58
 80035dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035de:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80035e2:	2200      	movs	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]
 80035e6:	605a      	str	r2, [r3, #4]
 80035e8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80035ee:	2200      	movs	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]
 80035f2:	605a      	str	r2, [r3, #4]
 80035f4:	609a      	str	r2, [r3, #8]
 80035f6:	60da      	str	r2, [r3, #12]
 80035f8:	611a      	str	r2, [r3, #16]
 80035fa:	615a      	str	r2, [r3, #20]
 80035fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80035fe:	1d3b      	adds	r3, r7, #4
 8003600:	222c      	movs	r2, #44	@ 0x2c
 8003602:	2100      	movs	r1, #0
 8003604:	4618      	mov	r0, r3
 8003606:	f00d f826 	bl	8010656 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800360a:	4b33      	ldr	r3, [pc, #204]	@ (80036d8 <MX_TIM15_Init+0x100>)
 800360c:	4a33      	ldr	r2, [pc, #204]	@ (80036dc <MX_TIM15_Init+0x104>)
 800360e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8003610:	4b31      	ldr	r3, [pc, #196]	@ (80036d8 <MX_TIM15_Init+0x100>)
 8003612:	2200      	movs	r2, #0
 8003614:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003616:	4b30      	ldr	r3, [pc, #192]	@ (80036d8 <MX_TIM15_Init+0x100>)
 8003618:	2200      	movs	r2, #0
 800361a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 800361c:	4b2e      	ldr	r3, [pc, #184]	@ (80036d8 <MX_TIM15_Init+0x100>)
 800361e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003622:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003624:	4b2c      	ldr	r3, [pc, #176]	@ (80036d8 <MX_TIM15_Init+0x100>)
 8003626:	2200      	movs	r2, #0
 8003628:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800362a:	4b2b      	ldr	r3, [pc, #172]	@ (80036d8 <MX_TIM15_Init+0x100>)
 800362c:	2200      	movs	r2, #0
 800362e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003630:	4b29      	ldr	r3, [pc, #164]	@ (80036d8 <MX_TIM15_Init+0x100>)
 8003632:	2200      	movs	r2, #0
 8003634:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8003636:	4828      	ldr	r0, [pc, #160]	@ (80036d8 <MX_TIM15_Init+0x100>)
 8003638:	f009 ffd7 	bl	800d5ea <HAL_TIM_PWM_Init>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d001      	beq.n	8003646 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8003642:	f000 fa45 	bl	8003ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003646:	2300      	movs	r3, #0
 8003648:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800364a:	2300      	movs	r3, #0
 800364c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800364e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003652:	4619      	mov	r1, r3
 8003654:	4820      	ldr	r0, [pc, #128]	@ (80036d8 <MX_TIM15_Init+0x100>)
 8003656:	f00b f8d7 	bl	800e808 <HAL_TIMEx_MasterConfigSynchronization>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8003660:	f000 fa36 	bl	8003ad0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003664:	2360      	movs	r3, #96	@ 0x60
 8003666:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8003668:	2300      	movs	r3, #0
 800366a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800366c:	2300      	movs	r3, #0
 800366e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003670:	2300      	movs	r3, #0
 8003672:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003674:	2300      	movs	r3, #0
 8003676:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003678:	2300      	movs	r3, #0
 800367a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800367c:	2300      	movs	r3, #0
 800367e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003680:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003684:	2200      	movs	r2, #0
 8003686:	4619      	mov	r1, r3
 8003688:	4813      	ldr	r0, [pc, #76]	@ (80036d8 <MX_TIM15_Init+0x100>)
 800368a:	f00a fa87 	bl	800db9c <HAL_TIM_PWM_ConfigChannel>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8003694:	f000 fa1c 	bl	8003ad0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003698:	2300      	movs	r3, #0
 800369a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800369c:	2300      	movs	r3, #0
 800369e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80036a0:	2300      	movs	r3, #0
 80036a2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80036a4:	2300      	movs	r3, #0
 80036a6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80036a8:	2300      	movs	r3, #0
 80036aa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80036ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036b0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80036b2:	2300      	movs	r3, #0
 80036b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80036b6:	1d3b      	adds	r3, r7, #4
 80036b8:	4619      	mov	r1, r3
 80036ba:	4807      	ldr	r0, [pc, #28]	@ (80036d8 <MX_TIM15_Init+0x100>)
 80036bc:	f00b f92c 	bl	800e918 <HAL_TIMEx_ConfigBreakDeadTime>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 80036c6:	f000 fa03 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80036ca:	4803      	ldr	r0, [pc, #12]	@ (80036d8 <MX_TIM15_Init+0x100>)
 80036cc:	f000 fe00 	bl	80042d0 <HAL_TIM_MspPostInit>

}
 80036d0:	bf00      	nop
 80036d2:	3758      	adds	r7, #88	@ 0x58
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	200009c8 	.word	0x200009c8
 80036dc:	40014000 	.word	0x40014000

080036e0 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b092      	sub	sp, #72	@ 0x48
 80036e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80036e6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80036ea:	2200      	movs	r2, #0
 80036ec:	601a      	str	r2, [r3, #0]
 80036ee:	605a      	str	r2, [r3, #4]
 80036f0:	609a      	str	r2, [r3, #8]
 80036f2:	60da      	str	r2, [r3, #12]
 80036f4:	611a      	str	r2, [r3, #16]
 80036f6:	615a      	str	r2, [r3, #20]
 80036f8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80036fa:	463b      	mov	r3, r7
 80036fc:	222c      	movs	r2, #44	@ 0x2c
 80036fe:	2100      	movs	r1, #0
 8003700:	4618      	mov	r0, r3
 8003702:	f00c ffa8 	bl	8010656 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8003706:	4b2f      	ldr	r3, [pc, #188]	@ (80037c4 <MX_TIM17_Init+0xe4>)
 8003708:	4a2f      	ldr	r2, [pc, #188]	@ (80037c8 <MX_TIM17_Init+0xe8>)
 800370a:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 2441;
 800370c:	4b2d      	ldr	r3, [pc, #180]	@ (80037c4 <MX_TIM17_Init+0xe4>)
 800370e:	f640 1289 	movw	r2, #2441	@ 0x989
 8003712:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003714:	4b2b      	ldr	r3, [pc, #172]	@ (80037c4 <MX_TIM17_Init+0xe4>)
 8003716:	2200      	movs	r2, #0
 8003718:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 800371a:	4b2a      	ldr	r3, [pc, #168]	@ (80037c4 <MX_TIM17_Init+0xe4>)
 800371c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003720:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003722:	4b28      	ldr	r3, [pc, #160]	@ (80037c4 <MX_TIM17_Init+0xe4>)
 8003724:	2200      	movs	r2, #0
 8003726:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8003728:	4b26      	ldr	r3, [pc, #152]	@ (80037c4 <MX_TIM17_Init+0xe4>)
 800372a:	2200      	movs	r2, #0
 800372c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800372e:	4b25      	ldr	r3, [pc, #148]	@ (80037c4 <MX_TIM17_Init+0xe4>)
 8003730:	2200      	movs	r2, #0
 8003732:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8003734:	4823      	ldr	r0, [pc, #140]	@ (80037c4 <MX_TIM17_Init+0xe4>)
 8003736:	f009 fe2f 	bl	800d398 <HAL_TIM_Base_Init>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <MX_TIM17_Init+0x64>
  {
    Error_Handler();
 8003740:	f000 f9c6 	bl	8003ad0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8003744:	481f      	ldr	r0, [pc, #124]	@ (80037c4 <MX_TIM17_Init+0xe4>)
 8003746:	f009 feef 	bl	800d528 <HAL_TIM_OC_Init>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <MX_TIM17_Init+0x74>
  {
    Error_Handler();
 8003750:	f000 f9be 	bl	8003ad0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003754:	2300      	movs	r3, #0
 8003756:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 8003758:	2300      	movs	r3, #0
 800375a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800375c:	2300      	movs	r3, #0
 800375e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003760:	2300      	movs	r3, #0
 8003762:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003764:	2300      	movs	r3, #0
 8003766:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003768:	2300      	movs	r3, #0
 800376a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800376c:	2300      	movs	r3, #0
 800376e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003770:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003774:	2200      	movs	r2, #0
 8003776:	4619      	mov	r1, r3
 8003778:	4812      	ldr	r0, [pc, #72]	@ (80037c4 <MX_TIM17_Init+0xe4>)
 800377a:	f00a f995 	bl	800daa8 <HAL_TIM_OC_ConfigChannel>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <MX_TIM17_Init+0xa8>
  {
    Error_Handler();
 8003784:	f000 f9a4 	bl	8003ad0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003788:	2300      	movs	r3, #0
 800378a:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800378c:	2300      	movs	r3, #0
 800378e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003790:	2300      	movs	r3, #0
 8003792:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003794:	2300      	movs	r3, #0
 8003796:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003798:	2300      	movs	r3, #0
 800379a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800379c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80037a0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80037a2:	2300      	movs	r3, #0
 80037a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80037a6:	463b      	mov	r3, r7
 80037a8:	4619      	mov	r1, r3
 80037aa:	4806      	ldr	r0, [pc, #24]	@ (80037c4 <MX_TIM17_Init+0xe4>)
 80037ac:	f00b f8b4 	bl	800e918 <HAL_TIMEx_ConfigBreakDeadTime>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 80037b6:	f000 f98b 	bl	8003ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80037ba:	bf00      	nop
 80037bc:	3748      	adds	r7, #72	@ 0x48
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	20000a14 	.word	0x20000a14
 80037c8:	40014800 	.word	0x40014800

080037cc <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80037d0:	bf00      	nop
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
	...

080037dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b08e      	sub	sp, #56	@ 0x38
 80037e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037e6:	2200      	movs	r2, #0
 80037e8:	601a      	str	r2, [r3, #0]
 80037ea:	605a      	str	r2, [r3, #4]
 80037ec:	609a      	str	r2, [r3, #8]
 80037ee:	60da      	str	r2, [r3, #12]
 80037f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80037f2:	4b9e      	ldr	r3, [pc, #632]	@ (8003a6c <MX_GPIO_Init+0x290>)
 80037f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037f6:	4a9d      	ldr	r2, [pc, #628]	@ (8003a6c <MX_GPIO_Init+0x290>)
 80037f8:	f043 0310 	orr.w	r3, r3, #16
 80037fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037fe:	4b9b      	ldr	r3, [pc, #620]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003802:	f003 0310 	and.w	r3, r3, #16
 8003806:	623b      	str	r3, [r7, #32]
 8003808:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800380a:	4b98      	ldr	r3, [pc, #608]	@ (8003a6c <MX_GPIO_Init+0x290>)
 800380c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800380e:	4a97      	ldr	r2, [pc, #604]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003810:	f043 0304 	orr.w	r3, r3, #4
 8003814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003816:	4b95      	ldr	r3, [pc, #596]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800381a:	f003 0304 	and.w	r3, r3, #4
 800381e:	61fb      	str	r3, [r7, #28]
 8003820:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003822:	4b92      	ldr	r3, [pc, #584]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003826:	4a91      	ldr	r2, [pc, #580]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003828:	f043 0320 	orr.w	r3, r3, #32
 800382c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800382e:	4b8f      	ldr	r3, [pc, #572]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003832:	f003 0320 	and.w	r3, r3, #32
 8003836:	61bb      	str	r3, [r7, #24]
 8003838:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800383a:	4b8c      	ldr	r3, [pc, #560]	@ (8003a6c <MX_GPIO_Init+0x290>)
 800383c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800383e:	4a8b      	ldr	r2, [pc, #556]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003840:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003844:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003846:	4b89      	ldr	r3, [pc, #548]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800384a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800384e:	617b      	str	r3, [r7, #20]
 8003850:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003852:	4b86      	ldr	r3, [pc, #536]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003856:	4a85      	ldr	r2, [pc, #532]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003858:	f043 0301 	orr.w	r3, r3, #1
 800385c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800385e:	4b83      	ldr	r3, [pc, #524]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	613b      	str	r3, [r7, #16]
 8003868:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800386a:	4b80      	ldr	r3, [pc, #512]	@ (8003a6c <MX_GPIO_Init+0x290>)
 800386c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800386e:	4a7f      	ldr	r2, [pc, #508]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003870:	f043 0302 	orr.w	r3, r3, #2
 8003874:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003876:	4b7d      	ldr	r3, [pc, #500]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	60fb      	str	r3, [r7, #12]
 8003880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003882:	4b7a      	ldr	r3, [pc, #488]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003886:	4a79      	ldr	r2, [pc, #484]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003888:	f043 0308 	orr.w	r3, r3, #8
 800388c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800388e:	4b77      	ldr	r3, [pc, #476]	@ (8003a6c <MX_GPIO_Init+0x290>)
 8003890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003892:	f003 0308 	and.w	r3, r3, #8
 8003896:	60bb      	str	r3, [r7, #8]
 8003898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800389a:	4b74      	ldr	r3, [pc, #464]	@ (8003a6c <MX_GPIO_Init+0x290>)
 800389c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800389e:	4a73      	ldr	r2, [pc, #460]	@ (8003a6c <MX_GPIO_Init+0x290>)
 80038a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038a6:	4b71      	ldr	r3, [pc, #452]	@ (8003a6c <MX_GPIO_Init+0x290>)
 80038a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038ae:	607b      	str	r3, [r7, #4]
 80038b0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80038b2:	f005 f96d 	bl	8008b90 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80038b6:	2200      	movs	r2, #0
 80038b8:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80038bc:	486c      	ldr	r0, [pc, #432]	@ (8003a70 <MX_GPIO_Init+0x294>)
 80038be:	f004 fa85 	bl	8007dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80038c2:	2200      	movs	r2, #0
 80038c4:	f44f 6178 	mov.w	r1, #3968	@ 0xf80
 80038c8:	486a      	ldr	r0, [pc, #424]	@ (8003a74 <MX_GPIO_Init+0x298>)
 80038ca:	f004 fa7f 	bl	8007dcc <HAL_GPIO_WritePin>
                          |GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 80038ce:	2201      	movs	r2, #1
 80038d0:	2101      	movs	r1, #1
 80038d2:	4869      	ldr	r0, [pc, #420]	@ (8003a78 <MX_GPIO_Init+0x29c>)
 80038d4:	f004 fa7a 	bl	8007dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80038d8:	2320      	movs	r3, #32
 80038da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80038dc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80038e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e2:	2300      	movs	r3, #0
 80038e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80038e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038ea:	4619      	mov	r1, r3
 80038ec:	4860      	ldr	r0, [pc, #384]	@ (8003a70 <MX_GPIO_Init+0x294>)
 80038ee:	f004 f8c3 	bl	8007a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80038f2:	2310      	movs	r3, #16
 80038f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038f6:	2302      	movs	r3, #2
 80038f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038fa:	2300      	movs	r3, #0
 80038fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038fe:	2303      	movs	r3, #3
 8003900:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003902:	2305      	movs	r3, #5
 8003904:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003906:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800390a:	4619      	mov	r1, r3
 800390c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003910:	f004 f8b2 	bl	8007a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003914:	23e0      	movs	r3, #224	@ 0xe0
 8003916:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003918:	2300      	movs	r3, #0
 800391a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800391c:	2301      	movs	r3, #1
 800391e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003920:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003924:	4619      	mov	r1, r3
 8003926:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800392a:	f004 f8a5 	bl	8007a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF13 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800392e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003932:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003934:	2311      	movs	r3, #17
 8003936:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003938:	2300      	movs	r3, #0
 800393a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800393c:	2300      	movs	r3, #0
 800393e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003940:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003944:	4619      	mov	r1, r3
 8003946:	484a      	ldr	r0, [pc, #296]	@ (8003a70 <MX_GPIO_Init+0x294>)
 8003948:	f004 f896 	bl	8007a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 800394c:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 8003950:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003952:	2301      	movs	r3, #1
 8003954:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003956:	2301      	movs	r3, #1
 8003958:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800395a:	2300      	movs	r3, #0
 800395c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800395e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003962:	4619      	mov	r1, r3
 8003964:	4843      	ldr	r0, [pc, #268]	@ (8003a74 <MX_GPIO_Init+0x298>)
 8003966:	f004 f887 	bl	8007a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800396a:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800396e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003970:	2311      	movs	r3, #17
 8003972:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003974:	2300      	movs	r3, #0
 8003976:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003978:	2300      	movs	r3, #0
 800397a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800397c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003980:	4619      	mov	r1, r3
 8003982:	483c      	ldr	r0, [pc, #240]	@ (8003a74 <MX_GPIO_Init+0x298>)
 8003984:	f004 f878 	bl	8007a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003988:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800398c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800398e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003992:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003994:	2301      	movs	r3, #1
 8003996:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003998:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800399c:	4619      	mov	r1, r3
 800399e:	4836      	ldr	r0, [pc, #216]	@ (8003a78 <MX_GPIO_Init+0x29c>)
 80039a0:	f004 f86a 	bl	8007a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80039a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80039a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039aa:	2302      	movs	r3, #2
 80039ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039b2:	2303      	movs	r3, #3
 80039b4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80039b6:	230c      	movs	r3, #12
 80039b8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039be:	4619      	mov	r1, r3
 80039c0:	482e      	ldr	r0, [pc, #184]	@ (8003a7c <MX_GPIO_Init+0x2a0>)
 80039c2:	f004 f859 	bl	8007a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80039c6:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80039ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039cc:	2302      	movs	r3, #2
 80039ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d0:	2300      	movs	r3, #0
 80039d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039d4:	2303      	movs	r3, #3
 80039d6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80039d8:	230a      	movs	r3, #10
 80039da:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039e0:	4619      	mov	r1, r3
 80039e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039e6:	f004 f847 	bl	8007a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80039ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80039ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039f0:	2300      	movs	r3, #0
 80039f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f4:	2300      	movs	r3, #0
 80039f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039fc:	4619      	mov	r1, r3
 80039fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a02:	f004 f839 	bl	8007a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003a06:	2301      	movs	r3, #1
 8003a08:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a12:	2300      	movs	r3, #0
 8003a14:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	4816      	ldr	r0, [pc, #88]	@ (8003a78 <MX_GPIO_Init+0x29c>)
 8003a1e:	f004 f82b 	bl	8007a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003a22:	2304      	movs	r3, #4
 8003a24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a26:	2302      	movs	r3, #2
 8003a28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003a32:	230c      	movs	r3, #12
 8003a34:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	480e      	ldr	r0, [pc, #56]	@ (8003a78 <MX_GPIO_Init+0x29c>)
 8003a3e:	f004 f81b 	bl	8007a78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003a42:	2200      	movs	r2, #0
 8003a44:	2100      	movs	r1, #0
 8003a46:	2017      	movs	r0, #23
 8003a48:	f003 ff27 	bl	800789a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003a4c:	2017      	movs	r0, #23
 8003a4e:	f003 ff40 	bl	80078d2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003a52:	2200      	movs	r2, #0
 8003a54:	2100      	movs	r1, #0
 8003a56:	2028      	movs	r0, #40	@ 0x28
 8003a58:	f003 ff1f 	bl	800789a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003a5c:	2028      	movs	r0, #40	@ 0x28
 8003a5e:	f003 ff38 	bl	80078d2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003a62:	bf00      	nop
 8003a64:	3738      	adds	r7, #56	@ 0x38
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	40021000 	.word	0x40021000
 8003a70:	48001400 	.word	0x48001400
 8003a74:	48001000 	.word	0x48001000
 8003a78:	48000c00 	.word	0x48000c00
 8003a7c:	48000800 	.word	0x48000800

08003a80 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
	//check which version of the timer triggered this callback and toggle LED
	if(htim == &htim17){
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a06      	ldr	r2, [pc, #24]	@ (8003aa4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d102      	bne.n	8003a96 <HAL_TIM_PeriodElapsedCallback+0x16>
		DISPLAY_TIMER_TRIGGERED = 1;
 8003a90:	4b05      	ldr	r3, [pc, #20]	@ (8003aa8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003a92:	2201      	movs	r2, #1
 8003a94:	701a      	strb	r2, [r3, #0]
	}
}
 8003a96:	bf00      	nop
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	20000a14 	.word	0x20000a14
 8003aa8:	20000a78 	.word	0x20000a78

08003aac <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8003ab4:	1d39      	adds	r1, r7, #4
 8003ab6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003aba:	2201      	movs	r2, #1
 8003abc:	4803      	ldr	r0, [pc, #12]	@ (8003acc <__io_putchar+0x20>)
 8003abe:	f00b f8dd 	bl	800ec7c <HAL_UART_Transmit>
  return ch;
 8003ac2:	687b      	ldr	r3, [r7, #4]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3708      	adds	r7, #8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	20000458 	.word	0x20000458

08003ad0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ad4:	b672      	cpsid	i
}
 8003ad6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ad8:	bf00      	nop
 8003ada:	e7fd      	b.n	8003ad8 <Error_Handler+0x8>

08003adc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8003b20 <HAL_MspInit+0x44>)
 8003ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ae6:	4a0e      	ldr	r2, [pc, #56]	@ (8003b20 <HAL_MspInit+0x44>)
 8003ae8:	f043 0301 	orr.w	r3, r3, #1
 8003aec:	6613      	str	r3, [r2, #96]	@ 0x60
 8003aee:	4b0c      	ldr	r3, [pc, #48]	@ (8003b20 <HAL_MspInit+0x44>)
 8003af0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	607b      	str	r3, [r7, #4]
 8003af8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003afa:	4b09      	ldr	r3, [pc, #36]	@ (8003b20 <HAL_MspInit+0x44>)
 8003afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003afe:	4a08      	ldr	r2, [pc, #32]	@ (8003b20 <HAL_MspInit+0x44>)
 8003b00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b04:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b06:	4b06      	ldr	r3, [pc, #24]	@ (8003b20 <HAL_MspInit+0x44>)
 8003b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b0e:	603b      	str	r3, [r7, #0]
 8003b10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop
 8003b20:	40021000 	.word	0x40021000

08003b24 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b08c      	sub	sp, #48	@ 0x30
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b2c:	f107 031c 	add.w	r3, r7, #28
 8003b30:	2200      	movs	r2, #0
 8003b32:	601a      	str	r2, [r3, #0]
 8003b34:	605a      	str	r2, [r3, #4]
 8003b36:	609a      	str	r2, [r3, #8]
 8003b38:	60da      	str	r2, [r3, #12]
 8003b3a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a2d      	ldr	r2, [pc, #180]	@ (8003bf8 <HAL_ADC_MspInit+0xd4>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d154      	bne.n	8003bf0 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003b46:	4b2d      	ldr	r3, [pc, #180]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b4a:	4a2c      	ldr	r2, [pc, #176]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b4c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b52:	4b2a      	ldr	r3, [pc, #168]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b5a:	61bb      	str	r3, [r7, #24]
 8003b5c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b5e:	4b27      	ldr	r3, [pc, #156]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b62:	4a26      	ldr	r2, [pc, #152]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b64:	f043 0304 	orr.w	r3, r3, #4
 8003b68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b6a:	4b24      	ldr	r3, [pc, #144]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b6e:	f003 0304 	and.w	r3, r3, #4
 8003b72:	617b      	str	r3, [r7, #20]
 8003b74:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b76:	4b21      	ldr	r3, [pc, #132]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b7a:	4a20      	ldr	r2, [pc, #128]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b7c:	f043 0301 	orr.w	r3, r3, #1
 8003b80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b82:	4b1e      	ldr	r3, [pc, #120]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	613b      	str	r3, [r7, #16]
 8003b8c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b8e:	4b1b      	ldr	r3, [pc, #108]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b92:	4a1a      	ldr	r2, [pc, #104]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b94:	f043 0302 	orr.w	r3, r3, #2
 8003b98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b9a:	4b18      	ldr	r3, [pc, #96]	@ (8003bfc <HAL_ADC_MspInit+0xd8>)
 8003b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	60fb      	str	r3, [r7, #12]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8003ba6:	233b      	movs	r3, #59	@ 0x3b
 8003ba8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003baa:	230b      	movs	r3, #11
 8003bac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bb2:	f107 031c 	add.w	r3, r7, #28
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	4811      	ldr	r0, [pc, #68]	@ (8003c00 <HAL_ADC_MspInit+0xdc>)
 8003bba:	f003 ff5d 	bl	8007a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8003bbe:	230a      	movs	r3, #10
 8003bc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003bc2:	230b      	movs	r3, #11
 8003bc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bca:	f107 031c 	add.w	r3, r7, #28
 8003bce:	4619      	mov	r1, r3
 8003bd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003bd4:	f003 ff50 	bl	8007a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003bd8:	2302      	movs	r3, #2
 8003bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003bdc:	230b      	movs	r3, #11
 8003bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be0:	2300      	movs	r3, #0
 8003be2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003be4:	f107 031c 	add.w	r3, r7, #28
 8003be8:	4619      	mov	r1, r3
 8003bea:	4806      	ldr	r0, [pc, #24]	@ (8003c04 <HAL_ADC_MspInit+0xe0>)
 8003bec:	f003 ff44 	bl	8007a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003bf0:	bf00      	nop
 8003bf2:	3730      	adds	r7, #48	@ 0x30
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	50040000 	.word	0x50040000
 8003bfc:	40021000 	.word	0x40021000
 8003c00:	48000800 	.word	0x48000800
 8003c04:	48000400 	.word	0x48000400

08003c08 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b08a      	sub	sp, #40	@ 0x28
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c10:	f107 0314 	add.w	r3, r7, #20
 8003c14:	2200      	movs	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]
 8003c18:	605a      	str	r2, [r3, #4]
 8003c1a:	609a      	str	r2, [r3, #8]
 8003c1c:	60da      	str	r2, [r3, #12]
 8003c1e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a1e      	ldr	r2, [pc, #120]	@ (8003ca0 <HAL_COMP_MspInit+0x98>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d118      	bne.n	8003c5c <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ca4 <HAL_COMP_MspInit+0x9c>)
 8003c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ca4 <HAL_COMP_MspInit+0x9c>)
 8003c30:	f043 0302 	orr.w	r3, r3, #2
 8003c34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c36:	4b1b      	ldr	r3, [pc, #108]	@ (8003ca4 <HAL_COMP_MspInit+0x9c>)
 8003c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	613b      	str	r3, [r7, #16]
 8003c40:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003c42:	2304      	movs	r3, #4
 8003c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c46:	2303      	movs	r3, #3
 8003c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c4e:	f107 0314 	add.w	r3, r7, #20
 8003c52:	4619      	mov	r1, r3
 8003c54:	4814      	ldr	r0, [pc, #80]	@ (8003ca8 <HAL_COMP_MspInit+0xa0>)
 8003c56:	f003 ff0f 	bl	8007a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 8003c5a:	e01c      	b.n	8003c96 <HAL_COMP_MspInit+0x8e>
  else if(hcomp->Instance==COMP2)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a12      	ldr	r2, [pc, #72]	@ (8003cac <HAL_COMP_MspInit+0xa4>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d117      	bne.n	8003c96 <HAL_COMP_MspInit+0x8e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c66:	4b0f      	ldr	r3, [pc, #60]	@ (8003ca4 <HAL_COMP_MspInit+0x9c>)
 8003c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8003ca4 <HAL_COMP_MspInit+0x9c>)
 8003c6c:	f043 0302 	orr.w	r3, r3, #2
 8003c70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c72:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca4 <HAL_COMP_MspInit+0x9c>)
 8003c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	60fb      	str	r3, [r7, #12]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c7e:	23c0      	movs	r3, #192	@ 0xc0
 8003c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c82:	2303      	movs	r3, #3
 8003c84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c86:	2300      	movs	r3, #0
 8003c88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c8a:	f107 0314 	add.w	r3, r7, #20
 8003c8e:	4619      	mov	r1, r3
 8003c90:	4805      	ldr	r0, [pc, #20]	@ (8003ca8 <HAL_COMP_MspInit+0xa0>)
 8003c92:	f003 fef1 	bl	8007a78 <HAL_GPIO_Init>
}
 8003c96:	bf00      	nop
 8003c98:	3728      	adds	r7, #40	@ 0x28
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	40010200 	.word	0x40010200
 8003ca4:	40021000 	.word	0x40021000
 8003ca8:	48000400 	.word	0x48000400
 8003cac:	40010204 	.word	0x40010204

08003cb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b0b0      	sub	sp, #192	@ 0xc0
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	601a      	str	r2, [r3, #0]
 8003cc0:	605a      	str	r2, [r3, #4]
 8003cc2:	609a      	str	r2, [r3, #8]
 8003cc4:	60da      	str	r2, [r3, #12]
 8003cc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003cc8:	f107 0318 	add.w	r3, r7, #24
 8003ccc:	2294      	movs	r2, #148	@ 0x94
 8003cce:	2100      	movs	r1, #0
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f00c fcc0 	bl	8010656 <memset>
  if(hi2c->Instance==I2C1)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a4c      	ldr	r2, [pc, #304]	@ (8003e0c <HAL_I2C_MspInit+0x15c>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d13c      	bne.n	8003d5a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003ce0:	2340      	movs	r3, #64	@ 0x40
 8003ce2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ce8:	f107 0318 	add.w	r3, r7, #24
 8003cec:	4618      	mov	r0, r3
 8003cee:	f005 fe37 	bl	8009960 <HAL_RCCEx_PeriphCLKConfig>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003cf8:	f7ff feea 	bl	8003ad0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cfc:	4b44      	ldr	r3, [pc, #272]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003cfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d00:	4a43      	ldr	r2, [pc, #268]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003d02:	f043 0302 	orr.w	r3, r3, #2
 8003d06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d08:	4b41      	ldr	r3, [pc, #260]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003d0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	617b      	str	r3, [r7, #20]
 8003d12:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003d14:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003d18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d1c:	2312      	movs	r3, #18
 8003d1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d22:	2301      	movs	r3, #1
 8003d24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003d2e:	2304      	movs	r3, #4
 8003d30:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d34:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003d38:	4619      	mov	r1, r3
 8003d3a:	4836      	ldr	r0, [pc, #216]	@ (8003e14 <HAL_I2C_MspInit+0x164>)
 8003d3c:	f003 fe9c 	bl	8007a78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d40:	4b33      	ldr	r3, [pc, #204]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d44:	4a32      	ldr	r2, [pc, #200]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003d46:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003d4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d4c:	4b30      	ldr	r3, [pc, #192]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d54:	613b      	str	r3, [r7, #16]
 8003d56:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003d58:	e054      	b.n	8003e04 <HAL_I2C_MspInit+0x154>
  else if(hi2c->Instance==I2C2)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a2e      	ldr	r2, [pc, #184]	@ (8003e18 <HAL_I2C_MspInit+0x168>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d14f      	bne.n	8003e04 <HAL_I2C_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003d64:	2380      	movs	r3, #128	@ 0x80
 8003d66:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d6c:	f107 0318 	add.w	r3, r7, #24
 8003d70:	4618      	mov	r0, r3
 8003d72:	f005 fdf5 	bl	8009960 <HAL_RCCEx_PeriphCLKConfig>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d001      	beq.n	8003d80 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8003d7c:	f7ff fea8 	bl	8003ad0 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d80:	4b23      	ldr	r3, [pc, #140]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003d82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d84:	4a22      	ldr	r2, [pc, #136]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003d86:	f043 0320 	orr.w	r3, r3, #32
 8003d8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d8c:	4b20      	ldr	r3, [pc, #128]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003d8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d90:	f003 0320 	and.w	r3, r3, #32
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d9e:	2312      	movs	r3, #18
 8003da0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003da4:	2300      	movs	r3, #0
 8003da6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003daa:	2303      	movs	r3, #3
 8003dac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003db0:	2304      	movs	r3, #4
 8003db2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003db6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003dba:	4619      	mov	r1, r3
 8003dbc:	4817      	ldr	r0, [pc, #92]	@ (8003e1c <HAL_I2C_MspInit+0x16c>)
 8003dbe:	f003 fe5b 	bl	8007a78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003dc2:	2304      	movs	r3, #4
 8003dc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003dc8:	2312      	movs	r3, #18
 8003dca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003dda:	2304      	movs	r3, #4
 8003ddc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003de0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003de4:	4619      	mov	r1, r3
 8003de6:	480d      	ldr	r0, [pc, #52]	@ (8003e1c <HAL_I2C_MspInit+0x16c>)
 8003de8:	f003 fe46 	bl	8007a78 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003dec:	4b08      	ldr	r3, [pc, #32]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df0:	4a07      	ldr	r2, [pc, #28]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003df2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003df6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003df8:	4b05      	ldr	r3, [pc, #20]	@ (8003e10 <HAL_I2C_MspInit+0x160>)
 8003dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e00:	60bb      	str	r3, [r7, #8]
 8003e02:	68bb      	ldr	r3, [r7, #8]
}
 8003e04:	bf00      	nop
 8003e06:	37c0      	adds	r7, #192	@ 0xc0
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40005400 	.word	0x40005400
 8003e10:	40021000 	.word	0x40021000
 8003e14:	48000400 	.word	0x48000400
 8003e18:	40005800 	.word	0x40005800
 8003e1c:	48001400 	.word	0x48001400

08003e20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b0b2      	sub	sp, #200	@ 0xc8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e28:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	605a      	str	r2, [r3, #4]
 8003e32:	609a      	str	r2, [r3, #8]
 8003e34:	60da      	str	r2, [r3, #12]
 8003e36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e38:	f107 0320 	add.w	r3, r7, #32
 8003e3c:	2294      	movs	r2, #148	@ 0x94
 8003e3e:	2100      	movs	r1, #0
 8003e40:	4618      	mov	r0, r3
 8003e42:	f00c fc08 	bl	8010656 <memset>
  if(huart->Instance==LPUART1)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a64      	ldr	r2, [pc, #400]	@ (8003fdc <HAL_UART_MspInit+0x1bc>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d13e      	bne.n	8003ece <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003e50:	2320      	movs	r3, #32
 8003e52:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003e54:	2300      	movs	r3, #0
 8003e56:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e58:	f107 0320 	add.w	r3, r7, #32
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f005 fd7f 	bl	8009960 <HAL_RCCEx_PeriphCLKConfig>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003e68:	f7ff fe32 	bl	8003ad0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003e6c:	4b5c      	ldr	r3, [pc, #368]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e70:	4a5b      	ldr	r2, [pc, #364]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003e72:	f043 0301 	orr.w	r3, r3, #1
 8003e76:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003e78:	4b59      	ldr	r3, [pc, #356]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e7c:	f003 0301 	and.w	r3, r3, #1
 8003e80:	61fb      	str	r3, [r7, #28]
 8003e82:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003e84:	4b56      	ldr	r3, [pc, #344]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003e86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e88:	4a55      	ldr	r2, [pc, #340]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003e8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e90:	4b53      	ldr	r3, [pc, #332]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003e92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e98:	61bb      	str	r3, [r7, #24]
 8003e9a:	69bb      	ldr	r3, [r7, #24]
    HAL_PWREx_EnableVddIO2();
 8003e9c:	f004 fe78 	bl	8008b90 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003ea0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003ea4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003eba:	2308      	movs	r3, #8
 8003ebc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003ec0:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	4847      	ldr	r0, [pc, #284]	@ (8003fe4 <HAL_UART_MspInit+0x1c4>)
 8003ec8:	f003 fdd6 	bl	8007a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003ecc:	e081      	b.n	8003fd2 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART2)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a45      	ldr	r2, [pc, #276]	@ (8003fe8 <HAL_UART_MspInit+0x1c8>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d13b      	bne.n	8003f50 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003ed8:	2302      	movs	r3, #2
 8003eda:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003edc:	2300      	movs	r3, #0
 8003ede:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ee0:	f107 0320 	add.w	r3, r7, #32
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f005 fd3b 	bl	8009960 <HAL_RCCEx_PeriphCLKConfig>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8003ef0:	f7ff fdee 	bl	8003ad0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ef4:	4b3a      	ldr	r3, [pc, #232]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef8:	4a39      	ldr	r2, [pc, #228]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003efa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003efe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f00:	4b37      	ldr	r3, [pc, #220]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f08:	617b      	str	r3, [r7, #20]
 8003f0a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f0c:	4b34      	ldr	r3, [pc, #208]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f10:	4a33      	ldr	r2, [pc, #204]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003f12:	f043 0308 	orr.w	r3, r3, #8
 8003f16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f18:	4b31      	ldr	r3, [pc, #196]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f1c:	f003 0308 	and.w	r3, r3, #8
 8003f20:	613b      	str	r3, [r7, #16]
 8003f22:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003f24:	2360      	movs	r3, #96	@ 0x60
 8003f26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f30:	2300      	movs	r3, #0
 8003f32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f36:	2303      	movs	r3, #3
 8003f38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003f3c:	2307      	movs	r3, #7
 8003f3e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f42:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8003f46:	4619      	mov	r1, r3
 8003f48:	4828      	ldr	r0, [pc, #160]	@ (8003fec <HAL_UART_MspInit+0x1cc>)
 8003f4a:	f003 fd95 	bl	8007a78 <HAL_GPIO_Init>
}
 8003f4e:	e040      	b.n	8003fd2 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART3)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a26      	ldr	r2, [pc, #152]	@ (8003ff0 <HAL_UART_MspInit+0x1d0>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d13b      	bne.n	8003fd2 <HAL_UART_MspInit+0x1b2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003f5a:	2304      	movs	r3, #4
 8003f5c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f62:	f107 0320 	add.w	r3, r7, #32
 8003f66:	4618      	mov	r0, r3
 8003f68:	f005 fcfa 	bl	8009960 <HAL_RCCEx_PeriphCLKConfig>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d001      	beq.n	8003f76 <HAL_UART_MspInit+0x156>
      Error_Handler();
 8003f72:	f7ff fdad 	bl	8003ad0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003f76:	4b1a      	ldr	r3, [pc, #104]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f7a:	4a19      	ldr	r2, [pc, #100]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003f7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f80:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f82:	4b17      	ldr	r3, [pc, #92]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f8a:	60fb      	str	r3, [r7, #12]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f8e:	4b14      	ldr	r3, [pc, #80]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f92:	4a13      	ldr	r2, [pc, #76]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003f94:	f043 0308 	orr.w	r3, r3, #8
 8003f98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f9a:	4b11      	ldr	r3, [pc, #68]	@ (8003fe0 <HAL_UART_MspInit+0x1c0>)
 8003f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f9e:	f003 0308 	and.w	r3, r3, #8
 8003fa2:	60bb      	str	r3, [r7, #8]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003fa6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003faa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fae:	2302      	movs	r3, #2
 8003fb0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003fc0:	2307      	movs	r3, #7
 8003fc2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003fc6:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8003fca:	4619      	mov	r1, r3
 8003fcc:	4807      	ldr	r0, [pc, #28]	@ (8003fec <HAL_UART_MspInit+0x1cc>)
 8003fce:	f003 fd53 	bl	8007a78 <HAL_GPIO_Init>
}
 8003fd2:	bf00      	nop
 8003fd4:	37c8      	adds	r7, #200	@ 0xc8
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	40008000 	.word	0x40008000
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	48001800 	.word	0x48001800
 8003fe8:	40004400 	.word	0x40004400
 8003fec:	48000c00 	.word	0x48000c00
 8003ff0:	40004800 	.word	0x40004800

08003ff4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b08c      	sub	sp, #48	@ 0x30
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ffc:	f107 031c 	add.w	r3, r7, #28
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	605a      	str	r2, [r3, #4]
 8004006:	609a      	str	r2, [r3, #8]
 8004008:	60da      	str	r2, [r3, #12]
 800400a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a3c      	ldr	r2, [pc, #240]	@ (8004104 <HAL_SPI_MspInit+0x110>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d144      	bne.n	80040a0 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004016:	4b3c      	ldr	r3, [pc, #240]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 8004018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800401a:	4a3b      	ldr	r2, [pc, #236]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 800401c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004020:	6593      	str	r3, [r2, #88]	@ 0x58
 8004022:	4b39      	ldr	r3, [pc, #228]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 8004024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004026:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800402a:	61bb      	str	r3, [r7, #24]
 800402c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800402e:	4b36      	ldr	r3, [pc, #216]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 8004030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004032:	4a35      	ldr	r2, [pc, #212]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 8004034:	f043 0304 	orr.w	r3, r3, #4
 8004038:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800403a:	4b33      	ldr	r3, [pc, #204]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 800403c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800403e:	f003 0304 	and.w	r3, r3, #4
 8004042:	617b      	str	r3, [r7, #20]
 8004044:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004046:	4b30      	ldr	r3, [pc, #192]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 8004048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404a:	4a2f      	ldr	r2, [pc, #188]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 800404c:	f043 0308 	orr.w	r3, r3, #8
 8004050:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004052:	4b2d      	ldr	r3, [pc, #180]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 8004054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004056:	f003 0308 	and.w	r3, r3, #8
 800405a:	613b      	str	r3, [r7, #16]
 800405c:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PD1     ------> SPI2_SCK
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800405e:	2304      	movs	r3, #4
 8004060:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004062:	2302      	movs	r3, #2
 8004064:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004066:	2300      	movs	r3, #0
 8004068:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800406a:	2303      	movs	r3, #3
 800406c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800406e:	2305      	movs	r3, #5
 8004070:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004072:	f107 031c 	add.w	r3, r7, #28
 8004076:	4619      	mov	r1, r3
 8004078:	4824      	ldr	r0, [pc, #144]	@ (800410c <HAL_SPI_MspInit+0x118>)
 800407a:	f003 fcfd 	bl	8007a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 800407e:	2312      	movs	r3, #18
 8004080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004082:	2302      	movs	r3, #2
 8004084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004086:	2300      	movs	r3, #0
 8004088:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800408a:	2303      	movs	r3, #3
 800408c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800408e:	2305      	movs	r3, #5
 8004090:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004092:	f107 031c 	add.w	r3, r7, #28
 8004096:	4619      	mov	r1, r3
 8004098:	481d      	ldr	r0, [pc, #116]	@ (8004110 <HAL_SPI_MspInit+0x11c>)
 800409a:	f003 fced 	bl	8007a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800409e:	e02d      	b.n	80040fc <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI3)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a1b      	ldr	r2, [pc, #108]	@ (8004114 <HAL_SPI_MspInit+0x120>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d128      	bne.n	80040fc <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80040aa:	4b17      	ldr	r3, [pc, #92]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 80040ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ae:	4a16      	ldr	r2, [pc, #88]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 80040b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80040b6:	4b14      	ldr	r3, [pc, #80]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 80040b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040be:	60fb      	str	r3, [r7, #12]
 80040c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80040c2:	4b11      	ldr	r3, [pc, #68]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 80040c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040c6:	4a10      	ldr	r2, [pc, #64]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 80040c8:	f043 0304 	orr.w	r3, r3, #4
 80040cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004108 <HAL_SPI_MspInit+0x114>)
 80040d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040d2:	f003 0304 	and.w	r3, r3, #4
 80040d6:	60bb      	str	r3, [r7, #8]
 80040d8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80040da:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80040de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040e0:	2302      	movs	r3, #2
 80040e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e4:	2300      	movs	r3, #0
 80040e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040e8:	2303      	movs	r3, #3
 80040ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80040ec:	2306      	movs	r3, #6
 80040ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040f0:	f107 031c 	add.w	r3, r7, #28
 80040f4:	4619      	mov	r1, r3
 80040f6:	4805      	ldr	r0, [pc, #20]	@ (800410c <HAL_SPI_MspInit+0x118>)
 80040f8:	f003 fcbe 	bl	8007a78 <HAL_GPIO_Init>
}
 80040fc:	bf00      	nop
 80040fe:	3730      	adds	r7, #48	@ 0x30
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	40003800 	.word	0x40003800
 8004108:	40021000 	.word	0x40021000
 800410c:	48000800 	.word	0x48000800
 8004110:	48000c00 	.word	0x48000c00
 8004114:	40003c00 	.word	0x40003c00

08004118 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b08e      	sub	sp, #56	@ 0x38
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004120:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004124:	2200      	movs	r2, #0
 8004126:	601a      	str	r2, [r3, #0]
 8004128:	605a      	str	r2, [r3, #4]
 800412a:	609a      	str	r2, [r3, #8]
 800412c:	60da      	str	r2, [r3, #12]
 800412e:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a44      	ldr	r2, [pc, #272]	@ (8004248 <HAL_TIM_PWM_MspInit+0x130>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d131      	bne.n	800419e <HAL_TIM_PWM_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800413a:	4b44      	ldr	r3, [pc, #272]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 800413c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800413e:	4a43      	ldr	r2, [pc, #268]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 8004140:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004144:	6613      	str	r3, [r2, #96]	@ 0x60
 8004146:	4b41      	ldr	r3, [pc, #260]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 8004148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800414a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800414e:	623b      	str	r3, [r7, #32]
 8004150:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004152:	4b3e      	ldr	r3, [pc, #248]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 8004154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004156:	4a3d      	ldr	r2, [pc, #244]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 8004158:	f043 0310 	orr.w	r3, r3, #16
 800415c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800415e:	4b3b      	ldr	r3, [pc, #236]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 8004160:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004162:	f003 0310 	and.w	r3, r3, #16
 8004166:	61fb      	str	r3, [r7, #28]
 8004168:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800416a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800416e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004170:	2302      	movs	r3, #2
 8004172:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004174:	2300      	movs	r3, #0
 8004176:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004178:	2300      	movs	r3, #0
 800417a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 800417c:	2303      	movs	r3, #3
 800417e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004180:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004184:	4619      	mov	r1, r3
 8004186:	4832      	ldr	r0, [pc, #200]	@ (8004250 <HAL_TIM_PWM_MspInit+0x138>)
 8004188:	f003 fc76 	bl	8007a78 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800418c:	2200      	movs	r2, #0
 800418e:	2100      	movs	r1, #0
 8004190:	201a      	movs	r0, #26
 8004192:	f003 fb82 	bl	800789a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8004196:	201a      	movs	r0, #26
 8004198:	f003 fb9b 	bl	80078d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800419c:	e050      	b.n	8004240 <HAL_TIM_PWM_MspInit+0x128>
  else if(htim_pwm->Instance==TIM2)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041a6:	d10c      	bne.n	80041c2 <HAL_TIM_PWM_MspInit+0xaa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80041a8:	4b28      	ldr	r3, [pc, #160]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 80041aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ac:	4a27      	ldr	r2, [pc, #156]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 80041ae:	f043 0301 	orr.w	r3, r3, #1
 80041b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80041b4:	4b25      	ldr	r3, [pc, #148]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 80041b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b8:	f003 0301 	and.w	r3, r3, #1
 80041bc:	61bb      	str	r3, [r7, #24]
 80041be:	69bb      	ldr	r3, [r7, #24]
}
 80041c0:	e03e      	b.n	8004240 <HAL_TIM_PWM_MspInit+0x128>
  else if(htim_pwm->Instance==TIM4)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a23      	ldr	r2, [pc, #140]	@ (8004254 <HAL_TIM_PWM_MspInit+0x13c>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d128      	bne.n	800421e <HAL_TIM_PWM_MspInit+0x106>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80041cc:	4b1f      	ldr	r3, [pc, #124]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 80041ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d0:	4a1e      	ldr	r2, [pc, #120]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 80041d2:	f043 0304 	orr.w	r3, r3, #4
 80041d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80041d8:	4b1c      	ldr	r3, [pc, #112]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 80041da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041dc:	f003 0304 	and.w	r3, r3, #4
 80041e0:	617b      	str	r3, [r7, #20]
 80041e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80041e4:	4b19      	ldr	r3, [pc, #100]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 80041e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041e8:	4a18      	ldr	r2, [pc, #96]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 80041ea:	f043 0310 	orr.w	r3, r3, #16
 80041ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80041f0:	4b16      	ldr	r3, [pc, #88]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 80041f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041f4:	f003 0310 	and.w	r3, r3, #16
 80041f8:	613b      	str	r3, [r7, #16]
 80041fa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80041fc:	2301      	movs	r3, #1
 80041fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004200:	2302      	movs	r3, #2
 8004202:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004204:	2300      	movs	r3, #0
 8004206:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004208:	2300      	movs	r3, #0
 800420a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800420c:	2302      	movs	r3, #2
 800420e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004210:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004214:	4619      	mov	r1, r3
 8004216:	480e      	ldr	r0, [pc, #56]	@ (8004250 <HAL_TIM_PWM_MspInit+0x138>)
 8004218:	f003 fc2e 	bl	8007a78 <HAL_GPIO_Init>
}
 800421c:	e010      	b.n	8004240 <HAL_TIM_PWM_MspInit+0x128>
  else if(htim_pwm->Instance==TIM15)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a0d      	ldr	r2, [pc, #52]	@ (8004258 <HAL_TIM_PWM_MspInit+0x140>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d10b      	bne.n	8004240 <HAL_TIM_PWM_MspInit+0x128>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004228:	4b08      	ldr	r3, [pc, #32]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 800422a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800422c:	4a07      	ldr	r2, [pc, #28]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 800422e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004232:	6613      	str	r3, [r2, #96]	@ 0x60
 8004234:	4b05      	ldr	r3, [pc, #20]	@ (800424c <HAL_TIM_PWM_MspInit+0x134>)
 8004236:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004238:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800423c:	60fb      	str	r3, [r7, #12]
 800423e:	68fb      	ldr	r3, [r7, #12]
}
 8004240:	bf00      	nop
 8004242:	3738      	adds	r7, #56	@ 0x38
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	40012c00 	.word	0x40012c00
 800424c:	40021000 	.word	0x40021000
 8004250:	48001000 	.word	0x48001000
 8004254:	40000800 	.word	0x40000800
 8004258:	40014000 	.word	0x40014000

0800425c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a16      	ldr	r2, [pc, #88]	@ (80042c4 <HAL_TIM_Base_MspInit+0x68>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d10c      	bne.n	8004288 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800426e:	4b16      	ldr	r3, [pc, #88]	@ (80042c8 <HAL_TIM_Base_MspInit+0x6c>)
 8004270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004272:	4a15      	ldr	r2, [pc, #84]	@ (80042c8 <HAL_TIM_Base_MspInit+0x6c>)
 8004274:	f043 0302 	orr.w	r3, r3, #2
 8004278:	6593      	str	r3, [r2, #88]	@ 0x58
 800427a:	4b13      	ldr	r3, [pc, #76]	@ (80042c8 <HAL_TIM_Base_MspInit+0x6c>)
 800427c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	60fb      	str	r3, [r7, #12]
 8004284:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8004286:	e018      	b.n	80042ba <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM17)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a0f      	ldr	r2, [pc, #60]	@ (80042cc <HAL_TIM_Base_MspInit+0x70>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d113      	bne.n	80042ba <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8004292:	4b0d      	ldr	r3, [pc, #52]	@ (80042c8 <HAL_TIM_Base_MspInit+0x6c>)
 8004294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004296:	4a0c      	ldr	r2, [pc, #48]	@ (80042c8 <HAL_TIM_Base_MspInit+0x6c>)
 8004298:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800429c:	6613      	str	r3, [r2, #96]	@ 0x60
 800429e:	4b0a      	ldr	r3, [pc, #40]	@ (80042c8 <HAL_TIM_Base_MspInit+0x6c>)
 80042a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042a6:	60bb      	str	r3, [r7, #8]
 80042a8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80042aa:	2200      	movs	r2, #0
 80042ac:	2100      	movs	r1, #0
 80042ae:	201a      	movs	r0, #26
 80042b0:	f003 faf3 	bl	800789a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80042b4:	201a      	movs	r0, #26
 80042b6:	f003 fb0c 	bl	80078d2 <HAL_NVIC_EnableIRQ>
}
 80042ba:	bf00      	nop
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	40000400 	.word	0x40000400
 80042c8:	40021000 	.word	0x40021000
 80042cc:	40014800 	.word	0x40014800

080042d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b08e      	sub	sp, #56	@ 0x38
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	605a      	str	r2, [r3, #4]
 80042e2:	609a      	str	r2, [r3, #8]
 80042e4:	60da      	str	r2, [r3, #12]
 80042e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a66      	ldr	r2, [pc, #408]	@ (8004488 <HAL_TIM_MspPostInit+0x1b8>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d11d      	bne.n	800432e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80042f2:	4b66      	ldr	r3, [pc, #408]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 80042f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042f6:	4a65      	ldr	r2, [pc, #404]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 80042f8:	f043 0310 	orr.w	r3, r3, #16
 80042fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042fe:	4b63      	ldr	r3, [pc, #396]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 8004300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004302:	f003 0310 	and.w	r3, r3, #16
 8004306:	623b      	str	r3, [r7, #32]
 8004308:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PE12     ------> TIM1_CH3N
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800430a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800430e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004310:	2302      	movs	r3, #2
 8004312:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004314:	2300      	movs	r3, #0
 8004316:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004318:	2300      	movs	r3, #0
 800431a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800431c:	2301      	movs	r3, #1
 800431e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004320:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004324:	4619      	mov	r1, r3
 8004326:	485a      	ldr	r0, [pc, #360]	@ (8004490 <HAL_TIM_MspPostInit+0x1c0>)
 8004328:	f003 fba6 	bl	8007a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 800432c:	e0a7      	b.n	800447e <HAL_TIM_MspPostInit+0x1ae>
  else if(htim->Instance==TIM2)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004336:	d13a      	bne.n	80043ae <HAL_TIM_MspPostInit+0xde>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004338:	4b54      	ldr	r3, [pc, #336]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 800433a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800433c:	4a53      	ldr	r2, [pc, #332]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 800433e:	f043 0301 	orr.w	r3, r3, #1
 8004342:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004344:	4b51      	ldr	r3, [pc, #324]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 8004346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	61fb      	str	r3, [r7, #28]
 800434e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004350:	4b4e      	ldr	r3, [pc, #312]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 8004352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004354:	4a4d      	ldr	r2, [pc, #308]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 8004356:	f043 0302 	orr.w	r3, r3, #2
 800435a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800435c:	4b4b      	ldr	r3, [pc, #300]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 800435e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	61bb      	str	r3, [r7, #24]
 8004366:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004368:	2301      	movs	r3, #1
 800436a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800436c:	2302      	movs	r3, #2
 800436e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004370:	2300      	movs	r3, #0
 8004372:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004374:	2300      	movs	r3, #0
 8004376:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004378:	2301      	movs	r3, #1
 800437a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800437c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004380:	4619      	mov	r1, r3
 8004382:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004386:	f003 fb77 	bl	8007a78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800438a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800438e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004390:	2302      	movs	r3, #2
 8004392:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004394:	2300      	movs	r3, #0
 8004396:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004398:	2300      	movs	r3, #0
 800439a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800439c:	2301      	movs	r3, #1
 800439e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043a4:	4619      	mov	r1, r3
 80043a6:	483b      	ldr	r0, [pc, #236]	@ (8004494 <HAL_TIM_MspPostInit+0x1c4>)
 80043a8:	f003 fb66 	bl	8007a78 <HAL_GPIO_Init>
}
 80043ac:	e067      	b.n	800447e <HAL_TIM_MspPostInit+0x1ae>
  else if(htim->Instance==TIM3)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a39      	ldr	r2, [pc, #228]	@ (8004498 <HAL_TIM_MspPostInit+0x1c8>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d11d      	bne.n	80043f4 <HAL_TIM_MspPostInit+0x124>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043b8:	4b34      	ldr	r3, [pc, #208]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 80043ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043bc:	4a33      	ldr	r2, [pc, #204]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 80043be:	f043 0304 	orr.w	r3, r3, #4
 80043c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043c4:	4b31      	ldr	r3, [pc, #196]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 80043c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	617b      	str	r3, [r7, #20]
 80043ce:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80043d0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80043d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043d6:	2302      	movs	r3, #2
 80043d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043da:	2300      	movs	r3, #0
 80043dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043de:	2300      	movs	r3, #0
 80043e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80043e2:	2302      	movs	r3, #2
 80043e4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043ea:	4619      	mov	r1, r3
 80043ec:	482b      	ldr	r0, [pc, #172]	@ (800449c <HAL_TIM_MspPostInit+0x1cc>)
 80043ee:	f003 fb43 	bl	8007a78 <HAL_GPIO_Init>
}
 80043f2:	e044      	b.n	800447e <HAL_TIM_MspPostInit+0x1ae>
  else if(htim->Instance==TIM4)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a29      	ldr	r2, [pc, #164]	@ (80044a0 <HAL_TIM_MspPostInit+0x1d0>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d11d      	bne.n	800443a <HAL_TIM_MspPostInit+0x16a>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80043fe:	4b23      	ldr	r3, [pc, #140]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 8004400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004402:	4a22      	ldr	r2, [pc, #136]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 8004404:	f043 0308 	orr.w	r3, r3, #8
 8004408:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800440a:	4b20      	ldr	r3, [pc, #128]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 800440c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800440e:	f003 0308 	and.w	r3, r3, #8
 8004412:	613b      	str	r3, [r7, #16]
 8004414:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004416:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800441a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800441c:	2302      	movs	r3, #2
 800441e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004420:	2300      	movs	r3, #0
 8004422:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004424:	2300      	movs	r3, #0
 8004426:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004428:	2302      	movs	r3, #2
 800442a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800442c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004430:	4619      	mov	r1, r3
 8004432:	481c      	ldr	r0, [pc, #112]	@ (80044a4 <HAL_TIM_MspPostInit+0x1d4>)
 8004434:	f003 fb20 	bl	8007a78 <HAL_GPIO_Init>
}
 8004438:	e021      	b.n	800447e <HAL_TIM_MspPostInit+0x1ae>
  else if(htim->Instance==TIM15)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a1a      	ldr	r2, [pc, #104]	@ (80044a8 <HAL_TIM_MspPostInit+0x1d8>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d11c      	bne.n	800447e <HAL_TIM_MspPostInit+0x1ae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004444:	4b11      	ldr	r3, [pc, #68]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 8004446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004448:	4a10      	ldr	r2, [pc, #64]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 800444a:	f043 0302 	orr.w	r3, r3, #2
 800444e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004450:	4b0e      	ldr	r3, [pc, #56]	@ (800448c <HAL_TIM_MspPostInit+0x1bc>)
 8004452:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	60fb      	str	r3, [r7, #12]
 800445a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800445c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004460:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004462:	2302      	movs	r3, #2
 8004464:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004466:	2300      	movs	r3, #0
 8004468:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800446a:	2300      	movs	r3, #0
 800446c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800446e:	230e      	movs	r3, #14
 8004470:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004472:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004476:	4619      	mov	r1, r3
 8004478:	4806      	ldr	r0, [pc, #24]	@ (8004494 <HAL_TIM_MspPostInit+0x1c4>)
 800447a:	f003 fafd 	bl	8007a78 <HAL_GPIO_Init>
}
 800447e:	bf00      	nop
 8004480:	3738      	adds	r7, #56	@ 0x38
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	40012c00 	.word	0x40012c00
 800448c:	40021000 	.word	0x40021000
 8004490:	48001000 	.word	0x48001000
 8004494:	48000400 	.word	0x48000400
 8004498:	40000400 	.word	0x40000400
 800449c:	48000800 	.word	0x48000800
 80044a0:	40000800 	.word	0x40000800
 80044a4:	48000c00 	.word	0x48000c00
 80044a8:	40014000 	.word	0x40014000

080044ac <HAL_SAI_MspInit>:

static uint32_t SAI1_client =0;
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b08a      	sub	sp, #40	@ 0x28
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a50      	ldr	r2, [pc, #320]	@ (80045fc <HAL_SAI_MspInit+0x150>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d124      	bne.n	8004508 <HAL_SAI_MspInit+0x5c>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 80044be:	4b50      	ldr	r3, [pc, #320]	@ (8004600 <HAL_SAI_MspInit+0x154>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10b      	bne.n	80044de <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80044c6:	4b4f      	ldr	r3, [pc, #316]	@ (8004604 <HAL_SAI_MspInit+0x158>)
 80044c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ca:	4a4e      	ldr	r2, [pc, #312]	@ (8004604 <HAL_SAI_MspInit+0x158>)
 80044cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80044d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80044d2:	4b4c      	ldr	r3, [pc, #304]	@ (8004604 <HAL_SAI_MspInit+0x158>)
 80044d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044da:	613b      	str	r3, [r7, #16]
 80044dc:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80044de:	4b48      	ldr	r3, [pc, #288]	@ (8004600 <HAL_SAI_MspInit+0x154>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	3301      	adds	r3, #1
 80044e4:	4a46      	ldr	r2, [pc, #280]	@ (8004600 <HAL_SAI_MspInit+0x154>)
 80044e6:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80044e8:	2374      	movs	r3, #116	@ 0x74
 80044ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ec:	2302      	movs	r3, #2
 80044ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f0:	2300      	movs	r3, #0
 80044f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044f4:	2300      	movs	r3, #0
 80044f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80044f8:	230d      	movs	r3, #13
 80044fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80044fc:	f107 0314 	add.w	r3, r7, #20
 8004500:	4619      	mov	r1, r3
 8004502:	4841      	ldr	r0, [pc, #260]	@ (8004608 <HAL_SAI_MspInit+0x15c>)
 8004504:	f003 fab8 	bl	8007a78 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a3f      	ldr	r2, [pc, #252]	@ (800460c <HAL_SAI_MspInit+0x160>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d135      	bne.n	800457e <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8004512:	4b3b      	ldr	r3, [pc, #236]	@ (8004600 <HAL_SAI_MspInit+0x154>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d10b      	bne.n	8004532 <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800451a:	4b3a      	ldr	r3, [pc, #232]	@ (8004604 <HAL_SAI_MspInit+0x158>)
 800451c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800451e:	4a39      	ldr	r2, [pc, #228]	@ (8004604 <HAL_SAI_MspInit+0x158>)
 8004520:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004524:	6613      	str	r3, [r2, #96]	@ 0x60
 8004526:	4b37      	ldr	r3, [pc, #220]	@ (8004604 <HAL_SAI_MspInit+0x158>)
 8004528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800452a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800452e:	60fb      	str	r3, [r7, #12]
 8004530:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8004532:	4b33      	ldr	r3, [pc, #204]	@ (8004600 <HAL_SAI_MspInit+0x154>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	3301      	adds	r3, #1
 8004538:	4a31      	ldr	r2, [pc, #196]	@ (8004600 <HAL_SAI_MspInit+0x154>)
 800453a:	6013      	str	r3, [r2, #0]
    PE3     ------> SAI1_SD_B
    PF7     ------> SAI1_MCLK_B
    PF8     ------> SAI1_SCK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800453c:	2308      	movs	r3, #8
 800453e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004540:	2302      	movs	r3, #2
 8004542:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004544:	2300      	movs	r3, #0
 8004546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004548:	2300      	movs	r3, #0
 800454a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800454c:	230d      	movs	r3, #13
 800454e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004550:	f107 0314 	add.w	r3, r7, #20
 8004554:	4619      	mov	r1, r3
 8004556:	482c      	ldr	r0, [pc, #176]	@ (8004608 <HAL_SAI_MspInit+0x15c>)
 8004558:	f003 fa8e 	bl	8007a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800455c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8004560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004562:	2302      	movs	r3, #2
 8004564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004566:	2300      	movs	r3, #0
 8004568:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800456a:	2300      	movs	r3, #0
 800456c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800456e:	230d      	movs	r3, #13
 8004570:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004572:	f107 0314 	add.w	r3, r7, #20
 8004576:	4619      	mov	r1, r3
 8004578:	4825      	ldr	r0, [pc, #148]	@ (8004610 <HAL_SAI_MspInit+0x164>)
 800457a:	f003 fa7d 	bl	8007a78 <HAL_GPIO_Init>

    }
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a24      	ldr	r2, [pc, #144]	@ (8004614 <HAL_SAI_MspInit+0x168>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d135      	bne.n	80045f4 <HAL_SAI_MspInit+0x148>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8004588:	4b23      	ldr	r3, [pc, #140]	@ (8004618 <HAL_SAI_MspInit+0x16c>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d10b      	bne.n	80045a8 <HAL_SAI_MspInit+0xfc>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8004590:	4b1c      	ldr	r3, [pc, #112]	@ (8004604 <HAL_SAI_MspInit+0x158>)
 8004592:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004594:	4a1b      	ldr	r2, [pc, #108]	@ (8004604 <HAL_SAI_MspInit+0x158>)
 8004596:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800459a:	6613      	str	r3, [r2, #96]	@ 0x60
 800459c:	4b19      	ldr	r3, [pc, #100]	@ (8004604 <HAL_SAI_MspInit+0x158>)
 800459e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045a4:	60bb      	str	r3, [r7, #8]
 80045a6:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 80045a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004618 <HAL_SAI_MspInit+0x16c>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	3301      	adds	r3, #1
 80045ae:	4a1a      	ldr	r2, [pc, #104]	@ (8004618 <HAL_SAI_MspInit+0x16c>)
 80045b0:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB15     ------> SAI2_SD_A
    PC6     ------> SAI2_MCLK_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80045b2:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80045b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b8:	2302      	movs	r3, #2
 80045ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045bc:	2300      	movs	r3, #0
 80045be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045c0:	2300      	movs	r3, #0
 80045c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80045c4:	230d      	movs	r3, #13
 80045c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045c8:	f107 0314 	add.w	r3, r7, #20
 80045cc:	4619      	mov	r1, r3
 80045ce:	4813      	ldr	r0, [pc, #76]	@ (800461c <HAL_SAI_MspInit+0x170>)
 80045d0:	f003 fa52 	bl	8007a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80045d4:	2340      	movs	r3, #64	@ 0x40
 80045d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045d8:	2302      	movs	r3, #2
 80045da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045dc:	2300      	movs	r3, #0
 80045de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045e0:	2300      	movs	r3, #0
 80045e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80045e4:	230d      	movs	r3, #13
 80045e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045e8:	f107 0314 	add.w	r3, r7, #20
 80045ec:	4619      	mov	r1, r3
 80045ee:	480c      	ldr	r0, [pc, #48]	@ (8004620 <HAL_SAI_MspInit+0x174>)
 80045f0:	f003 fa42 	bl	8007a78 <HAL_GPIO_Init>

    }
}
 80045f4:	bf00      	nop
 80045f6:	3728      	adds	r7, #40	@ 0x28
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	40015404 	.word	0x40015404
 8004600:	20000a7c 	.word	0x20000a7c
 8004604:	40021000 	.word	0x40021000
 8004608:	48001000 	.word	0x48001000
 800460c:	40015424 	.word	0x40015424
 8004610:	48001400 	.word	0x48001400
 8004614:	40015804 	.word	0x40015804
 8004618:	20000a80 	.word	0x20000a80
 800461c:	48000400 	.word	0x48000400
 8004620:	48000800 	.word	0x48000800

08004624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004624:	b480      	push	{r7}
 8004626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004628:	bf00      	nop
 800462a:	e7fd      	b.n	8004628 <NMI_Handler+0x4>

0800462c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800462c:	b480      	push	{r7}
 800462e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004630:	bf00      	nop
 8004632:	e7fd      	b.n	8004630 <HardFault_Handler+0x4>

08004634 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004638:	bf00      	nop
 800463a:	e7fd      	b.n	8004638 <MemManage_Handler+0x4>

0800463c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004640:	bf00      	nop
 8004642:	e7fd      	b.n	8004640 <BusFault_Handler+0x4>

08004644 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004644:	b480      	push	{r7}
 8004646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004648:	bf00      	nop
 800464a:	e7fd      	b.n	8004648 <UsageFault_Handler+0x4>

0800464c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004650:	bf00      	nop
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr

0800465a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800465a:	b480      	push	{r7}
 800465c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800465e:	bf00      	nop
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr

08004668 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004668:	b480      	push	{r7}
 800466a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800466c:	bf00      	nop
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr

08004676 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800467a:	f001 ff73 	bl	8006564 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800467e:	bf00      	nop
 8004680:	bd80      	pop	{r7, pc}
	...

08004684 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8004688:	2020      	movs	r0, #32
 800468a:	f003 fbb7 	bl	8007dfc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  LoRaRecieve = 1;
 800468e:	4b02      	ldr	r3, [pc, #8]	@ (8004698 <EXTI9_5_IRQHandler+0x14>)
 8004690:	2201      	movs	r2, #1
 8004692:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004694:	bf00      	nop
 8004696:	bd80      	pop	{r7, pc}
 8004698:	20000a7a 	.word	0x20000a7a

0800469c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80046a0:	4803      	ldr	r0, [pc, #12]	@ (80046b0 <TIM1_TRG_COM_TIM17_IRQHandler+0x14>)
 80046a2:	f009 f8ff 	bl	800d8a4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 80046a6:	4803      	ldr	r0, [pc, #12]	@ (80046b4 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 80046a8:	f009 f8fc 	bl	800d8a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80046ac:	bf00      	nop
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	20000898 	.word	0x20000898
 80046b4:	20000a14 	.word	0x20000a14

080046b8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80046bc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80046c0:	f003 fb9c 	bl	8007dfc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  KeyPadSelect = 1;
 80046c4:	4b02      	ldr	r3, [pc, #8]	@ (80046d0 <EXTI15_10_IRQHandler+0x18>)
 80046c6:	2201      	movs	r2, #1
 80046c8:	701a      	strb	r2, [r3, #0]


  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80046ca:	bf00      	nop
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	20000a79 	.word	0x20000a79

080046d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80046d4:	b480      	push	{r7}
 80046d6:	af00      	add	r7, sp, #0
  return 1;
 80046d8:	2301      	movs	r3, #1
}
 80046da:	4618      	mov	r0, r3
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <_kill>:

int _kill(int pid, int sig)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80046ee:	f00c f815 	bl	801071c <__errno>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2216      	movs	r2, #22
 80046f6:	601a      	str	r2, [r3, #0]
  return -1;
 80046f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3708      	adds	r7, #8
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <_exit>:

void _exit (int status)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800470c:	f04f 31ff 	mov.w	r1, #4294967295
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f7ff ffe7 	bl	80046e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004716:	bf00      	nop
 8004718:	e7fd      	b.n	8004716 <_exit+0x12>

0800471a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800471a:	b580      	push	{r7, lr}
 800471c:	b086      	sub	sp, #24
 800471e:	af00      	add	r7, sp, #0
 8004720:	60f8      	str	r0, [r7, #12]
 8004722:	60b9      	str	r1, [r7, #8]
 8004724:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004726:	2300      	movs	r3, #0
 8004728:	617b      	str	r3, [r7, #20]
 800472a:	e00a      	b.n	8004742 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800472c:	f3af 8000 	nop.w
 8004730:	4601      	mov	r1, r0
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	1c5a      	adds	r2, r3, #1
 8004736:	60ba      	str	r2, [r7, #8]
 8004738:	b2ca      	uxtb	r2, r1
 800473a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	3301      	adds	r3, #1
 8004740:	617b      	str	r3, [r7, #20]
 8004742:	697a      	ldr	r2, [r7, #20]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	429a      	cmp	r2, r3
 8004748:	dbf0      	blt.n	800472c <_read+0x12>
  }

  return len;
 800474a:	687b      	ldr	r3, [r7, #4]
}
 800474c:	4618      	mov	r0, r3
 800474e:	3718      	adds	r7, #24
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b086      	sub	sp, #24
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004760:	2300      	movs	r3, #0
 8004762:	617b      	str	r3, [r7, #20]
 8004764:	e009      	b.n	800477a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	1c5a      	adds	r2, r3, #1
 800476a:	60ba      	str	r2, [r7, #8]
 800476c:	781b      	ldrb	r3, [r3, #0]
 800476e:	4618      	mov	r0, r3
 8004770:	f7ff f99c 	bl	8003aac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	3301      	adds	r3, #1
 8004778:	617b      	str	r3, [r7, #20]
 800477a:	697a      	ldr	r2, [r7, #20]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	429a      	cmp	r2, r3
 8004780:	dbf1      	blt.n	8004766 <_write+0x12>
  }
  return len;
 8004782:	687b      	ldr	r3, [r7, #4]
}
 8004784:	4618      	mov	r0, r3
 8004786:	3718      	adds	r7, #24
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <_close>:

int _close(int file)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004794:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004798:	4618      	mov	r0, r3
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80047b4:	605a      	str	r2, [r3, #4]
  return 0;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <_isatty>:

int _isatty(int file)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80047cc:	2301      	movs	r3, #1
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr

080047da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80047da:	b480      	push	{r7}
 80047dc:	b085      	sub	sp, #20
 80047de:	af00      	add	r7, sp, #0
 80047e0:	60f8      	str	r0, [r7, #12]
 80047e2:	60b9      	str	r1, [r7, #8]
 80047e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80047fc:	4a14      	ldr	r2, [pc, #80]	@ (8004850 <_sbrk+0x5c>)
 80047fe:	4b15      	ldr	r3, [pc, #84]	@ (8004854 <_sbrk+0x60>)
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004808:	4b13      	ldr	r3, [pc, #76]	@ (8004858 <_sbrk+0x64>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d102      	bne.n	8004816 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004810:	4b11      	ldr	r3, [pc, #68]	@ (8004858 <_sbrk+0x64>)
 8004812:	4a12      	ldr	r2, [pc, #72]	@ (800485c <_sbrk+0x68>)
 8004814:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004816:	4b10      	ldr	r3, [pc, #64]	@ (8004858 <_sbrk+0x64>)
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4413      	add	r3, r2
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	429a      	cmp	r2, r3
 8004822:	d207      	bcs.n	8004834 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004824:	f00b ff7a 	bl	801071c <__errno>
 8004828:	4603      	mov	r3, r0
 800482a:	220c      	movs	r2, #12
 800482c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800482e:	f04f 33ff 	mov.w	r3, #4294967295
 8004832:	e009      	b.n	8004848 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004834:	4b08      	ldr	r3, [pc, #32]	@ (8004858 <_sbrk+0x64>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800483a:	4b07      	ldr	r3, [pc, #28]	@ (8004858 <_sbrk+0x64>)
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4413      	add	r3, r2
 8004842:	4a05      	ldr	r2, [pc, #20]	@ (8004858 <_sbrk+0x64>)
 8004844:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004846:	68fb      	ldr	r3, [r7, #12]
}
 8004848:	4618      	mov	r0, r3
 800484a:	3718      	adds	r7, #24
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}
 8004850:	200a0000 	.word	0x200a0000
 8004854:	00000400 	.word	0x00000400
 8004858:	20000a84 	.word	0x20000a84
 800485c:	20000bf8 	.word	0x20000bf8

08004860 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004860:	b480      	push	{r7}
 8004862:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004864:	4b06      	ldr	r3, [pc, #24]	@ (8004880 <SystemInit+0x20>)
 8004866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800486a:	4a05      	ldr	r2, [pc, #20]	@ (8004880 <SystemInit+0x20>)
 800486c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004870:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004874:	bf00      	nop
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	e000ed00 	.word	0xe000ed00

08004884 <ptr_8to16>:
static UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p);
#ifdef UGUI_USE_UTF8
static UG_U16 _UG_DecodeUTF8(char **str);
#endif

static UG_U16 ptr_8to16(const UG_U8* p){
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  UG_U16 d = *p++;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	1c5a      	adds	r2, r3, #1
 8004890:	607a      	str	r2, [r7, #4]
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	81fb      	strh	r3, [r7, #14]
  return ((d<<8) | *p);
 8004896:	89fb      	ldrh	r3, [r7, #14]
 8004898:	021b      	lsls	r3, r3, #8
 800489a:	b21a      	sxth	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	b21b      	sxth	r3, r3
 80048a2:	4313      	orrs	r3, r2
 80048a4:	b21b      	sxth	r3, r3
 80048a6:	b29b      	uxth	r3, r3
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3714      	adds	r7, #20
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr

080048b4 <UG_Init>:

/* Pointer to the gui */
static UG_GUI* gui;

UG_S16 UG_Init( UG_GUI* g, UG_DEVICE *device )
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
   UG_U8 i;

   g->device = device;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	601a      	str	r2, [r3, #0]
#if defined(UGUI_USE_CONSOLE)
   g->console.x_start = 4;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2204      	movs	r2, #4
 80048c8:	839a      	strh	r2, [r3, #28]
   g->console.y_start = 4;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2204      	movs	r2, #4
 80048ce:	83da      	strh	r2, [r3, #30]
   g->console.x_end = g->device->x_dim - g->console.x_start-1;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80048d8:	b29a      	uxth	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	3b01      	subs	r3, #1
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	b21a      	sxth	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	841a      	strh	r2, [r3, #32]
   g->console.y_end = g->device->y_dim - g->console.x_start-1;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80048f8:	b29a      	uxth	r2, r3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8004900:	b29b      	uxth	r3, r3
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	b29b      	uxth	r3, r3
 8004906:	3b01      	subs	r3, #1
 8004908:	b29b      	uxth	r3, r3
 800490a:	b21a      	sxth	r2, r3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	845a      	strh	r2, [r3, #34]	@ 0x22
   g->console.x_pos = g->console.x_end;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	831a      	strh	r2, [r3, #24]
   g->console.y_pos = g->console.y_end;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	@ 0x22
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	835a      	strh	r2, [r3, #26]
#endif
   g->char_h_space = 1;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
   g->char_v_space = 1;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
   g->font=NULL;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	629a      	str	r2, [r3, #40]	@ 0x28
   g->currentFont.bytes_per_char = 0;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	861a      	strh	r2, [r3, #48]	@ 0x30
   g->currentFont.char_height = 0;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   g->currentFont.char_width = 0;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
   g->currentFont.number_of_chars = 0;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	865a      	strh	r2, [r3, #50]	@ 0x32
   g->currentFont.number_of_offsets = 0;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	869a      	strh	r2, [r3, #52]	@ 0x34
   g->currentFont.widths = NULL;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	639a      	str	r2, [r3, #56]	@ 0x38
   g->currentFont.offsets = NULL;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	63da      	str	r2, [r3, #60]	@ 0x3c
   g->currentFont.data = NULL;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	641a      	str	r2, [r3, #64]	@ 0x40
   g->currentFont.font = NULL;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	645a      	str	r2, [r3, #68]	@ 0x44
   g->desktop_color = C_DESKTOP_COLOR;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f645 425d 	movw	r2, #23645	@ 0x5c5d
 800497a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
   g->fore_color = C_WHITE;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004984:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
   g->back_color = C_BLACK;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
   g->next_window = NULL;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	60da      	str	r2, [r3, #12]
   g->active_window = NULL;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	611a      	str	r2, [r3, #16]
   g->last_window = NULL;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	615a      	str	r2, [r3, #20]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 80049a2:	2300      	movs	r3, #0
 80049a4:	73fb      	strb	r3, [r7, #15]
 80049a6:	e010      	b.n	80049ca <UG_Init+0x116>
   {
      g->driver[i].driver = NULL;
 80049a8:	7bfb      	ldrb	r3, [r7, #15]
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	330a      	adds	r3, #10
 80049ae:	00db      	lsls	r3, r3, #3
 80049b0:	4413      	add	r3, r2
 80049b2:	2200      	movs	r2, #0
 80049b4:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 80049b6:	7bfb      	ldrb	r3, [r7, #15]
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	330a      	adds	r3, #10
 80049bc:	00db      	lsls	r3, r3, #3
 80049be:	4413      	add	r3, r2
 80049c0:	2200      	movs	r2, #0
 80049c2:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 80049c4:	7bfb      	ldrb	r3, [r7, #15]
 80049c6:	3301      	adds	r3, #1
 80049c8:	73fb      	strb	r3, [r7, #15]
 80049ca:	7bfb      	ldrb	r3, [r7, #15]
 80049cc:	2b03      	cmp	r3, #3
 80049ce:	d9eb      	bls.n	80049a8 <UG_Init+0xf4>
   }

   gui = g;
 80049d0:	4a04      	ldr	r2, [pc, #16]	@ (80049e4 <UG_Init+0x130>)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6013      	str	r3, [r2, #0]
   return 1;
 80049d6:	2301      	movs	r3, #1
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3714      	adds	r7, #20
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr
 80049e4:	20000a88 	.word	0x20000a88

080049e8 <UG_FontSelect>:

/*
 * Sets the GUI font
 */
void UG_FontSelect( UG_FONT* font )
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  gui->font = font;
 80049f0:	4b04      	ldr	r3, [pc, #16]	@ (8004a04 <UG_FontSelect+0x1c>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr
 8004a04:	20000a88 	.word	0x20000a88

08004a08 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af02      	add	r7, sp, #8
 8004a0e:	4603      	mov	r3, r0
 8004a10:	80fb      	strh	r3, [r7, #6]
   UG_FillFrame(0,0,gui->device->x_dim-1,gui->device->y_dim-1,c);
 8004a12:	4b0e      	ldr	r3, [pc, #56]	@ (8004a4c <UG_FillScreen+0x44>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	b21a      	sxth	r2, r3
 8004a24:	4b09      	ldr	r3, [pc, #36]	@ (8004a4c <UG_FillScreen+0x44>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	3b01      	subs	r3, #1
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	b219      	sxth	r1, r3
 8004a36:	88fb      	ldrh	r3, [r7, #6]
 8004a38:	9300      	str	r3, [sp, #0]
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	2100      	movs	r1, #0
 8004a3e:	2000      	movs	r0, #0
 8004a40:	f000 f806 	bl	8004a50 <UG_FillFrame>
}
 8004a44:	bf00      	nop
 8004a46:	3708      	adds	r7, #8
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	20000a88 	.word	0x20000a88

08004a50 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8004a50:	b590      	push	{r4, r7, lr}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	4604      	mov	r4, r0
 8004a58:	4608      	mov	r0, r1
 8004a5a:	4611      	mov	r1, r2
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	4623      	mov	r3, r4
 8004a60:	80fb      	strh	r3, [r7, #6]
 8004a62:	4603      	mov	r3, r0
 8004a64:	80bb      	strh	r3, [r7, #4]
 8004a66:	460b      	mov	r3, r1
 8004a68:	807b      	strh	r3, [r7, #2]
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	803b      	strh	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 8004a6e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004a72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	da05      	bge.n	8004a86 <UG_FillFrame+0x36>
     swap(x1,x2);
 8004a7a:	88fb      	ldrh	r3, [r7, #6]
 8004a7c:	817b      	strh	r3, [r7, #10]
 8004a7e:	887b      	ldrh	r3, [r7, #2]
 8004a80:	80fb      	strh	r3, [r7, #6]
 8004a82:	897b      	ldrh	r3, [r7, #10]
 8004a84:	807b      	strh	r3, [r7, #2]
   if ( y2 < y1 )
 8004a86:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004a8a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	da05      	bge.n	8004a9e <UG_FillFrame+0x4e>
     swap(y1,y2);
 8004a92:	88bb      	ldrh	r3, [r7, #4]
 8004a94:	813b      	strh	r3, [r7, #8]
 8004a96:	883b      	ldrh	r3, [r7, #0]
 8004a98:	80bb      	strh	r3, [r7, #4]
 8004a9a:	893b      	ldrh	r3, [r7, #8]
 8004a9c:	803b      	strh	r3, [r7, #0]
//   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
//   {
//      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
//   }

   for( m=y1; m<=y2; m++ )
 8004a9e:	88bb      	ldrh	r3, [r7, #4]
 8004aa0:	81bb      	strh	r3, [r7, #12]
 8004aa2:	e01e      	b.n	8004ae2 <UG_FillFrame+0x92>
   {
      for( n=x1; n<=x2; n++ )
 8004aa4:	88fb      	ldrh	r3, [r7, #6]
 8004aa6:	81fb      	strh	r3, [r7, #14]
 8004aa8:	e00f      	b.n	8004aca <UG_FillFrame+0x7a>
      {
         gui->device->pset(n,m,c);
 8004aaa:	4b13      	ldr	r3, [pc, #76]	@ (8004af8 <UG_FillFrame+0xa8>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	8c3a      	ldrh	r2, [r7, #32]
 8004ab4:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8004ab8:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8004abc:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 8004abe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	81fb      	strh	r3, [r7, #14]
 8004aca:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004ace:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	dde9      	ble.n	8004aaa <UG_FillFrame+0x5a>
   for( m=y1; m<=y2; m++ )
 8004ad6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	3301      	adds	r3, #1
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	81bb      	strh	r3, [r7, #12]
 8004ae2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004ae6:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	ddda      	ble.n	8004aa4 <UG_FillFrame+0x54>
      }
   }
}
 8004aee:	bf00      	nop
 8004af0:	bf00      	nop
 8004af2:	3714      	adds	r7, #20
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd90      	pop	{r4, r7, pc}
 8004af8:	20000a88 	.word	0x20000a88

08004afc <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8004afc:	b5b0      	push	{r4, r5, r7, lr}
 8004afe:	b08a      	sub	sp, #40	@ 0x28
 8004b00:	af02      	add	r7, sp, #8
 8004b02:	4604      	mov	r4, r0
 8004b04:	4608      	mov	r0, r1
 8004b06:	4611      	mov	r1, r2
 8004b08:	461a      	mov	r2, r3
 8004b0a:	4623      	mov	r3, r4
 8004b0c:	80fb      	strh	r3, [r7, #6]
 8004b0e:	4603      	mov	r3, r0
 8004b10:	80bb      	strh	r3, [r7, #4]
 8004b12:	460b      	mov	r3, r1
 8004b14:	807b      	strh	r3, [r7, #2]
 8004b16:	4613      	mov	r3, r2
 8004b18:	803b      	strh	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 8004b1a:	4b67      	ldr	r3, [pc, #412]	@ (8004cb8 <UG_DrawLine+0x1bc>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d013      	beq.n	8004b52 <UG_DrawLine+0x56>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8004b2a:	4b63      	ldr	r3, [pc, #396]	@ (8004cb8 <UG_DrawLine+0x1bc>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b30:	461d      	mov	r5, r3
 8004b32:	f9b7 4000 	ldrsh.w	r4, [r7]
 8004b36:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004b3a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004b3e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004b42:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004b44:	9300      	str	r3, [sp, #0]
 8004b46:	4623      	mov	r3, r4
 8004b48:	47a8      	blx	r5
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 80ae 	beq.w	8004cae <UG_DrawLine+0x1b2>
   }

   dx = x2 - x1;
 8004b52:	887a      	ldrh	r2, [r7, #2]
 8004b54:	88fb      	ldrh	r3, [r7, #6]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	82bb      	strh	r3, [r7, #20]
   dy = y2 - y1;
 8004b5c:	883a      	ldrh	r2, [r7, #0]
 8004b5e:	88bb      	ldrh	r3, [r7, #4]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	827b      	strh	r3, [r7, #18]
   dxabs = (dx>0)?dx:-dx;
 8004b66:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	bfb8      	it	lt
 8004b6e:	425b      	neglt	r3, r3
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	823b      	strh	r3, [r7, #16]
   dyabs = (dy>0)?dy:-dy;
 8004b74:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	bfb8      	it	lt
 8004b7c:	425b      	neglt	r3, r3
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	81fb      	strh	r3, [r7, #14]
   sgndx = (dx>0)?1:-1;
 8004b82:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	dd01      	ble.n	8004b8e <UG_DrawLine+0x92>
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e001      	b.n	8004b92 <UG_DrawLine+0x96>
 8004b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b92:	81bb      	strh	r3, [r7, #12]
   sgndy = (dy>0)?1:-1;
 8004b94:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	dd01      	ble.n	8004ba0 <UG_DrawLine+0xa4>
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e001      	b.n	8004ba4 <UG_DrawLine+0xa8>
 8004ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ba4:	817b      	strh	r3, [r7, #10]
   x = dyabs >> 1;
 8004ba6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004baa:	105b      	asrs	r3, r3, #1
 8004bac:	83bb      	strh	r3, [r7, #28]
   y = dxabs >> 1;
 8004bae:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004bb2:	105b      	asrs	r3, r3, #1
 8004bb4:	837b      	strh	r3, [r7, #26]
   drawx = x1;
 8004bb6:	88fb      	ldrh	r3, [r7, #6]
 8004bb8:	833b      	strh	r3, [r7, #24]
   drawy = y1;
 8004bba:	88bb      	ldrh	r3, [r7, #4]
 8004bbc:	82fb      	strh	r3, [r7, #22]

   gui->device->pset(drawx, drawy,c);
 8004bbe:	4b3e      	ldr	r3, [pc, #248]	@ (8004cb8 <UG_DrawLine+0x1bc>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8004bc8:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8004bcc:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8004bd0:	4798      	blx	r3

   if( dxabs >= dyabs )
 8004bd2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004bd6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	db33      	blt.n	8004c46 <UG_DrawLine+0x14a>
   {
      for( n=0; n<dxabs; n++ )
 8004bde:	2300      	movs	r3, #0
 8004be0:	83fb      	strh	r3, [r7, #30]
 8004be2:	e029      	b.n	8004c38 <UG_DrawLine+0x13c>
      {
         y += dyabs;
 8004be4:	8b7a      	ldrh	r2, [r7, #26]
 8004be6:	89fb      	ldrh	r3, [r7, #14]
 8004be8:	4413      	add	r3, r2
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	837b      	strh	r3, [r7, #26]
         if( y >= dxabs )
 8004bee:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8004bf2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	db09      	blt.n	8004c0e <UG_DrawLine+0x112>
         {
            y -= dxabs;
 8004bfa:	8b7a      	ldrh	r2, [r7, #26]
 8004bfc:	8a3b      	ldrh	r3, [r7, #16]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	837b      	strh	r3, [r7, #26]
            drawy += sgndy;
 8004c04:	8afa      	ldrh	r2, [r7, #22]
 8004c06:	897b      	ldrh	r3, [r7, #10]
 8004c08:	4413      	add	r3, r2
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	82fb      	strh	r3, [r7, #22]
         }
         drawx += sgndx;
 8004c0e:	8b3a      	ldrh	r2, [r7, #24]
 8004c10:	89bb      	ldrh	r3, [r7, #12]
 8004c12:	4413      	add	r3, r2
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	833b      	strh	r3, [r7, #24]
         gui->device->pset(drawx, drawy,c);
 8004c18:	4b27      	ldr	r3, [pc, #156]	@ (8004cb8 <UG_DrawLine+0x1bc>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8004c22:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8004c26:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8004c2a:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 8004c2c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	3301      	adds	r3, #1
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	83fb      	strh	r3, [r7, #30]
 8004c38:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8004c3c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004c40:	429a      	cmp	r2, r3
 8004c42:	dbcf      	blt.n	8004be4 <UG_DrawLine+0xe8>
 8004c44:	e034      	b.n	8004cb0 <UG_DrawLine+0x1b4>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 8004c46:	2300      	movs	r3, #0
 8004c48:	83fb      	strh	r3, [r7, #30]
 8004c4a:	e029      	b.n	8004ca0 <UG_DrawLine+0x1a4>
      {
         x += dxabs;
 8004c4c:	8bba      	ldrh	r2, [r7, #28]
 8004c4e:	8a3b      	ldrh	r3, [r7, #16]
 8004c50:	4413      	add	r3, r2
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	83bb      	strh	r3, [r7, #28]
         if( x >= dyabs )
 8004c56:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004c5a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	db09      	blt.n	8004c76 <UG_DrawLine+0x17a>
         {
            x -= dyabs;
 8004c62:	8bba      	ldrh	r2, [r7, #28]
 8004c64:	89fb      	ldrh	r3, [r7, #14]
 8004c66:	1ad3      	subs	r3, r2, r3
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	83bb      	strh	r3, [r7, #28]
            drawx += sgndx;
 8004c6c:	8b3a      	ldrh	r2, [r7, #24]
 8004c6e:	89bb      	ldrh	r3, [r7, #12]
 8004c70:	4413      	add	r3, r2
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	833b      	strh	r3, [r7, #24]
         }
         drawy += sgndy;
 8004c76:	8afa      	ldrh	r2, [r7, #22]
 8004c78:	897b      	ldrh	r3, [r7, #10]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	82fb      	strh	r3, [r7, #22]
         gui->device->pset(drawx, drawy,c);
 8004c80:	4b0d      	ldr	r3, [pc, #52]	@ (8004cb8 <UG_DrawLine+0x1bc>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8004c8a:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8004c8e:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8004c92:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 8004c94:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	83fb      	strh	r3, [r7, #30]
 8004ca0:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8004ca4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	dbcf      	blt.n	8004c4c <UG_DrawLine+0x150>
 8004cac:	e000      	b.n	8004cb0 <UG_DrawLine+0x1b4>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8004cae:	bf00      	nop
      }
   }  
}
 8004cb0:	3720      	adds	r7, #32
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bdb0      	pop	{r4, r5, r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	20000a88 	.word	0x20000a88

08004cbc <UG_PutString>:
    UG_DrawLine(a, y, b + 1, y, c);
  }
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 8004cbc:	b590      	push	{r4, r7, lr}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af02      	add	r7, sp, #8
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	603a      	str	r2, [r7, #0]
 8004cc6:	80fb      	strh	r3, [r7, #6]
 8004cc8:	460b      	mov	r3, r1
 8004cca:	80bb      	strh	r3, [r7, #4]
   UG_S16 xp,yp,cw;
   UG_CHAR chr;

   xp=x;
 8004ccc:	88fb      	ldrh	r3, [r7, #6]
 8004cce:	81fb      	strh	r3, [r7, #14]
   yp=y;
 8004cd0:	88bb      	ldrh	r3, [r7, #4]
 8004cd2:	81bb      	strh	r3, [r7, #12]

   _UG_FontSelect(gui->font);
 8004cd4:	4b44      	ldr	r3, [pc, #272]	@ (8004de8 <UG_PutString+0x12c>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 fae4 	bl	80052a8 <_UG_FontSelect>
   while ( *str != 0 )
 8004ce0:	e064      	b.n	8004dac <UG_PutString+0xf0>
   {
      #ifdef UGUI_USE_UTF8
      if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8004ce2:	4b41      	ldr	r3, [pc, #260]	@ (8004de8 <UG_PutString+0x12c>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d106      	bne.n	8004cfc <UG_PutString+0x40>
         chr = _UG_DecodeUTF8(&str);
 8004cee:	463b      	mov	r3, r7
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 f915 	bl	8004f20 <_UG_DecodeUTF8>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	817b      	strh	r3, [r7, #10]
 8004cfa:	e004      	b.n	8004d06 <UG_PutString+0x4a>
      }
      else{
         chr = *str++;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	1c5a      	adds	r2, r3, #1
 8004d00:	603a      	str	r2, [r7, #0]
 8004d02:	781b      	ldrb	r3, [r3, #0]
 8004d04:	817b      	strh	r3, [r7, #10]
      }
      #else
      chr = *str++;
      #endif

      if ( chr == '\n' )
 8004d06:	897b      	ldrh	r3, [r7, #10]
 8004d08:	2b0a      	cmp	r3, #10
 8004d0a:	d105      	bne.n	8004d18 <UG_PutString+0x5c>
      {
         xp = gui->device->x_dim;
 8004d0c:	4b36      	ldr	r3, [pc, #216]	@ (8004de8 <UG_PutString+0x12c>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	881b      	ldrh	r3, [r3, #0]
 8004d14:	81fb      	strh	r3, [r7, #14]
         continue;
 8004d16:	e049      	b.n	8004dac <UG_PutString+0xf0>
      }
      cw = _UG_GetCharData(chr,NULL);
 8004d18:	897b      	ldrh	r3, [r7, #10]
 8004d1a:	2100      	movs	r1, #0
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f000 f977 	bl	8005010 <_UG_GetCharData>
 8004d22:	4603      	mov	r3, r0
 8004d24:	813b      	strh	r3, [r7, #8]
      if(cw==-1) continue;
 8004d26:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d2e:	d03c      	beq.n	8004daa <UG_PutString+0xee>
      if ( xp + cw > gui->device->x_dim - 1 )
 8004d30:	4b2d      	ldr	r3, [pc, #180]	@ (8004de8 <UG_PutString+0x12c>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004d40:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004d44:	4413      	add	r3, r2
 8004d46:	4299      	cmp	r1, r3
 8004d48:	dc11      	bgt.n	8004d6e <UG_PutString+0xb2>
      {
         xp = x;
 8004d4a:	88fb      	ldrh	r3, [r7, #6]
 8004d4c:	81fb      	strh	r3, [r7, #14]
         yp +=  gui->currentFont.char_height+gui->char_v_space;
 8004d4e:	4b26      	ldr	r3, [pc, #152]	@ (8004de8 <UG_PutString+0x12c>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8004d56:	b21b      	sxth	r3, r3
 8004d58:	4a23      	ldr	r2, [pc, #140]	@ (8004de8 <UG_PutString+0x12c>)
 8004d5a:	6812      	ldr	r2, [r2, #0]
 8004d5c:	f992 204a 	ldrsb.w	r2, [r2, #74]	@ 0x4a
 8004d60:	4413      	add	r3, r2
 8004d62:	b21b      	sxth	r3, r3
 8004d64:	b29a      	uxth	r2, r3
 8004d66:	89bb      	ldrh	r3, [r7, #12]
 8004d68:	4413      	add	r3, r2
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	81bb      	strh	r3, [r7, #12]
      }

      _UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 8004d6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004de8 <UG_PutString+0x12c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f8b3 404c 	ldrh.w	r4, [r3, #76]	@ 0x4c
 8004d76:	4b1c      	ldr	r3, [pc, #112]	@ (8004de8 <UG_PutString+0x12c>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8004d7e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004d82:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8004d86:	8978      	ldrh	r0, [r7, #10]
 8004d88:	9300      	str	r3, [sp, #0]
 8004d8a:	4623      	mov	r3, r4
 8004d8c:	f000 fb0e 	bl	80053ac <_UG_PutChar>

      xp += cw + gui->char_h_space;
 8004d90:	4b15      	ldr	r3, [pc, #84]	@ (8004de8 <UG_PutString+0x12c>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f993 3049 	ldrsb.w	r3, [r3, #73]	@ 0x49
 8004d98:	b29a      	uxth	r2, r3
 8004d9a:	893b      	ldrh	r3, [r7, #8]
 8004d9c:	4413      	add	r3, r2
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	89fb      	ldrh	r3, [r7, #14]
 8004da2:	4413      	add	r3, r2
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	81fb      	strh	r3, [r7, #14]
 8004da8:	e000      	b.n	8004dac <UG_PutString+0xf0>
      if(cw==-1) continue;
 8004daa:	bf00      	nop
   while ( *str != 0 )
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d196      	bne.n	8004ce2 <UG_PutString+0x26>
   }
   if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 8004db4:	4b0c      	ldr	r3, [pc, #48]	@ (8004de8 <UG_PutString+0x12c>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8004dbc:	f003 0302 	and.w	r3, r3, #2
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00c      	beq.n	8004dde <UG_PutString+0x122>
     ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 8004dc4:	4b08      	ldr	r3, [pc, #32]	@ (8004de8 <UG_PutString+0x12c>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004dca:	461c      	mov	r4, r3
 8004dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8004dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8004dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8004dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ddc:	47a0      	blx	r4
}
 8004dde:	bf00      	nop
 8004de0:	3714      	adds	r7, #20
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd90      	pop	{r4, r7, pc}
 8004de6:	bf00      	nop
 8004de8:	20000a88 	.word	0x20000a88

08004dec <UG_PutChar>:

void UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 8004dec:	b590      	push	{r4, r7, lr}
 8004dee:	b085      	sub	sp, #20
 8004df0:	af02      	add	r7, sp, #8
 8004df2:	4604      	mov	r4, r0
 8004df4:	4608      	mov	r0, r1
 8004df6:	4611      	mov	r1, r2
 8004df8:	461a      	mov	r2, r3
 8004dfa:	4623      	mov	r3, r4
 8004dfc:	80fb      	strh	r3, [r7, #6]
 8004dfe:	4603      	mov	r3, r0
 8004e00:	80bb      	strh	r3, [r7, #4]
 8004e02:	460b      	mov	r3, r1
 8004e04:	807b      	strh	r3, [r7, #2]
 8004e06:	4613      	mov	r3, r2
 8004e08:	803b      	strh	r3, [r7, #0]
    _UG_FontSelect(gui->font);
 8004e0a:	4b15      	ldr	r3, [pc, #84]	@ (8004e60 <UG_PutChar+0x74>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e10:	4618      	mov	r0, r3
 8004e12:	f000 fa49 	bl	80052a8 <_UG_FontSelect>
    _UG_PutChar(chr,x,y,fc,bc);
 8004e16:	883c      	ldrh	r4, [r7, #0]
 8004e18:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004e1c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004e20:	88f8      	ldrh	r0, [r7, #6]
 8004e22:	8b3b      	ldrh	r3, [r7, #24]
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	4623      	mov	r3, r4
 8004e28:	f000 fac0 	bl	80053ac <_UG_PutChar>
    if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 8004e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e60 <UG_PutChar+0x74>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00c      	beq.n	8004e56 <UG_PutChar+0x6a>
      ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 8004e3c:	4b08      	ldr	r3, [pc, #32]	@ (8004e60 <UG_PutChar+0x74>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e42:	461c      	mov	r4, r3
 8004e44:	f04f 33ff 	mov.w	r3, #4294967295
 8004e48:	f04f 32ff 	mov.w	r2, #4294967295
 8004e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8004e50:	f04f 30ff 	mov.w	r0, #4294967295
 8004e54:	47a0      	blx	r4
}
 8004e56:	bf00      	nop
 8004e58:	370c      	adds	r7, #12
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd90      	pop	{r4, r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	20000a88 	.word	0x20000a88

08004e64 <UG_SetForecolor>:
   gui->console.back_color = c;
}
#endif

void UG_SetForecolor( UG_COLOR c )
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	80fb      	strh	r3, [r7, #6]
   gui->fore_color = c;
 8004e6e:	4b05      	ldr	r3, [pc, #20]	@ (8004e84 <UG_SetForecolor+0x20>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	88fa      	ldrh	r2, [r7, #6]
 8004e74:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
}
 8004e78:	bf00      	nop
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr
 8004e84:	20000a88 	.word	0x20000a88

08004e88 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	4603      	mov	r3, r0
 8004e90:	80fb      	strh	r3, [r7, #6]
   gui->back_color = c;
 8004e92:	4b05      	ldr	r3, [pc, #20]	@ (8004ea8 <UG_SetBackcolor+0x20>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	88fa      	ldrh	r2, [r7, #6]
 8004e98:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 8004e9c:	bf00      	nop
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr
 8004ea8:	20000a88 	.word	0x20000a88

08004eac <UG_FontSetHSpace>:
{
   return gui->device->y_dim;
}

void UG_FontSetHSpace( UG_U16 s )
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	80fb      	strh	r3, [r7, #6]
   gui->char_h_space = s;
 8004eb6:	4b06      	ldr	r3, [pc, #24]	@ (8004ed0 <UG_FontSetHSpace+0x24>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	88fa      	ldrh	r2, [r7, #6]
 8004ebc:	b252      	sxtb	r2, r2
 8004ebe:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
}
 8004ec2:	bf00      	nop
 8004ec4:	370c      	adds	r7, #12
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop
 8004ed0:	20000a88 	.word	0x20000a88

08004ed4 <UG_FontSetVSpace>:

void UG_FontSetVSpace( UG_U16 s )
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	4603      	mov	r3, r0
 8004edc:	80fb      	strh	r3, [r7, #6]
   gui->char_v_space = s;
 8004ede:	4b06      	ldr	r3, [pc, #24]	@ (8004ef8 <UG_FontSetVSpace+0x24>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	88fa      	ldrh	r2, [r7, #6]
 8004ee4:	b252      	sxtb	r2, r2
 8004ee6:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 8004eea:	bf00      	nop
 8004eec:	370c      	adds	r7, #12
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	20000a88 	.word	0x20000a88

08004efc <UG_FontSetTransparency>:

void UG_FontSetTransparency( UG_U8 t )
{
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	4603      	mov	r3, r0
 8004f04:	71fb      	strb	r3, [r7, #7]
  gui->transparent_font=t;
 8004f06:	4b05      	ldr	r3, [pc, #20]	@ (8004f1c <UG_FontSetTransparency+0x20>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	79fa      	ldrb	r2, [r7, #7]
 8004f0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
}
 8004f10:	bf00      	nop
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr
 8004f1c:	20000a88 	.word	0x20000a88

08004f20 <_UG_DecodeUTF8>:
 *
 * Based on https://github.com/olikraus/u8g2/blob/master/csrc/u8x8_8x8.c
 *
 */
 #ifdef UGUI_USE_UTF8
UG_CHAR _UG_DecodeUTF8(char **str) {
 8004f20:	b480      	push	{r7}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]

  char c=**str;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	781b      	ldrb	r3, [r3, #0]
 8004f2e:	73fb      	strb	r3, [r7, #15]

  if ( c < 0x80 )                 // Fast detection for simple ASCII
 8004f30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	db07      	blt.n	8004f48 <_UG_DecodeUTF8+0x28>
  {
    *str = *str+1;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	1c5a      	adds	r2, r3, #1
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	601a      	str	r2, [r3, #0]
    return c;
 8004f42:	7bfb      	ldrb	r3, [r7, #15]
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	e05c      	b.n	8005002 <_UG_DecodeUTF8+0xe2>
  }

  UG_U8 bytes_left=0;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	73bb      	strb	r3, [r7, #14]
  UG_CHAR encoding=0;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	81bb      	strh	r3, [r7, #12]

  while(**str)
 8004f50:	e04f      	b.n	8004ff2 <_UG_DecodeUTF8+0xd2>
  {
    c=**str;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	73fb      	strb	r3, [r7, #15]
    *str = *str+1;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	1c5a      	adds	r2, r3, #1
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	601a      	str	r2, [r3, #0]
    if ( bytes_left == 0 )
 8004f64:	7bbb      	ldrb	r3, [r7, #14]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d130      	bne.n	8004fcc <_UG_DecodeUTF8+0xac>
    {
      if ( c < 0xe0 )             // 2 byte sequence
 8004f6a:	7bfb      	ldrb	r3, [r7, #15]
 8004f6c:	2bdf      	cmp	r3, #223	@ 0xdf
 8004f6e:	d806      	bhi.n	8004f7e <_UG_DecodeUTF8+0x5e>
      {
        bytes_left = 1;
 8004f70:	2301      	movs	r3, #1
 8004f72:	73bb      	strb	r3, [r7, #14]
        c &= 0x01f;
 8004f74:	7bfb      	ldrb	r3, [r7, #15]
 8004f76:	f003 031f 	and.w	r3, r3, #31
 8004f7a:	73fb      	strb	r3, [r7, #15]
 8004f7c:	e023      	b.n	8004fc6 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf0 )        // 3 byte sequence
 8004f7e:	7bfb      	ldrb	r3, [r7, #15]
 8004f80:	2bef      	cmp	r3, #239	@ 0xef
 8004f82:	d806      	bhi.n	8004f92 <_UG_DecodeUTF8+0x72>
      {
        bytes_left = 2;
 8004f84:	2302      	movs	r3, #2
 8004f86:	73bb      	strb	r3, [r7, #14]
        c &= 15;
 8004f88:	7bfb      	ldrb	r3, [r7, #15]
 8004f8a:	f003 030f 	and.w	r3, r3, #15
 8004f8e:	73fb      	strb	r3, [r7, #15]
 8004f90:	e019      	b.n	8004fc6 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf8 )        // 4 byte sequence
 8004f92:	7bfb      	ldrb	r3, [r7, #15]
 8004f94:	2bf7      	cmp	r3, #247	@ 0xf7
 8004f96:	d806      	bhi.n	8004fa6 <_UG_DecodeUTF8+0x86>
      {
        bytes_left = 3;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	73bb      	strb	r3, [r7, #14]
        c &= 7;
 8004f9c:	7bfb      	ldrb	r3, [r7, #15]
 8004f9e:	f003 0307 	and.w	r3, r3, #7
 8004fa2:	73fb      	strb	r3, [r7, #15]
 8004fa4:	e00f      	b.n	8004fc6 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xfc )        // 5 byte sequence
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	2bfb      	cmp	r3, #251	@ 0xfb
 8004faa:	d806      	bhi.n	8004fba <_UG_DecodeUTF8+0x9a>
      {
        bytes_left = 4;
 8004fac:	2304      	movs	r3, #4
 8004fae:	73bb      	strb	r3, [r7, #14]
        c &= 3;
 8004fb0:	7bfb      	ldrb	r3, [r7, #15]
 8004fb2:	f003 0303 	and.w	r3, r3, #3
 8004fb6:	73fb      	strb	r3, [r7, #15]
 8004fb8:	e005      	b.n	8004fc6 <_UG_DecodeUTF8+0xa6>
      }
      else                        // 6 byte sequence
      {
        bytes_left = 5;
 8004fba:	2305      	movs	r3, #5
 8004fbc:	73bb      	strb	r3, [r7, #14]
        c &= 1;
 8004fbe:	7bfb      	ldrb	r3, [r7, #15]
 8004fc0:	f003 0301 	and.w	r3, r3, #1
 8004fc4:	73fb      	strb	r3, [r7, #15]
      }
      encoding = c;
 8004fc6:	7bfb      	ldrb	r3, [r7, #15]
 8004fc8:	81bb      	strh	r3, [r7, #12]
 8004fca:	e012      	b.n	8004ff2 <_UG_DecodeUTF8+0xd2>
    }
    else
    {
      encoding<<=6;
 8004fcc:	89bb      	ldrh	r3, [r7, #12]
 8004fce:	019b      	lsls	r3, r3, #6
 8004fd0:	81bb      	strh	r3, [r7, #12]
      encoding |= (c & 0x3F);
 8004fd2:	7bfb      	ldrb	r3, [r7, #15]
 8004fd4:	b21b      	sxth	r3, r3
 8004fd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fda:	b21a      	sxth	r2, r3
 8004fdc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	b21b      	sxth	r3, r3
 8004fe4:	81bb      	strh	r3, [r7, #12]
      if ( --bytes_left == 0 )
 8004fe6:	7bbb      	ldrb	r3, [r7, #14]
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	73bb      	strb	r3, [r7, #14]
 8004fec:	7bbb      	ldrb	r3, [r7, #14]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d005      	beq.n	8004ffe <_UG_DecodeUTF8+0xde>
  while(**str)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1aa      	bne.n	8004f52 <_UG_DecodeUTF8+0x32>
 8004ffc:	e000      	b.n	8005000 <_UG_DecodeUTF8+0xe0>
        break;
 8004ffe:	bf00      	nop
    }
  }
  return encoding;
 8005000:	89bb      	ldrh	r3, [r7, #12]
}
 8005002:	4618      	mov	r0, r3
 8005004:	3714      	adds	r7, #20
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
	...

08005010 <_UG_GetCharData>:
#endif

/*
 *  Load char bitmap address into p, return the font width
 */
UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p){
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	4603      	mov	r3, r0
 8005018:	6039      	str	r1, [r7, #0]
 800501a:	80fb      	strh	r3, [r7, #6]
  static UG_CHAR last_encoding;
  static UG_S16 last_width;
  static const UG_U8 * last_p;
  static UG_FONT * last_font;
  UG_U16 start=0;
 800501c:	2300      	movs	r3, #0
 800501e:	82fb      	strh	r3, [r7, #22]
  UG_U16 skip=0;
 8005020:	2300      	movs	r3, #0
 8005022:	82bb      	strh	r3, [r7, #20]
  UG_U16 t=0;
 8005024:	2300      	movs	r3, #0
 8005026:	827b      	strh	r3, [r7, #18]
  UG_U8 range=0;
 8005028:	2300      	movs	r3, #0
 800502a:	747b      	strb	r3, [r7, #17]
  UG_U8 found=0;
 800502c:	2300      	movs	r3, #0
 800502e:	743b      	strb	r3, [r7, #16]

  if( gui->currentFont.font==last_font && encoding==last_encoding){       // If called with the same arguments, return cached data
 8005030:	4b98      	ldr	r3, [pc, #608]	@ (8005294 <_UG_GetCharData+0x284>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005036:	4b98      	ldr	r3, [pc, #608]	@ (8005298 <_UG_GetCharData+0x288>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	429a      	cmp	r2, r3
 800503c:	d10f      	bne.n	800505e <_UG_GetCharData+0x4e>
 800503e:	4b97      	ldr	r3, [pc, #604]	@ (800529c <_UG_GetCharData+0x28c>)
 8005040:	881b      	ldrh	r3, [r3, #0]
 8005042:	88fa      	ldrh	r2, [r7, #6]
 8005044:	429a      	cmp	r2, r3
 8005046:	d10a      	bne.n	800505e <_UG_GetCharData+0x4e>
    if(p){
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d003      	beq.n	8005056 <_UG_GetCharData+0x46>
      *p=last_p;                                                    // Load char bitmap address
 800504e:	4b94      	ldr	r3, [pc, #592]	@ (80052a0 <_UG_GetCharData+0x290>)
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	601a      	str	r2, [r3, #0]
    }
    return last_width;
 8005056:	4b93      	ldr	r3, [pc, #588]	@ (80052a4 <_UG_GetCharData+0x294>)
 8005058:	f9b3 3000 	ldrsh.w	r3, [r3]
 800505c:	e116      	b.n	800528c <_UG_GetCharData+0x27c>
  }

  if( gui->currentFont.is_old_font){                                      // Compatibility with old fonts charset
 800505e:	4b8d      	ldr	r3, [pc, #564]	@ (8005294 <_UG_GetCharData+0x284>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005066:	2b00      	cmp	r3, #0
 8005068:	f000 80cc 	beq.w	8005204 <_UG_GetCharData+0x1f4>
    switch ( encoding )
 800506c:	88fb      	ldrh	r3, [r7, #6]
 800506e:	2bfc      	cmp	r3, #252	@ 0xfc
 8005070:	f300 80c8 	bgt.w	8005204 <_UG_GetCharData+0x1f4>
 8005074:	2bd6      	cmp	r3, #214	@ 0xd6
 8005076:	da09      	bge.n	800508c <_UG_GetCharData+0x7c>
 8005078:	2bc4      	cmp	r3, #196	@ 0xc4
 800507a:	d06c      	beq.n	8005156 <_UG_GetCharData+0x146>
 800507c:	2bc4      	cmp	r3, #196	@ 0xc4
 800507e:	f300 80c1 	bgt.w	8005204 <_UG_GetCharData+0x1f4>
 8005082:	2bb0      	cmp	r3, #176	@ 0xb0
 8005084:	d06d      	beq.n	8005162 <_UG_GetCharData+0x152>
 8005086:	2bb5      	cmp	r3, #181	@ 0xb5
 8005088:	d068      	beq.n	800515c <_UG_GetCharData+0x14c>
 800508a:	e06e      	b.n	800516a <_UG_GetCharData+0x15a>
 800508c:	3bd6      	subs	r3, #214	@ 0xd6
 800508e:	2b26      	cmp	r3, #38	@ 0x26
 8005090:	f200 80b8 	bhi.w	8005204 <_UG_GetCharData+0x1f4>
 8005094:	a201      	add	r2, pc, #4	@ (adr r2, 800509c <_UG_GetCharData+0x8c>)
 8005096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800509a:	bf00      	nop
 800509c:	0800513f 	.word	0x0800513f
 80050a0:	08005205 	.word	0x08005205
 80050a4:	08005205 	.word	0x08005205
 80050a8:	08005205 	.word	0x08005205
 80050ac:	08005205 	.word	0x08005205
 80050b0:	08005205 	.word	0x08005205
 80050b4:	0800514b 	.word	0x0800514b
 80050b8:	08005205 	.word	0x08005205
 80050bc:	08005205 	.word	0x08005205
 80050c0:	08005205 	.word	0x08005205
 80050c4:	08005205 	.word	0x08005205
 80050c8:	08005205 	.word	0x08005205
 80050cc:	08005205 	.word	0x08005205
 80050d0:	08005205 	.word	0x08005205
 80050d4:	08005151 	.word	0x08005151
 80050d8:	08005205 	.word	0x08005205
 80050dc:	08005205 	.word	0x08005205
 80050e0:	08005205 	.word	0x08005205
 80050e4:	08005205 	.word	0x08005205
 80050e8:	08005205 	.word	0x08005205
 80050ec:	08005205 	.word	0x08005205
 80050f0:	08005205 	.word	0x08005205
 80050f4:	08005205 	.word	0x08005205
 80050f8:	08005205 	.word	0x08005205
 80050fc:	08005205 	.word	0x08005205
 8005100:	08005205 	.word	0x08005205
 8005104:	08005205 	.word	0x08005205
 8005108:	08005205 	.word	0x08005205
 800510c:	08005205 	.word	0x08005205
 8005110:	08005205 	.word	0x08005205
 8005114:	08005205 	.word	0x08005205
 8005118:	08005205 	.word	0x08005205
 800511c:	08005139 	.word	0x08005139
 8005120:	08005205 	.word	0x08005205
 8005124:	08005205 	.word	0x08005205
 8005128:	08005205 	.word	0x08005205
 800512c:	08005205 	.word	0x08005205
 8005130:	08005205 	.word	0x08005205
 8005134:	08005145 	.word	0x08005145
    {
       case 0xF6: encoding = 0x94; break; // 
 8005138:	2394      	movs	r3, #148	@ 0x94
 800513a:	80fb      	strh	r3, [r7, #6]
 800513c:	e015      	b.n	800516a <_UG_GetCharData+0x15a>
       case 0xD6: encoding = 0x99; break; // 
 800513e:	2399      	movs	r3, #153	@ 0x99
 8005140:	80fb      	strh	r3, [r7, #6]
 8005142:	e012      	b.n	800516a <_UG_GetCharData+0x15a>
       case 0xFC: encoding = 0x81; break; // 
 8005144:	2381      	movs	r3, #129	@ 0x81
 8005146:	80fb      	strh	r3, [r7, #6]
 8005148:	e00f      	b.n	800516a <_UG_GetCharData+0x15a>
       case 0xDC: encoding = 0x9A; break; // 
 800514a:	239a      	movs	r3, #154	@ 0x9a
 800514c:	80fb      	strh	r3, [r7, #6]
 800514e:	e00c      	b.n	800516a <_UG_GetCharData+0x15a>
       case 0xE4: encoding = 0x84; break; // 
 8005150:	2384      	movs	r3, #132	@ 0x84
 8005152:	80fb      	strh	r3, [r7, #6]
 8005154:	e009      	b.n	800516a <_UG_GetCharData+0x15a>
       case 0xC4: encoding = 0x8E; break; // 
 8005156:	238e      	movs	r3, #142	@ 0x8e
 8005158:	80fb      	strh	r3, [r7, #6]
 800515a:	e006      	b.n	800516a <_UG_GetCharData+0x15a>
       case 0xB5: encoding = 0xE6; break; // 
 800515c:	23e6      	movs	r3, #230	@ 0xe6
 800515e:	80fb      	strh	r3, [r7, #6]
 8005160:	e003      	b.n	800516a <_UG_GetCharData+0x15a>
       case 0xB0: encoding = 0xF8; break; // 
 8005162:	23f8      	movs	r3, #248	@ 0xf8
 8005164:	80fb      	strh	r3, [r7, #6]
 8005166:	bf00      	nop
 8005168:	e04c      	b.n	8005204 <_UG_GetCharData+0x1f4>
    }
  }

  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 800516a:	e04b      	b.n	8005204 <_UG_GetCharData+0x1f4>
  {
    UG_U16 curr_offset = ptr_8to16( gui->currentFont.offsets+(t*2));    // Offsets are 16-bit, splitted in 2 byte values
 800516c:	4b49      	ldr	r3, [pc, #292]	@ (8005294 <_UG_GetCharData+0x284>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005172:	8a7a      	ldrh	r2, [r7, #18]
 8005174:	0052      	lsls	r2, r2, #1
 8005176:	4413      	add	r3, r2
 8005178:	4618      	mov	r0, r3
 800517a:	f7ff fb83 	bl	8004884 <ptr_8to16>
 800517e:	4603      	mov	r3, r0
 8005180:	81fb      	strh	r3, [r7, #14]

    if(curr_offset&0x8000)                                          // If the offset has the MSB bit set, it means it's the a range start
 8005182:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005186:	2b00      	cmp	r3, #0
 8005188:	da06      	bge.n	8005198 <_UG_GetCharData+0x188>
    {
      start=curr_offset&0x7FFF;                                     // Store range start
 800518a:	89fb      	ldrh	r3, [r7, #14]
 800518c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005190:	82fb      	strh	r3, [r7, #22]
      range=1;                                                      // Set flag
 8005192:	2301      	movs	r3, #1
 8005194:	747b      	strb	r3, [r7, #17]
 8005196:	e032      	b.n	80051fe <_UG_GetCharData+0x1ee>
    }
    else if(range)                                                  // If range previously set, this is the range end
 8005198:	7c7b      	ldrb	r3, [r7, #17]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d021      	beq.n	80051e2 <_UG_GetCharData+0x1d2>
    {
      if(encoding>=start && encoding<=curr_offset)            // If the encoding is between the range
 800519e:	88fa      	ldrh	r2, [r7, #6]
 80051a0:	8afb      	ldrh	r3, [r7, #22]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d30d      	bcc.n	80051c2 <_UG_GetCharData+0x1b2>
 80051a6:	88fa      	ldrh	r2, [r7, #6]
 80051a8:	89fb      	ldrh	r3, [r7, #14]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d809      	bhi.n	80051c2 <_UG_GetCharData+0x1b2>
      {
        skip += (encoding-start);                             // Calculate the skip value
 80051ae:	88fa      	ldrh	r2, [r7, #6]
 80051b0:	8afb      	ldrh	r3, [r7, #22]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	8abb      	ldrh	r3, [r7, #20]
 80051b8:	4413      	add	r3, r2
 80051ba:	82bb      	strh	r3, [r7, #20]
        found=1;
 80051bc:	2301      	movs	r3, #1
 80051be:	743b      	strb	r3, [r7, #16]
        break;
 80051c0:	e02a      	b.n	8005218 <_UG_GetCharData+0x208>
      }
      else if(encoding<start)                                 // If the encoding is lower than current range start, the char is not in the font
 80051c2:	88fa      	ldrh	r2, [r7, #6]
 80051c4:	8afb      	ldrh	r3, [r7, #22]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d323      	bcc.n	8005212 <_UG_GetCharData+0x202>
        break;

      skip += ((curr_offset-start)+1);                        // Encoding not found in the current range, increase skip size and clear range flasg
 80051ca:	89fa      	ldrh	r2, [r7, #14]
 80051cc:	8afb      	ldrh	r3, [r7, #22]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	8abb      	ldrh	r3, [r7, #20]
 80051d4:	4413      	add	r3, r2
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	3301      	adds	r3, #1
 80051da:	82bb      	strh	r3, [r7, #20]
      range=0;
 80051dc:	2300      	movs	r3, #0
 80051de:	747b      	strb	r3, [r7, #17]
 80051e0:	e00d      	b.n	80051fe <_UG_GetCharData+0x1ee>
    }
    else                                                            // Range not set, this is a single char offset
    {
      if(encoding==curr_offset)                                     // If matching the current offset char
 80051e2:	88fa      	ldrh	r2, [r7, #6]
 80051e4:	89fb      	ldrh	r3, [r7, #14]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d102      	bne.n	80051f0 <_UG_GetCharData+0x1e0>
      {
        found=1;
 80051ea:	2301      	movs	r3, #1
 80051ec:	743b      	strb	r3, [r7, #16]
        break;
 80051ee:	e013      	b.n	8005218 <_UG_GetCharData+0x208>
      }
      else if (encoding<curr_offset)                                // If the encoding is lower than current range, the char is not in the font
 80051f0:	88fa      	ldrh	r2, [r7, #6]
 80051f2:	89fb      	ldrh	r3, [r7, #14]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d30e      	bcc.n	8005216 <_UG_GetCharData+0x206>
      {
        break;
      }
      skip++;                                                       // Else, increase skip and keep searching
 80051f8:	8abb      	ldrh	r3, [r7, #20]
 80051fa:	3301      	adds	r3, #1
 80051fc:	82bb      	strh	r3, [r7, #20]
  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 80051fe:	8a7b      	ldrh	r3, [r7, #18]
 8005200:	3301      	adds	r3, #1
 8005202:	827b      	strh	r3, [r7, #18]
 8005204:	4b23      	ldr	r3, [pc, #140]	@ (8005294 <_UG_GetCharData+0x284>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800520a:	8a7a      	ldrh	r2, [r7, #18]
 800520c:	429a      	cmp	r2, r3
 800520e:	d3ad      	bcc.n	800516c <_UG_GetCharData+0x15c>
 8005210:	e002      	b.n	8005218 <_UG_GetCharData+0x208>
        break;
 8005212:	bf00      	nop
 8005214:	e000      	b.n	8005218 <_UG_GetCharData+0x208>
        break;
 8005216:	bf00      	nop
    }
  }

  if(found)                                                         // If char found
 8005218:	7c3b      	ldrb	r3, [r7, #16]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d034      	beq.n	8005288 <_UG_GetCharData+0x278>
  {
    last_font =  gui->currentFont.font;                                     // Update cached data
 800521e:	4b1d      	ldr	r3, [pc, #116]	@ (8005294 <_UG_GetCharData+0x284>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005224:	4a1c      	ldr	r2, [pc, #112]	@ (8005298 <_UG_GetCharData+0x288>)
 8005226:	6013      	str	r3, [r2, #0]
    last_encoding = encoding;
 8005228:	4a1c      	ldr	r2, [pc, #112]	@ (800529c <_UG_GetCharData+0x28c>)
 800522a:	88fb      	ldrh	r3, [r7, #6]
 800522c:	8013      	strh	r3, [r2, #0]
    last_p = ( gui->currentFont.data+(skip* gui->currentFont.bytes_per_char));
 800522e:	4b19      	ldr	r3, [pc, #100]	@ (8005294 <_UG_GetCharData+0x284>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005234:	8aba      	ldrh	r2, [r7, #20]
 8005236:	4917      	ldr	r1, [pc, #92]	@ (8005294 <_UG_GetCharData+0x284>)
 8005238:	6809      	ldr	r1, [r1, #0]
 800523a:	8e09      	ldrh	r1, [r1, #48]	@ 0x30
 800523c:	fb01 f202 	mul.w	r2, r1, r2
 8005240:	4413      	add	r3, r2
 8005242:	4a17      	ldr	r2, [pc, #92]	@ (80052a0 <_UG_GetCharData+0x290>)
 8005244:	6013      	str	r3, [r2, #0]
    if( gui->currentFont.widths){                                                // If width table available
 8005246:	4b13      	ldr	r3, [pc, #76]	@ (8005294 <_UG_GetCharData+0x284>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800524c:	2b00      	cmp	r3, #0
 800524e:	d009      	beq.n	8005264 <_UG_GetCharData+0x254>
      last_width = *( gui->currentFont.widths+skip);                        // Use width from table
 8005250:	4b10      	ldr	r3, [pc, #64]	@ (8005294 <_UG_GetCharData+0x284>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005256:	8abb      	ldrh	r3, [r7, #20]
 8005258:	4413      	add	r3, r2
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	b21a      	sxth	r2, r3
 800525e:	4b11      	ldr	r3, [pc, #68]	@ (80052a4 <_UG_GetCharData+0x294>)
 8005260:	801a      	strh	r2, [r3, #0]
 8005262:	e006      	b.n	8005272 <_UG_GetCharData+0x262>
    }
    else{
      last_width =  gui->currentFont.char_width;                            // Else use width from char width
 8005264:	4b0b      	ldr	r3, [pc, #44]	@ (8005294 <_UG_GetCharData+0x284>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800526c:	b21a      	sxth	r2, r3
 800526e:	4b0d      	ldr	r3, [pc, #52]	@ (80052a4 <_UG_GetCharData+0x294>)
 8005270:	801a      	strh	r2, [r3, #0]
    }


    if(p){
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d003      	beq.n	8005280 <_UG_GetCharData+0x270>
      *p=last_p;                                                    // Load char bitmap address
 8005278:	4b09      	ldr	r3, [pc, #36]	@ (80052a0 <_UG_GetCharData+0x290>)
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	601a      	str	r2, [r3, #0]
    }
    return(last_width);                                             // Return char width
 8005280:	4b08      	ldr	r3, [pc, #32]	@ (80052a4 <_UG_GetCharData+0x294>)
 8005282:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005286:	e001      	b.n	800528c <_UG_GetCharData+0x27c>
  }
  return -1;                                                        // -1 = char not found
 8005288:	f04f 33ff 	mov.w	r3, #4294967295
}
 800528c:	4618      	mov	r0, r3
 800528e:	3718      	adds	r7, #24
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}
 8005294:	20000a88 	.word	0x20000a88
 8005298:	20000a8c 	.word	0x20000a8c
 800529c:	20000a90 	.word	0x20000a90
 80052a0:	20000a94 	.word	0x20000a94
 80052a4:	20000a98 	.word	0x20000a98

080052a8 <_UG_FontSelect>:

/*
 * Updates the current font data
 */
void _UG_FontSelect( UG_FONT *font){
 80052a8:	b590      	push	{r4, r7, lr}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  if( gui->currentFont.font==font)
 80052b0:	4b3d      	ldr	r3, [pc, #244]	@ (80053a8 <_UG_FontSelect+0x100>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052b6:	687a      	ldr	r2, [r7, #4]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d070      	beq.n	800539e <_UG_FontSelect+0xf6>
    return;
   gui->currentFont.font = font;                          // Save Font pointer
 80052bc:	4b3a      	ldr	r3, [pc, #232]	@ (80053a8 <_UG_FontSelect+0x100>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	645a      	str	r2, [r3, #68]	@ 0x44
   gui->currentFont.font_type = 0x7F & *font;             // Byte    0: Font_type
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	781a      	ldrb	r2, [r3, #0]
 80052c8:	4b37      	ldr	r3, [pc, #220]	@ (80053a8 <_UG_FontSelect+0x100>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80052d0:	b2d2      	uxtb	r2, r2
 80052d2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
   gui->currentFont.is_old_font = (0x80 & *font++)&&1;    // Byte    0: Bit 7 indicates old or new font type. 1=old font, 0=new font
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	1c5a      	adds	r2, r3, #1
 80052da:	607a      	str	r2, [r7, #4]
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	b25b      	sxtb	r3, r3
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	da01      	bge.n	80052e8 <_UG_FontSelect+0x40>
 80052e4:	2201      	movs	r2, #1
 80052e6:	e000      	b.n	80052ea <_UG_FontSelect+0x42>
 80052e8:	2200      	movs	r2, #0
 80052ea:	4b2f      	ldr	r3, [pc, #188]	@ (80053a8 <_UG_FontSelect+0x100>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	b2d2      	uxtb	r2, r2
 80052f0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
   gui->currentFont.char_width = *font++;                 // Byte    1: Char width
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	1c5a      	adds	r2, r3, #1
 80052f8:	607a      	str	r2, [r7, #4]
 80052fa:	4a2b      	ldr	r2, [pc, #172]	@ (80053a8 <_UG_FontSelect+0x100>)
 80052fc:	6812      	ldr	r2, [r2, #0]
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	f882 302e 	strb.w	r3, [r2, #46]	@ 0x2e
   gui->currentFont.char_height = *font++;                // Byte    2: Char height
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	1c5a      	adds	r2, r3, #1
 8005308:	607a      	str	r2, [r7, #4]
 800530a:	4a27      	ldr	r2, [pc, #156]	@ (80053a8 <_UG_FontSelect+0x100>)
 800530c:	6812      	ldr	r2, [r2, #0]
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	f882 302f 	strb.w	r3, [r2, #47]	@ 0x2f
   gui->currentFont.number_of_chars = ptr_8to16(font);    // Bytes 3+4: Number of chars
 8005314:	4b24      	ldr	r3, [pc, #144]	@ (80053a8 <_UG_FontSelect+0x100>)
 8005316:	681c      	ldr	r4, [r3, #0]
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f7ff fab3 	bl	8004884 <ptr_8to16>
 800531e:	4603      	mov	r3, r0
 8005320:	8663      	strh	r3, [r4, #50]	@ 0x32
  font+=2;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	3302      	adds	r3, #2
 8005326:	607b      	str	r3, [r7, #4]
   gui->currentFont.number_of_offsets = ptr_8to16(font);  // Bytes 5+6: Number of offsets
 8005328:	4b1f      	ldr	r3, [pc, #124]	@ (80053a8 <_UG_FontSelect+0x100>)
 800532a:	681c      	ldr	r4, [r3, #0]
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f7ff faa9 	bl	8004884 <ptr_8to16>
 8005332:	4603      	mov	r3, r0
 8005334:	86a3      	strh	r3, [r4, #52]	@ 0x34
  font+=2;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	3302      	adds	r3, #2
 800533a:	607b      	str	r3, [r7, #4]
   gui->currentFont.bytes_per_char = ptr_8to16(font);     // Bytes 7+8: Bytes per char
 800533c:	4b1a      	ldr	r3, [pc, #104]	@ (80053a8 <_UG_FontSelect+0x100>)
 800533e:	681c      	ldr	r4, [r3, #0]
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f7ff fa9f 	bl	8004884 <ptr_8to16>
 8005346:	4603      	mov	r3, r0
 8005348:	8623      	strh	r3, [r4, #48]	@ 0x30
  font+=2;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	3302      	adds	r3, #2
 800534e:	607b      	str	r3, [r7, #4]
  if(*font++){                                    // Byte 9: 1=Width table present, 0=not present
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	1c5a      	adds	r2, r3, #1
 8005354:	607a      	str	r2, [r7, #4]
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00b      	beq.n	8005374 <_UG_FontSelect+0xcc>
     gui->currentFont.widths = font;                      // Save pointer to width table
 800535c:	4b12      	ldr	r3, [pc, #72]	@ (80053a8 <_UG_FontSelect+0x100>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	639a      	str	r2, [r3, #56]	@ 0x38
    font+= gui->currentFont.number_of_chars;              // Increase number of chars
 8005364:	4b10      	ldr	r3, [pc, #64]	@ (80053a8 <_UG_FontSelect+0x100>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800536a:	461a      	mov	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4413      	add	r3, r2
 8005370:	607b      	str	r3, [r7, #4]
 8005372:	e003      	b.n	800537c <_UG_FontSelect+0xd4>
  }
  else{
     gui->currentFont.widths = NULL;                      // No width table
 8005374:	4b0c      	ldr	r3, [pc, #48]	@ (80053a8 <_UG_FontSelect+0x100>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2200      	movs	r2, #0
 800537a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
   gui->currentFont.offsets = font;                       // Save pointer to offset table
 800537c:	4b0a      	ldr	r3, [pc, #40]	@ (80053a8 <_UG_FontSelect+0x100>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	63da      	str	r2, [r3, #60]	@ 0x3c
  font += ( gui->currentFont.number_of_offsets*2);        // Increase pointer by number of offsets*2 (2-byte values)
 8005384:	4b08      	ldr	r3, [pc, #32]	@ (80053a8 <_UG_FontSelect+0x100>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	461a      	mov	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4413      	add	r3, r2
 8005392:	607b      	str	r3, [r7, #4]
   gui->currentFont.data = font;                          // Save pointer to bitmap data
 8005394:	4b04      	ldr	r3, [pc, #16]	@ (80053a8 <_UG_FontSelect+0x100>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	641a      	str	r2, [r3, #64]	@ 0x40
 800539c:	e000      	b.n	80053a0 <_UG_FontSelect+0xf8>
    return;
 800539e:	bf00      	nop
}
 80053a0:	370c      	adds	r7, #12
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd90      	pop	{r4, r7, pc}
 80053a6:	bf00      	nop
 80053a8:	20000a88 	.word	0x20000a88

080053ac <_UG_PutChar>:

UG_S16 _UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc)
{
 80053ac:	b5b0      	push	{r4, r5, r7, lr}
 80053ae:	b08c      	sub	sp, #48	@ 0x30
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	4604      	mov	r4, r0
 80053b4:	4608      	mov	r0, r1
 80053b6:	4611      	mov	r1, r2
 80053b8:	461a      	mov	r2, r3
 80053ba:	4623      	mov	r3, r4
 80053bc:	80fb      	strh	r3, [r7, #6]
 80053be:	4603      	mov	r3, r0
 80053c0:	80bb      	strh	r3, [r7, #4]
 80053c2:	460b      	mov	r3, r1
 80053c4:	807b      	strh	r3, [r7, #2]
 80053c6:	4613      	mov	r3, r2
 80053c8:	803b      	strh	r3, [r7, #0]
   UG_U16 x0=0,y0=0,i,j,k,bn,fpixels=0,bpixels=0;
 80053ca:	2300      	movs	r3, #0
 80053cc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80053ce:	2300      	movs	r3, #0
 80053d0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80053d2:	2300      	movs	r3, #0
 80053d4:	847b      	strh	r3, [r7, #34]	@ 0x22
 80053d6:	2300      	movs	r3, #0
 80053d8:	843b      	strh	r3, [r7, #32]
   UG_S16 c;
   UG_U8 b,trans=gui->transparent_font,driver=(gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED);
 80053da:	4b8b      	ldr	r3, [pc, #556]	@ (8005608 <_UG_PutChar+0x25c>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80053e2:	75fb      	strb	r3, [r7, #23]
 80053e4:	4b88      	ldr	r3, [pc, #544]	@ (8005608 <_UG_PutChar+0x25c>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80053ec:	f003 0302 	and.w	r3, r3, #2
 80053f0:	75bb      	strb	r3, [r7, #22]
   const UG_U8 * data;                              // Pointer to current char bitmap
   UG_COLOR color;
   void(*push_pixels)(UG_SIZE, UG_COLOR) = NULL;
 80053f2:	2300      	movs	r3, #0
 80053f4:	61bb      	str	r3, [r7, #24]

   UG_S16 actual_char_width = _UG_GetCharData(chr, &data);
 80053f6:	f107 0208 	add.w	r2, r7, #8
 80053fa:	88fb      	ldrh	r3, [r7, #6]
 80053fc:	4611      	mov	r1, r2
 80053fe:	4618      	mov	r0, r3
 8005400:	f7ff fe06 	bl	8005010 <_UG_GetCharData>
 8005404:	4603      	mov	r3, r0
 8005406:	82bb      	strh	r3, [r7, #20]
   if(actual_char_width==-1)
 8005408:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800540c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005410:	d102      	bne.n	8005418 <_UG_PutChar+0x6c>
        return -1;                                     // Char not presnt in the font
 8005412:	f04f 33ff 	mov.w	r3, #4294967295
 8005416:	e224      	b.n	8005862 <_UG_PutChar+0x4b6>

   bn =  gui->currentFont.char_width;
 8005418:	4b7b      	ldr	r3, [pc, #492]	@ (8005608 <_UG_PutChar+0x25c>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005420:	84bb      	strh	r3, [r7, #36]	@ 0x24
   if ( !bn ){
 8005422:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <_UG_PutChar+0x80>
     return 0;
 8005428:	2300      	movs	r3, #0
 800542a:	e21a      	b.n	8005862 <_UG_PutChar+0x4b6>
   }
   bn >>= 3;
 800542c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800542e:	08db      	lsrs	r3, r3, #3
 8005430:	84bb      	strh	r3, [r7, #36]	@ 0x24
   if (  gui->currentFont.char_width % 8 ) bn++;
 8005432:	4b75      	ldr	r3, [pc, #468]	@ (8005608 <_UG_PutChar+0x25c>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800543a:	f003 0307 	and.w	r3, r3, #7
 800543e:	b2db      	uxtb	r3, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	d002      	beq.n	800544a <_UG_PutChar+0x9e>
 8005444:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005446:	3301      	adds	r3, #1
 8005448:	84bb      	strh	r3, [r7, #36]	@ 0x24

   /* Is hardware acceleration available? */
   if (driver)
 800544a:	7dbb      	ldrb	r3, [r7, #22]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d01c      	beq.n	800548a <_UG_PutChar+0xde>
   {
     push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+ gui->currentFont.char_height-1);
 8005450:	4b6d      	ldr	r3, [pc, #436]	@ (8005608 <_UG_PutChar+0x25c>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005456:	461c      	mov	r4, r3
 8005458:	88ba      	ldrh	r2, [r7, #4]
 800545a:	8abb      	ldrh	r3, [r7, #20]
 800545c:	4413      	add	r3, r2
 800545e:	b29b      	uxth	r3, r3
 8005460:	3b01      	subs	r3, #1
 8005462:	b29b      	uxth	r3, r3
 8005464:	b21a      	sxth	r2, r3
 8005466:	4b68      	ldr	r3, [pc, #416]	@ (8005608 <_UG_PutChar+0x25c>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800546e:	4619      	mov	r1, r3
 8005470:	887b      	ldrh	r3, [r7, #2]
 8005472:	440b      	add	r3, r1
 8005474:	b29b      	uxth	r3, r3
 8005476:	3b01      	subs	r3, #1
 8005478:	b29b      	uxth	r3, r3
 800547a:	b21b      	sxth	r3, r3
 800547c:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8005480:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8005484:	47a0      	blx	r4
 8005486:	4603      	mov	r3, r0
 8005488:	61bb      	str	r3, [r7, #24]
   }

   if ( gui->currentFont.font_type == FONT_TYPE_1BPP)
 800548a:	4b5f      	ldr	r3, [pc, #380]	@ (8005608 <_UG_PutChar+0x25c>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005492:	2b00      	cmp	r3, #0
 8005494:	f040 8171 	bne.w	800577a <_UG_PutChar+0x3ce>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8005498:	2300      	movs	r3, #0
 800549a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800549c:	e0eb      	b.n	8005676 <_UG_PutChar+0x2ca>
     {
       c=0;
 800549e:	2300      	movs	r3, #0
 80054a0:	83fb      	strh	r3, [r7, #30]
       for( i=0;i<bn;i++ )
 80054a2:	2300      	movs	r3, #0
 80054a4:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80054a6:	e0de      	b.n	8005666 <_UG_PutChar+0x2ba>
       {
         b = *data++;
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	1c5a      	adds	r2, r3, #1
 80054ac:	60ba      	str	r2, [r7, #8]
 80054ae:	781b      	ldrb	r3, [r3, #0]
 80054b0:	777b      	strb	r3, [r7, #29]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 80054b2:	2300      	movs	r3, #0
 80054b4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80054b6:	e0c9      	b.n	800564c <_UG_PutChar+0x2a0>
         {
           if(b & 0x01 )                    // Foreground pixel detected
 80054b8:	7f7b      	ldrb	r3, [r7, #29]
 80054ba:	f003 0301 	and.w	r3, r3, #1
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d033      	beq.n	800552a <_UG_PutChar+0x17e>
           {
             if(driver)
 80054c2:	7dbb      	ldrb	r3, [r7, #22]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d01f      	beq.n	8005508 <_UG_PutChar+0x15c>
             {                              // Accelerated output
               if(bpixels && !trans)        // Draw accumulated background pixels, only if transparent mode disabled
 80054c8:	8c3b      	ldrh	r3, [r7, #32]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00a      	beq.n	80054e4 <_UG_PutChar+0x138>
 80054ce:	7dfb      	ldrb	r3, [r7, #23]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d107      	bne.n	80054e4 <_UG_PutChar+0x138>
               {
                 push_pixels(bpixels,bc);   // Drawing accumulated pixels removes a lot of overhead, drawing speed is at least 3x faster
 80054d4:	8c3a      	ldrh	r2, [r7, #32]
 80054d6:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	4610      	mov	r0, r2
 80054de:	4798      	blx	r3
                 bpixels=0;
 80054e0:	2300      	movs	r3, #0
 80054e2:	843b      	strh	r3, [r7, #32]
               }
               if(!fpixels && trans)        // Store first foreground pixel position for transparent drawing
 80054e4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d10a      	bne.n	8005500 <_UG_PutChar+0x154>
 80054ea:	7dfb      	ldrb	r3, [r7, #23]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d007      	beq.n	8005500 <_UG_PutChar+0x154>
               {
                 x0=x+c;
 80054f0:	88ba      	ldrh	r2, [r7, #4]
 80054f2:	8bfb      	ldrh	r3, [r7, #30]
 80054f4:	4413      	add	r3, r2
 80054f6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                 y0=y+j;
 80054f8:	887a      	ldrh	r2, [r7, #2]
 80054fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80054fc:	4413      	add	r3, r2
 80054fe:	85bb      	strh	r3, [r7, #44]	@ 0x2c
               }
               fpixels++;                   // Instead writing every pixel, count consecutive pixels, then send accumulated pixels in a single transaction
 8005500:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005502:	3301      	adds	r3, #1
 8005504:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005506:	e095      	b.n	8005634 <_UG_PutChar+0x288>
             }
             else
             {                              // Not accelerated output
               gui->device->pset(x+c,y+j,fc);
 8005508:	4b3f      	ldr	r3, [pc, #252]	@ (8005608 <_UG_PutChar+0x25c>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	88b9      	ldrh	r1, [r7, #4]
 8005512:	8bfa      	ldrh	r2, [r7, #30]
 8005514:	440a      	add	r2, r1
 8005516:	b292      	uxth	r2, r2
 8005518:	b210      	sxth	r0, r2
 800551a:	8879      	ldrh	r1, [r7, #2]
 800551c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800551e:	440a      	add	r2, r1
 8005520:	b292      	uxth	r2, r2
 8005522:	b211      	sxth	r1, r2
 8005524:	883a      	ldrh	r2, [r7, #0]
 8005526:	4798      	blx	r3
 8005528:	e084      	b.n	8005634 <_UG_PutChar+0x288>
             }
           }
           else                             // Background pixel detected
           {
             if(driver)
 800552a:	7dbb      	ldrb	r3, [r7, #22]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d06d      	beq.n	800560c <_UG_PutChar+0x260>
             {                              // Accelerated output
               if(fpixels)                  // Draw accumulated foreground pixels
 8005530:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005532:	2b00      	cmp	r3, #0
 8005534:	d064      	beq.n	8005600 <_UG_PutChar+0x254>
               {
                 if(!trans)                 // In transparent mode, we don't need to address pixel areas, so just keep pushing pixels
 8005536:	7dfb      	ldrb	r3, [r7, #23]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d15e      	bne.n	80055fa <_UG_PutChar+0x24e>
                 {
                   push_pixels(fpixels,fc);
 800553c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800553e:	8839      	ldrh	r1, [r7, #0]
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	4610      	mov	r0, r2
 8005544:	4798      	blx	r3
                   fpixels=0;
 8005546:	2300      	movs	r3, #0
 8005548:	847b      	strh	r3, [r7, #34]	@ 0x22
 800554a:	e059      	b.n	8005600 <_UG_PutChar+0x254>
                 }
                 else{                                // In transparent mode, drawing needs to be broken in smaller parts, avoiding the background areas
                   while(fpixels)
                   {
                     UG_U16 width = (x+actual_char_width)-x0;         // Detect available pixels in the current row from current x position
 800554c:	88ba      	ldrh	r2, [r7, #4]
 800554e:	8abb      	ldrh	r3, [r7, #20]
 8005550:	4413      	add	r3, r2
 8005552:	b29a      	uxth	r2, r3
 8005554:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	81fb      	strh	r3, [r7, #14]
                     if(x0==x || fpixels<width)                       // If pixel draw count is lower than available pixels, or drawing at start of the row, drawn as-is
 800555a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800555c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005560:	429a      	cmp	r2, r3
 8005562:	d003      	beq.n	800556c <_UG_PutChar+0x1c0>
 8005564:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005566:	89fb      	ldrh	r3, [r7, #14]
 8005568:	429a      	cmp	r2, r3
 800556a:	d224      	bcs.n	80055b6 <_UG_PutChar+0x20a>
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 800556c:	4b26      	ldr	r3, [pc, #152]	@ (8005608 <_UG_PutChar+0x25c>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005572:	461d      	mov	r5, r3
 8005574:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8005578:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 800557c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800557e:	89fb      	ldrh	r3, [r7, #14]
 8005580:	4413      	add	r3, r2
 8005582:	b29b      	uxth	r3, r3
 8005584:	3b01      	subs	r3, #1
 8005586:	b29b      	uxth	r3, r3
 8005588:	b21c      	sxth	r4, r3
 800558a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800558c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005590:	fb92 f3f3 	sdiv	r3, r2, r3
 8005594:	b29a      	uxth	r2, r3
 8005596:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005598:	4413      	add	r3, r2
 800559a:	b29b      	uxth	r3, r3
 800559c:	b21b      	sxth	r3, r3
 800559e:	4622      	mov	r2, r4
 80055a0:	47a8      	blx	r5
 80055a2:	4603      	mov	r3, r0
 80055a4:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 80055a6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80055a8:	8839      	ldrh	r1, [r7, #0]
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	4610      	mov	r0, r2
 80055ae:	4798      	blx	r3
                       fpixels=0;
 80055b0:	2300      	movs	r3, #0
 80055b2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80055b4:	e021      	b.n	80055fa <_UG_PutChar+0x24e>
                     }
                     else                                             // If  pixel draw count is higher than available pixels, there's at least second line, drawn this row first
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 80055b6:	4b14      	ldr	r3, [pc, #80]	@ (8005608 <_UG_PutChar+0x25c>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055bc:	461c      	mov	r4, r3
 80055be:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 80055c2:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 80055c6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80055c8:	89fb      	ldrh	r3, [r7, #14]
 80055ca:	4413      	add	r3, r2
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	3b01      	subs	r3, #1
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	b21a      	sxth	r2, r3
 80055d4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80055d8:	47a0      	blx	r4
 80055da:	4603      	mov	r3, r0
 80055dc:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 80055de:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80055e0:	8839      	ldrh	r1, [r7, #0]
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	4610      	mov	r0, r2
 80055e6:	4798      	blx	r3
                       fpixels -= width;
 80055e8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80055ea:	89fb      	ldrh	r3, [r7, #14]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	847b      	strh	r3, [r7, #34]	@ 0x22
                       x0=x;
 80055f0:	88bb      	ldrh	r3, [r7, #4]
 80055f2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                       y0++;
 80055f4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80055f6:	3301      	adds	r3, #1
 80055f8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                   while(fpixels)
 80055fa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d1a5      	bne.n	800554c <_UG_PutChar+0x1a0>
                     }
                   }
                 }
               }
               bpixels++;
 8005600:	8c3b      	ldrh	r3, [r7, #32]
 8005602:	3301      	adds	r3, #1
 8005604:	843b      	strh	r3, [r7, #32]
 8005606:	e015      	b.n	8005634 <_UG_PutChar+0x288>
 8005608:	20000a88 	.word	0x20000a88
             }
             else if(!trans)                           // Not accelerated output
 800560c:	7dfb      	ldrb	r3, [r7, #23]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d110      	bne.n	8005634 <_UG_PutChar+0x288>
             {
               gui->device->pset(x+c,y+j,bc);
 8005612:	4b96      	ldr	r3, [pc, #600]	@ (800586c <_UG_PutChar+0x4c0>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	88b9      	ldrh	r1, [r7, #4]
 800561c:	8bfa      	ldrh	r2, [r7, #30]
 800561e:	440a      	add	r2, r1
 8005620:	b292      	uxth	r2, r2
 8005622:	b210      	sxth	r0, r2
 8005624:	8879      	ldrh	r1, [r7, #2]
 8005626:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005628:	440a      	add	r2, r1
 800562a:	b292      	uxth	r2, r2
 800562c:	b211      	sxth	r1, r2
 800562e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8005632:	4798      	blx	r3
             }
           }
           b >>= 1;
 8005634:	7f7b      	ldrb	r3, [r7, #29]
 8005636:	085b      	lsrs	r3, r3, #1
 8005638:	777b      	strb	r3, [r7, #29]
           c++;
 800563a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800563e:	b29b      	uxth	r3, r3
 8005640:	3301      	adds	r3, #1
 8005642:	b29b      	uxth	r3, r3
 8005644:	83fb      	strh	r3, [r7, #30]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8005646:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005648:	3301      	adds	r3, #1
 800564a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800564c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800564e:	2b07      	cmp	r3, #7
 8005650:	d806      	bhi.n	8005660 <_UG_PutChar+0x2b4>
 8005652:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8005656:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800565a:	429a      	cmp	r2, r3
 800565c:	f6ff af2c 	blt.w	80054b8 <_UG_PutChar+0x10c>
       for( i=0;i<bn;i++ )
 8005660:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005662:	3301      	adds	r3, #1
 8005664:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005666:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005668:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800566a:	429a      	cmp	r2, r3
 800566c:	f4ff af1c 	bcc.w	80054a8 <_UG_PutChar+0xfc>
     for( j=0;j< gui->currentFont.char_height;j++ )
 8005670:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005672:	3301      	adds	r3, #1
 8005674:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005676:	4b7d      	ldr	r3, [pc, #500]	@ (800586c <_UG_PutChar+0x4c0>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800567e:	461a      	mov	r2, r3
 8005680:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005682:	4293      	cmp	r3, r2
 8005684:	f4ff af0b 	bcc.w	800549e <_UG_PutChar+0xf2>
        }
       }
     }
     if(driver){                                            // After finishing, ensure there're no remaining pixels left, make another pass
 8005688:	7dbb      	ldrb	r3, [r7, #22]
 800568a:	2b00      	cmp	r3, #0
 800568c:	f000 80e7 	beq.w	800585e <_UG_PutChar+0x4b2>
       if(bpixels && !trans)
 8005690:	8c3b      	ldrh	r3, [r7, #32]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d009      	beq.n	80056aa <_UG_PutChar+0x2fe>
 8005696:	7dfb      	ldrb	r3, [r7, #23]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d106      	bne.n	80056aa <_UG_PutChar+0x2fe>
       {
         push_pixels(bpixels,bc);
 800569c:	8c3a      	ldrh	r2, [r7, #32]
 800569e:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	4610      	mov	r0, r2
 80056a6:	4798      	blx	r3
 80056a8:	e0d9      	b.n	800585e <_UG_PutChar+0x4b2>
       }
       else if(fpixels)
 80056aa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f000 80d6 	beq.w	800585e <_UG_PutChar+0x4b2>
       {
         if(!trans)
 80056b2:	7dfb      	ldrb	r3, [r7, #23]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d15c      	bne.n	8005772 <_UG_PutChar+0x3c6>
         {
           push_pixels(fpixels,fc);
 80056b8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80056ba:	8839      	ldrh	r1, [r7, #0]
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	4610      	mov	r0, r2
 80056c0:	4798      	blx	r3
 80056c2:	e0cc      	b.n	800585e <_UG_PutChar+0x4b2>
         }
         else
         {
           while(fpixels)
           {
             UG_U16 width = (x+actual_char_width)-x0;
 80056c4:	88ba      	ldrh	r2, [r7, #4]
 80056c6:	8abb      	ldrh	r3, [r7, #20]
 80056c8:	4413      	add	r3, r2
 80056ca:	b29a      	uxth	r2, r3
 80056cc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	823b      	strh	r3, [r7, #16]
             if(x0==x || fpixels<width)
 80056d2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80056d4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d003      	beq.n	80056e4 <_UG_PutChar+0x338>
 80056dc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80056de:	8a3b      	ldrh	r3, [r7, #16]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d224      	bcs.n	800572e <_UG_PutChar+0x382>
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 80056e4:	4b61      	ldr	r3, [pc, #388]	@ (800586c <_UG_PutChar+0x4c0>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056ea:	461d      	mov	r5, r3
 80056ec:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 80056f0:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 80056f4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80056f6:	8a3b      	ldrh	r3, [r7, #16]
 80056f8:	4413      	add	r3, r2
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	3b01      	subs	r3, #1
 80056fe:	b29b      	uxth	r3, r3
 8005700:	b21c      	sxth	r4, r3
 8005702:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005704:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005708:	fb92 f3f3 	sdiv	r3, r2, r3
 800570c:	b29a      	uxth	r2, r3
 800570e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005710:	4413      	add	r3, r2
 8005712:	b29b      	uxth	r3, r3
 8005714:	b21b      	sxth	r3, r3
 8005716:	4622      	mov	r2, r4
 8005718:	47a8      	blx	r5
 800571a:	4603      	mov	r3, r0
 800571c:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 800571e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005720:	8839      	ldrh	r1, [r7, #0]
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	4610      	mov	r0, r2
 8005726:	4798      	blx	r3
               fpixels=0;
 8005728:	2300      	movs	r3, #0
 800572a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800572c:	e021      	b.n	8005772 <_UG_PutChar+0x3c6>
             }
             else
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 800572e:	4b4f      	ldr	r3, [pc, #316]	@ (800586c <_UG_PutChar+0x4c0>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005734:	461c      	mov	r4, r3
 8005736:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 800573a:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 800573e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005740:	8a3b      	ldrh	r3, [r7, #16]
 8005742:	4413      	add	r3, r2
 8005744:	b29b      	uxth	r3, r3
 8005746:	3b01      	subs	r3, #1
 8005748:	b29b      	uxth	r3, r3
 800574a:	b21a      	sxth	r2, r3
 800574c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8005750:	47a0      	blx	r4
 8005752:	4603      	mov	r3, r0
 8005754:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 8005756:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005758:	8839      	ldrh	r1, [r7, #0]
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	4610      	mov	r0, r2
 800575e:	4798      	blx	r3
               fpixels -= width;
 8005760:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005762:	8a3b      	ldrh	r3, [r7, #16]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	847b      	strh	r3, [r7, #34]	@ 0x22
               x0=x;
 8005768:	88bb      	ldrh	r3, [r7, #4]
 800576a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
               y0++;
 800576c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800576e:	3301      	adds	r3, #1
 8005770:	85bb      	strh	r3, [r7, #44]	@ 0x2c
           while(fpixels)
 8005772:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1a5      	bne.n	80056c4 <_UG_PutChar+0x318>
 8005778:	e071      	b.n	800585e <_UG_PutChar+0x4b2>
         }
       }
     }
   }
   #if defined(UGUI_USE_COLOR_RGB888) || defined(UGUI_USE_COLOR_RGB565)
   else if ( gui->currentFont.font_type == FONT_TYPE_8BPP)
 800577a:	4b3c      	ldr	r3, [pc, #240]	@ (800586c <_UG_PutChar+0x4c0>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005782:	2b01      	cmp	r3, #1
 8005784:	d16b      	bne.n	800585e <_UG_PutChar+0x4b2>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8005786:	2300      	movs	r3, #0
 8005788:	853b      	strh	r3, [r7, #40]	@ 0x28
 800578a:	e060      	b.n	800584e <_UG_PutChar+0x4a2>
     {
       for( i=0;i<actual_char_width;i++ )
 800578c:	2300      	movs	r3, #0
 800578e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005790:	e04a      	b.n	8005828 <_UG_PutChar+0x47c>
       {
         b = *data++;
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	1c5a      	adds	r2, r3, #1
 8005796:	60ba      	str	r2, [r7, #8]
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	777b      	strb	r3, [r7, #29]
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 800579c:	883b      	ldrh	r3, [r7, #0]
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	7f7a      	ldrb	r2, [r7, #29]
 80057a2:	fb03 f202 	mul.w	r2, r3, r2
 80057a6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	7f79      	ldrb	r1, [r7, #29]
 80057ae:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80057b2:	fb01 f303 	mul.w	r3, r1, r3
 80057b6:	4413      	add	r3, r2
 80057b8:	121b      	asrs	r3, r3, #8
 80057ba:	b21b      	sxth	r3, r3
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	b21a      	sxth	r2, r3
                 ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     //Green component
 80057c0:	883b      	ldrh	r3, [r7, #0]
 80057c2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80057c6:	7f79      	ldrb	r1, [r7, #29]
 80057c8:	fb03 f101 	mul.w	r1, r3, r1
 80057cc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80057d0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80057d4:	7f78      	ldrb	r0, [r7, #29]
 80057d6:	f5c0 7080 	rsb	r0, r0, #256	@ 0x100
 80057da:	fb00 f303 	mul.w	r3, r0, r3
 80057de:	440b      	add	r3, r1
 80057e0:	121b      	asrs	r3, r3, #8
 80057e2:	b21b      	sxth	r3, r3
 80057e4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80057e8:	b21b      	sxth	r3, r3
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 80057ea:	4313      	orrs	r3, r2
 80057ec:	b21b      	sxth	r3, r3
 80057ee:	827b      	strh	r3, [r7, #18]
                 ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
         if(driver)
 80057f0:	7dbb      	ldrb	r3, [r7, #22]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d005      	beq.n	8005802 <_UG_PutChar+0x456>
         {
           push_pixels(1,color);                                                          // Accelerated output
 80057f6:	8a7a      	ldrh	r2, [r7, #18]
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	4611      	mov	r1, r2
 80057fc:	2001      	movs	r0, #1
 80057fe:	4798      	blx	r3
 8005800:	e00f      	b.n	8005822 <_UG_PutChar+0x476>
         }
         else
         {
           gui->device->pset(x+i,y+j,color);                                                // Not accelerated output
 8005802:	4b1a      	ldr	r3, [pc, #104]	@ (800586c <_UG_PutChar+0x4c0>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	88b9      	ldrh	r1, [r7, #4]
 800580c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800580e:	440a      	add	r2, r1
 8005810:	b292      	uxth	r2, r2
 8005812:	b210      	sxth	r0, r2
 8005814:	8879      	ldrh	r1, [r7, #2]
 8005816:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005818:	440a      	add	r2, r1
 800581a:	b292      	uxth	r2, r2
 800581c:	b211      	sxth	r1, r2
 800581e:	8a7a      	ldrh	r2, [r7, #18]
 8005820:	4798      	blx	r3
       for( i=0;i<actual_char_width;i++ )
 8005822:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005824:	3301      	adds	r3, #1
 8005826:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005828:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800582a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800582e:	429a      	cmp	r2, r3
 8005830:	dbaf      	blt.n	8005792 <_UG_PutChar+0x3e6>
         }
       }
       data +=  gui->currentFont.char_width - actual_char_width;
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	4a0d      	ldr	r2, [pc, #52]	@ (800586c <_UG_PutChar+0x4c0>)
 8005836:	6812      	ldr	r2, [r2, #0]
 8005838:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 800583c:	4611      	mov	r1, r2
 800583e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005842:	1a8a      	subs	r2, r1, r2
 8005844:	4413      	add	r3, r2
 8005846:	60bb      	str	r3, [r7, #8]
     for( j=0;j< gui->currentFont.char_height;j++ )
 8005848:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800584a:	3301      	adds	r3, #1
 800584c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800584e:	4b07      	ldr	r3, [pc, #28]	@ (800586c <_UG_PutChar+0x4c0>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005856:	461a      	mov	r2, r3
 8005858:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800585a:	4293      	cmp	r3, r2
 800585c:	d396      	bcc.n	800578c <_UG_PutChar+0x3e0>
     }
   }
   #endif
   return (actual_char_width);
 800585e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8005862:	4618      	mov	r0, r3
 8005864:	3730      	adds	r7, #48	@ 0x30
 8005866:	46bd      	mov	sp, r7
 8005868:	bdb0      	pop	{r4, r5, r7, pc}
 800586a:	bf00      	nop
 800586c:	20000a88 	.word	0x20000a88

08005870 <_UG_ProcessTouchData>:

#ifdef UGUI_USE_TOUCH
static void _UG_ProcessTouchData( UG_WINDOW* wnd )
{
 8005870:	b480      	push	{r7}
 8005872:	b089      	sub	sp, #36	@ 0x24
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
   UG_OBJECT* obj;
   UG_U8 objstate;
   UG_U8 objtouch;
   UG_U8 tchstate;

   xp = gui->touch.xp;
 8005878:	4b57      	ldr	r3, [pc, #348]	@ (80059d8 <_UG_ProcessTouchData+0x168>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	88db      	ldrh	r3, [r3, #6]
 800587e:	837b      	strh	r3, [r7, #26]
   yp = gui->touch.yp;
 8005880:	4b55      	ldr	r3, [pc, #340]	@ (80059d8 <_UG_ProcessTouchData+0x168>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	891b      	ldrh	r3, [r3, #8]
 8005886:	833b      	strh	r3, [r7, #24]
   tchstate = gui->touch.state;
 8005888:	4b53      	ldr	r3, [pc, #332]	@ (80059d8 <_UG_ProcessTouchData+0x168>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	791b      	ldrb	r3, [r3, #4]
 800588e:	75fb      	strb	r3, [r7, #23]

   objcnt = wnd->objcnt;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	781b      	ldrb	r3, [r3, #0]
 8005894:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 8005896:	2300      	movs	r3, #0
 8005898:	83fb      	strh	r3, [r7, #30]
 800589a:	e090      	b.n	80059be <_UG_ProcessTouchData+0x14e>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	8bfb      	ldrh	r3, [r7, #30]
 80058a2:	015b      	lsls	r3, r3, #5
 80058a4:	4413      	add	r3, r2
 80058a6:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	73fb      	strb	r3, [r7, #15]
      objtouch = obj->touch_state;
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	785b      	ldrb	r3, [r3, #1]
 80058b2:	777b      	strb	r3, [r7, #29]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) && (objstate & OBJ_STATE_VISIBLE) && !(objstate & OBJ_STATE_REDRAW))
 80058b4:	7bfb      	ldrb	r3, [r7, #15]
 80058b6:	f003 0301 	and.w	r3, r3, #1
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d179      	bne.n	80059b2 <_UG_ProcessTouchData+0x142>
 80058be:	7bfb      	ldrb	r3, [r7, #15]
 80058c0:	f003 0302 	and.w	r3, r3, #2
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d074      	beq.n	80059b2 <_UG_ProcessTouchData+0x142>
 80058c8:	7bfb      	ldrb	r3, [r7, #15]
 80058ca:	f003 0308 	and.w	r3, r3, #8
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d06f      	beq.n	80059b2 <_UG_ProcessTouchData+0x142>
 80058d2:	7bfb      	ldrb	r3, [r7, #15]
 80058d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d16a      	bne.n	80059b2 <_UG_ProcessTouchData+0x142>
      {
         /* Process touch data */
         if ( (tchstate) && xp != -1 )
 80058dc:	7dfb      	ldrb	r3, [r7, #23]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d047      	beq.n	8005972 <_UG_ProcessTouchData+0x102>
 80058e2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80058e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ea:	d042      	beq.n	8005972 <_UG_ProcessTouchData+0x102>
         {
            if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 80058ec:	7f7b      	ldrb	r3, [r7, #29]
 80058ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d107      	bne.n	8005906 <_UG_ProcessTouchData+0x96>
            {
               objtouch |= OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_CHANGED;
 80058f6:	7f7b      	ldrb	r3, [r7, #29]
 80058f8:	f043 0305 	orr.w	r3, r3, #5
 80058fc:	777b      	strb	r3, [r7, #29]
               objtouch &= ~(OBJ_TOUCH_STATE_RELEASED_ON_OBJECT | OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT);
 80058fe:	7f7b      	ldrb	r3, [r7, #29]
 8005900:	f023 0318 	bic.w	r3, r3, #24
 8005904:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 8005906:	7f7b      	ldrb	r3, [r7, #29]
 8005908:	f023 0320 	bic.w	r3, r3, #32
 800590c:	777b      	strb	r3, [r7, #29]
            if ( xp >= obj->a_abs.xs )
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005914:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8005918:	429a      	cmp	r2, r3
 800591a:	db25      	blt.n	8005968 <_UG_ProcessTouchData+0xf8>
            {
               if ( xp <= obj->a_abs.xe )
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8005922:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8005926:	429a      	cmp	r2, r3
 8005928:	dc1e      	bgt.n	8005968 <_UG_ProcessTouchData+0xf8>
               {
                  if ( yp >= obj->a_abs.ys )
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8005930:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8005934:	429a      	cmp	r2, r3
 8005936:	db17      	blt.n	8005968 <_UG_ProcessTouchData+0xf8>
                  {
                     if ( yp <= obj->a_abs.ye )
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800593e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8005942:	429a      	cmp	r2, r3
 8005944:	dc10      	bgt.n	8005968 <_UG_ProcessTouchData+0xf8>
                     {
                        objtouch |= OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 8005946:	7f7b      	ldrb	r3, [r7, #29]
 8005948:	f043 0320 	orr.w	r3, r3, #32
 800594c:	777b      	strb	r3, [r7, #29]
                        if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 800594e:	7f7b      	ldrb	r3, [r7, #29]
 8005950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005954:	2b00      	cmp	r3, #0
 8005956:	d107      	bne.n	8005968 <_UG_ProcessTouchData+0xf8>
                        {
                           objtouch &= ~OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT;
 8005958:	7f7b      	ldrb	r3, [r7, #29]
 800595a:	f023 0304 	bic.w	r3, r3, #4
 800595e:	777b      	strb	r3, [r7, #29]
                           objtouch |= OBJ_TOUCH_STATE_PRESSED_ON_OBJECT;
 8005960:	7f7b      	ldrb	r3, [r7, #29]
 8005962:	f043 0302 	orr.w	r3, r3, #2
 8005966:	777b      	strb	r3, [r7, #29]
                        }
                     }
                  }
               }
            }
            objtouch |= OBJ_TOUCH_STATE_IS_PRESSED;
 8005968:	7f7b      	ldrb	r3, [r7, #29]
 800596a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800596e:	777b      	strb	r3, [r7, #29]
 8005970:	e01f      	b.n	80059b2 <_UG_ProcessTouchData+0x142>
         }
         else if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 8005972:	7f7b      	ldrb	r3, [r7, #29]
 8005974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005978:	2b00      	cmp	r3, #0
 800597a:	d01a      	beq.n	80059b2 <_UG_ProcessTouchData+0x142>
         {
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT )
 800597c:	7f7b      	ldrb	r3, [r7, #29]
 800597e:	f003 0320 	and.w	r3, r3, #32
 8005982:	2b00      	cmp	r3, #0
 8005984:	d004      	beq.n	8005990 <_UG_ProcessTouchData+0x120>
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_ON_OBJECT;
 8005986:	7f7b      	ldrb	r3, [r7, #29]
 8005988:	f043 0308 	orr.w	r3, r3, #8
 800598c:	777b      	strb	r3, [r7, #29]
 800598e:	e003      	b.n	8005998 <_UG_ProcessTouchData+0x128>
            }
            else
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT;
 8005990:	7f7b      	ldrb	r3, [r7, #29]
 8005992:	f043 0310 	orr.w	r3, r3, #16
 8005996:	777b      	strb	r3, [r7, #29]
            }
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 8005998:	7f7b      	ldrb	r3, [r7, #29]
 800599a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d003      	beq.n	80059aa <_UG_ProcessTouchData+0x13a>
            {
               objtouch |= OBJ_TOUCH_STATE_CHANGED;
 80059a2:	7f7b      	ldrb	r3, [r7, #29]
 80059a4:	f043 0301 	orr.w	r3, r3, #1
 80059a8:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~(OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_PRESSED_ON_OBJECT | OBJ_TOUCH_STATE_IS_PRESSED);
 80059aa:	7f7b      	ldrb	r3, [r7, #29]
 80059ac:	f023 0346 	bic.w	r3, r3, #70	@ 0x46
 80059b0:	777b      	strb	r3, [r7, #29]
         }
      }
      obj->touch_state = objtouch;
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	7f7a      	ldrb	r2, [r7, #29]
 80059b6:	705a      	strb	r2, [r3, #1]
   for(i=0; i<objcnt; i++)
 80059b8:	8bfb      	ldrh	r3, [r7, #30]
 80059ba:	3301      	adds	r3, #1
 80059bc:	83fb      	strh	r3, [r7, #30]
 80059be:	8bfa      	ldrh	r2, [r7, #30]
 80059c0:	8abb      	ldrh	r3, [r7, #20]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	f4ff af6a 	bcc.w	800589c <_UG_ProcessTouchData+0x2c>
   }
}
 80059c8:	bf00      	nop
 80059ca:	bf00      	nop
 80059cc:	3724      	adds	r7, #36	@ 0x24
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	20000a88 	.word	0x20000a88

080059dc <_UG_UpdateObjects>:
#endif

static void _UG_UpdateObjects( UG_WINDOW* wnd )
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b086      	sub	sp, #24
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
   #ifdef UGUI_USE_TOUCH
   UG_U8 objtouch;
   #endif

   /* Check each object, if it needs to be updated? */
   objcnt = wnd->objcnt;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 80059ea:	2300      	movs	r3, #0
 80059ec:	82fb      	strh	r3, [r7, #22]
 80059ee:	e035      	b.n	8005a5c <_UG_UpdateObjects+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	685a      	ldr	r2, [r3, #4]
 80059f4:	8afb      	ldrh	r3, [r7, #22]
 80059f6:	015b      	lsls	r3, r3, #5
 80059f8:	4413      	add	r3, r2
 80059fa:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	73fb      	strb	r3, [r7, #15]
      #ifdef UGUI_USE_TOUCH
      objtouch = obj->touch_state;
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	785b      	ldrb	r3, [r3, #1]
 8005a06:	73bb      	strb	r3, [r7, #14]
      #endif
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8005a08:	7bfb      	ldrb	r3, [r7, #15]
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d121      	bne.n	8005a56 <_UG_UpdateObjects+0x7a>
 8005a12:	7bfb      	ldrb	r3, [r7, #15]
 8005a14:	f003 0302 	and.w	r3, r3, #2
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d01c      	beq.n	8005a56 <_UG_UpdateObjects+0x7a>
      {
         if ( objstate & OBJ_STATE_UPDATE )
 8005a1c:	7bfb      	ldrb	r3, [r7, #15]
 8005a1e:	f003 0320 	and.w	r3, r3, #32
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d004      	beq.n	8005a30 <_UG_UpdateObjects+0x54>
         {
            obj->update(wnd,obj);
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	6939      	ldr	r1, [r7, #16]
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	4798      	blx	r3
         }
         #ifdef UGUI_USE_TOUCH
         if ( (objstate & OBJ_STATE_VISIBLE) && (objstate & OBJ_STATE_TOUCH_ENABLE) )
 8005a30:	7bfb      	ldrb	r3, [r7, #15]
 8005a32:	f003 0308 	and.w	r3, r3, #8
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00d      	beq.n	8005a56 <_UG_UpdateObjects+0x7a>
 8005a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	da09      	bge.n	8005a56 <_UG_UpdateObjects+0x7a>
         {
            if ( (objtouch & (OBJ_TOUCH_STATE_CHANGED | OBJ_TOUCH_STATE_IS_PRESSED)) )
 8005a42:	7bbb      	ldrb	r3, [r7, #14]
 8005a44:	f003 0341 	and.w	r3, r3, #65	@ 0x41
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d004      	beq.n	8005a56 <_UG_UpdateObjects+0x7a>
            {
               obj->update(wnd,obj);
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	6939      	ldr	r1, [r7, #16]
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	4798      	blx	r3
   for(i=0; i<objcnt; i++)
 8005a56:	8afb      	ldrh	r3, [r7, #22]
 8005a58:	3301      	adds	r3, #1
 8005a5a:	82fb      	strh	r3, [r7, #22]
 8005a5c:	8afa      	ldrh	r2, [r7, #22]
 8005a5e:	8abb      	ldrh	r3, [r7, #20]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d3c5      	bcc.n	80059f0 <_UG_UpdateObjects+0x14>
            }
         }
         #endif
      }
   }
}
 8005a64:	bf00      	nop
 8005a66:	bf00      	nop
 8005a68:	3718      	adds	r7, #24
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
	...

08005a70 <_UG_HandleEvents>:

static void _UG_HandleEvents( UG_WINDOW* wnd )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_U8 objstate;
   static UG_MESSAGE msg;
   msg.src = NULL;
 8005a78:	4b22      	ldr	r3, [pc, #136]	@ (8005b04 <_UG_HandleEvents+0x94>)
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	605a      	str	r2, [r3, #4]

   /* Handle window-related events */
   //ToDo

   /* Handle object-related events */
   msg.type = MSG_TYPE_OBJECT;
 8005a7e:	4b21      	ldr	r3, [pc, #132]	@ (8005b04 <_UG_HandleEvents+0x94>)
 8005a80:	2202      	movs	r2, #2
 8005a82:	701a      	strb	r2, [r3, #0]
   objcnt = wnd->objcnt;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	82fb      	strh	r3, [r7, #22]
 8005a8e:	e02f      	b.n	8005af0 <_UG_HandleEvents+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	8afb      	ldrh	r3, [r7, #22]
 8005a96:	015b      	lsls	r3, r3, #5
 8005a98:	4413      	add	r3, r2
 8005a9a:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	73fb      	strb	r3, [r7, #15]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8005aa2:	7bfb      	ldrb	r3, [r7, #15]
 8005aa4:	f003 0301 	and.w	r3, r3, #1
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d11e      	bne.n	8005aea <_UG_HandleEvents+0x7a>
 8005aac:	7bfb      	ldrb	r3, [r7, #15]
 8005aae:	f003 0302 	and.w	r3, r3, #2
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d019      	beq.n	8005aea <_UG_HandleEvents+0x7a>
      {
         if ( obj->event != OBJ_EVENT_NONE )
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	7e9b      	ldrb	r3, [r3, #26]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d015      	beq.n	8005aea <_UG_HandleEvents+0x7a>
         {
            msg.src = obj;
 8005abe:	4a11      	ldr	r2, [pc, #68]	@ (8005b04 <_UG_HandleEvents+0x94>)
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	6053      	str	r3, [r2, #4]
            msg.id = obj->type;
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	7e1a      	ldrb	r2, [r3, #24]
 8005ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8005b04 <_UG_HandleEvents+0x94>)
 8005aca:	705a      	strb	r2, [r3, #1]
            msg.sub_id = obj->id;
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	7e5a      	ldrb	r2, [r3, #25]
 8005ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8005b04 <_UG_HandleEvents+0x94>)
 8005ad2:	709a      	strb	r2, [r3, #2]
            msg.event = obj->event;
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	7e9a      	ldrb	r2, [r3, #26]
 8005ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8005b04 <_UG_HandleEvents+0x94>)
 8005ada:	70da      	strb	r2, [r3, #3]

            wnd->cb( &msg );
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae0:	4808      	ldr	r0, [pc, #32]	@ (8005b04 <_UG_HandleEvents+0x94>)
 8005ae2:	4798      	blx	r3

            obj->event = OBJ_EVENT_NONE;
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	769a      	strb	r2, [r3, #26]
   for(i=0; i<objcnt; i++)
 8005aea:	8afb      	ldrh	r3, [r7, #22]
 8005aec:	3301      	adds	r3, #1
 8005aee:	82fb      	strh	r3, [r7, #22]
 8005af0:	8afa      	ldrh	r2, [r7, #22]
 8005af2:	8abb      	ldrh	r3, [r7, #20]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d3cb      	bcc.n	8005a90 <_UG_HandleEvents+0x20>
         }
      }
   }
}
 8005af8:	bf00      	nop
 8005afa:	bf00      	nop
 8005afc:	3718      	adds	r7, #24
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	20000a9c 	.word	0x20000a9c

08005b08 <_UG_PutText>:
/* -------------------------------------------------------------------------------- */
/* -- INTERNAL API FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */

void _UG_PutText(UG_TEXT* txt)
{
 8005b08:	b590      	push	{r4, r7, lr}
 8005b0a:	b08f      	sub	sp, #60	@ 0x3c
 8005b0c:	af02      	add	r7, sp, #8
 8005b0e:	6078      	str	r0, [r7, #4]
   if(!txt->font || !txt->str){
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f000 812c 	beq.w	8005d72 <_UG_PutText+0x26a>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	f000 8127 	beq.w	8005d72 <_UG_PutText+0x26a>
     return;
   }

   UG_S16 ye=txt->a.ye;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	89db      	ldrh	r3, [r3, #14]
 8005b28:	847b      	strh	r3, [r7, #34]	@ 0x22
   UG_S16 ys=txt->a.ys;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	895b      	ldrh	r3, [r3, #10]
 8005b2e:	843b      	strh	r3, [r7, #32]
   UG_S16 char_height=UG_GetFontHeight(txt->font);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	3302      	adds	r3, #2
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	83fb      	strh	r3, [r7, #30]

   if ( (ye - ys) < char_height ){
 8005b3a:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 8005b3e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8005b42:	1ad2      	subs	r2, r2, r3
 8005b44:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	f2c0 8114 	blt.w	8005d76 <_UG_PutText+0x26e>
     return;
   }

   UG_U16 sl,rc,wl;
   UG_S16 xp,yp;
   UG_S16 xs=txt->a.xs;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	891b      	ldrh	r3, [r3, #8]
 8005b52:	83bb      	strh	r3, [r7, #28]
   UG_S16 xe=txt->a.xe;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	899b      	ldrh	r3, [r3, #12]
 8005b58:	837b      	strh	r3, [r7, #26]
   UG_U8  align=txt->align;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	7d1b      	ldrb	r3, [r3, #20]
 8005b5e:	767b      	strb	r3, [r7, #25]
   UG_S16 char_h_space=txt->h_space;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	8adb      	ldrh	r3, [r3, #22]
 8005b64:	82fb      	strh	r3, [r7, #22]
   UG_S16 char_v_space=txt->v_space;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	8b1b      	ldrh	r3, [r3, #24]
 8005b6a:	82bb      	strh	r3, [r7, #20]
   UG_S16 w;
   UG_CHAR chr;
   char* str = txt->str;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	60fb      	str	r3, [r7, #12]
   char* c = str;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	60bb      	str	r3, [r7, #8]

   _UG_FontSelect(txt->font);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7ff fb94 	bl	80052a8 <_UG_FontSelect>

   rc=1;
 8005b80:	2301      	movs	r3, #1
 8005b82:	85bb      	strh	r3, [r7, #44]	@ 0x2c
   c=str;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	60bb      	str	r3, [r7, #8]

   while (1)
   {
     #ifdef UGUI_USE_UTF8
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8005b88:	4b80      	ldr	r3, [pc, #512]	@ (8005d8c <_UG_PutText+0x284>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d107      	bne.n	8005ba4 <_UG_PutText+0x9c>
       chr = _UG_DecodeUTF8(&c);
 8005b94:	f107 0308 	add.w	r3, r7, #8
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f7ff f9c1 	bl	8004f20 <_UG_DecodeUTF8>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005ba2:	e004      	b.n	8005bae <_UG_PutText+0xa6>
     }
     else{
       chr = *c++;
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	1c5a      	adds	r2, r3, #1
 8005ba8:	60ba      	str	r2, [r7, #8]
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	84bb      	strh	r3, [r7, #36]	@ 0x24
     }
     #else
     chr = *c++;
     #endif
     if(!chr) break;
 8005bae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d006      	beq.n	8005bc2 <_UG_PutText+0xba>
     if ( chr == '\n' ) rc++;
 8005bb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005bb6:	2b0a      	cmp	r3, #10
 8005bb8:	d1e6      	bne.n	8005b88 <_UG_PutText+0x80>
 8005bba:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	85bb      	strh	r3, [r7, #44]	@ 0x2c
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8005bc0:	e7e2      	b.n	8005b88 <_UG_PutText+0x80>
     if(!chr) break;
 8005bc2:	bf00      	nop
   }

   yp = 0;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	84fb      	strh	r3, [r7, #38]	@ 0x26
   if ( align & (ALIGN_V_CENTER | ALIGN_V_BOTTOM) )
 8005bc8:	7e7b      	ldrb	r3, [r7, #25]
 8005bca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d01f      	beq.n	8005c12 <_UG_PutText+0x10a>
   {
      yp = ye - ys + 1;
 8005bd2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005bd4:	8c3b      	ldrh	r3, [r7, #32]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	3301      	adds	r3, #1
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	84fb      	strh	r3, [r7, #38]	@ 0x26
      yp -= char_height*rc;
 8005be0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005be2:	8bfb      	ldrh	r3, [r7, #30]
 8005be4:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8005be6:	fb11 f303 	smulbb	r3, r1, r3
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	84fb      	strh	r3, [r7, #38]	@ 0x26
      yp -= char_v_space*(rc-1);
 8005bf2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005bf4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	b299      	uxth	r1, r3
 8005bfa:	8abb      	ldrh	r3, [r7, #20]
 8005bfc:	fb11 f303 	smulbb	r3, r1, r3
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	1ad3      	subs	r3, r2, r3
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if ( yp < 0 ){
 8005c08:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f2c0 80b4 	blt.w	8005d7a <_UG_PutText+0x272>
        return;
      }
   }
   if ( align & ALIGN_V_CENTER ) yp >>= 1;
 8005c12:	7e7b      	ldrb	r3, [r7, #25]
 8005c14:	f003 0310 	and.w	r3, r3, #16
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d003      	beq.n	8005c24 <_UG_PutText+0x11c>
 8005c1c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8005c20:	105b      	asrs	r3, r3, #1
 8005c22:	84fb      	strh	r3, [r7, #38]	@ 0x26
   yp += ys;
 8005c24:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005c26:	8c3b      	ldrh	r3, [r7, #32]
 8005c28:	4413      	add	r3, r2
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	84fb      	strh	r3, [r7, #38]	@ 0x26

   while( 1 )
   {
      sl=0;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      c=str;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	60bb      	str	r3, [r7, #8]
      wl = 0;
 8005c36:	2300      	movs	r3, #0
 8005c38:	857b      	strh	r3, [r7, #42]	@ 0x2a
      while(1)
      {
        #ifdef UGUI_USE_UTF8
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8005c3a:	4b54      	ldr	r3, [pc, #336]	@ (8005d8c <_UG_PutText+0x284>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d107      	bne.n	8005c56 <_UG_PutText+0x14e>
          chr = _UG_DecodeUTF8(&c);
 8005c46:	f107 0308 	add.w	r3, r7, #8
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7ff f968 	bl	8004f20 <_UG_DecodeUTF8>
 8005c50:	4603      	mov	r3, r0
 8005c52:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005c54:	e004      	b.n	8005c60 <_UG_PutText+0x158>
        }
        else{
          chr = *c++;
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	1c5a      	adds	r2, r3, #1
 8005c5a:	60ba      	str	r2, [r7, #8]
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        }
        #else
        chr = *c++;
        #endif
        if( chr == 0 || chr == '\n'){
 8005c60:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d01b      	beq.n	8005c9e <_UG_PutText+0x196>
 8005c66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c68:	2b0a      	cmp	r3, #10
 8005c6a:	d018      	beq.n	8005c9e <_UG_PutText+0x196>
          break;
        }
         w = _UG_GetCharData(chr, NULL);
 8005c6c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c6e:	2100      	movs	r1, #0
 8005c70:	4618      	mov	r0, r3
 8005c72:	f7ff f9cd 	bl	8005010 <_UG_GetCharData>
 8005c76:	4603      	mov	r3, r0
 8005c78:	827b      	strh	r3, [r7, #18]
         if (w == -1){continue;}
 8005c7a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c82:	d00a      	beq.n	8005c9a <_UG_PutText+0x192>
         sl++;
 8005c84:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005c86:	3301      	adds	r3, #1
 8005c88:	85fb      	strh	r3, [r7, #46]	@ 0x2e
         wl += w + char_h_space;
 8005c8a:	8a7a      	ldrh	r2, [r7, #18]
 8005c8c:	8afb      	ldrh	r3, [r7, #22]
 8005c8e:	4413      	add	r3, r2
 8005c90:	b29a      	uxth	r2, r3
 8005c92:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005c94:	4413      	add	r3, r2
 8005c96:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005c98:	e7cf      	b.n	8005c3a <_UG_PutText+0x132>
         if (w == -1){continue;}
 8005c9a:	bf00      	nop
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8005c9c:	e7cd      	b.n	8005c3a <_UG_PutText+0x132>
      }
      wl -= char_h_space;
 8005c9e:	8afb      	ldrh	r3, [r7, #22]
 8005ca0:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	857b      	strh	r3, [r7, #42]	@ 0x2a

      xp = xe - xs + 1;
 8005ca6:	8b7a      	ldrh	r2, [r7, #26]
 8005ca8:	8bbb      	ldrh	r3, [r7, #28]
 8005caa:	1ad3      	subs	r3, r2, r3
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	3301      	adds	r3, #1
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	853b      	strh	r3, [r7, #40]	@ 0x28
      xp -= wl;
 8005cb4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005cb6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	853b      	strh	r3, [r7, #40]	@ 0x28
      if ( xp < 0 ) break;
 8005cbe:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	db5b      	blt.n	8005d7e <_UG_PutText+0x276>

      if ( align & ALIGN_H_LEFT ) xp = 0;
 8005cc6:	7e7b      	ldrb	r3, [r7, #25]
 8005cc8:	f003 0301 	and.w	r3, r3, #1
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d002      	beq.n	8005cd6 <_UG_PutText+0x1ce>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005cd4:	e008      	b.n	8005ce8 <_UG_PutText+0x1e0>
      else if ( align & ALIGN_H_CENTER ) xp >>= 1;
 8005cd6:	7e7b      	ldrb	r3, [r7, #25]
 8005cd8:	f003 0302 	and.w	r3, r3, #2
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d003      	beq.n	8005ce8 <_UG_PutText+0x1e0>
 8005ce0:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8005ce4:	105b      	asrs	r3, r3, #1
 8005ce6:	853b      	strh	r3, [r7, #40]	@ 0x28
      xp += xs;
 8005ce8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005cea:	8bbb      	ldrh	r3, [r7, #28]
 8005cec:	4413      	add	r3, r2
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	853b      	strh	r3, [r7, #40]	@ 0x28


      while(1){
         #ifdef UGUI_USE_UTF8
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8005cf2:	4b26      	ldr	r3, [pc, #152]	@ (8005d8c <_UG_PutText+0x284>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d107      	bne.n	8005d0e <_UG_PutText+0x206>
           chr = _UG_DecodeUTF8(&str);
 8005cfe:	f107 030c 	add.w	r3, r7, #12
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7ff f90c 	bl	8004f20 <_UG_DecodeUTF8>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005d0c:	e004      	b.n	8005d18 <_UG_PutText+0x210>
         }
         else{
           chr = *str++;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	1c5a      	adds	r2, r3, #1
 8005d12:	60fa      	str	r2, [r7, #12]
 8005d14:	781b      	ldrb	r3, [r3, #0]
 8005d16:	84bb      	strh	r3, [r7, #36]	@ 0x24
         }
         #else
         chr = *str++;
         #endif
         if ( chr == 0 ){
 8005d18:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d031      	beq.n	8005d82 <_UG_PutText+0x27a>
           return;
         }
         else if(chr=='\n'){
 8005d1e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d20:	2b0a      	cmp	r3, #10
 8005d22:	d01c      	beq.n	8005d5e <_UG_PutText+0x256>
           break;
         }
         w = _UG_PutChar(chr,xp,yp,txt->fc,txt->bc);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	8a1c      	ldrh	r4, [r3, #16]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	8a5b      	ldrh	r3, [r3, #18]
 8005d2c:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8005d30:	f9b7 1028 	ldrsh.w	r1, [r7, #40]	@ 0x28
 8005d34:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 8005d36:	9300      	str	r3, [sp, #0]
 8005d38:	4623      	mov	r3, r4
 8005d3a:	f7ff fb37 	bl	80053ac <_UG_PutChar>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	827b      	strh	r3, [r7, #18]
         if(w!=-1)
 8005d42:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d4a:	d0d2      	beq.n	8005cf2 <_UG_PutText+0x1ea>
           xp += w + char_h_space;
 8005d4c:	8a7a      	ldrh	r2, [r7, #18]
 8005d4e:	8afb      	ldrh	r3, [r7, #22]
 8005d50:	4413      	add	r3, r2
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005d56:	4413      	add	r3, r2
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	853b      	strh	r3, [r7, #40]	@ 0x28
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8005d5c:	e7c9      	b.n	8005cf2 <_UG_PutText+0x1ea>
           break;
 8005d5e:	bf00      	nop
      }
      yp += char_height + char_v_space;
 8005d60:	8bfa      	ldrh	r2, [r7, #30]
 8005d62:	8abb      	ldrh	r3, [r7, #20]
 8005d64:	4413      	add	r3, r2
 8005d66:	b29a      	uxth	r2, r3
 8005d68:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005d6a:	4413      	add	r3, r2
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	84fb      	strh	r3, [r7, #38]	@ 0x26
      sl=0;
 8005d70:	e75d      	b.n	8005c2e <_UG_PutText+0x126>
     return;
 8005d72:	bf00      	nop
 8005d74:	e006      	b.n	8005d84 <_UG_PutText+0x27c>
     return;
 8005d76:	bf00      	nop
 8005d78:	e004      	b.n	8005d84 <_UG_PutText+0x27c>
        return;
 8005d7a:	bf00      	nop
 8005d7c:	e002      	b.n	8005d84 <_UG_PutText+0x27c>
      if ( xp < 0 ) break;
 8005d7e:	bf00      	nop
 8005d80:	e000      	b.n	8005d84 <_UG_PutText+0x27c>
           return;
 8005d82:	bf00      	nop
   }
}
 8005d84:	3734      	adds	r7, #52	@ 0x34
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd90      	pop	{r4, r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	20000a88 	.word	0x20000a88

08005d90 <_UG_DrawObjectFrame>:
   }
   return NULL;
}

void _UG_DrawObjectFrame( UG_S16 xs, UG_S16 ys, UG_S16 xe, UG_S16 ye, UG_COLOR* p )
{
 8005d90:	b5b0      	push	{r4, r5, r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af02      	add	r7, sp, #8
 8005d96:	4604      	mov	r4, r0
 8005d98:	4608      	mov	r0, r1
 8005d9a:	4611      	mov	r1, r2
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	4623      	mov	r3, r4
 8005da0:	80fb      	strh	r3, [r7, #6]
 8005da2:	4603      	mov	r3, r0
 8005da4:	80bb      	strh	r3, [r7, #4]
 8005da6:	460b      	mov	r3, r1
 8005da8:	807b      	strh	r3, [r7, #2]
 8005daa:	4613      	mov	r3, r2
 8005dac:	803b      	strh	r3, [r7, #0]
   // Frame 0
   UG_DrawLine(xs, ys  , xe-1, ys  , *p++);
 8005dae:	887b      	ldrh	r3, [r7, #2]
 8005db0:	3b01      	subs	r3, #1
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	b21c      	sxth	r4, r3
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	1c9a      	adds	r2, r3, #2
 8005dba:	61ba      	str	r2, [r7, #24]
 8005dbc:	881b      	ldrh	r3, [r3, #0]
 8005dbe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005dc2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005dc6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	4613      	mov	r3, r2
 8005dce:	4622      	mov	r2, r4
 8005dd0:	f7fe fe94 	bl	8004afc <UG_DrawLine>
   UG_DrawLine(xs, ys+1, xs  , ye-1, *p++);
 8005dd4:	88bb      	ldrh	r3, [r7, #4]
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	b219      	sxth	r1, r3
 8005ddc:	883b      	ldrh	r3, [r7, #0]
 8005dde:	3b01      	subs	r3, #1
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	b21c      	sxth	r4, r3
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	1c9a      	adds	r2, r3, #2
 8005de8:	61ba      	str	r2, [r7, #24]
 8005dea:	881b      	ldrh	r3, [r3, #0]
 8005dec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005df0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005df4:	9300      	str	r3, [sp, #0]
 8005df6:	4623      	mov	r3, r4
 8005df8:	f7fe fe80 	bl	8004afc <UG_DrawLine>
   UG_DrawLine(xs, ye  , xe  , ye  , *p++);
 8005dfc:	69bb      	ldr	r3, [r7, #24]
 8005dfe:	1c9a      	adds	r2, r3, #2
 8005e00:	61ba      	str	r2, [r7, #24]
 8005e02:	881b      	ldrh	r3, [r3, #0]
 8005e04:	f9b7 4000 	ldrsh.w	r4, [r7]
 8005e08:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005e0c:	f9b7 1000 	ldrsh.w	r1, [r7]
 8005e10:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005e14:	9300      	str	r3, [sp, #0]
 8005e16:	4623      	mov	r3, r4
 8005e18:	f7fe fe70 	bl	8004afc <UG_DrawLine>
   UG_DrawLine(xe, ys  , xe  , ye-1, *p++);
 8005e1c:	883b      	ldrh	r3, [r7, #0]
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	b21c      	sxth	r4, r3
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	1c9a      	adds	r2, r3, #2
 8005e28:	61ba      	str	r2, [r7, #24]
 8005e2a:	881b      	ldrh	r3, [r3, #0]
 8005e2c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005e30:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005e34:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	4623      	mov	r3, r4
 8005e3c:	f7fe fe5e 	bl	8004afc <UG_DrawLine>
   // Frame 1
   UG_DrawLine(xs+1, ys+1, xe-2, ys+1, *p++);
 8005e40:	88fb      	ldrh	r3, [r7, #6]
 8005e42:	3301      	adds	r3, #1
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	b218      	sxth	r0, r3
 8005e48:	88bb      	ldrh	r3, [r7, #4]
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	b219      	sxth	r1, r3
 8005e50:	887b      	ldrh	r3, [r7, #2]
 8005e52:	3b02      	subs	r3, #2
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	b21c      	sxth	r4, r3
 8005e58:	88bb      	ldrh	r3, [r7, #4]
 8005e5a:	3301      	adds	r3, #1
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	b21d      	sxth	r5, r3
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	1c9a      	adds	r2, r3, #2
 8005e64:	61ba      	str	r2, [r7, #24]
 8005e66:	881b      	ldrh	r3, [r3, #0]
 8005e68:	9300      	str	r3, [sp, #0]
 8005e6a:	462b      	mov	r3, r5
 8005e6c:	4622      	mov	r2, r4
 8005e6e:	f7fe fe45 	bl	8004afc <UG_DrawLine>
   UG_DrawLine(xs+1, ys+2, xs+1, ye-2, *p++);
 8005e72:	88fb      	ldrh	r3, [r7, #6]
 8005e74:	3301      	adds	r3, #1
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	b218      	sxth	r0, r3
 8005e7a:	88bb      	ldrh	r3, [r7, #4]
 8005e7c:	3302      	adds	r3, #2
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	b219      	sxth	r1, r3
 8005e82:	88fb      	ldrh	r3, [r7, #6]
 8005e84:	3301      	adds	r3, #1
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	b21c      	sxth	r4, r3
 8005e8a:	883b      	ldrh	r3, [r7, #0]
 8005e8c:	3b02      	subs	r3, #2
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	b21d      	sxth	r5, r3
 8005e92:	69bb      	ldr	r3, [r7, #24]
 8005e94:	1c9a      	adds	r2, r3, #2
 8005e96:	61ba      	str	r2, [r7, #24]
 8005e98:	881b      	ldrh	r3, [r3, #0]
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	462b      	mov	r3, r5
 8005e9e:	4622      	mov	r2, r4
 8005ea0:	f7fe fe2c 	bl	8004afc <UG_DrawLine>
   UG_DrawLine(xs+1, ye-1, xe-1, ye-1, *p++);
 8005ea4:	88fb      	ldrh	r3, [r7, #6]
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	b218      	sxth	r0, r3
 8005eac:	883b      	ldrh	r3, [r7, #0]
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	b219      	sxth	r1, r3
 8005eb4:	887b      	ldrh	r3, [r7, #2]
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	b21c      	sxth	r4, r3
 8005ebc:	883b      	ldrh	r3, [r7, #0]
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	b21d      	sxth	r5, r3
 8005ec4:	69bb      	ldr	r3, [r7, #24]
 8005ec6:	1c9a      	adds	r2, r3, #2
 8005ec8:	61ba      	str	r2, [r7, #24]
 8005eca:	881b      	ldrh	r3, [r3, #0]
 8005ecc:	9300      	str	r3, [sp, #0]
 8005ece:	462b      	mov	r3, r5
 8005ed0:	4622      	mov	r2, r4
 8005ed2:	f7fe fe13 	bl	8004afc <UG_DrawLine>
   UG_DrawLine(xe-1, ys+1, xe-1, ye-2, *p++);
 8005ed6:	887b      	ldrh	r3, [r7, #2]
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	b218      	sxth	r0, r3
 8005ede:	88bb      	ldrh	r3, [r7, #4]
 8005ee0:	3301      	adds	r3, #1
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	b219      	sxth	r1, r3
 8005ee6:	887b      	ldrh	r3, [r7, #2]
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	b21c      	sxth	r4, r3
 8005eee:	883b      	ldrh	r3, [r7, #0]
 8005ef0:	3b02      	subs	r3, #2
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	b21d      	sxth	r5, r3
 8005ef6:	69bb      	ldr	r3, [r7, #24]
 8005ef8:	1c9a      	adds	r2, r3, #2
 8005efa:	61ba      	str	r2, [r7, #24]
 8005efc:	881b      	ldrh	r3, [r3, #0]
 8005efe:	9300      	str	r3, [sp, #0]
 8005f00:	462b      	mov	r3, r5
 8005f02:	4622      	mov	r2, r4
 8005f04:	f7fe fdfa 	bl	8004afc <UG_DrawLine>
   // Frame 2
   UG_DrawLine(xs+2, ys+2, xe-3, ys+2, *p++);
 8005f08:	88fb      	ldrh	r3, [r7, #6]
 8005f0a:	3302      	adds	r3, #2
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	b218      	sxth	r0, r3
 8005f10:	88bb      	ldrh	r3, [r7, #4]
 8005f12:	3302      	adds	r3, #2
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	b219      	sxth	r1, r3
 8005f18:	887b      	ldrh	r3, [r7, #2]
 8005f1a:	3b03      	subs	r3, #3
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	b21c      	sxth	r4, r3
 8005f20:	88bb      	ldrh	r3, [r7, #4]
 8005f22:	3302      	adds	r3, #2
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	b21d      	sxth	r5, r3
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	1c9a      	adds	r2, r3, #2
 8005f2c:	61ba      	str	r2, [r7, #24]
 8005f2e:	881b      	ldrh	r3, [r3, #0]
 8005f30:	9300      	str	r3, [sp, #0]
 8005f32:	462b      	mov	r3, r5
 8005f34:	4622      	mov	r2, r4
 8005f36:	f7fe fde1 	bl	8004afc <UG_DrawLine>
   UG_DrawLine(xs+2, ys+3, xs+2, ye-3, *p++);
 8005f3a:	88fb      	ldrh	r3, [r7, #6]
 8005f3c:	3302      	adds	r3, #2
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	b218      	sxth	r0, r3
 8005f42:	88bb      	ldrh	r3, [r7, #4]
 8005f44:	3303      	adds	r3, #3
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	b219      	sxth	r1, r3
 8005f4a:	88fb      	ldrh	r3, [r7, #6]
 8005f4c:	3302      	adds	r3, #2
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	b21c      	sxth	r4, r3
 8005f52:	883b      	ldrh	r3, [r7, #0]
 8005f54:	3b03      	subs	r3, #3
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	b21d      	sxth	r5, r3
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	1c9a      	adds	r2, r3, #2
 8005f5e:	61ba      	str	r2, [r7, #24]
 8005f60:	881b      	ldrh	r3, [r3, #0]
 8005f62:	9300      	str	r3, [sp, #0]
 8005f64:	462b      	mov	r3, r5
 8005f66:	4622      	mov	r2, r4
 8005f68:	f7fe fdc8 	bl	8004afc <UG_DrawLine>
   UG_DrawLine(xs+2, ye-2, xe-2, ye-2, *p++);
 8005f6c:	88fb      	ldrh	r3, [r7, #6]
 8005f6e:	3302      	adds	r3, #2
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	b218      	sxth	r0, r3
 8005f74:	883b      	ldrh	r3, [r7, #0]
 8005f76:	3b02      	subs	r3, #2
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	b219      	sxth	r1, r3
 8005f7c:	887b      	ldrh	r3, [r7, #2]
 8005f7e:	3b02      	subs	r3, #2
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	b21c      	sxth	r4, r3
 8005f84:	883b      	ldrh	r3, [r7, #0]
 8005f86:	3b02      	subs	r3, #2
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	b21d      	sxth	r5, r3
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	1c9a      	adds	r2, r3, #2
 8005f90:	61ba      	str	r2, [r7, #24]
 8005f92:	881b      	ldrh	r3, [r3, #0]
 8005f94:	9300      	str	r3, [sp, #0]
 8005f96:	462b      	mov	r3, r5
 8005f98:	4622      	mov	r2, r4
 8005f9a:	f7fe fdaf 	bl	8004afc <UG_DrawLine>
   UG_DrawLine(xe-2, ys+2, xe-2, ye-3, *p);
 8005f9e:	887b      	ldrh	r3, [r7, #2]
 8005fa0:	3b02      	subs	r3, #2
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	b218      	sxth	r0, r3
 8005fa6:	88bb      	ldrh	r3, [r7, #4]
 8005fa8:	3302      	adds	r3, #2
 8005faa:	b29b      	uxth	r3, r3
 8005fac:	b219      	sxth	r1, r3
 8005fae:	887b      	ldrh	r3, [r7, #2]
 8005fb0:	3b02      	subs	r3, #2
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	b21a      	sxth	r2, r3
 8005fb6:	883b      	ldrh	r3, [r7, #0]
 8005fb8:	3b03      	subs	r3, #3
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	b21c      	sxth	r4, r3
 8005fbe:	69bb      	ldr	r3, [r7, #24]
 8005fc0:	881b      	ldrh	r3, [r3, #0]
 8005fc2:	9300      	str	r3, [sp, #0]
 8005fc4:	4623      	mov	r3, r4
 8005fc6:	f7fe fd99 	bl	8004afc <UG_DrawLine>
}
 8005fca:	bf00      	nop
 8005fcc:	3708      	adds	r7, #8
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005fd4 <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	4603      	mov	r3, r0
 8005fdc:	6039      	str	r1, [r7, #0]
 8005fde:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8005fe0:	79fb      	ldrb	r3, [r7, #7]
 8005fe2:	2b03      	cmp	r3, #3
 8005fe4:	d810      	bhi.n	8006008 <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 8005fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8006014 <UG_DriverRegister+0x40>)
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	79fb      	ldrb	r3, [r7, #7]
 8005fec:	330a      	adds	r3, #10
 8005fee:	00db      	lsls	r3, r3, #3
 8005ff0:	4413      	add	r3, r2
 8005ff2:	683a      	ldr	r2, [r7, #0]
 8005ff4:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8005ff6:	4b07      	ldr	r3, [pc, #28]	@ (8006014 <UG_DriverRegister+0x40>)
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	79fb      	ldrb	r3, [r7, #7]
 8005ffc:	330a      	adds	r3, #10
 8005ffe:	00db      	lsls	r3, r3, #3
 8006000:	4413      	add	r3, r2
 8006002:	2203      	movs	r2, #3
 8006004:	721a      	strb	r2, [r3, #8]
 8006006:	e000      	b.n	800600a <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8006008:	bf00      	nop
}
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr
 8006014:	20000a88 	.word	0x20000a88

08006018 <UG_Update>:

/* -------------------------------------------------------------------------------- */
/* -- MISCELLANEOUS FUNCTIONS                                                    -- */
/* -------------------------------------------------------------------------------- */
void UG_Update( void )
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b082      	sub	sp, #8
 800601c:	af00      	add	r7, sp, #0
   UG_WINDOW* wnd;

   /* Is somebody waiting for this update? */
   if ( gui->state & UG_STATUS_WAIT_FOR_UPDATE ) gui->state &= ~UG_STATUS_WAIT_FOR_UPDATE;
 800601e:	4b5e      	ldr	r3, [pc, #376]	@ (8006198 <UG_Update+0x180>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <UG_Update+0x2c>
 800602e:	4b5a      	ldr	r3, [pc, #360]	@ (8006198 <UG_Update+0x180>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8006036:	4b58      	ldr	r3, [pc, #352]	@ (8006198 <UG_Update+0x180>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f022 0201 	bic.w	r2, r2, #1
 800603e:	b2d2      	uxtb	r2, r2
 8006040:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52

   /* Keep track of the windows */
   if ( gui->next_window != gui->active_window )
 8006044:	4b54      	ldr	r3, [pc, #336]	@ (8006198 <UG_Update+0x180>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	68da      	ldr	r2, [r3, #12]
 800604a:	4b53      	ldr	r3, [pc, #332]	@ (8006198 <UG_Update+0x180>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	691b      	ldr	r3, [r3, #16]
 8006050:	429a      	cmp	r2, r3
 8006052:	d071      	beq.n	8006138 <UG_Update+0x120>
   {
      if ( gui->next_window != NULL )
 8006054:	4b50      	ldr	r3, [pc, #320]	@ (8006198 <UG_Update+0x180>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d06c      	beq.n	8006138 <UG_Update+0x120>
      {
         gui->last_window = gui->active_window;
 800605e:	4b4e      	ldr	r3, [pc, #312]	@ (8006198 <UG_Update+0x180>)
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	4b4d      	ldr	r3, [pc, #308]	@ (8006198 <UG_Update+0x180>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	6912      	ldr	r2, [r2, #16]
 8006068:	615a      	str	r2, [r3, #20]
         gui->active_window = gui->next_window;
 800606a:	4b4b      	ldr	r3, [pc, #300]	@ (8006198 <UG_Update+0x180>)
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	4b4a      	ldr	r3, [pc, #296]	@ (8006198 <UG_Update+0x180>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68d2      	ldr	r2, [r2, #12]
 8006074:	611a      	str	r2, [r3, #16]

         /* Do we need to draw an inactive title? */
         if ((gui->last_window != NULL) && (gui->last_window->style & WND_STYLE_SHOW_TITLE) && (gui->last_window->state & WND_STATE_VISIBLE) )
 8006076:	4b48      	ldr	r3, [pc, #288]	@ (8006198 <UG_Update+0x180>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	695b      	ldr	r3, [r3, #20]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d045      	beq.n	800610c <UG_Update+0xf4>
 8006080:	4b45      	ldr	r3, [pc, #276]	@ (8006198 <UG_Update+0x180>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	695b      	ldr	r3, [r3, #20]
 8006086:	7d9b      	ldrb	r3, [r3, #22]
 8006088:	f003 0302 	and.w	r3, r3, #2
 800608c:	2b00      	cmp	r3, #0
 800608e:	d03d      	beq.n	800610c <UG_Update+0xf4>
 8006090:	4b41      	ldr	r3, [pc, #260]	@ (8006198 <UG_Update+0x180>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	7a1b      	ldrb	r3, [r3, #8]
 8006098:	f003 0308 	and.w	r3, r3, #8
 800609c:	2b00      	cmp	r3, #0
 800609e:	d035      	beq.n	800610c <UG_Update+0xf4>
         {
            /* Do both windows differ in size */
            if ( (gui->last_window->xs != gui->active_window->xs) || (gui->last_window->xe != gui->active_window->xe) || (gui->last_window->ys != gui->active_window->ys) || (gui->last_window->ye != gui->active_window->ye) )
 80060a0:	4b3d      	ldr	r3, [pc, #244]	@ (8006198 <UG_Update+0x180>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	695b      	ldr	r3, [r3, #20]
 80060a6:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80060aa:	4b3b      	ldr	r3, [pc, #236]	@ (8006198 <UG_Update+0x180>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d123      	bne.n	8006100 <UG_Update+0xe8>
 80060b8:	4b37      	ldr	r3, [pc, #220]	@ (8006198 <UG_Update+0x180>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 80060c2:	4b35      	ldr	r3, [pc, #212]	@ (8006198 <UG_Update+0x180>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d117      	bne.n	8006100 <UG_Update+0xe8>
 80060d0:	4b31      	ldr	r3, [pc, #196]	@ (8006198 <UG_Update+0x180>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	695b      	ldr	r3, [r3, #20]
 80060d6:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 80060da:	4b2f      	ldr	r3, [pc, #188]	@ (8006198 <UG_Update+0x180>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d10b      	bne.n	8006100 <UG_Update+0xe8>
 80060e8:	4b2b      	ldr	r3, [pc, #172]	@ (8006198 <UG_Update+0x180>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 80060f2:	4b29      	ldr	r3, [pc, #164]	@ (8006198 <UG_Update+0x180>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	691b      	ldr	r3, [r3, #16]
 80060f8:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d005      	beq.n	800610c <UG_Update+0xf4>
            {
               /* Redraw title of the last window */
               _UG_WindowDrawTitle( gui->last_window );
 8006100:	4b25      	ldr	r3, [pc, #148]	@ (8006198 <UG_Update+0x180>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	695b      	ldr	r3, [r3, #20]
 8006106:	4618      	mov	r0, r3
 8006108:	f000 f848 	bl	800619c <_UG_WindowDrawTitle>
            }
         }
         gui->active_window->state &= ~WND_STATE_REDRAW_TITLE;
 800610c:	4b22      	ldr	r3, [pc, #136]	@ (8006198 <UG_Update+0x180>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	7a1a      	ldrb	r2, [r3, #8]
 8006114:	4b20      	ldr	r3, [pc, #128]	@ (8006198 <UG_Update+0x180>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	691b      	ldr	r3, [r3, #16]
 800611a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800611e:	b2d2      	uxtb	r2, r2
 8006120:	721a      	strb	r2, [r3, #8]
         gui->active_window->state |= WND_STATE_UPDATE | WND_STATE_VISIBLE;
 8006122:	4b1d      	ldr	r3, [pc, #116]	@ (8006198 <UG_Update+0x180>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	691b      	ldr	r3, [r3, #16]
 8006128:	7a1a      	ldrb	r2, [r3, #8]
 800612a:	4b1b      	ldr	r3, [pc, #108]	@ (8006198 <UG_Update+0x180>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8006134:	b2d2      	uxtb	r2, r2
 8006136:	721a      	strb	r2, [r3, #8]
      }
   }

   /* Is there an active window */
   if ( gui->active_window != NULL )
 8006138:	4b17      	ldr	r3, [pc, #92]	@ (8006198 <UG_Update+0x180>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	691b      	ldr	r3, [r3, #16]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d01b      	beq.n	800617a <UG_Update+0x162>
   {
      wnd = gui->active_window;
 8006142:	4b15      	ldr	r3, [pc, #84]	@ (8006198 <UG_Update+0x180>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	691b      	ldr	r3, [r3, #16]
 8006148:	607b      	str	r3, [r7, #4]

      /* Does the window need to be updated? */
      if ( wnd->state & WND_STATE_UPDATE )
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	7a1b      	ldrb	r3, [r3, #8]
 800614e:	f003 0320 	and.w	r3, r3, #32
 8006152:	2b00      	cmp	r3, #0
 8006154:	d002      	beq.n	800615c <UG_Update+0x144>
      {
         /* Do it! */
         _UG_WindowUpdate( wnd );
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 f8c8 	bl	80062ec <_UG_WindowUpdate>
      }

      /* Is the window visible? */
      if ( wnd->state & WND_STATE_VISIBLE )
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	7a1b      	ldrb	r3, [r3, #8]
 8006160:	f003 0308 	and.w	r3, r3, #8
 8006164:	2b00      	cmp	r3, #0
 8006166:	d008      	beq.n	800617a <UG_Update+0x162>
      {
         #ifdef UGUI_USE_TOUCH
         _UG_ProcessTouchData( wnd );
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f7ff fb81 	bl	8005870 <_UG_ProcessTouchData>
         #endif
         _UG_UpdateObjects( wnd );
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f7ff fc34 	bl	80059dc <_UG_UpdateObjects>
         _UG_HandleEvents( wnd );
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f7ff fc7b 	bl	8005a70 <_UG_HandleEvents>
      }
   }
   if(gui->device->flush){
 800617a:	4b07      	ldr	r3, [pc, #28]	@ (8006198 <UG_Update+0x180>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d004      	beq.n	8006190 <UG_Update+0x178>
     gui->device->flush();
 8006186:	4b04      	ldr	r3, [pc, #16]	@ (8006198 <UG_Update+0x180>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	4798      	blx	r3
   }
}
 8006190:	bf00      	nop
 8006192:	3708      	adds	r7, #8
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	20000a88 	.word	0x20000a88

0800619c <_UG_WindowDrawTitle>:
   }
   return h;
}

static UG_RESULT _UG_WindowDrawTitle( UG_WINDOW* wnd )
{
 800619c:	b590      	push	{r4, r7, lr}
 800619e:	b08f      	sub	sp, #60	@ 0x3c
 80061a0:	af02      	add	r7, sp, #8
 80061a2:	6078      	str	r0, [r7, #4]
   UG_TEXT txt;
   UG_S16 xs,ys,xe,ye;

   if ( (wnd != NULL) && (wnd->state & WND_STATE_VALID) )
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f000 8098 	beq.w	80062dc <_UG_WindowDrawTitle+0x140>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	7a1b      	ldrb	r3, [r3, #8]
 80061b0:	f003 0302 	and.w	r3, r3, #2
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f000 8091 	beq.w	80062dc <_UG_WindowDrawTitle+0x140>
   {
      xs = wnd->xs;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	89db      	ldrh	r3, [r3, #14]
 80061be:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      ys = wnd->ys;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	8a1b      	ldrh	r3, [r3, #16]
 80061c4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
      xe = wnd->xe;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	8a5b      	ldrh	r3, [r3, #18]
 80061ca:	857b      	strh	r3, [r7, #42]	@ 0x2a
      ye = wnd->ye;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	8a9b      	ldrh	r3, [r3, #20]
 80061d0:	853b      	strh	r3, [r7, #40]	@ 0x28

      /* 3D style? */
      if ( wnd->style & WND_STYLE_3D )
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	7d9b      	ldrb	r3, [r3, #22]
 80061d6:	f003 0301 	and.w	r3, r3, #1
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00f      	beq.n	80061fe <_UG_WindowDrawTitle+0x62>
      {
         xs+=3;
 80061de:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80061e0:	3303      	adds	r3, #3
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
         ys+=3;
 80061e6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80061e8:	3303      	adds	r3, #3
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	85bb      	strh	r3, [r7, #44]	@ 0x2c
         xe-=3;
 80061ee:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80061f0:	3b03      	subs	r3, #3
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	857b      	strh	r3, [r7, #42]	@ 0x2a
         ye-=3;
 80061f6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80061f8:	3b03      	subs	r3, #3
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	853b      	strh	r3, [r7, #40]	@ 0x28
      }

      /* Is the window active or inactive? */
      if ( wnd == gui->active_window )
 80061fe:	4b3a      	ldr	r3, [pc, #232]	@ (80062e8 <_UG_WindowDrawTitle+0x14c>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	687a      	ldr	r2, [r7, #4]
 8006206:	429a      	cmp	r2, r3
 8006208:	d106      	bne.n	8006218 <_UG_WindowDrawTitle+0x7c>
      {
         txt.bc = wnd->title.bc;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800620e:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.fc;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006214:	83bb      	strh	r3, [r7, #28]
 8006216:	e005      	b.n	8006224 <_UG_WindowDrawTitle+0x88>
      }
      else
      {
         txt.bc = wnd->title.ibc;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800621c:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.ifc;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006222:	83bb      	strh	r3, [r7, #28]
      }

      /* Draw title */
      UG_FillFrame(xs,ys,xe,ys+wnd->title.height-1,txt.bc);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800622a:	461a      	mov	r2, r3
 800622c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800622e:	4413      	add	r3, r2
 8006230:	b29b      	uxth	r3, r3
 8006232:	3b01      	subs	r3, #1
 8006234:	b29b      	uxth	r3, r3
 8006236:	b21c      	sxth	r4, r3
 8006238:	8bfb      	ldrh	r3, [r7, #30]
 800623a:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 800623e:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8006242:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8006246:	9300      	str	r3, [sp, #0]
 8006248:	4623      	mov	r3, r4
 800624a:	f7fe fc01 	bl	8004a50 <UG_FillFrame>

      /* Draw title text */
      txt.str = wnd->title.str;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	60fb      	str	r3, [r7, #12]
      txt.font = wnd->title.font;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	69db      	ldr	r3, [r3, #28]
 8006258:	613b      	str	r3, [r7, #16]
      txt.a.xs = xs+3;
 800625a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800625c:	3303      	adds	r3, #3
 800625e:	b29b      	uxth	r3, r3
 8006260:	b21b      	sxth	r3, r3
 8006262:	82bb      	strh	r3, [r7, #20]
      txt.a.ys = ys;
 8006264:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006266:	82fb      	strh	r3, [r7, #22]
      txt.a.xe = xe;
 8006268:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800626a:	833b      	strh	r3, [r7, #24]
      txt.a.ye = ys+wnd->title.height-1;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006272:	461a      	mov	r2, r3
 8006274:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006276:	4413      	add	r3, r2
 8006278:	b29b      	uxth	r3, r3
 800627a:	3b01      	subs	r3, #1
 800627c:	b29b      	uxth	r3, r3
 800627e:	b21b      	sxth	r3, r3
 8006280:	837b      	strh	r3, [r7, #26]
      txt.align = wnd->title.align;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8006288:	f887 3020 	strb.w	r3, [r7, #32]
      txt.h_space = wnd->title.h_space;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f993 3020 	ldrsb.w	r3, [r3, #32]
 8006292:	847b      	strh	r3, [r7, #34]	@ 0x22
      txt.v_space = wnd->title.v_space;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f993 3021 	ldrsb.w	r3, [r3, #33]	@ 0x21
 800629a:	84bb      	strh	r3, [r7, #36]	@ 0x24
      _UG_PutText( &txt );
 800629c:	f107 030c 	add.w	r3, r7, #12
 80062a0:	4618      	mov	r0, r3
 80062a2:	f7ff fc31 	bl	8005b08 <_UG_PutText>

      /* Draw line */
      UG_DrawLine(xs,ys+wnd->title.height,xe,ys+wnd->title.height,pal_window[11]);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80062ac:	461a      	mov	r2, r3
 80062ae:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80062b0:	4413      	add	r3, r2
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	b219      	sxth	r1, r3
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80062bc:	461a      	mov	r2, r3
 80062be:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80062c0:	4413      	add	r3, r2
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	b21b      	sxth	r3, r3
 80062c6:	f649 5413 	movw	r4, #40211	@ 0x9d13
 80062ca:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 80062ce:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 80062d2:	9400      	str	r4, [sp, #0]
 80062d4:	f7fe fc12 	bl	8004afc <UG_DrawLine>
      return UG_RESULT_OK;
 80062d8:	2300      	movs	r3, #0
 80062da:	e001      	b.n	80062e0 <_UG_WindowDrawTitle+0x144>
   }
   return UG_RESULT_FAIL;
 80062dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3734      	adds	r7, #52	@ 0x34
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd90      	pop	{r4, r7, pc}
 80062e8:	20000a88 	.word	0x20000a88

080062ec <_UG_WindowUpdate>:

static void _UG_WindowUpdate( UG_WINDOW* wnd )
{
 80062ec:	b590      	push	{r4, r7, lr}
 80062ee:	b089      	sub	sp, #36	@ 0x24
 80062f0:	af02      	add	r7, sp, #8
 80062f2:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_S16 xs,ys,xe,ye;

   xs = wnd->xs;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	89db      	ldrh	r3, [r3, #14]
 80062f8:	82bb      	strh	r3, [r7, #20]
   ys = wnd->ys;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	8a1b      	ldrh	r3, [r3, #16]
 80062fe:	827b      	strh	r3, [r7, #18]
   xe = wnd->xe;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	8a5b      	ldrh	r3, [r3, #18]
 8006304:	823b      	strh	r3, [r7, #16]
   ye = wnd->ye;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	8a9b      	ldrh	r3, [r3, #20]
 800630a:	81fb      	strh	r3, [r7, #14]

   wnd->state &= ~WND_STATE_UPDATE;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	7a1b      	ldrb	r3, [r3, #8]
 8006310:	f023 0320 	bic.w	r3, r3, #32
 8006314:	b2da      	uxtb	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	721a      	strb	r2, [r3, #8]
   /* Is the window visible? */
   if ( wnd->state & WND_STATE_VISIBLE )
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	7a1b      	ldrb	r3, [r3, #8]
 800631e:	f003 0308 	and.w	r3, r3, #8
 8006322:	2b00      	cmp	r3, #0
 8006324:	f000 8084 	beq.w	8006430 <_UG_WindowUpdate+0x144>
   {
      /* 3D style? */
      if ( (wnd->style & WND_STYLE_3D) && !(wnd->state & WND_STATE_REDRAW_TITLE) )
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	7d9b      	ldrb	r3, [r3, #22]
 800632c:	f003 0301 	and.w	r3, r3, #1
 8006330:	2b00      	cmp	r3, #0
 8006332:	d021      	beq.n	8006378 <_UG_WindowUpdate+0x8c>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	7a1b      	ldrb	r3, [r3, #8]
 8006338:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800633c:	2b00      	cmp	r3, #0
 800633e:	d11b      	bne.n	8006378 <_UG_WindowUpdate+0x8c>
      {
         _UG_DrawObjectFrame(xs,ys,xe,ye,(UG_COLOR*)pal_window);
 8006340:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006344:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8006348:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 800634c:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8006350:	4c43      	ldr	r4, [pc, #268]	@ (8006460 <_UG_WindowUpdate+0x174>)
 8006352:	9400      	str	r4, [sp, #0]
 8006354:	f7ff fd1c 	bl	8005d90 <_UG_DrawObjectFrame>
         xs+=3;
 8006358:	8abb      	ldrh	r3, [r7, #20]
 800635a:	3303      	adds	r3, #3
 800635c:	b29b      	uxth	r3, r3
 800635e:	82bb      	strh	r3, [r7, #20]
         ys+=3;
 8006360:	8a7b      	ldrh	r3, [r7, #18]
 8006362:	3303      	adds	r3, #3
 8006364:	b29b      	uxth	r3, r3
 8006366:	827b      	strh	r3, [r7, #18]
         xe-=3;
 8006368:	8a3b      	ldrh	r3, [r7, #16]
 800636a:	3b03      	subs	r3, #3
 800636c:	b29b      	uxth	r3, r3
 800636e:	823b      	strh	r3, [r7, #16]
         ye-=3;
 8006370:	89fb      	ldrh	r3, [r7, #14]
 8006372:	3b03      	subs	r3, #3
 8006374:	b29b      	uxth	r3, r3
 8006376:	81fb      	strh	r3, [r7, #14]
      }
      /* Show title bar? */
      if ( wnd->style & WND_STYLE_SHOW_TITLE )
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	7d9b      	ldrb	r3, [r3, #22]
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b00      	cmp	r3, #0
 8006382:	d01a      	beq.n	80063ba <_UG_WindowUpdate+0xce>
      {
         _UG_WindowDrawTitle( wnd );
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f7ff ff09 	bl	800619c <_UG_WindowDrawTitle>
         ys += wnd->title.height+1;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006390:	461a      	mov	r2, r3
 8006392:	8a7b      	ldrh	r3, [r7, #18]
 8006394:	4413      	add	r3, r2
 8006396:	b29b      	uxth	r3, r3
 8006398:	3301      	adds	r3, #1
 800639a:	b29b      	uxth	r3, r3
 800639c:	827b      	strh	r3, [r7, #18]
         if ( wnd->state & WND_STATE_REDRAW_TITLE )
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	7a1b      	ldrb	r3, [r3, #8]
 80063a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d007      	beq.n	80063ba <_UG_WindowUpdate+0xce>
         {
            wnd->state &= ~WND_STATE_REDRAW_TITLE;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	7a1b      	ldrb	r3, [r3, #8]
 80063ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063b2:	b2da      	uxtb	r2, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	721a      	strb	r2, [r3, #8]
            return;
 80063b8:	e04e      	b.n	8006458 <_UG_WindowUpdate+0x16c>
         }
      }
      /* Draw window area? */
      UG_FillFrame(xs,ys,xe,ye,wnd->bc);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	899b      	ldrh	r3, [r3, #12]
 80063be:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 80063c2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80063c6:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 80063ca:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	4623      	mov	r3, r4
 80063d2:	f7fe fb3d 	bl	8004a50 <UG_FillFrame>

      /* Force each object to be updated! */
      objcnt = wnd->objcnt;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	781b      	ldrb	r3, [r3, #0]
 80063da:	81bb      	strh	r3, [r7, #12]
      for(i=0; i<objcnt; i++)
 80063dc:	2300      	movs	r3, #0
 80063de:	82fb      	strh	r3, [r7, #22]
 80063e0:	e021      	b.n	8006426 <_UG_WindowUpdate+0x13a>
      {
         obj = (UG_OBJECT*)&wnd->objlst[i];
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685a      	ldr	r2, [r3, #4]
 80063e6:	8afb      	ldrh	r3, [r7, #22]
 80063e8:	015b      	lsls	r3, r3, #5
 80063ea:	4413      	add	r3, r2
 80063ec:	60bb      	str	r3, [r7, #8]
         if ( !(obj->state & OBJ_STATE_FREE) && (obj->state & OBJ_STATE_VALID) && (obj->state & OBJ_STATE_VISIBLE) ) obj->state |= (OBJ_STATE_UPDATE | OBJ_STATE_REDRAW);
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	f003 0301 	and.w	r3, r3, #1
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d112      	bne.n	8006420 <_UG_WindowUpdate+0x134>
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	781b      	ldrb	r3, [r3, #0]
 80063fe:	f003 0302 	and.w	r3, r3, #2
 8006402:	2b00      	cmp	r3, #0
 8006404:	d00c      	beq.n	8006420 <_UG_WindowUpdate+0x134>
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	f003 0308 	and.w	r3, r3, #8
 800640e:	2b00      	cmp	r3, #0
 8006410:	d006      	beq.n	8006420 <_UG_WindowUpdate+0x134>
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800641a:	b2da      	uxtb	r2, r3
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	701a      	strb	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 8006420:	8afb      	ldrh	r3, [r7, #22]
 8006422:	3301      	adds	r3, #1
 8006424:	82fb      	strh	r3, [r7, #22]
 8006426:	8afa      	ldrh	r2, [r7, #22]
 8006428:	89bb      	ldrh	r3, [r7, #12]
 800642a:	429a      	cmp	r2, r3
 800642c:	d3d9      	bcc.n	80063e2 <_UG_WindowUpdate+0xf6>
 800642e:	e013      	b.n	8006458 <_UG_WindowUpdate+0x16c>
      }
   }
   else
   {
      UG_FillFrame(wnd->xs,wnd->xs,wnd->xe,wnd->ye,gui->desktop_color);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f9b3 100e 	ldrsh.w	r1, [r3, #14]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f9b3 4014 	ldrsh.w	r4, [r3, #20]
 8006448:	4b06      	ldr	r3, [pc, #24]	@ (8006464 <_UG_WindowUpdate+0x178>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006450:	9300      	str	r3, [sp, #0]
 8006452:	4623      	mov	r3, r4
 8006454:	f7fe fafc 	bl	8004a50 <UG_FillFrame>
   }
}
 8006458:	371c      	adds	r7, #28
 800645a:	46bd      	mov	sp, r7
 800645c:	bd90      	pop	{r4, r7, pc}
 800645e:	bf00      	nop
 8006460:	08017b90 	.word	0x08017b90
 8006464:	20000a88 	.word	0x20000a88

08006468 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8006468:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80064a0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800646c:	f7fe f9f8 	bl	8004860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006470:	480c      	ldr	r0, [pc, #48]	@ (80064a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8006472:	490d      	ldr	r1, [pc, #52]	@ (80064a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006474:	4a0d      	ldr	r2, [pc, #52]	@ (80064ac <LoopForever+0xe>)
  movs r3, #0
 8006476:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006478:	e002      	b.n	8006480 <LoopCopyDataInit>

0800647a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800647a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800647c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800647e:	3304      	adds	r3, #4

08006480 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006480:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006482:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006484:	d3f9      	bcc.n	800647a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006486:	4a0a      	ldr	r2, [pc, #40]	@ (80064b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006488:	4c0a      	ldr	r4, [pc, #40]	@ (80064b4 <LoopForever+0x16>)
  movs r3, #0
 800648a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800648c:	e001      	b.n	8006492 <LoopFillZerobss>

0800648e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800648e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006490:	3204      	adds	r2, #4

08006492 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006492:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006494:	d3fb      	bcc.n	800648e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006496:	f00a f947 	bl	8010728 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800649a:	f7fc f839 	bl	8002510 <main>

0800649e <LoopForever>:

LoopForever:
    b LoopForever
 800649e:	e7fe      	b.n	800649e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80064a0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80064a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80064a8:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80064ac:	08017f50 	.word	0x08017f50
  ldr r2, =_sbss
 80064b0:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80064b4:	20000bf4 	.word	0x20000bf4

080064b8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80064b8:	e7fe      	b.n	80064b8 <ADC1_IRQHandler>

080064ba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b082      	sub	sp, #8
 80064be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80064c0:	2300      	movs	r3, #0
 80064c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80064c4:	2003      	movs	r0, #3
 80064c6:	f001 f9dd 	bl	8007884 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80064ca:	2000      	movs	r0, #0
 80064cc:	f000 f80e 	bl	80064ec <HAL_InitTick>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d002      	beq.n	80064dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	71fb      	strb	r3, [r7, #7]
 80064da:	e001      	b.n	80064e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80064dc:	f7fd fafe 	bl	8003adc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80064e0:	79fb      	ldrb	r3, [r7, #7]
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3708      	adds	r7, #8
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
	...

080064ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80064f4:	2300      	movs	r3, #0
 80064f6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80064f8:	4b17      	ldr	r3, [pc, #92]	@ (8006558 <HAL_InitTick+0x6c>)
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d023      	beq.n	8006548 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8006500:	4b16      	ldr	r3, [pc, #88]	@ (800655c <HAL_InitTick+0x70>)
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	4b14      	ldr	r3, [pc, #80]	@ (8006558 <HAL_InitTick+0x6c>)
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	4619      	mov	r1, r3
 800650a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800650e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006512:	fbb2 f3f3 	udiv	r3, r2, r3
 8006516:	4618      	mov	r0, r3
 8006518:	f001 f9e9 	bl	80078ee <HAL_SYSTICK_Config>
 800651c:	4603      	mov	r3, r0
 800651e:	2b00      	cmp	r3, #0
 8006520:	d10f      	bne.n	8006542 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2b0f      	cmp	r3, #15
 8006526:	d809      	bhi.n	800653c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006528:	2200      	movs	r2, #0
 800652a:	6879      	ldr	r1, [r7, #4]
 800652c:	f04f 30ff 	mov.w	r0, #4294967295
 8006530:	f001 f9b3 	bl	800789a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006534:	4a0a      	ldr	r2, [pc, #40]	@ (8006560 <HAL_InitTick+0x74>)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6013      	str	r3, [r2, #0]
 800653a:	e007      	b.n	800654c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	73fb      	strb	r3, [r7, #15]
 8006540:	e004      	b.n	800654c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	73fb      	strb	r3, [r7, #15]
 8006546:	e001      	b.n	800654c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800654c:	7bfb      	ldrb	r3, [r7, #15]
}
 800654e:	4618      	mov	r0, r3
 8006550:	3710      	adds	r7, #16
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	20000028 	.word	0x20000028
 800655c:	20000020 	.word	0x20000020
 8006560:	20000024 	.word	0x20000024

08006564 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006564:	b480      	push	{r7}
 8006566:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006568:	4b06      	ldr	r3, [pc, #24]	@ (8006584 <HAL_IncTick+0x20>)
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	461a      	mov	r2, r3
 800656e:	4b06      	ldr	r3, [pc, #24]	@ (8006588 <HAL_IncTick+0x24>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4413      	add	r3, r2
 8006574:	4a04      	ldr	r2, [pc, #16]	@ (8006588 <HAL_IncTick+0x24>)
 8006576:	6013      	str	r3, [r2, #0]
}
 8006578:	bf00      	nop
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	20000028 	.word	0x20000028
 8006588:	20000aa4 	.word	0x20000aa4

0800658c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800658c:	b480      	push	{r7}
 800658e:	af00      	add	r7, sp, #0
  return uwTick;
 8006590:	4b03      	ldr	r3, [pc, #12]	@ (80065a0 <HAL_GetTick+0x14>)
 8006592:	681b      	ldr	r3, [r3, #0]
}
 8006594:	4618      	mov	r0, r3
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	20000aa4 	.word	0x20000aa4

080065a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80065ac:	f7ff ffee 	bl	800658c <HAL_GetTick>
 80065b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065bc:	d005      	beq.n	80065ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80065be:	4b0a      	ldr	r3, [pc, #40]	@ (80065e8 <HAL_Delay+0x44>)
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	461a      	mov	r2, r3
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	4413      	add	r3, r2
 80065c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80065ca:	bf00      	nop
 80065cc:	f7ff ffde 	bl	800658c <HAL_GetTick>
 80065d0:	4602      	mov	r2, r0
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	429a      	cmp	r2, r3
 80065da:	d8f7      	bhi.n	80065cc <HAL_Delay+0x28>
  {
  }
}
 80065dc:	bf00      	nop
 80065de:	bf00      	nop
 80065e0:	3710      	adds	r7, #16
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	20000028 	.word	0x20000028

080065ec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	431a      	orrs	r2, r3
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	609a      	str	r2, [r3, #8]
}
 8006606:	bf00      	nop
 8006608:	370c      	adds	r7, #12
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006612:	b480      	push	{r7}
 8006614:	b083      	sub	sp, #12
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
 800661a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	431a      	orrs	r2, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	609a      	str	r2, [r3, #8]
}
 800662c:	bf00      	nop
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006648:	4618      	mov	r0, r3
 800664a:	370c      	adds	r7, #12
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006654:	b480      	push	{r7}
 8006656:	b087      	sub	sp, #28
 8006658:	af00      	add	r7, sp, #0
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	60b9      	str	r1, [r7, #8]
 800665e:	607a      	str	r2, [r7, #4]
 8006660:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	3360      	adds	r3, #96	@ 0x60
 8006666:	461a      	mov	r2, r3
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	4413      	add	r3, r2
 800666e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	4b08      	ldr	r3, [pc, #32]	@ (8006698 <LL_ADC_SetOffset+0x44>)
 8006676:	4013      	ands	r3, r2
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800667e:	683a      	ldr	r2, [r7, #0]
 8006680:	430a      	orrs	r2, r1
 8006682:	4313      	orrs	r3, r2
 8006684:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800668c:	bf00      	nop
 800668e:	371c      	adds	r7, #28
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr
 8006698:	03fff000 	.word	0x03fff000

0800669c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800669c:	b480      	push	{r7}
 800669e:	b085      	sub	sp, #20
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	3360      	adds	r3, #96	@ 0x60
 80066aa:	461a      	mov	r2, r3
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	4413      	add	r3, r2
 80066b2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b087      	sub	sp, #28
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	3360      	adds	r3, #96	@ 0x60
 80066d8:	461a      	mov	r2, r3
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	4413      	add	r3, r2
 80066e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	431a      	orrs	r2, r3
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80066f2:	bf00      	nop
 80066f4:	371c      	adds	r7, #28
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr

080066fe <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80066fe:	b480      	push	{r7}
 8006700:	b083      	sub	sp, #12
 8006702:	af00      	add	r7, sp, #0
 8006704:	6078      	str	r0, [r7, #4]
 8006706:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	695b      	ldr	r3, [r3, #20]
 800670c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	431a      	orrs	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	615a      	str	r2, [r3, #20]
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006724:	b480      	push	{r7}
 8006726:	b087      	sub	sp, #28
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	3330      	adds	r3, #48	@ 0x30
 8006734:	461a      	mov	r2, r3
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	0a1b      	lsrs	r3, r3, #8
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	f003 030c 	and.w	r3, r3, #12
 8006740:	4413      	add	r3, r2
 8006742:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	f003 031f 	and.w	r3, r3, #31
 800674e:	211f      	movs	r1, #31
 8006750:	fa01 f303 	lsl.w	r3, r1, r3
 8006754:	43db      	mvns	r3, r3
 8006756:	401a      	ands	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	0e9b      	lsrs	r3, r3, #26
 800675c:	f003 011f 	and.w	r1, r3, #31
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	f003 031f 	and.w	r3, r3, #31
 8006766:	fa01 f303 	lsl.w	r3, r1, r3
 800676a:	431a      	orrs	r2, r3
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006770:	bf00      	nop
 8006772:	371c      	adds	r7, #28
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800677c:	b480      	push	{r7}
 800677e:	b087      	sub	sp, #28
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	3314      	adds	r3, #20
 800678c:	461a      	mov	r2, r3
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	0e5b      	lsrs	r3, r3, #25
 8006792:	009b      	lsls	r3, r3, #2
 8006794:	f003 0304 	and.w	r3, r3, #4
 8006798:	4413      	add	r3, r2
 800679a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	0d1b      	lsrs	r3, r3, #20
 80067a4:	f003 031f 	and.w	r3, r3, #31
 80067a8:	2107      	movs	r1, #7
 80067aa:	fa01 f303 	lsl.w	r3, r1, r3
 80067ae:	43db      	mvns	r3, r3
 80067b0:	401a      	ands	r2, r3
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	0d1b      	lsrs	r3, r3, #20
 80067b6:	f003 031f 	and.w	r3, r3, #31
 80067ba:	6879      	ldr	r1, [r7, #4]
 80067bc:	fa01 f303 	lsl.w	r3, r1, r3
 80067c0:	431a      	orrs	r2, r3
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80067c6:	bf00      	nop
 80067c8:	371c      	adds	r7, #28
 80067ca:	46bd      	mov	sp, r7
 80067cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d0:	4770      	bx	lr
	...

080067d4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b085      	sub	sp, #20
 80067d8:	af00      	add	r7, sp, #0
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067ec:	43db      	mvns	r3, r3
 80067ee:	401a      	ands	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f003 0318 	and.w	r3, r3, #24
 80067f6:	4908      	ldr	r1, [pc, #32]	@ (8006818 <LL_ADC_SetChannelSingleDiff+0x44>)
 80067f8:	40d9      	lsrs	r1, r3
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	400b      	ands	r3, r1
 80067fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006802:	431a      	orrs	r2, r3
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800680a:	bf00      	nop
 800680c:	3714      	adds	r7, #20
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	0007ffff 	.word	0x0007ffff

0800681c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800682c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	6093      	str	r3, [r2, #8]
}
 8006834:	bf00      	nop
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006840:	b480      	push	{r7}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006850:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006854:	d101      	bne.n	800685a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006856:	2301      	movs	r3, #1
 8006858:	e000      	b.n	800685c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800685a:	2300      	movs	r3, #0
}
 800685c:	4618      	mov	r0, r3
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006878:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800687c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006884:	bf00      	nop
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068a4:	d101      	bne.n	80068aa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80068a6:	2301      	movs	r3, #1
 80068a8:	e000      	b.n	80068ac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80068aa:	2300      	movs	r3, #0
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	370c      	adds	r7, #12
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr

080068b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b083      	sub	sp, #12
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	f003 0301 	and.w	r3, r3, #1
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d101      	bne.n	80068d0 <LL_ADC_IsEnabled+0x18>
 80068cc:	2301      	movs	r3, #1
 80068ce:	e000      	b.n	80068d2 <LL_ADC_IsEnabled+0x1a>
 80068d0:	2300      	movs	r3, #0
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	370c      	adds	r7, #12
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr

080068de <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80068de:	b480      	push	{r7}
 80068e0:	b083      	sub	sp, #12
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	f003 0304 	and.w	r3, r3, #4
 80068ee:	2b04      	cmp	r3, #4
 80068f0:	d101      	bne.n	80068f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80068f2:	2301      	movs	r3, #1
 80068f4:	e000      	b.n	80068f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80068f6:	2300      	movs	r3, #0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	370c      	adds	r7, #12
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	f003 0308 	and.w	r3, r3, #8
 8006914:	2b08      	cmp	r3, #8
 8006916:	d101      	bne.n	800691c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006918:	2301      	movs	r3, #1
 800691a:	e000      	b.n	800691e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	370c      	adds	r7, #12
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr
	...

0800692c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b088      	sub	sp, #32
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006934:	2300      	movs	r3, #0
 8006936:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006938:	2300      	movs	r3, #0
 800693a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d101      	bne.n	8006946 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	e129      	b.n	8006b9a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	691b      	ldr	r3, [r3, #16]
 800694a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006950:	2b00      	cmp	r3, #0
 8006952:	d109      	bne.n	8006968 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f7fd f8e5 	bl	8003b24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4618      	mov	r0, r3
 800696e:	f7ff ff67 	bl	8006840 <LL_ADC_IsDeepPowerDownEnabled>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d004      	beq.n	8006982 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4618      	mov	r0, r3
 800697e:	f7ff ff4d 	bl	800681c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4618      	mov	r0, r3
 8006988:	f7ff ff82 	bl	8006890 <LL_ADC_IsInternalRegulatorEnabled>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d115      	bne.n	80069be <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4618      	mov	r0, r3
 8006998:	f7ff ff66 	bl	8006868 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800699c:	4b81      	ldr	r3, [pc, #516]	@ (8006ba4 <HAL_ADC_Init+0x278>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	099b      	lsrs	r3, r3, #6
 80069a2:	4a81      	ldr	r2, [pc, #516]	@ (8006ba8 <HAL_ADC_Init+0x27c>)
 80069a4:	fba2 2303 	umull	r2, r3, r2, r3
 80069a8:	099b      	lsrs	r3, r3, #6
 80069aa:	3301      	adds	r3, #1
 80069ac:	005b      	lsls	r3, r3, #1
 80069ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80069b0:	e002      	b.n	80069b8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	3b01      	subs	r3, #1
 80069b6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1f9      	bne.n	80069b2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4618      	mov	r0, r3
 80069c4:	f7ff ff64 	bl	8006890 <LL_ADC_IsInternalRegulatorEnabled>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d10d      	bne.n	80069ea <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069d2:	f043 0210 	orr.w	r2, r3, #16
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069de:	f043 0201 	orr.w	r2, r3, #1
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff ff75 	bl	80068de <LL_ADC_REG_IsConversionOngoing>
 80069f4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069fa:	f003 0310 	and.w	r3, r3, #16
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	f040 80c2 	bne.w	8006b88 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	f040 80be 	bne.w	8006b88 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a10:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006a14:	f043 0202 	orr.w	r2, r3, #2
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7ff ff49 	bl	80068b8 <LL_ADC_IsEnabled>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d10b      	bne.n	8006a44 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006a2c:	485f      	ldr	r0, [pc, #380]	@ (8006bac <HAL_ADC_Init+0x280>)
 8006a2e:	f7ff ff43 	bl	80068b8 <LL_ADC_IsEnabled>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d105      	bne.n	8006a44 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	485c      	ldr	r0, [pc, #368]	@ (8006bb0 <HAL_ADC_Init+0x284>)
 8006a40:	f7ff fdd4 	bl	80065ec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	7e5b      	ldrb	r3, [r3, #25]
 8006a48:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006a4e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006a54:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006a5a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a62:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006a64:	4313      	orrs	r3, r2
 8006a66:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d106      	bne.n	8006a80 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a76:	3b01      	subs	r3, #1
 8006a78:	045b      	lsls	r3, r3, #17
 8006a7a:	69ba      	ldr	r2, [r7, #24]
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d009      	beq.n	8006a9c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a8c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a94:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006a96:	69ba      	ldr	r2, [r7, #24]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68da      	ldr	r2, [r3, #12]
 8006aa2:	4b44      	ldr	r3, [pc, #272]	@ (8006bb4 <HAL_ADC_Init+0x288>)
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	6812      	ldr	r2, [r2, #0]
 8006aaa:	69b9      	ldr	r1, [r7, #24]
 8006aac:	430b      	orrs	r3, r1
 8006aae:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f7ff ff25 	bl	8006904 <LL_ADC_INJ_IsConversionOngoing>
 8006aba:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d140      	bne.n	8006b44 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d13d      	bne.n	8006b44 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	7e1b      	ldrb	r3, [r3, #24]
 8006ad0:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006ad2:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006ada:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006adc:	4313      	orrs	r3, r2
 8006ade:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006aea:	f023 0306 	bic.w	r3, r3, #6
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	6812      	ldr	r2, [r2, #0]
 8006af2:	69b9      	ldr	r1, [r7, #24]
 8006af4:	430b      	orrs	r3, r1
 8006af6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	d118      	bne.n	8006b34 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	691b      	ldr	r3, [r3, #16]
 8006b08:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006b0c:	f023 0304 	bic.w	r3, r3, #4
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006b18:	4311      	orrs	r1, r2
 8006b1a:	687a      	ldr	r2, [r7, #4]
 8006b1c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006b1e:	4311      	orrs	r1, r2
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006b24:	430a      	orrs	r2, r1
 8006b26:	431a      	orrs	r2, r3
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f042 0201 	orr.w	r2, r2, #1
 8006b30:	611a      	str	r2, [r3, #16]
 8006b32:	e007      	b.n	8006b44 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	691a      	ldr	r2, [r3, #16]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f022 0201 	bic.w	r2, r2, #1
 8006b42:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	691b      	ldr	r3, [r3, #16]
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d10c      	bne.n	8006b66 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b52:	f023 010f 	bic.w	r1, r3, #15
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	69db      	ldr	r3, [r3, #28]
 8006b5a:	1e5a      	subs	r2, r3, #1
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	631a      	str	r2, [r3, #48]	@ 0x30
 8006b64:	e007      	b.n	8006b76 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f022 020f 	bic.w	r2, r2, #15
 8006b74:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b7a:	f023 0303 	bic.w	r3, r3, #3
 8006b7e:	f043 0201 	orr.w	r2, r3, #1
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	659a      	str	r2, [r3, #88]	@ 0x58
 8006b86:	e007      	b.n	8006b98 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b8c:	f043 0210 	orr.w	r2, r3, #16
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006b98:	7ffb      	ldrb	r3, [r7, #31]
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3720      	adds	r7, #32
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	20000020 	.word	0x20000020
 8006ba8:	053e2d63 	.word	0x053e2d63
 8006bac:	50040000 	.word	0x50040000
 8006bb0:	50040300 	.word	0x50040300
 8006bb4:	fff0c007 	.word	0xfff0c007

08006bb8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b0b6      	sub	sp, #216	@ 0xd8
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d101      	bne.n	8006bda <HAL_ADC_ConfigChannel+0x22>
 8006bd6:	2302      	movs	r3, #2
 8006bd8:	e3d5      	b.n	8007386 <HAL_ADC_ConfigChannel+0x7ce>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2201      	movs	r2, #1
 8006bde:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4618      	mov	r0, r3
 8006be8:	f7ff fe79 	bl	80068de <LL_ADC_REG_IsConversionOngoing>
 8006bec:	4603      	mov	r3, r0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	f040 83ba 	bne.w	8007368 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	2b05      	cmp	r3, #5
 8006c02:	d824      	bhi.n	8006c4e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	3b02      	subs	r3, #2
 8006c0a:	2b03      	cmp	r3, #3
 8006c0c:	d81b      	bhi.n	8006c46 <HAL_ADC_ConfigChannel+0x8e>
 8006c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c14 <HAL_ADC_ConfigChannel+0x5c>)
 8006c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c14:	08006c25 	.word	0x08006c25
 8006c18:	08006c2d 	.word	0x08006c2d
 8006c1c:	08006c35 	.word	0x08006c35
 8006c20:	08006c3d 	.word	0x08006c3d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8006c24:	230c      	movs	r3, #12
 8006c26:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006c2a:	e010      	b.n	8006c4e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8006c2c:	2312      	movs	r3, #18
 8006c2e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006c32:	e00c      	b.n	8006c4e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8006c34:	2318      	movs	r3, #24
 8006c36:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006c3a:	e008      	b.n	8006c4e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8006c3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006c44:	e003      	b.n	8006c4e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8006c46:	2306      	movs	r3, #6
 8006c48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8006c4c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6818      	ldr	r0, [r3, #0]
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	461a      	mov	r2, r3
 8006c58:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8006c5c:	f7ff fd62 	bl	8006724 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4618      	mov	r0, r3
 8006c66:	f7ff fe3a 	bl	80068de <LL_ADC_REG_IsConversionOngoing>
 8006c6a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4618      	mov	r0, r3
 8006c74:	f7ff fe46 	bl	8006904 <LL_ADC_INJ_IsConversionOngoing>
 8006c78:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006c7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f040 81bf 	bne.w	8007004 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006c86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	f040 81ba 	bne.w	8007004 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c98:	d10f      	bne.n	8006cba <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6818      	ldr	r0, [r3, #0]
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	f7ff fd69 	bl	800677c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f7ff fd23 	bl	80066fe <LL_ADC_SetSamplingTimeCommonConfig>
 8006cb8:	e00e      	b.n	8006cd8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6818      	ldr	r0, [r3, #0]
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	6819      	ldr	r1, [r3, #0]
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	461a      	mov	r2, r3
 8006cc8:	f7ff fd58 	bl	800677c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2100      	movs	r1, #0
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f7ff fd13 	bl	80066fe <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	695a      	ldr	r2, [r3, #20]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68db      	ldr	r3, [r3, #12]
 8006ce2:	08db      	lsrs	r3, r3, #3
 8006ce4:	f003 0303 	and.w	r3, r3, #3
 8006ce8:	005b      	lsls	r3, r3, #1
 8006cea:	fa02 f303 	lsl.w	r3, r2, r3
 8006cee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	691b      	ldr	r3, [r3, #16]
 8006cf6:	2b04      	cmp	r3, #4
 8006cf8:	d00a      	beq.n	8006d10 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6818      	ldr	r0, [r3, #0]
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	6919      	ldr	r1, [r3, #16]
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006d0a:	f7ff fca3 	bl	8006654 <LL_ADC_SetOffset>
 8006d0e:	e179      	b.n	8007004 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2100      	movs	r1, #0
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7ff fcc0 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d10a      	bne.n	8006d3c <HAL_ADC_ConfigChannel+0x184>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2100      	movs	r1, #0
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7ff fcb5 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006d32:	4603      	mov	r3, r0
 8006d34:	0e9b      	lsrs	r3, r3, #26
 8006d36:	f003 021f 	and.w	r2, r3, #31
 8006d3a:	e01e      	b.n	8006d7a <HAL_ADC_ConfigChannel+0x1c2>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2100      	movs	r1, #0
 8006d42:	4618      	mov	r0, r3
 8006d44:	f7ff fcaa 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006d52:	fa93 f3a3 	rbit	r3, r3
 8006d56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006d5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006d5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006d62:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d101      	bne.n	8006d6e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8006d6a:	2320      	movs	r3, #32
 8006d6c:	e004      	b.n	8006d78 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8006d6e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006d72:	fab3 f383 	clz	r3, r3
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d105      	bne.n	8006d92 <HAL_ADC_ConfigChannel+0x1da>
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	0e9b      	lsrs	r3, r3, #26
 8006d8c:	f003 031f 	and.w	r3, r3, #31
 8006d90:	e018      	b.n	8006dc4 <HAL_ADC_ConfigChannel+0x20c>
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d9e:	fa93 f3a3 	rbit	r3, r3
 8006da2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8006da6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006daa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8006dae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d101      	bne.n	8006dba <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8006db6:	2320      	movs	r3, #32
 8006db8:	e004      	b.n	8006dc4 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8006dba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006dbe:	fab3 f383 	clz	r3, r3
 8006dc2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d106      	bne.n	8006dd6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	2100      	movs	r1, #0
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f7ff fc79 	bl	80066c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2101      	movs	r1, #1
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f7ff fc5d 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006de2:	4603      	mov	r3, r0
 8006de4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d10a      	bne.n	8006e02 <HAL_ADC_ConfigChannel+0x24a>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2101      	movs	r1, #1
 8006df2:	4618      	mov	r0, r3
 8006df4:	f7ff fc52 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	0e9b      	lsrs	r3, r3, #26
 8006dfc:	f003 021f 	and.w	r2, r3, #31
 8006e00:	e01e      	b.n	8006e40 <HAL_ADC_ConfigChannel+0x288>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	2101      	movs	r1, #1
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f7ff fc47 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e14:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e18:	fa93 f3a3 	rbit	r3, r3
 8006e1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8006e20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8006e28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d101      	bne.n	8006e34 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8006e30:	2320      	movs	r3, #32
 8006e32:	e004      	b.n	8006e3e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8006e34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006e38:	fab3 f383 	clz	r3, r3
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d105      	bne.n	8006e58 <HAL_ADC_ConfigChannel+0x2a0>
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	0e9b      	lsrs	r3, r3, #26
 8006e52:	f003 031f 	and.w	r3, r3, #31
 8006e56:	e018      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x2d2>
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006e64:	fa93 f3a3 	rbit	r3, r3
 8006e68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8006e6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006e70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8006e74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d101      	bne.n	8006e80 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8006e7c:	2320      	movs	r3, #32
 8006e7e:	e004      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8006e80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e84:	fab3 f383 	clz	r3, r3
 8006e88:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d106      	bne.n	8006e9c <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	2200      	movs	r2, #0
 8006e94:	2101      	movs	r1, #1
 8006e96:	4618      	mov	r0, r3
 8006e98:	f7ff fc16 	bl	80066c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2102      	movs	r1, #2
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7ff fbfa 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d10a      	bne.n	8006ec8 <HAL_ADC_ConfigChannel+0x310>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	2102      	movs	r1, #2
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f7ff fbef 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	0e9b      	lsrs	r3, r3, #26
 8006ec2:	f003 021f 	and.w	r2, r3, #31
 8006ec6:	e01e      	b.n	8006f06 <HAL_ADC_ConfigChannel+0x34e>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	2102      	movs	r1, #2
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7ff fbe4 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eda:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ede:	fa93 f3a3 	rbit	r3, r3
 8006ee2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8006ee6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006eea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006eee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d101      	bne.n	8006efa <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8006ef6:	2320      	movs	r3, #32
 8006ef8:	e004      	b.n	8006f04 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8006efa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006efe:	fab3 f383 	clz	r3, r3
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d105      	bne.n	8006f1e <HAL_ADC_ConfigChannel+0x366>
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	0e9b      	lsrs	r3, r3, #26
 8006f18:	f003 031f 	and.w	r3, r3, #31
 8006f1c:	e014      	b.n	8006f48 <HAL_ADC_ConfigChannel+0x390>
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006f26:	fa93 f3a3 	rbit	r3, r3
 8006f2a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8006f2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8006f32:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d101      	bne.n	8006f3e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8006f3a:	2320      	movs	r3, #32
 8006f3c:	e004      	b.n	8006f48 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8006f3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006f42:	fab3 f383 	clz	r3, r3
 8006f46:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d106      	bne.n	8006f5a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2200      	movs	r2, #0
 8006f52:	2102      	movs	r1, #2
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7ff fbb7 	bl	80066c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	2103      	movs	r1, #3
 8006f60:	4618      	mov	r0, r3
 8006f62:	f7ff fb9b 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006f66:	4603      	mov	r3, r0
 8006f68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d10a      	bne.n	8006f86 <HAL_ADC_ConfigChannel+0x3ce>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	2103      	movs	r1, #3
 8006f76:	4618      	mov	r0, r3
 8006f78:	f7ff fb90 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	0e9b      	lsrs	r3, r3, #26
 8006f80:	f003 021f 	and.w	r2, r3, #31
 8006f84:	e017      	b.n	8006fb6 <HAL_ADC_ConfigChannel+0x3fe>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2103      	movs	r1, #3
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7ff fb85 	bl	800669c <LL_ADC_GetOffsetChannel>
 8006f92:	4603      	mov	r3, r0
 8006f94:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f98:	fa93 f3a3 	rbit	r3, r3
 8006f9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8006f9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fa0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8006fa2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d101      	bne.n	8006fac <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8006fa8:	2320      	movs	r3, #32
 8006faa:	e003      	b.n	8006fb4 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8006fac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fae:	fab3 f383 	clz	r3, r3
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d105      	bne.n	8006fce <HAL_ADC_ConfigChannel+0x416>
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	0e9b      	lsrs	r3, r3, #26
 8006fc8:	f003 031f 	and.w	r3, r3, #31
 8006fcc:	e011      	b.n	8006ff2 <HAL_ADC_ConfigChannel+0x43a>
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fd6:	fa93 f3a3 	rbit	r3, r3
 8006fda:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8006fdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fde:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006fe0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d101      	bne.n	8006fea <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8006fe6:	2320      	movs	r3, #32
 8006fe8:	e003      	b.n	8006ff2 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8006fea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006fec:	fab3 f383 	clz	r3, r3
 8006ff0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d106      	bne.n	8007004 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	2103      	movs	r1, #3
 8006ffe:	4618      	mov	r0, r3
 8007000:	f7ff fb62 	bl	80066c8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4618      	mov	r0, r3
 800700a:	f7ff fc55 	bl	80068b8 <LL_ADC_IsEnabled>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	f040 813f 	bne.w	8007294 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6818      	ldr	r0, [r3, #0]
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	6819      	ldr	r1, [r3, #0]
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	461a      	mov	r2, r3
 8007024:	f7ff fbd6 	bl	80067d4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	4a8e      	ldr	r2, [pc, #568]	@ (8007268 <HAL_ADC_ConfigChannel+0x6b0>)
 800702e:	4293      	cmp	r3, r2
 8007030:	f040 8130 	bne.w	8007294 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007040:	2b00      	cmp	r3, #0
 8007042:	d10b      	bne.n	800705c <HAL_ADC_ConfigChannel+0x4a4>
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	0e9b      	lsrs	r3, r3, #26
 800704a:	3301      	adds	r3, #1
 800704c:	f003 031f 	and.w	r3, r3, #31
 8007050:	2b09      	cmp	r3, #9
 8007052:	bf94      	ite	ls
 8007054:	2301      	movls	r3, #1
 8007056:	2300      	movhi	r3, #0
 8007058:	b2db      	uxtb	r3, r3
 800705a:	e019      	b.n	8007090 <HAL_ADC_ConfigChannel+0x4d8>
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007062:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007064:	fa93 f3a3 	rbit	r3, r3
 8007068:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800706a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800706c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800706e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007070:	2b00      	cmp	r3, #0
 8007072:	d101      	bne.n	8007078 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8007074:	2320      	movs	r3, #32
 8007076:	e003      	b.n	8007080 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8007078:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800707a:	fab3 f383 	clz	r3, r3
 800707e:	b2db      	uxtb	r3, r3
 8007080:	3301      	adds	r3, #1
 8007082:	f003 031f 	and.w	r3, r3, #31
 8007086:	2b09      	cmp	r3, #9
 8007088:	bf94      	ite	ls
 800708a:	2301      	movls	r3, #1
 800708c:	2300      	movhi	r3, #0
 800708e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007090:	2b00      	cmp	r3, #0
 8007092:	d079      	beq.n	8007188 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800709c:	2b00      	cmp	r3, #0
 800709e:	d107      	bne.n	80070b0 <HAL_ADC_ConfigChannel+0x4f8>
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	0e9b      	lsrs	r3, r3, #26
 80070a6:	3301      	adds	r3, #1
 80070a8:	069b      	lsls	r3, r3, #26
 80070aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80070ae:	e015      	b.n	80070dc <HAL_ADC_ConfigChannel+0x524>
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070b8:	fa93 f3a3 	rbit	r3, r3
 80070bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80070be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070c0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80070c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d101      	bne.n	80070cc <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80070c8:	2320      	movs	r3, #32
 80070ca:	e003      	b.n	80070d4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80070cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070ce:	fab3 f383 	clz	r3, r3
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	3301      	adds	r3, #1
 80070d6:	069b      	lsls	r3, r3, #26
 80070d8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d109      	bne.n	80070fc <HAL_ADC_ConfigChannel+0x544>
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	0e9b      	lsrs	r3, r3, #26
 80070ee:	3301      	adds	r3, #1
 80070f0:	f003 031f 	and.w	r3, r3, #31
 80070f4:	2101      	movs	r1, #1
 80070f6:	fa01 f303 	lsl.w	r3, r1, r3
 80070fa:	e017      	b.n	800712c <HAL_ADC_ConfigChannel+0x574>
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007102:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007104:	fa93 f3a3 	rbit	r3, r3
 8007108:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800710a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800710c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800710e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007110:	2b00      	cmp	r3, #0
 8007112:	d101      	bne.n	8007118 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8007114:	2320      	movs	r3, #32
 8007116:	e003      	b.n	8007120 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8007118:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800711a:	fab3 f383 	clz	r3, r3
 800711e:	b2db      	uxtb	r3, r3
 8007120:	3301      	adds	r3, #1
 8007122:	f003 031f 	and.w	r3, r3, #31
 8007126:	2101      	movs	r1, #1
 8007128:	fa01 f303 	lsl.w	r3, r1, r3
 800712c:	ea42 0103 	orr.w	r1, r2, r3
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007138:	2b00      	cmp	r3, #0
 800713a:	d10a      	bne.n	8007152 <HAL_ADC_ConfigChannel+0x59a>
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	0e9b      	lsrs	r3, r3, #26
 8007142:	3301      	adds	r3, #1
 8007144:	f003 021f 	and.w	r2, r3, #31
 8007148:	4613      	mov	r3, r2
 800714a:	005b      	lsls	r3, r3, #1
 800714c:	4413      	add	r3, r2
 800714e:	051b      	lsls	r3, r3, #20
 8007150:	e018      	b.n	8007184 <HAL_ADC_ConfigChannel+0x5cc>
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800715a:	fa93 f3a3 	rbit	r3, r3
 800715e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8007160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007162:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8007164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007166:	2b00      	cmp	r3, #0
 8007168:	d101      	bne.n	800716e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800716a:	2320      	movs	r3, #32
 800716c:	e003      	b.n	8007176 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800716e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007170:	fab3 f383 	clz	r3, r3
 8007174:	b2db      	uxtb	r3, r3
 8007176:	3301      	adds	r3, #1
 8007178:	f003 021f 	and.w	r2, r3, #31
 800717c:	4613      	mov	r3, r2
 800717e:	005b      	lsls	r3, r3, #1
 8007180:	4413      	add	r3, r2
 8007182:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007184:	430b      	orrs	r3, r1
 8007186:	e080      	b.n	800728a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007190:	2b00      	cmp	r3, #0
 8007192:	d107      	bne.n	80071a4 <HAL_ADC_ConfigChannel+0x5ec>
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	0e9b      	lsrs	r3, r3, #26
 800719a:	3301      	adds	r3, #1
 800719c:	069b      	lsls	r3, r3, #26
 800719e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80071a2:	e015      	b.n	80071d0 <HAL_ADC_ConfigChannel+0x618>
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ac:	fa93 f3a3 	rbit	r3, r3
 80071b0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80071b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80071b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d101      	bne.n	80071c0 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80071bc:	2320      	movs	r3, #32
 80071be:	e003      	b.n	80071c8 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80071c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071c2:	fab3 f383 	clz	r3, r3
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	3301      	adds	r3, #1
 80071ca:	069b      	lsls	r3, r3, #26
 80071cc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d109      	bne.n	80071f0 <HAL_ADC_ConfigChannel+0x638>
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	0e9b      	lsrs	r3, r3, #26
 80071e2:	3301      	adds	r3, #1
 80071e4:	f003 031f 	and.w	r3, r3, #31
 80071e8:	2101      	movs	r1, #1
 80071ea:	fa01 f303 	lsl.w	r3, r1, r3
 80071ee:	e017      	b.n	8007220 <HAL_ADC_ConfigChannel+0x668>
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	fa93 f3a3 	rbit	r3, r3
 80071fc:	61bb      	str	r3, [r7, #24]
  return result;
 80071fe:	69bb      	ldr	r3, [r7, #24]
 8007200:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8007202:	6a3b      	ldr	r3, [r7, #32]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d101      	bne.n	800720c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8007208:	2320      	movs	r3, #32
 800720a:	e003      	b.n	8007214 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800720c:	6a3b      	ldr	r3, [r7, #32]
 800720e:	fab3 f383 	clz	r3, r3
 8007212:	b2db      	uxtb	r3, r3
 8007214:	3301      	adds	r3, #1
 8007216:	f003 031f 	and.w	r3, r3, #31
 800721a:	2101      	movs	r1, #1
 800721c:	fa01 f303 	lsl.w	r3, r1, r3
 8007220:	ea42 0103 	orr.w	r1, r2, r3
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800722c:	2b00      	cmp	r3, #0
 800722e:	d10d      	bne.n	800724c <HAL_ADC_ConfigChannel+0x694>
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	0e9b      	lsrs	r3, r3, #26
 8007236:	3301      	adds	r3, #1
 8007238:	f003 021f 	and.w	r2, r3, #31
 800723c:	4613      	mov	r3, r2
 800723e:	005b      	lsls	r3, r3, #1
 8007240:	4413      	add	r3, r2
 8007242:	3b1e      	subs	r3, #30
 8007244:	051b      	lsls	r3, r3, #20
 8007246:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800724a:	e01d      	b.n	8007288 <HAL_ADC_ConfigChannel+0x6d0>
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	fa93 f3a3 	rbit	r3, r3
 8007258:	60fb      	str	r3, [r7, #12]
  return result;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d103      	bne.n	800726c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8007264:	2320      	movs	r3, #32
 8007266:	e005      	b.n	8007274 <HAL_ADC_ConfigChannel+0x6bc>
 8007268:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	fab3 f383 	clz	r3, r3
 8007272:	b2db      	uxtb	r3, r3
 8007274:	3301      	adds	r3, #1
 8007276:	f003 021f 	and.w	r2, r3, #31
 800727a:	4613      	mov	r3, r2
 800727c:	005b      	lsls	r3, r3, #1
 800727e:	4413      	add	r3, r2
 8007280:	3b1e      	subs	r3, #30
 8007282:	051b      	lsls	r3, r3, #20
 8007284:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007288:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800728a:	683a      	ldr	r2, [r7, #0]
 800728c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800728e:	4619      	mov	r1, r3
 8007290:	f7ff fa74 	bl	800677c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	4b3d      	ldr	r3, [pc, #244]	@ (8007390 <HAL_ADC_ConfigChannel+0x7d8>)
 800729a:	4013      	ands	r3, r2
 800729c:	2b00      	cmp	r3, #0
 800729e:	d06c      	beq.n	800737a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80072a0:	483c      	ldr	r0, [pc, #240]	@ (8007394 <HAL_ADC_ConfigChannel+0x7dc>)
 80072a2:	f7ff f9c9 	bl	8006638 <LL_ADC_GetCommonPathInternalCh>
 80072a6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a3a      	ldr	r2, [pc, #232]	@ (8007398 <HAL_ADC_ConfigChannel+0x7e0>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d127      	bne.n	8007304 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80072b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80072b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d121      	bne.n	8007304 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a35      	ldr	r2, [pc, #212]	@ (800739c <HAL_ADC_ConfigChannel+0x7e4>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d157      	bne.n	800737a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80072ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80072ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80072d2:	4619      	mov	r1, r3
 80072d4:	482f      	ldr	r0, [pc, #188]	@ (8007394 <HAL_ADC_ConfigChannel+0x7dc>)
 80072d6:	f7ff f99c 	bl	8006612 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80072da:	4b31      	ldr	r3, [pc, #196]	@ (80073a0 <HAL_ADC_ConfigChannel+0x7e8>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	099b      	lsrs	r3, r3, #6
 80072e0:	4a30      	ldr	r2, [pc, #192]	@ (80073a4 <HAL_ADC_ConfigChannel+0x7ec>)
 80072e2:	fba2 2303 	umull	r2, r3, r2, r3
 80072e6:	099b      	lsrs	r3, r3, #6
 80072e8:	1c5a      	adds	r2, r3, #1
 80072ea:	4613      	mov	r3, r2
 80072ec:	005b      	lsls	r3, r3, #1
 80072ee:	4413      	add	r3, r2
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80072f4:	e002      	b.n	80072fc <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	3b01      	subs	r3, #1
 80072fa:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d1f9      	bne.n	80072f6 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007302:	e03a      	b.n	800737a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a27      	ldr	r2, [pc, #156]	@ (80073a8 <HAL_ADC_ConfigChannel+0x7f0>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d113      	bne.n	8007336 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800730e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007312:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d10d      	bne.n	8007336 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a1f      	ldr	r2, [pc, #124]	@ (800739c <HAL_ADC_ConfigChannel+0x7e4>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d12a      	bne.n	800737a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007324:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007328:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800732c:	4619      	mov	r1, r3
 800732e:	4819      	ldr	r0, [pc, #100]	@ (8007394 <HAL_ADC_ConfigChannel+0x7dc>)
 8007330:	f7ff f96f 	bl	8006612 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007334:	e021      	b.n	800737a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a1c      	ldr	r2, [pc, #112]	@ (80073ac <HAL_ADC_ConfigChannel+0x7f4>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d11c      	bne.n	800737a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007340:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007344:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d116      	bne.n	800737a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a12      	ldr	r2, [pc, #72]	@ (800739c <HAL_ADC_ConfigChannel+0x7e4>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d111      	bne.n	800737a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007356:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800735a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800735e:	4619      	mov	r1, r3
 8007360:	480c      	ldr	r0, [pc, #48]	@ (8007394 <HAL_ADC_ConfigChannel+0x7dc>)
 8007362:	f7ff f956 	bl	8006612 <LL_ADC_SetCommonPathInternalCh>
 8007366:	e008      	b.n	800737a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800736c:	f043 0220 	orr.w	r2, r3, #32
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8007382:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007386:	4618      	mov	r0, r3
 8007388:	37d8      	adds	r7, #216	@ 0xd8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	80080000 	.word	0x80080000
 8007394:	50040300 	.word	0x50040300
 8007398:	c7520000 	.word	0xc7520000
 800739c:	50040000 	.word	0x50040000
 80073a0:	20000020 	.word	0x20000020
 80073a4:	053e2d63 	.word	0x053e2d63
 80073a8:	cb840000 	.word	0xcb840000
 80073ac:	80000001 	.word	0x80000001

080073b0 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80073b8:	4b05      	ldr	r3, [pc, #20]	@ (80073d0 <LL_EXTI_EnableIT_0_31+0x20>)
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	4904      	ldr	r1, [pc, #16]	@ (80073d0 <LL_EXTI_EnableIT_0_31+0x20>)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	600b      	str	r3, [r1, #0]
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr
 80073d0:	40010400 	.word	0x40010400

080073d4 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b083      	sub	sp, #12
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80073dc:	4b06      	ldr	r3, [pc, #24]	@ (80073f8 <LL_EXTI_DisableIT_0_31+0x24>)
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	43db      	mvns	r3, r3
 80073e4:	4904      	ldr	r1, [pc, #16]	@ (80073f8 <LL_EXTI_DisableIT_0_31+0x24>)
 80073e6:	4013      	ands	r3, r2
 80073e8:	600b      	str	r3, [r1, #0]
}
 80073ea:	bf00      	nop
 80073ec:	370c      	adds	r7, #12
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	40010400 	.word	0x40010400

080073fc <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b083      	sub	sp, #12
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8007404:	4b05      	ldr	r3, [pc, #20]	@ (800741c <LL_EXTI_EnableEvent_0_31+0x20>)
 8007406:	685a      	ldr	r2, [r3, #4]
 8007408:	4904      	ldr	r1, [pc, #16]	@ (800741c <LL_EXTI_EnableEvent_0_31+0x20>)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4313      	orrs	r3, r2
 800740e:	604b      	str	r3, [r1, #4]

}
 8007410:	bf00      	nop
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr
 800741c:	40010400 	.word	0x40010400

08007420 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8007428:	4b06      	ldr	r3, [pc, #24]	@ (8007444 <LL_EXTI_DisableEvent_0_31+0x24>)
 800742a:	685a      	ldr	r2, [r3, #4]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	43db      	mvns	r3, r3
 8007430:	4904      	ldr	r1, [pc, #16]	@ (8007444 <LL_EXTI_DisableEvent_0_31+0x24>)
 8007432:	4013      	ands	r3, r2
 8007434:	604b      	str	r3, [r1, #4]
}
 8007436:	bf00      	nop
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	40010400 	.word	0x40010400

08007448 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8007448:	b480      	push	{r7}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8007450:	4b05      	ldr	r3, [pc, #20]	@ (8007468 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007452:	689a      	ldr	r2, [r3, #8]
 8007454:	4904      	ldr	r1, [pc, #16]	@ (8007468 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	4313      	orrs	r3, r2
 800745a:	608b      	str	r3, [r1, #8]

}
 800745c:	bf00      	nop
 800745e:	370c      	adds	r7, #12
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr
 8007468:	40010400 	.word	0x40010400

0800746c <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8007474:	4b06      	ldr	r3, [pc, #24]	@ (8007490 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007476:	689a      	ldr	r2, [r3, #8]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	43db      	mvns	r3, r3
 800747c:	4904      	ldr	r1, [pc, #16]	@ (8007490 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800747e:	4013      	ands	r3, r2
 8007480:	608b      	str	r3, [r1, #8]

}
 8007482:	bf00      	nop
 8007484:	370c      	adds	r7, #12
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	40010400 	.word	0x40010400

08007494 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800749c:	4b05      	ldr	r3, [pc, #20]	@ (80074b4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800749e:	68da      	ldr	r2, [r3, #12]
 80074a0:	4904      	ldr	r1, [pc, #16]	@ (80074b4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	4313      	orrs	r3, r2
 80074a6:	60cb      	str	r3, [r1, #12]
}
 80074a8:	bf00      	nop
 80074aa:	370c      	adds	r7, #12
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr
 80074b4:	40010400 	.word	0x40010400

080074b8 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b083      	sub	sp, #12
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80074c0:	4b06      	ldr	r3, [pc, #24]	@ (80074dc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80074c2:	68da      	ldr	r2, [r3, #12]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	43db      	mvns	r3, r3
 80074c8:	4904      	ldr	r1, [pc, #16]	@ (80074dc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80074ca:	4013      	ands	r3, r2
 80074cc:	60cb      	str	r3, [r1, #12]
}
 80074ce:	bf00      	nop
 80074d0:	370c      	adds	r7, #12
 80074d2:	46bd      	mov	sp, r7
 80074d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d8:	4770      	bx	lr
 80074da:	bf00      	nop
 80074dc:	40010400 	.word	0x40010400

080074e0 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80074e8:	4a04      	ldr	r2, [pc, #16]	@ (80074fc <LL_EXTI_ClearFlag_0_31+0x1c>)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6153      	str	r3, [r2, #20]
}
 80074ee:	bf00      	nop
 80074f0:	370c      	adds	r7, #12
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	40010400 	.word	0x40010400

08007500 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b088      	sub	sp, #32
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8007508:	2300      	movs	r3, #0
 800750a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800750c:	2300      	movs	r3, #0
 800750e:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d102      	bne.n	800751c <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	77fb      	strb	r3, [r7, #31]
 800751a:	e0d1      	b.n	80076c0 <HAL_COMP_Init+0x1c0>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007526:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800752a:	d102      	bne.n	8007532 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	77fb      	strb	r3, [r7, #31]
 8007530:	e0c6      	b.n	80076c0 <HAL_COMP_Init+0x1c0>
#if defined(COMP2)
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
#endif /* COMP2 */


    if (hcomp->State == HAL_COMP_STATE_RESET)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007538:	b2db      	uxtb	r3, r3
 800753a:	2b00      	cmp	r3, #0
 800753c:	d115      	bne.n	800756a <HAL_COMP_Init+0x6a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	629a      	str	r2, [r3, #40]	@ 0x28
      /*       COMP clock enable must be implemented by user                  */
      /*       in "HAL_COMP_MspInit()".                                       */
      /*       Therefore, for compatibility anticipation, it is recommended   */
      /*       to implement __HAL_RCC_SYSCFG_CLK_ENABLE()                     */
      /*       in "HAL_COMP_MspInit()".                                       */
      __HAL_RCC_SYSCFG_CLK_ENABLE();
 800754c:	4b5f      	ldr	r3, [pc, #380]	@ (80076cc <HAL_COMP_Init+0x1cc>)
 800754e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007550:	4a5e      	ldr	r2, [pc, #376]	@ (80076cc <HAL_COMP_Init+0x1cc>)
 8007552:	f043 0301 	orr.w	r3, r3, #1
 8007556:	6613      	str	r3, [r2, #96]	@ 0x60
 8007558:	4b5c      	ldr	r3, [pc, #368]	@ (80076cc <HAL_COMP_Init+0x1cc>)
 800755a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800755c:	f003 0301 	and.w	r3, r3, #1
 8007560:	60bb      	str	r3, [r7, #8]
 8007562:	68bb      	ldr	r3, [r7, #8]

      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
      /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f7fc fb4f 	bl	8003c08 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007574:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.NonInvertingInput
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	68da      	ldr	r2, [r3, #12]
               | hcomp->Init.InvertingInput
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	69db      	ldr	r3, [r3, #28]
 8007584:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	695b      	ldr	r3, [r3, #20]
 800758a:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	699b      	ldr	r3, [r3, #24]
 8007590:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.NonInvertingInput
 8007596:	4313      	orrs	r3, r2
 8007598:	617b      	str	r3, [r7, #20]
               COMP_CSR_BLANKING | COMP_CSR_BRGEN    | COMP_CSR_SCALEN  | COMP_CSR_INMESEL,
               tmp_csr
              );
#endif /* COMP_CSR_WINMODE */
#else
    MODIFY_REG(hcomp->Instance->CSR,
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	4b4b      	ldr	r3, [pc, #300]	@ (80076d0 <HAL_COMP_Init+0x1d0>)
 80075a2:	4013      	ands	r3, r2
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	6812      	ldr	r2, [r2, #0]
 80075a8:	6979      	ldr	r1, [r7, #20]
 80075aa:	430b      	orrs	r3, r1
 80075ac:	6013      	str	r3, [r2, #0]
#if defined(COMP2)
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075b6:	d106      	bne.n	80075c6 <HAL_COMP_Init+0xc6>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 80075b8:	4b46      	ldr	r3, [pc, #280]	@ (80076d4 <HAL_COMP_Init+0x1d4>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a45      	ldr	r2, [pc, #276]	@ (80076d4 <HAL_COMP_Init+0x1d4>)
 80075be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80075c2:	6013      	str	r3, [r2, #0]
 80075c4:	e005      	b.n	80075d2 <HAL_COMP_Init+0xd2>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 80075c6:	4b43      	ldr	r3, [pc, #268]	@ (80076d4 <HAL_COMP_Init+0x1d4>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a42      	ldr	r2, [pc, #264]	@ (80076d4 <HAL_COMP_Init+0x1d4>)
 80075cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80075d0:	6013      	str	r3, [r2, #0]
#endif /* COMP2 */


    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d016      	beq.n	800760e <HAL_COMP_Init+0x10e>
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d113      	bne.n	800760e <HAL_COMP_Init+0x10e>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80075e6:	4b3c      	ldr	r3, [pc, #240]	@ (80076d8 <HAL_COMP_Init+0x1d8>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	099b      	lsrs	r3, r3, #6
 80075ec:	4a3b      	ldr	r2, [pc, #236]	@ (80076dc <HAL_COMP_Init+0x1dc>)
 80075ee:	fba2 2303 	umull	r2, r3, r2, r3
 80075f2:	099b      	lsrs	r3, r3, #6
 80075f4:	1c5a      	adds	r2, r3, #1
 80075f6:	4613      	mov	r3, r2
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	4413      	add	r3, r2
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8007600:	e002      	b.n	8007608 <HAL_COMP_Init+0x108>
      {
        wait_loop_index--;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	3b01      	subs	r3, #1
 8007606:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d1f9      	bne.n	8007602 <HAL_COMP_Init+0x102>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a33      	ldr	r2, [pc, #204]	@ (80076e0 <HAL_COMP_Init+0x1e0>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d102      	bne.n	800761e <HAL_COMP_Init+0x11e>
 8007618:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800761c:	e001      	b.n	8007622 <HAL_COMP_Init+0x122>
 800761e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007622:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6a1b      	ldr	r3, [r3, #32]
 8007628:	f003 0303 	and.w	r3, r3, #3
 800762c:	2b00      	cmp	r3, #0
 800762e:	d037      	beq.n	80076a0 <HAL_COMP_Init+0x1a0>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6a1b      	ldr	r3, [r3, #32]
 8007634:	f003 0310 	and.w	r3, r3, #16
 8007638:	2b00      	cmp	r3, #0
 800763a:	d003      	beq.n	8007644 <HAL_COMP_Init+0x144>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800763c:	6938      	ldr	r0, [r7, #16]
 800763e:	f7ff ff03 	bl	8007448 <LL_EXTI_EnableRisingTrig_0_31>
 8007642:	e002      	b.n	800764a <HAL_COMP_Init+0x14a>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8007644:	6938      	ldr	r0, [r7, #16]
 8007646:	f7ff ff11 	bl	800746c <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	f003 0320 	and.w	r3, r3, #32
 8007652:	2b00      	cmp	r3, #0
 8007654:	d003      	beq.n	800765e <HAL_COMP_Init+0x15e>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8007656:	6938      	ldr	r0, [r7, #16]
 8007658:	f7ff ff1c 	bl	8007494 <LL_EXTI_EnableFallingTrig_0_31>
 800765c:	e002      	b.n	8007664 <HAL_COMP_Init+0x164>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800765e:	6938      	ldr	r0, [r7, #16]
 8007660:	f7ff ff2a 	bl	80074b8 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 8007664:	6938      	ldr	r0, [r7, #16]
 8007666:	f7ff ff3b 	bl	80074e0 <LL_EXTI_ClearFlag_0_31>

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6a1b      	ldr	r3, [r3, #32]
 800766e:	f003 0302 	and.w	r3, r3, #2
 8007672:	2b00      	cmp	r3, #0
 8007674:	d003      	beq.n	800767e <HAL_COMP_Init+0x17e>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8007676:	6938      	ldr	r0, [r7, #16]
 8007678:	f7ff fec0 	bl	80073fc <LL_EXTI_EnableEvent_0_31>
 800767c:	e002      	b.n	8007684 <HAL_COMP_Init+0x184>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800767e:	6938      	ldr	r0, [r7, #16]
 8007680:	f7ff fece 	bl	8007420 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a1b      	ldr	r3, [r3, #32]
 8007688:	f003 0301 	and.w	r3, r3, #1
 800768c:	2b00      	cmp	r3, #0
 800768e:	d003      	beq.n	8007698 <HAL_COMP_Init+0x198>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8007690:	6938      	ldr	r0, [r7, #16]
 8007692:	f7ff fe8d 	bl	80073b0 <LL_EXTI_EnableIT_0_31>
 8007696:	e009      	b.n	80076ac <HAL_COMP_Init+0x1ac>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8007698:	6938      	ldr	r0, [r7, #16]
 800769a:	f7ff fe9b 	bl	80073d4 <LL_EXTI_DisableIT_0_31>
 800769e:	e005      	b.n	80076ac <HAL_COMP_Init+0x1ac>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 80076a0:	6938      	ldr	r0, [r7, #16]
 80076a2:	f7ff febd 	bl	8007420 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 80076a6:	6938      	ldr	r0, [r7, #16]
 80076a8:	f7ff fe94 	bl	80073d4 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d103      	bne.n	80076c0 <HAL_COMP_Init+0x1c0>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 80076c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3720      	adds	r7, #32
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop
 80076cc:	40021000 	.word	0x40021000
 80076d0:	ff207d03 	.word	0xff207d03
 80076d4:	40010204 	.word	0x40010204
 80076d8:	20000020 	.word	0x20000020
 80076dc:	053e2d63 	.word	0x053e2d63
 80076e0:	40010200 	.word	0x40010200

080076e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b085      	sub	sp, #20
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f003 0307 	and.w	r3, r3, #7
 80076f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80076f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007728 <__NVIC_SetPriorityGrouping+0x44>)
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80076fa:	68ba      	ldr	r2, [r7, #8]
 80076fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007700:	4013      	ands	r3, r2
 8007702:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800770c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007710:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007714:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007716:	4a04      	ldr	r2, [pc, #16]	@ (8007728 <__NVIC_SetPriorityGrouping+0x44>)
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	60d3      	str	r3, [r2, #12]
}
 800771c:	bf00      	nop
 800771e:	3714      	adds	r7, #20
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr
 8007728:	e000ed00 	.word	0xe000ed00

0800772c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800772c:	b480      	push	{r7}
 800772e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007730:	4b04      	ldr	r3, [pc, #16]	@ (8007744 <__NVIC_GetPriorityGrouping+0x18>)
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	0a1b      	lsrs	r3, r3, #8
 8007736:	f003 0307 	and.w	r3, r3, #7
}
 800773a:	4618      	mov	r0, r3
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr
 8007744:	e000ed00 	.word	0xe000ed00

08007748 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	4603      	mov	r3, r0
 8007750:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007756:	2b00      	cmp	r3, #0
 8007758:	db0b      	blt.n	8007772 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800775a:	79fb      	ldrb	r3, [r7, #7]
 800775c:	f003 021f 	and.w	r2, r3, #31
 8007760:	4907      	ldr	r1, [pc, #28]	@ (8007780 <__NVIC_EnableIRQ+0x38>)
 8007762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007766:	095b      	lsrs	r3, r3, #5
 8007768:	2001      	movs	r0, #1
 800776a:	fa00 f202 	lsl.w	r2, r0, r2
 800776e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007772:	bf00      	nop
 8007774:	370c      	adds	r7, #12
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	e000e100 	.word	0xe000e100

08007784 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	4603      	mov	r3, r0
 800778c:	6039      	str	r1, [r7, #0]
 800778e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007794:	2b00      	cmp	r3, #0
 8007796:	db0a      	blt.n	80077ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	b2da      	uxtb	r2, r3
 800779c:	490c      	ldr	r1, [pc, #48]	@ (80077d0 <__NVIC_SetPriority+0x4c>)
 800779e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077a2:	0112      	lsls	r2, r2, #4
 80077a4:	b2d2      	uxtb	r2, r2
 80077a6:	440b      	add	r3, r1
 80077a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80077ac:	e00a      	b.n	80077c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	b2da      	uxtb	r2, r3
 80077b2:	4908      	ldr	r1, [pc, #32]	@ (80077d4 <__NVIC_SetPriority+0x50>)
 80077b4:	79fb      	ldrb	r3, [r7, #7]
 80077b6:	f003 030f 	and.w	r3, r3, #15
 80077ba:	3b04      	subs	r3, #4
 80077bc:	0112      	lsls	r2, r2, #4
 80077be:	b2d2      	uxtb	r2, r2
 80077c0:	440b      	add	r3, r1
 80077c2:	761a      	strb	r2, [r3, #24]
}
 80077c4:	bf00      	nop
 80077c6:	370c      	adds	r7, #12
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr
 80077d0:	e000e100 	.word	0xe000e100
 80077d4:	e000ed00 	.word	0xe000ed00

080077d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80077d8:	b480      	push	{r7}
 80077da:	b089      	sub	sp, #36	@ 0x24
 80077dc:	af00      	add	r7, sp, #0
 80077de:	60f8      	str	r0, [r7, #12]
 80077e0:	60b9      	str	r1, [r7, #8]
 80077e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f003 0307 	and.w	r3, r3, #7
 80077ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80077ec:	69fb      	ldr	r3, [r7, #28]
 80077ee:	f1c3 0307 	rsb	r3, r3, #7
 80077f2:	2b04      	cmp	r3, #4
 80077f4:	bf28      	it	cs
 80077f6:	2304      	movcs	r3, #4
 80077f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	3304      	adds	r3, #4
 80077fe:	2b06      	cmp	r3, #6
 8007800:	d902      	bls.n	8007808 <NVIC_EncodePriority+0x30>
 8007802:	69fb      	ldr	r3, [r7, #28]
 8007804:	3b03      	subs	r3, #3
 8007806:	e000      	b.n	800780a <NVIC_EncodePriority+0x32>
 8007808:	2300      	movs	r3, #0
 800780a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800780c:	f04f 32ff 	mov.w	r2, #4294967295
 8007810:	69bb      	ldr	r3, [r7, #24]
 8007812:	fa02 f303 	lsl.w	r3, r2, r3
 8007816:	43da      	mvns	r2, r3
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	401a      	ands	r2, r3
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007820:	f04f 31ff 	mov.w	r1, #4294967295
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	fa01 f303 	lsl.w	r3, r1, r3
 800782a:	43d9      	mvns	r1, r3
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007830:	4313      	orrs	r3, r2
         );
}
 8007832:	4618      	mov	r0, r3
 8007834:	3724      	adds	r7, #36	@ 0x24
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr
	...

08007840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b082      	sub	sp, #8
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	3b01      	subs	r3, #1
 800784c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007850:	d301      	bcc.n	8007856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007852:	2301      	movs	r3, #1
 8007854:	e00f      	b.n	8007876 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007856:	4a0a      	ldr	r2, [pc, #40]	@ (8007880 <SysTick_Config+0x40>)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	3b01      	subs	r3, #1
 800785c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800785e:	210f      	movs	r1, #15
 8007860:	f04f 30ff 	mov.w	r0, #4294967295
 8007864:	f7ff ff8e 	bl	8007784 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007868:	4b05      	ldr	r3, [pc, #20]	@ (8007880 <SysTick_Config+0x40>)
 800786a:	2200      	movs	r2, #0
 800786c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800786e:	4b04      	ldr	r3, [pc, #16]	@ (8007880 <SysTick_Config+0x40>)
 8007870:	2207      	movs	r2, #7
 8007872:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007874:	2300      	movs	r3, #0
}
 8007876:	4618      	mov	r0, r3
 8007878:	3708      	adds	r7, #8
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}
 800787e:	bf00      	nop
 8007880:	e000e010 	.word	0xe000e010

08007884 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b082      	sub	sp, #8
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f7ff ff29 	bl	80076e4 <__NVIC_SetPriorityGrouping>
}
 8007892:	bf00      	nop
 8007894:	3708      	adds	r7, #8
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}

0800789a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800789a:	b580      	push	{r7, lr}
 800789c:	b086      	sub	sp, #24
 800789e:	af00      	add	r7, sp, #0
 80078a0:	4603      	mov	r3, r0
 80078a2:	60b9      	str	r1, [r7, #8]
 80078a4:	607a      	str	r2, [r7, #4]
 80078a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80078a8:	2300      	movs	r3, #0
 80078aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80078ac:	f7ff ff3e 	bl	800772c <__NVIC_GetPriorityGrouping>
 80078b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80078b2:	687a      	ldr	r2, [r7, #4]
 80078b4:	68b9      	ldr	r1, [r7, #8]
 80078b6:	6978      	ldr	r0, [r7, #20]
 80078b8:	f7ff ff8e 	bl	80077d8 <NVIC_EncodePriority>
 80078bc:	4602      	mov	r2, r0
 80078be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078c2:	4611      	mov	r1, r2
 80078c4:	4618      	mov	r0, r3
 80078c6:	f7ff ff5d 	bl	8007784 <__NVIC_SetPriority>
}
 80078ca:	bf00      	nop
 80078cc:	3718      	adds	r7, #24
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b082      	sub	sp, #8
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	4603      	mov	r3, r0
 80078da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80078dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078e0:	4618      	mov	r0, r3
 80078e2:	f7ff ff31 	bl	8007748 <__NVIC_EnableIRQ>
}
 80078e6:	bf00      	nop
 80078e8:	3708      	adds	r7, #8
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}

080078ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b082      	sub	sp, #8
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f7ff ffa2 	bl	8007840 <SysTick_Config>
 80078fc:	4603      	mov	r3, r0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3708      	adds	r7, #8
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}

08007906 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007906:	b580      	push	{r7, lr}
 8007908:	b086      	sub	sp, #24
 800790a:	af00      	add	r7, sp, #0
 800790c:	60f8      	str	r0, [r7, #12]
 800790e:	60b9      	str	r1, [r7, #8]
 8007910:	607a      	str	r2, [r7, #4]
 8007912:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007914:	2300      	movs	r3, #0
 8007916:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800791e:	2b01      	cmp	r3, #1
 8007920:	d101      	bne.n	8007926 <HAL_DMA_Start_IT+0x20>
 8007922:	2302      	movs	r3, #2
 8007924:	e066      	b.n	80079f4 <HAL_DMA_Start_IT+0xee>
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2201      	movs	r2, #1
 800792a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007934:	b2db      	uxtb	r3, r3
 8007936:	2b01      	cmp	r3, #1
 8007938:	d155      	bne.n	80079e6 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2202      	movs	r2, #2
 800793e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f022 0201 	bic.w	r2, r2, #1
 8007956:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	687a      	ldr	r2, [r7, #4]
 800795c:	68b9      	ldr	r1, [r7, #8]
 800795e:	68f8      	ldr	r0, [r7, #12]
 8007960:	f000 f84c 	bl	80079fc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007968:	2b00      	cmp	r3, #0
 800796a:	d008      	beq.n	800797e <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	681a      	ldr	r2, [r3, #0]
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f042 020e 	orr.w	r2, r2, #14
 800797a:	601a      	str	r2, [r3, #0]
 800797c:	e00f      	b.n	800799e <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f022 0204 	bic.w	r2, r2, #4
 800798c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f042 020a 	orr.w	r2, r2, #10
 800799c:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d007      	beq.n	80079bc <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80079ba:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d007      	beq.n	80079d4 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80079d2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f042 0201 	orr.w	r2, r2, #1
 80079e2:	601a      	str	r2, [r3, #0]
 80079e4:	e005      	b.n	80079f2 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2200      	movs	r2, #0
 80079ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80079ee:	2302      	movs	r3, #2
 80079f0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80079f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	3718      	adds	r7, #24
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b085      	sub	sp, #20
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	60f8      	str	r0, [r7, #12]
 8007a04:	60b9      	str	r1, [r7, #8]
 8007a06:	607a      	str	r2, [r7, #4]
 8007a08:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007a12:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d004      	beq.n	8007a26 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007a24:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a2a:	f003 021c 	and.w	r2, r3, #28
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a32:	2101      	movs	r1, #1
 8007a34:	fa01 f202 	lsl.w	r2, r1, r2
 8007a38:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	683a      	ldr	r2, [r7, #0]
 8007a40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	689b      	ldr	r3, [r3, #8]
 8007a46:	2b10      	cmp	r3, #16
 8007a48:	d108      	bne.n	8007a5c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007a5a:	e007      	b.n	8007a6c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68ba      	ldr	r2, [r7, #8]
 8007a62:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	60da      	str	r2, [r3, #12]
}
 8007a6c:	bf00      	nop
 8007a6e:	3714      	adds	r7, #20
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b087      	sub	sp, #28
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007a82:	2300      	movs	r3, #0
 8007a84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007a86:	e166      	b.n	8007d56 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	2101      	movs	r1, #1
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	fa01 f303 	lsl.w	r3, r1, r3
 8007a94:	4013      	ands	r3, r2
 8007a96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	f000 8158 	beq.w	8007d50 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	f003 0303 	and.w	r3, r3, #3
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d005      	beq.n	8007ab8 <HAL_GPIO_Init+0x40>
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	f003 0303 	and.w	r3, r3, #3
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	d130      	bne.n	8007b1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	005b      	lsls	r3, r3, #1
 8007ac2:	2203      	movs	r2, #3
 8007ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ac8:	43db      	mvns	r3, r3
 8007aca:	693a      	ldr	r2, [r7, #16]
 8007acc:	4013      	ands	r3, r2
 8007ace:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	68da      	ldr	r2, [r3, #12]
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	005b      	lsls	r3, r3, #1
 8007ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8007adc:	693a      	ldr	r2, [r7, #16]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	693a      	ldr	r2, [r7, #16]
 8007ae6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007aee:	2201      	movs	r2, #1
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	fa02 f303 	lsl.w	r3, r2, r3
 8007af6:	43db      	mvns	r3, r3
 8007af8:	693a      	ldr	r2, [r7, #16]
 8007afa:	4013      	ands	r3, r2
 8007afc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	091b      	lsrs	r3, r3, #4
 8007b04:	f003 0201 	and.w	r2, r3, #1
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b0e:	693a      	ldr	r2, [r7, #16]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	693a      	ldr	r2, [r7, #16]
 8007b18:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	f003 0303 	and.w	r3, r3, #3
 8007b22:	2b03      	cmp	r3, #3
 8007b24:	d017      	beq.n	8007b56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	68db      	ldr	r3, [r3, #12]
 8007b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	005b      	lsls	r3, r3, #1
 8007b30:	2203      	movs	r2, #3
 8007b32:	fa02 f303 	lsl.w	r3, r2, r3
 8007b36:	43db      	mvns	r3, r3
 8007b38:	693a      	ldr	r2, [r7, #16]
 8007b3a:	4013      	ands	r3, r2
 8007b3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	689a      	ldr	r2, [r3, #8]
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	005b      	lsls	r3, r3, #1
 8007b46:	fa02 f303 	lsl.w	r3, r2, r3
 8007b4a:	693a      	ldr	r2, [r7, #16]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	693a      	ldr	r2, [r7, #16]
 8007b54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	f003 0303 	and.w	r3, r3, #3
 8007b5e:	2b02      	cmp	r3, #2
 8007b60:	d123      	bne.n	8007baa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	08da      	lsrs	r2, r3, #3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	3208      	adds	r2, #8
 8007b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	f003 0307 	and.w	r3, r3, #7
 8007b76:	009b      	lsls	r3, r3, #2
 8007b78:	220f      	movs	r2, #15
 8007b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b7e:	43db      	mvns	r3, r3
 8007b80:	693a      	ldr	r2, [r7, #16]
 8007b82:	4013      	ands	r3, r2
 8007b84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	691a      	ldr	r2, [r3, #16]
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	f003 0307 	and.w	r3, r3, #7
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	fa02 f303 	lsl.w	r3, r2, r3
 8007b96:	693a      	ldr	r2, [r7, #16]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	08da      	lsrs	r2, r3, #3
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	3208      	adds	r2, #8
 8007ba4:	6939      	ldr	r1, [r7, #16]
 8007ba6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	005b      	lsls	r3, r3, #1
 8007bb4:	2203      	movs	r2, #3
 8007bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bba:	43db      	mvns	r3, r3
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	4013      	ands	r3, r2
 8007bc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	f003 0203 	and.w	r2, r3, #3
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	005b      	lsls	r3, r3, #1
 8007bce:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd2:	693a      	ldr	r2, [r7, #16]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	693a      	ldr	r2, [r7, #16]
 8007bdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f000 80b2 	beq.w	8007d50 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007bec:	4b61      	ldr	r3, [pc, #388]	@ (8007d74 <HAL_GPIO_Init+0x2fc>)
 8007bee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bf0:	4a60      	ldr	r2, [pc, #384]	@ (8007d74 <HAL_GPIO_Init+0x2fc>)
 8007bf2:	f043 0301 	orr.w	r3, r3, #1
 8007bf6:	6613      	str	r3, [r2, #96]	@ 0x60
 8007bf8:	4b5e      	ldr	r3, [pc, #376]	@ (8007d74 <HAL_GPIO_Init+0x2fc>)
 8007bfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bfc:	f003 0301 	and.w	r3, r3, #1
 8007c00:	60bb      	str	r3, [r7, #8]
 8007c02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007c04:	4a5c      	ldr	r2, [pc, #368]	@ (8007d78 <HAL_GPIO_Init+0x300>)
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	089b      	lsrs	r3, r3, #2
 8007c0a:	3302      	adds	r3, #2
 8007c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	f003 0303 	and.w	r3, r3, #3
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	220f      	movs	r2, #15
 8007c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c20:	43db      	mvns	r3, r3
 8007c22:	693a      	ldr	r2, [r7, #16]
 8007c24:	4013      	ands	r3, r2
 8007c26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007c2e:	d02b      	beq.n	8007c88 <HAL_GPIO_Init+0x210>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	4a52      	ldr	r2, [pc, #328]	@ (8007d7c <HAL_GPIO_Init+0x304>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d025      	beq.n	8007c84 <HAL_GPIO_Init+0x20c>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a51      	ldr	r2, [pc, #324]	@ (8007d80 <HAL_GPIO_Init+0x308>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d01f      	beq.n	8007c80 <HAL_GPIO_Init+0x208>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4a50      	ldr	r2, [pc, #320]	@ (8007d84 <HAL_GPIO_Init+0x30c>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d019      	beq.n	8007c7c <HAL_GPIO_Init+0x204>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a4f      	ldr	r2, [pc, #316]	@ (8007d88 <HAL_GPIO_Init+0x310>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d013      	beq.n	8007c78 <HAL_GPIO_Init+0x200>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a4e      	ldr	r2, [pc, #312]	@ (8007d8c <HAL_GPIO_Init+0x314>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d00d      	beq.n	8007c74 <HAL_GPIO_Init+0x1fc>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a4d      	ldr	r2, [pc, #308]	@ (8007d90 <HAL_GPIO_Init+0x318>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d007      	beq.n	8007c70 <HAL_GPIO_Init+0x1f8>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a4c      	ldr	r2, [pc, #304]	@ (8007d94 <HAL_GPIO_Init+0x31c>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d101      	bne.n	8007c6c <HAL_GPIO_Init+0x1f4>
 8007c68:	2307      	movs	r3, #7
 8007c6a:	e00e      	b.n	8007c8a <HAL_GPIO_Init+0x212>
 8007c6c:	2308      	movs	r3, #8
 8007c6e:	e00c      	b.n	8007c8a <HAL_GPIO_Init+0x212>
 8007c70:	2306      	movs	r3, #6
 8007c72:	e00a      	b.n	8007c8a <HAL_GPIO_Init+0x212>
 8007c74:	2305      	movs	r3, #5
 8007c76:	e008      	b.n	8007c8a <HAL_GPIO_Init+0x212>
 8007c78:	2304      	movs	r3, #4
 8007c7a:	e006      	b.n	8007c8a <HAL_GPIO_Init+0x212>
 8007c7c:	2303      	movs	r3, #3
 8007c7e:	e004      	b.n	8007c8a <HAL_GPIO_Init+0x212>
 8007c80:	2302      	movs	r3, #2
 8007c82:	e002      	b.n	8007c8a <HAL_GPIO_Init+0x212>
 8007c84:	2301      	movs	r3, #1
 8007c86:	e000      	b.n	8007c8a <HAL_GPIO_Init+0x212>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	697a      	ldr	r2, [r7, #20]
 8007c8c:	f002 0203 	and.w	r2, r2, #3
 8007c90:	0092      	lsls	r2, r2, #2
 8007c92:	4093      	lsls	r3, r2
 8007c94:	693a      	ldr	r2, [r7, #16]
 8007c96:	4313      	orrs	r3, r2
 8007c98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007c9a:	4937      	ldr	r1, [pc, #220]	@ (8007d78 <HAL_GPIO_Init+0x300>)
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	089b      	lsrs	r3, r3, #2
 8007ca0:	3302      	adds	r3, #2
 8007ca2:	693a      	ldr	r2, [r7, #16]
 8007ca4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007ca8:	4b3b      	ldr	r3, [pc, #236]	@ (8007d98 <HAL_GPIO_Init+0x320>)
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	43db      	mvns	r3, r3
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	4013      	ands	r3, r2
 8007cb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d003      	beq.n	8007ccc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8007cc4:	693a      	ldr	r2, [r7, #16]
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007ccc:	4a32      	ldr	r2, [pc, #200]	@ (8007d98 <HAL_GPIO_Init+0x320>)
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007cd2:	4b31      	ldr	r3, [pc, #196]	@ (8007d98 <HAL_GPIO_Init+0x320>)
 8007cd4:	68db      	ldr	r3, [r3, #12]
 8007cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	43db      	mvns	r3, r3
 8007cdc:	693a      	ldr	r2, [r7, #16]
 8007cde:	4013      	ands	r3, r2
 8007ce0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d003      	beq.n	8007cf6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8007cee:	693a      	ldr	r2, [r7, #16]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007cf6:	4a28      	ldr	r2, [pc, #160]	@ (8007d98 <HAL_GPIO_Init+0x320>)
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007cfc:	4b26      	ldr	r3, [pc, #152]	@ (8007d98 <HAL_GPIO_Init+0x320>)
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	43db      	mvns	r3, r3
 8007d06:	693a      	ldr	r2, [r7, #16]
 8007d08:	4013      	ands	r3, r2
 8007d0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d003      	beq.n	8007d20 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8007d18:	693a      	ldr	r2, [r7, #16]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007d20:	4a1d      	ldr	r2, [pc, #116]	@ (8007d98 <HAL_GPIO_Init+0x320>)
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007d26:	4b1c      	ldr	r3, [pc, #112]	@ (8007d98 <HAL_GPIO_Init+0x320>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	43db      	mvns	r3, r3
 8007d30:	693a      	ldr	r2, [r7, #16]
 8007d32:	4013      	ands	r3, r2
 8007d34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d003      	beq.n	8007d4a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8007d42:	693a      	ldr	r2, [r7, #16]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007d4a:	4a13      	ldr	r2, [pc, #76]	@ (8007d98 <HAL_GPIO_Init+0x320>)
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	3301      	adds	r3, #1
 8007d54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f47f ae91 	bne.w	8007a88 <HAL_GPIO_Init+0x10>
  }
}
 8007d66:	bf00      	nop
 8007d68:	bf00      	nop
 8007d6a:	371c      	adds	r7, #28
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr
 8007d74:	40021000 	.word	0x40021000
 8007d78:	40010000 	.word	0x40010000
 8007d7c:	48000400 	.word	0x48000400
 8007d80:	48000800 	.word	0x48000800
 8007d84:	48000c00 	.word	0x48000c00
 8007d88:	48001000 	.word	0x48001000
 8007d8c:	48001400 	.word	0x48001400
 8007d90:	48001800 	.word	0x48001800
 8007d94:	48001c00 	.word	0x48001c00
 8007d98:	40010400 	.word	0x40010400

08007d9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	460b      	mov	r3, r1
 8007da6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	691a      	ldr	r2, [r3, #16]
 8007dac:	887b      	ldrh	r3, [r7, #2]
 8007dae:	4013      	ands	r3, r2
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d002      	beq.n	8007dba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007db4:	2301      	movs	r3, #1
 8007db6:	73fb      	strb	r3, [r7, #15]
 8007db8:	e001      	b.n	8007dbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3714      	adds	r7, #20
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b083      	sub	sp, #12
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	807b      	strh	r3, [r7, #2]
 8007dd8:	4613      	mov	r3, r2
 8007dda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007ddc:	787b      	ldrb	r3, [r7, #1]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d003      	beq.n	8007dea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007de2:	887a      	ldrh	r2, [r7, #2]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007de8:	e002      	b.n	8007df0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007dea:	887a      	ldrh	r2, [r7, #2]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007df0:	bf00      	nop
 8007df2:	370c      	adds	r7, #12
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr

08007dfc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	4603      	mov	r3, r0
 8007e04:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007e06:	4b08      	ldr	r3, [pc, #32]	@ (8007e28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007e08:	695a      	ldr	r2, [r3, #20]
 8007e0a:	88fb      	ldrh	r3, [r7, #6]
 8007e0c:	4013      	ands	r3, r2
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d006      	beq.n	8007e20 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007e12:	4a05      	ldr	r2, [pc, #20]	@ (8007e28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007e14:	88fb      	ldrh	r3, [r7, #6]
 8007e16:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007e18:	88fb      	ldrh	r3, [r7, #6]
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f000 f806 	bl	8007e2c <HAL_GPIO_EXTI_Callback>
  }
}
 8007e20:	bf00      	nop
 8007e22:	3708      	adds	r7, #8
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}
 8007e28:	40010400 	.word	0x40010400

08007e2c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b083      	sub	sp, #12
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	4603      	mov	r3, r0
 8007e34:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007e36:	bf00      	nop
 8007e38:	370c      	adds	r7, #12
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr

08007e42 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007e42:	b580      	push	{r7, lr}
 8007e44:	b082      	sub	sp, #8
 8007e46:	af00      	add	r7, sp, #0
 8007e48:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d101      	bne.n	8007e54 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007e50:	2301      	movs	r3, #1
 8007e52:	e08d      	b.n	8007f70 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e5a:	b2db      	uxtb	r3, r3
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d106      	bne.n	8007e6e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f7fb ff21 	bl	8003cb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2224      	movs	r2, #36	@ 0x24
 8007e72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	681a      	ldr	r2, [r3, #0]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f022 0201 	bic.w	r2, r2, #1
 8007e84:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	685a      	ldr	r2, [r3, #4]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007e92:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	689a      	ldr	r2, [r3, #8]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007ea2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d107      	bne.n	8007ebc <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	689a      	ldr	r2, [r3, #8]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007eb8:	609a      	str	r2, [r3, #8]
 8007eba:	e006      	b.n	8007eca <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	689a      	ldr	r2, [r3, #8]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007ec8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	2b02      	cmp	r3, #2
 8007ed0:	d108      	bne.n	8007ee4 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	685a      	ldr	r2, [r3, #4]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ee0:	605a      	str	r2, [r3, #4]
 8007ee2:	e007      	b.n	8007ef4 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	685a      	ldr	r2, [r3, #4]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007ef2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	687a      	ldr	r2, [r7, #4]
 8007efc:	6812      	ldr	r2, [r2, #0]
 8007efe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007f02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f06:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	68da      	ldr	r2, [r3, #12]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007f16:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	691a      	ldr	r2, [r3, #16]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	695b      	ldr	r3, [r3, #20]
 8007f20:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	699b      	ldr	r3, [r3, #24]
 8007f28:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	430a      	orrs	r2, r1
 8007f30:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	69d9      	ldr	r1, [r3, #28]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6a1a      	ldr	r2, [r3, #32]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	430a      	orrs	r2, r1
 8007f40:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f042 0201 	orr.w	r2, r2, #1
 8007f50:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2200      	movs	r2, #0
 8007f56:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2220      	movs	r2, #32
 8007f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2200      	movs	r2, #0
 8007f64:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007f6e:	2300      	movs	r3, #0
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	3708      	adds	r7, #8
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}

08007f78 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b088      	sub	sp, #32
 8007f7c:	af02      	add	r7, sp, #8
 8007f7e:	60f8      	str	r0, [r7, #12]
 8007f80:	607a      	str	r2, [r7, #4]
 8007f82:	461a      	mov	r2, r3
 8007f84:	460b      	mov	r3, r1
 8007f86:	817b      	strh	r3, [r7, #10]
 8007f88:	4613      	mov	r3, r2
 8007f8a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	2b20      	cmp	r3, #32
 8007f96:	f040 80fd 	bne.w	8008194 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d101      	bne.n	8007fa8 <HAL_I2C_Master_Transmit+0x30>
 8007fa4:	2302      	movs	r3, #2
 8007fa6:	e0f6      	b.n	8008196 <HAL_I2C_Master_Transmit+0x21e>
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007fb0:	f7fe faec 	bl	800658c <HAL_GetTick>
 8007fb4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	9300      	str	r3, [sp, #0]
 8007fba:	2319      	movs	r3, #25
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007fc2:	68f8      	ldr	r0, [r7, #12]
 8007fc4:	f000 fa0a 	bl	80083dc <I2C_WaitOnFlagUntilTimeout>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d001      	beq.n	8007fd2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e0e1      	b.n	8008196 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	2221      	movs	r2, #33	@ 0x21
 8007fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2210      	movs	r2, #16
 8007fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	687a      	ldr	r2, [r7, #4]
 8007fec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	893a      	ldrh	r2, [r7, #8]
 8007ff2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	2bff      	cmp	r3, #255	@ 0xff
 8008002:	d906      	bls.n	8008012 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	22ff      	movs	r2, #255	@ 0xff
 8008008:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800800a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800800e:	617b      	str	r3, [r7, #20]
 8008010:	e007      	b.n	8008022 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008016:	b29a      	uxth	r2, r3
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800801c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008020:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008026:	2b00      	cmp	r3, #0
 8008028:	d024      	beq.n	8008074 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800802e:	781a      	ldrb	r2, [r3, #0]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800803a:	1c5a      	adds	r2, r3, #1
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008044:	b29b      	uxth	r3, r3
 8008046:	3b01      	subs	r3, #1
 8008048:	b29a      	uxth	r2, r3
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008052:	3b01      	subs	r3, #1
 8008054:	b29a      	uxth	r2, r3
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800805e:	b2db      	uxtb	r3, r3
 8008060:	3301      	adds	r3, #1
 8008062:	b2da      	uxtb	r2, r3
 8008064:	8979      	ldrh	r1, [r7, #10]
 8008066:	4b4e      	ldr	r3, [pc, #312]	@ (80081a0 <HAL_I2C_Master_Transmit+0x228>)
 8008068:	9300      	str	r3, [sp, #0]
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	68f8      	ldr	r0, [r7, #12]
 800806e:	f000 fbf1 	bl	8008854 <I2C_TransferConfig>
 8008072:	e066      	b.n	8008142 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008078:	b2da      	uxtb	r2, r3
 800807a:	8979      	ldrh	r1, [r7, #10]
 800807c:	4b48      	ldr	r3, [pc, #288]	@ (80081a0 <HAL_I2C_Master_Transmit+0x228>)
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	68f8      	ldr	r0, [r7, #12]
 8008084:	f000 fbe6 	bl	8008854 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008088:	e05b      	b.n	8008142 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800808a:	693a      	ldr	r2, [r7, #16]
 800808c:	6a39      	ldr	r1, [r7, #32]
 800808e:	68f8      	ldr	r0, [r7, #12]
 8008090:	f000 f9f3 	bl	800847a <I2C_WaitOnTXISFlagUntilTimeout>
 8008094:	4603      	mov	r3, r0
 8008096:	2b00      	cmp	r3, #0
 8008098:	d001      	beq.n	800809e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e07b      	b.n	8008196 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080a2:	781a      	ldrb	r2, [r3, #0]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ae:	1c5a      	adds	r2, r3, #1
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	3b01      	subs	r3, #1
 80080bc:	b29a      	uxth	r2, r3
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080c6:	3b01      	subs	r3, #1
 80080c8:	b29a      	uxth	r2, r3
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d034      	beq.n	8008142 <HAL_I2C_Master_Transmit+0x1ca>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d130      	bne.n	8008142 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	9300      	str	r3, [sp, #0]
 80080e4:	6a3b      	ldr	r3, [r7, #32]
 80080e6:	2200      	movs	r2, #0
 80080e8:	2180      	movs	r1, #128	@ 0x80
 80080ea:	68f8      	ldr	r0, [r7, #12]
 80080ec:	f000 f976 	bl	80083dc <I2C_WaitOnFlagUntilTimeout>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d001      	beq.n	80080fa <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e04d      	b.n	8008196 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080fe:	b29b      	uxth	r3, r3
 8008100:	2bff      	cmp	r3, #255	@ 0xff
 8008102:	d90e      	bls.n	8008122 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	22ff      	movs	r2, #255	@ 0xff
 8008108:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800810e:	b2da      	uxtb	r2, r3
 8008110:	8979      	ldrh	r1, [r7, #10]
 8008112:	2300      	movs	r3, #0
 8008114:	9300      	str	r3, [sp, #0]
 8008116:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800811a:	68f8      	ldr	r0, [r7, #12]
 800811c:	f000 fb9a 	bl	8008854 <I2C_TransferConfig>
 8008120:	e00f      	b.n	8008142 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008126:	b29a      	uxth	r2, r3
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008130:	b2da      	uxtb	r2, r3
 8008132:	8979      	ldrh	r1, [r7, #10]
 8008134:	2300      	movs	r3, #0
 8008136:	9300      	str	r3, [sp, #0]
 8008138:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f000 fb89 	bl	8008854 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008146:	b29b      	uxth	r3, r3
 8008148:	2b00      	cmp	r3, #0
 800814a:	d19e      	bne.n	800808a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800814c:	693a      	ldr	r2, [r7, #16]
 800814e:	6a39      	ldr	r1, [r7, #32]
 8008150:	68f8      	ldr	r0, [r7, #12]
 8008152:	f000 f9d9 	bl	8008508 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d001      	beq.n	8008160 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	e01a      	b.n	8008196 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2220      	movs	r2, #32
 8008166:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	6859      	ldr	r1, [r3, #4]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	4b0c      	ldr	r3, [pc, #48]	@ (80081a4 <HAL_I2C_Master_Transmit+0x22c>)
 8008174:	400b      	ands	r3, r1
 8008176:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2220      	movs	r2, #32
 800817c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	2200      	movs	r2, #0
 800818c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008190:	2300      	movs	r3, #0
 8008192:	e000      	b.n	8008196 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8008194:	2302      	movs	r3, #2
  }
}
 8008196:	4618      	mov	r0, r3
 8008198:	3718      	adds	r7, #24
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	80002000 	.word	0x80002000
 80081a4:	fe00e800 	.word	0xfe00e800

080081a8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b088      	sub	sp, #32
 80081ac:	af02      	add	r7, sp, #8
 80081ae:	60f8      	str	r0, [r7, #12]
 80081b0:	607a      	str	r2, [r7, #4]
 80081b2:	461a      	mov	r2, r3
 80081b4:	460b      	mov	r3, r1
 80081b6:	817b      	strh	r3, [r7, #10]
 80081b8:	4613      	mov	r3, r2
 80081ba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	2b20      	cmp	r3, #32
 80081c6:	f040 80db 	bne.w	8008380 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d101      	bne.n	80081d8 <HAL_I2C_Master_Receive+0x30>
 80081d4:	2302      	movs	r3, #2
 80081d6:	e0d4      	b.n	8008382 <HAL_I2C_Master_Receive+0x1da>
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80081e0:	f7fe f9d4 	bl	800658c <HAL_GetTick>
 80081e4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	9300      	str	r3, [sp, #0]
 80081ea:	2319      	movs	r3, #25
 80081ec:	2201      	movs	r2, #1
 80081ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80081f2:	68f8      	ldr	r0, [r7, #12]
 80081f4:	f000 f8f2 	bl	80083dc <I2C_WaitOnFlagUntilTimeout>
 80081f8:	4603      	mov	r3, r0
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d001      	beq.n	8008202 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	e0bf      	b.n	8008382 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2222      	movs	r2, #34	@ 0x22
 8008206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2210      	movs	r2, #16
 800820e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2200      	movs	r2, #0
 8008216:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	893a      	ldrh	r2, [r7, #8]
 8008222:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2200      	movs	r2, #0
 8008228:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800822e:	b29b      	uxth	r3, r3
 8008230:	2bff      	cmp	r3, #255	@ 0xff
 8008232:	d90e      	bls.n	8008252 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	22ff      	movs	r2, #255	@ 0xff
 8008238:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800823e:	b2da      	uxtb	r2, r3
 8008240:	8979      	ldrh	r1, [r7, #10]
 8008242:	4b52      	ldr	r3, [pc, #328]	@ (800838c <HAL_I2C_Master_Receive+0x1e4>)
 8008244:	9300      	str	r3, [sp, #0]
 8008246:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800824a:	68f8      	ldr	r0, [r7, #12]
 800824c:	f000 fb02 	bl	8008854 <I2C_TransferConfig>
 8008250:	e06d      	b.n	800832e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008256:	b29a      	uxth	r2, r3
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008260:	b2da      	uxtb	r2, r3
 8008262:	8979      	ldrh	r1, [r7, #10]
 8008264:	4b49      	ldr	r3, [pc, #292]	@ (800838c <HAL_I2C_Master_Receive+0x1e4>)
 8008266:	9300      	str	r3, [sp, #0]
 8008268:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f000 faf1 	bl	8008854 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8008272:	e05c      	b.n	800832e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008274:	697a      	ldr	r2, [r7, #20]
 8008276:	6a39      	ldr	r1, [r7, #32]
 8008278:	68f8      	ldr	r0, [r7, #12]
 800827a:	f000 f989 	bl	8008590 <I2C_WaitOnRXNEFlagUntilTimeout>
 800827e:	4603      	mov	r3, r0
 8008280:	2b00      	cmp	r3, #0
 8008282:	d001      	beq.n	8008288 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8008284:	2301      	movs	r3, #1
 8008286:	e07c      	b.n	8008382 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008292:	b2d2      	uxtb	r2, r2
 8008294:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800829a:	1c5a      	adds	r2, r3, #1
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082a4:	3b01      	subs	r3, #1
 80082a6:	b29a      	uxth	r2, r3
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	3b01      	subs	r3, #1
 80082b4:	b29a      	uxth	r2, r3
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082be:	b29b      	uxth	r3, r3
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d034      	beq.n	800832e <HAL_I2C_Master_Receive+0x186>
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d130      	bne.n	800832e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	9300      	str	r3, [sp, #0]
 80082d0:	6a3b      	ldr	r3, [r7, #32]
 80082d2:	2200      	movs	r2, #0
 80082d4:	2180      	movs	r1, #128	@ 0x80
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f000 f880 	bl	80083dc <I2C_WaitOnFlagUntilTimeout>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d001      	beq.n	80082e6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e04d      	b.n	8008382 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	2bff      	cmp	r3, #255	@ 0xff
 80082ee:	d90e      	bls.n	800830e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	22ff      	movs	r2, #255	@ 0xff
 80082f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082fa:	b2da      	uxtb	r2, r3
 80082fc:	8979      	ldrh	r1, [r7, #10]
 80082fe:	2300      	movs	r3, #0
 8008300:	9300      	str	r3, [sp, #0]
 8008302:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008306:	68f8      	ldr	r0, [r7, #12]
 8008308:	f000 faa4 	bl	8008854 <I2C_TransferConfig>
 800830c:	e00f      	b.n	800832e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008312:	b29a      	uxth	r2, r3
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800831c:	b2da      	uxtb	r2, r3
 800831e:	8979      	ldrh	r1, [r7, #10]
 8008320:	2300      	movs	r3, #0
 8008322:	9300      	str	r3, [sp, #0]
 8008324:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008328:	68f8      	ldr	r0, [r7, #12]
 800832a:	f000 fa93 	bl	8008854 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008332:	b29b      	uxth	r3, r3
 8008334:	2b00      	cmp	r3, #0
 8008336:	d19d      	bne.n	8008274 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008338:	697a      	ldr	r2, [r7, #20]
 800833a:	6a39      	ldr	r1, [r7, #32]
 800833c:	68f8      	ldr	r0, [r7, #12]
 800833e:	f000 f8e3 	bl	8008508 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008342:	4603      	mov	r3, r0
 8008344:	2b00      	cmp	r3, #0
 8008346:	d001      	beq.n	800834c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8008348:	2301      	movs	r3, #1
 800834a:	e01a      	b.n	8008382 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2220      	movs	r2, #32
 8008352:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	6859      	ldr	r1, [r3, #4]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	4b0c      	ldr	r3, [pc, #48]	@ (8008390 <HAL_I2C_Master_Receive+0x1e8>)
 8008360:	400b      	ands	r3, r1
 8008362:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2220      	movs	r2, #32
 8008368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2200      	movs	r2, #0
 8008370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2200      	movs	r2, #0
 8008378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800837c:	2300      	movs	r3, #0
 800837e:	e000      	b.n	8008382 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8008380:	2302      	movs	r3, #2
  }
}
 8008382:	4618      	mov	r0, r3
 8008384:	3718      	adds	r7, #24
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	80002400 	.word	0x80002400
 8008390:	fe00e800 	.word	0xfe00e800

08008394 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	699b      	ldr	r3, [r3, #24]
 80083a2:	f003 0302 	and.w	r3, r3, #2
 80083a6:	2b02      	cmp	r3, #2
 80083a8:	d103      	bne.n	80083b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2200      	movs	r2, #0
 80083b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	699b      	ldr	r3, [r3, #24]
 80083b8:	f003 0301 	and.w	r3, r3, #1
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d007      	beq.n	80083d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	699a      	ldr	r2, [r3, #24]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f042 0201 	orr.w	r2, r2, #1
 80083ce:	619a      	str	r2, [r3, #24]
  }
}
 80083d0:	bf00      	nop
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	60f8      	str	r0, [r7, #12]
 80083e4:	60b9      	str	r1, [r7, #8]
 80083e6:	603b      	str	r3, [r7, #0]
 80083e8:	4613      	mov	r3, r2
 80083ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80083ec:	e031      	b.n	8008452 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083f4:	d02d      	beq.n	8008452 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083f6:	f7fe f8c9 	bl	800658c <HAL_GetTick>
 80083fa:	4602      	mov	r2, r0
 80083fc:	69bb      	ldr	r3, [r7, #24]
 80083fe:	1ad3      	subs	r3, r2, r3
 8008400:	683a      	ldr	r2, [r7, #0]
 8008402:	429a      	cmp	r2, r3
 8008404:	d302      	bcc.n	800840c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d122      	bne.n	8008452 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	699a      	ldr	r2, [r3, #24]
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	4013      	ands	r3, r2
 8008416:	68ba      	ldr	r2, [r7, #8]
 8008418:	429a      	cmp	r2, r3
 800841a:	bf0c      	ite	eq
 800841c:	2301      	moveq	r3, #1
 800841e:	2300      	movne	r3, #0
 8008420:	b2db      	uxtb	r3, r3
 8008422:	461a      	mov	r2, r3
 8008424:	79fb      	ldrb	r3, [r7, #7]
 8008426:	429a      	cmp	r2, r3
 8008428:	d113      	bne.n	8008452 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800842e:	f043 0220 	orr.w	r2, r3, #32
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2220      	movs	r2, #32
 800843a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2200      	movs	r2, #0
 8008442:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2200      	movs	r2, #0
 800844a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e00f      	b.n	8008472 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	699a      	ldr	r2, [r3, #24]
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	4013      	ands	r3, r2
 800845c:	68ba      	ldr	r2, [r7, #8]
 800845e:	429a      	cmp	r2, r3
 8008460:	bf0c      	ite	eq
 8008462:	2301      	moveq	r3, #1
 8008464:	2300      	movne	r3, #0
 8008466:	b2db      	uxtb	r3, r3
 8008468:	461a      	mov	r2, r3
 800846a:	79fb      	ldrb	r3, [r7, #7]
 800846c:	429a      	cmp	r2, r3
 800846e:	d0be      	beq.n	80083ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008470:	2300      	movs	r3, #0
}
 8008472:	4618      	mov	r0, r3
 8008474:	3710      	adds	r7, #16
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}

0800847a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800847a:	b580      	push	{r7, lr}
 800847c:	b084      	sub	sp, #16
 800847e:	af00      	add	r7, sp, #0
 8008480:	60f8      	str	r0, [r7, #12]
 8008482:	60b9      	str	r1, [r7, #8]
 8008484:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008486:	e033      	b.n	80084f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	68b9      	ldr	r1, [r7, #8]
 800848c:	68f8      	ldr	r0, [r7, #12]
 800848e:	f000 f901 	bl	8008694 <I2C_IsErrorOccurred>
 8008492:	4603      	mov	r3, r0
 8008494:	2b00      	cmp	r3, #0
 8008496:	d001      	beq.n	800849c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008498:	2301      	movs	r3, #1
 800849a:	e031      	b.n	8008500 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084a2:	d025      	beq.n	80084f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084a4:	f7fe f872 	bl	800658c <HAL_GetTick>
 80084a8:	4602      	mov	r2, r0
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	1ad3      	subs	r3, r2, r3
 80084ae:	68ba      	ldr	r2, [r7, #8]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d302      	bcc.n	80084ba <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d11a      	bne.n	80084f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	699b      	ldr	r3, [r3, #24]
 80084c0:	f003 0302 	and.w	r3, r3, #2
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	d013      	beq.n	80084f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084cc:	f043 0220 	orr.w	r2, r3, #32
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2220      	movs	r2, #32
 80084d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2200      	movs	r2, #0
 80084e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2200      	movs	r2, #0
 80084e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80084ec:	2301      	movs	r3, #1
 80084ee:	e007      	b.n	8008500 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	699b      	ldr	r3, [r3, #24]
 80084f6:	f003 0302 	and.w	r3, r3, #2
 80084fa:	2b02      	cmp	r3, #2
 80084fc:	d1c4      	bne.n	8008488 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80084fe:	2300      	movs	r3, #0
}
 8008500:	4618      	mov	r0, r3
 8008502:	3710      	adds	r7, #16
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}

08008508 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	60f8      	str	r0, [r7, #12]
 8008510:	60b9      	str	r1, [r7, #8]
 8008512:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008514:	e02f      	b.n	8008576 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	68b9      	ldr	r1, [r7, #8]
 800851a:	68f8      	ldr	r0, [r7, #12]
 800851c:	f000 f8ba 	bl	8008694 <I2C_IsErrorOccurred>
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	d001      	beq.n	800852a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008526:	2301      	movs	r3, #1
 8008528:	e02d      	b.n	8008586 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800852a:	f7fe f82f 	bl	800658c <HAL_GetTick>
 800852e:	4602      	mov	r2, r0
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	1ad3      	subs	r3, r2, r3
 8008534:	68ba      	ldr	r2, [r7, #8]
 8008536:	429a      	cmp	r2, r3
 8008538:	d302      	bcc.n	8008540 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d11a      	bne.n	8008576 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	699b      	ldr	r3, [r3, #24]
 8008546:	f003 0320 	and.w	r3, r3, #32
 800854a:	2b20      	cmp	r3, #32
 800854c:	d013      	beq.n	8008576 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008552:	f043 0220 	orr.w	r2, r3, #32
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2220      	movs	r2, #32
 800855e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008572:	2301      	movs	r3, #1
 8008574:	e007      	b.n	8008586 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	699b      	ldr	r3, [r3, #24]
 800857c:	f003 0320 	and.w	r3, r3, #32
 8008580:	2b20      	cmp	r3, #32
 8008582:	d1c8      	bne.n	8008516 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3710      	adds	r7, #16
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
	...

08008590 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b084      	sub	sp, #16
 8008594:	af00      	add	r7, sp, #0
 8008596:	60f8      	str	r0, [r7, #12]
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800859c:	e06b      	b.n	8008676 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	68b9      	ldr	r1, [r7, #8]
 80085a2:	68f8      	ldr	r0, [r7, #12]
 80085a4:	f000 f876 	bl	8008694 <I2C_IsErrorOccurred>
 80085a8:	4603      	mov	r3, r0
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d001      	beq.n	80085b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	e069      	b.n	8008686 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	699b      	ldr	r3, [r3, #24]
 80085b8:	f003 0320 	and.w	r3, r3, #32
 80085bc:	2b20      	cmp	r3, #32
 80085be:	d138      	bne.n	8008632 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	699b      	ldr	r3, [r3, #24]
 80085c6:	f003 0304 	and.w	r3, r3, #4
 80085ca:	2b04      	cmp	r3, #4
 80085cc:	d105      	bne.n	80085da <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d001      	beq.n	80085da <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80085d6:	2300      	movs	r3, #0
 80085d8:	e055      	b.n	8008686 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	699b      	ldr	r3, [r3, #24]
 80085e0:	f003 0310 	and.w	r3, r3, #16
 80085e4:	2b10      	cmp	r3, #16
 80085e6:	d107      	bne.n	80085f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2210      	movs	r2, #16
 80085ee:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2204      	movs	r2, #4
 80085f4:	645a      	str	r2, [r3, #68]	@ 0x44
 80085f6:	e002      	b.n	80085fe <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2200      	movs	r2, #0
 80085fc:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	2220      	movs	r2, #32
 8008604:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	6859      	ldr	r1, [r3, #4]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681a      	ldr	r2, [r3, #0]
 8008610:	4b1f      	ldr	r3, [pc, #124]	@ (8008690 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8008612:	400b      	ands	r3, r1
 8008614:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2220      	movs	r2, #32
 800861a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2200      	movs	r2, #0
 8008622:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	2200      	movs	r2, #0
 800862a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	e029      	b.n	8008686 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008632:	f7fd ffab 	bl	800658c <HAL_GetTick>
 8008636:	4602      	mov	r2, r0
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	1ad3      	subs	r3, r2, r3
 800863c:	68ba      	ldr	r2, [r7, #8]
 800863e:	429a      	cmp	r2, r3
 8008640:	d302      	bcc.n	8008648 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d116      	bne.n	8008676 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	699b      	ldr	r3, [r3, #24]
 800864e:	f003 0304 	and.w	r3, r3, #4
 8008652:	2b04      	cmp	r3, #4
 8008654:	d00f      	beq.n	8008676 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800865a:	f043 0220 	orr.w	r2, r3, #32
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2220      	movs	r2, #32
 8008666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2200      	movs	r2, #0
 800866e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008672:	2301      	movs	r3, #1
 8008674:	e007      	b.n	8008686 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	699b      	ldr	r3, [r3, #24]
 800867c:	f003 0304 	and.w	r3, r3, #4
 8008680:	2b04      	cmp	r3, #4
 8008682:	d18c      	bne.n	800859e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008684:	2300      	movs	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	3710      	adds	r7, #16
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	fe00e800 	.word	0xfe00e800

08008694 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b08a      	sub	sp, #40	@ 0x28
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80086a0:	2300      	movs	r3, #0
 80086a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	699b      	ldr	r3, [r3, #24]
 80086ac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80086ae:	2300      	movs	r3, #0
 80086b0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80086b6:	69bb      	ldr	r3, [r7, #24]
 80086b8:	f003 0310 	and.w	r3, r3, #16
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d068      	beq.n	8008792 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	2210      	movs	r2, #16
 80086c6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80086c8:	e049      	b.n	800875e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086d0:	d045      	beq.n	800875e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80086d2:	f7fd ff5b 	bl	800658c <HAL_GetTick>
 80086d6:	4602      	mov	r2, r0
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	1ad3      	subs	r3, r2, r3
 80086dc:	68ba      	ldr	r2, [r7, #8]
 80086de:	429a      	cmp	r2, r3
 80086e0:	d302      	bcc.n	80086e8 <I2C_IsErrorOccurred+0x54>
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d13a      	bne.n	800875e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80086f2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80086fa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	699b      	ldr	r3, [r3, #24]
 8008702:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008706:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800870a:	d121      	bne.n	8008750 <I2C_IsErrorOccurred+0xbc>
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008712:	d01d      	beq.n	8008750 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008714:	7cfb      	ldrb	r3, [r7, #19]
 8008716:	2b20      	cmp	r3, #32
 8008718:	d01a      	beq.n	8008750 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	685a      	ldr	r2, [r3, #4]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008728:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800872a:	f7fd ff2f 	bl	800658c <HAL_GetTick>
 800872e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008730:	e00e      	b.n	8008750 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008732:	f7fd ff2b 	bl	800658c <HAL_GetTick>
 8008736:	4602      	mov	r2, r0
 8008738:	69fb      	ldr	r3, [r7, #28]
 800873a:	1ad3      	subs	r3, r2, r3
 800873c:	2b19      	cmp	r3, #25
 800873e:	d907      	bls.n	8008750 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008740:	6a3b      	ldr	r3, [r7, #32]
 8008742:	f043 0320 	orr.w	r3, r3, #32
 8008746:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800874e:	e006      	b.n	800875e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	699b      	ldr	r3, [r3, #24]
 8008756:	f003 0320 	and.w	r3, r3, #32
 800875a:	2b20      	cmp	r3, #32
 800875c:	d1e9      	bne.n	8008732 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	f003 0320 	and.w	r3, r3, #32
 8008768:	2b20      	cmp	r3, #32
 800876a:	d003      	beq.n	8008774 <I2C_IsErrorOccurred+0xe0>
 800876c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008770:	2b00      	cmp	r3, #0
 8008772:	d0aa      	beq.n	80086ca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008774:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008778:	2b00      	cmp	r3, #0
 800877a:	d103      	bne.n	8008784 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	2220      	movs	r2, #32
 8008782:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008784:	6a3b      	ldr	r3, [r7, #32]
 8008786:	f043 0304 	orr.w	r3, r3, #4
 800878a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800878c:	2301      	movs	r3, #1
 800878e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	699b      	ldr	r3, [r3, #24]
 8008798:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800879a:	69bb      	ldr	r3, [r7, #24]
 800879c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d00b      	beq.n	80087bc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80087a4:	6a3b      	ldr	r3, [r7, #32]
 80087a6:	f043 0301 	orr.w	r3, r3, #1
 80087aa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80087b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80087bc:	69bb      	ldr	r3, [r7, #24]
 80087be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d00b      	beq.n	80087de <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80087c6:	6a3b      	ldr	r3, [r7, #32]
 80087c8:	f043 0308 	orr.w	r3, r3, #8
 80087cc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80087d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80087d8:	2301      	movs	r3, #1
 80087da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80087de:	69bb      	ldr	r3, [r7, #24]
 80087e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d00b      	beq.n	8008800 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80087e8:	6a3b      	ldr	r3, [r7, #32]
 80087ea:	f043 0302 	orr.w	r3, r3, #2
 80087ee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80087f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008800:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008804:	2b00      	cmp	r3, #0
 8008806:	d01c      	beq.n	8008842 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008808:	68f8      	ldr	r0, [r7, #12]
 800880a:	f7ff fdc3 	bl	8008394 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	6859      	ldr	r1, [r3, #4]
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	4b0d      	ldr	r3, [pc, #52]	@ (8008850 <I2C_IsErrorOccurred+0x1bc>)
 800881a:	400b      	ands	r3, r1
 800881c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008822:	6a3b      	ldr	r3, [r7, #32]
 8008824:	431a      	orrs	r2, r3
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2220      	movs	r2, #32
 800882e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2200      	movs	r2, #0
 8008836:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2200      	movs	r2, #0
 800883e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008842:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008846:	4618      	mov	r0, r3
 8008848:	3728      	adds	r7, #40	@ 0x28
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	fe00e800 	.word	0xfe00e800

08008854 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008854:	b480      	push	{r7}
 8008856:	b087      	sub	sp, #28
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	607b      	str	r3, [r7, #4]
 800885e:	460b      	mov	r3, r1
 8008860:	817b      	strh	r3, [r7, #10]
 8008862:	4613      	mov	r3, r2
 8008864:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008866:	897b      	ldrh	r3, [r7, #10]
 8008868:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800886c:	7a7b      	ldrb	r3, [r7, #9]
 800886e:	041b      	lsls	r3, r3, #16
 8008870:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008874:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800887a:	6a3b      	ldr	r3, [r7, #32]
 800887c:	4313      	orrs	r3, r2
 800887e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008882:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	685a      	ldr	r2, [r3, #4]
 800888a:	6a3b      	ldr	r3, [r7, #32]
 800888c:	0d5b      	lsrs	r3, r3, #21
 800888e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8008892:	4b08      	ldr	r3, [pc, #32]	@ (80088b4 <I2C_TransferConfig+0x60>)
 8008894:	430b      	orrs	r3, r1
 8008896:	43db      	mvns	r3, r3
 8008898:	ea02 0103 	and.w	r1, r2, r3
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	697a      	ldr	r2, [r7, #20]
 80088a2:	430a      	orrs	r2, r1
 80088a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80088a6:	bf00      	nop
 80088a8:	371c      	adds	r7, #28
 80088aa:	46bd      	mov	sp, r7
 80088ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b0:	4770      	bx	lr
 80088b2:	bf00      	nop
 80088b4:	03ff63ff 	.word	0x03ff63ff

080088b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80088b8:	b480      	push	{r7}
 80088ba:	b083      	sub	sp, #12
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
 80088c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088c8:	b2db      	uxtb	r3, r3
 80088ca:	2b20      	cmp	r3, #32
 80088cc:	d138      	bne.n	8008940 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d101      	bne.n	80088dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80088d8:	2302      	movs	r3, #2
 80088da:	e032      	b.n	8008942 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2224      	movs	r2, #36	@ 0x24
 80088e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	681a      	ldr	r2, [r3, #0]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f022 0201 	bic.w	r2, r2, #1
 80088fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	681a      	ldr	r2, [r3, #0]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800890a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	6819      	ldr	r1, [r3, #0]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	683a      	ldr	r2, [r7, #0]
 8008918:	430a      	orrs	r2, r1
 800891a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f042 0201 	orr.w	r2, r2, #1
 800892a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2220      	movs	r2, #32
 8008930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800893c:	2300      	movs	r3, #0
 800893e:	e000      	b.n	8008942 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008940:	2302      	movs	r3, #2
  }
}
 8008942:	4618      	mov	r0, r3
 8008944:	370c      	adds	r7, #12
 8008946:	46bd      	mov	sp, r7
 8008948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894c:	4770      	bx	lr

0800894e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800894e:	b480      	push	{r7}
 8008950:	b085      	sub	sp, #20
 8008952:	af00      	add	r7, sp, #0
 8008954:	6078      	str	r0, [r7, #4]
 8008956:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800895e:	b2db      	uxtb	r3, r3
 8008960:	2b20      	cmp	r3, #32
 8008962:	d139      	bne.n	80089d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800896a:	2b01      	cmp	r3, #1
 800896c:	d101      	bne.n	8008972 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800896e:	2302      	movs	r3, #2
 8008970:	e033      	b.n	80089da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2201      	movs	r2, #1
 8008976:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2224      	movs	r2, #36	@ 0x24
 800897e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	681a      	ldr	r2, [r3, #0]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f022 0201 	bic.w	r2, r2, #1
 8008990:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80089a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	021b      	lsls	r3, r3, #8
 80089a6:	68fa      	ldr	r2, [r7, #12]
 80089a8:	4313      	orrs	r3, r2
 80089aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	68fa      	ldr	r2, [r7, #12]
 80089b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	681a      	ldr	r2, [r3, #0]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f042 0201 	orr.w	r2, r2, #1
 80089c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2220      	movs	r2, #32
 80089c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80089d4:	2300      	movs	r3, #0
 80089d6:	e000      	b.n	80089da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80089d8:	2302      	movs	r3, #2
  }
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3714      	adds	r7, #20
 80089de:	46bd      	mov	sp, r7
 80089e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e4:	4770      	bx	lr
	...

080089e8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80089e8:	b480      	push	{r7}
 80089ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80089ec:	4b05      	ldr	r3, [pc, #20]	@ (8008a04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a04      	ldr	r2, [pc, #16]	@ (8008a04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80089f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089f6:	6013      	str	r3, [r2, #0]
}
 80089f8:	bf00      	nop
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr
 8008a02:	bf00      	nop
 8008a04:	40007000 	.word	0x40007000

08008a08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8008a44 <HAL_PWREx_GetVoltageRange+0x3c>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008a14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a18:	d102      	bne.n	8008a20 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8008a1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a1e:	e00b      	b.n	8008a38 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8008a20:	4b08      	ldr	r3, [pc, #32]	@ (8008a44 <HAL_PWREx_GetVoltageRange+0x3c>)
 8008a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a2e:	d102      	bne.n	8008a36 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8008a30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008a34:	e000      	b.n	8008a38 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8008a36:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	40007000 	.word	0x40007000

08008a48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b085      	sub	sp, #20
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d141      	bne.n	8008ada <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008a56:	4b4b      	ldr	r3, [pc, #300]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008a5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a62:	d131      	bne.n	8008ac8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008a64:	4b47      	ldr	r3, [pc, #284]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a6a:	4a46      	ldr	r2, [pc, #280]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008a74:	4b43      	ldr	r3, [pc, #268]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008a7c:	4a41      	ldr	r2, [pc, #260]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008a82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8008a84:	4b40      	ldr	r3, [pc, #256]	@ (8008b88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	2232      	movs	r2, #50	@ 0x32
 8008a8a:	fb02 f303 	mul.w	r3, r2, r3
 8008a8e:	4a3f      	ldr	r2, [pc, #252]	@ (8008b8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008a90:	fba2 2303 	umull	r2, r3, r2, r3
 8008a94:	0c9b      	lsrs	r3, r3, #18
 8008a96:	3301      	adds	r3, #1
 8008a98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008a9a:	e002      	b.n	8008aa2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	3b01      	subs	r3, #1
 8008aa0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008aa2:	4b38      	ldr	r3, [pc, #224]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008aa4:	695b      	ldr	r3, [r3, #20]
 8008aa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008aaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008aae:	d102      	bne.n	8008ab6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d1f2      	bne.n	8008a9c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008ab6:	4b33      	ldr	r3, [pc, #204]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ab8:	695b      	ldr	r3, [r3, #20]
 8008aba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008abe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ac2:	d158      	bne.n	8008b76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008ac4:	2303      	movs	r3, #3
 8008ac6:	e057      	b.n	8008b78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008ac8:	4b2e      	ldr	r3, [pc, #184]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ace:	4a2d      	ldr	r2, [pc, #180]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ad0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ad4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008ad8:	e04d      	b.n	8008b76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ae0:	d141      	bne.n	8008b66 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008ae2:	4b28      	ldr	r3, [pc, #160]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008aea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008aee:	d131      	bne.n	8008b54 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008af0:	4b24      	ldr	r3, [pc, #144]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008af6:	4a23      	ldr	r2, [pc, #140]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008af8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008afc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008b00:	4b20      	ldr	r3, [pc, #128]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008b08:	4a1e      	ldr	r2, [pc, #120]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008b0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8008b10:	4b1d      	ldr	r3, [pc, #116]	@ (8008b88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	2232      	movs	r2, #50	@ 0x32
 8008b16:	fb02 f303 	mul.w	r3, r2, r3
 8008b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8008b8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8008b20:	0c9b      	lsrs	r3, r3, #18
 8008b22:	3301      	adds	r3, #1
 8008b24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008b26:	e002      	b.n	8008b2e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	3b01      	subs	r3, #1
 8008b2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008b2e:	4b15      	ldr	r3, [pc, #84]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b30:	695b      	ldr	r3, [r3, #20]
 8008b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b3a:	d102      	bne.n	8008b42 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d1f2      	bne.n	8008b28 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008b42:	4b10      	ldr	r3, [pc, #64]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b44:	695b      	ldr	r3, [r3, #20]
 8008b46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b4e:	d112      	bne.n	8008b76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008b50:	2303      	movs	r3, #3
 8008b52:	e011      	b.n	8008b78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008b54:	4b0b      	ldr	r3, [pc, #44]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b5a:	4a0a      	ldr	r2, [pc, #40]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008b64:	e007      	b.n	8008b76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008b66:	4b07      	ldr	r3, [pc, #28]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008b6e:	4a05      	ldr	r2, [pc, #20]	@ (8008b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008b74:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8008b76:	2300      	movs	r3, #0
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3714      	adds	r7, #20
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr
 8008b84:	40007000 	.word	0x40007000
 8008b88:	20000020 	.word	0x20000020
 8008b8c:	431bde83 	.word	0x431bde83

08008b90 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8008b90:	b480      	push	{r7}
 8008b92:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8008b94:	4b05      	ldr	r3, [pc, #20]	@ (8008bac <HAL_PWREx_EnableVddIO2+0x1c>)
 8008b96:	685b      	ldr	r3, [r3, #4]
 8008b98:	4a04      	ldr	r2, [pc, #16]	@ (8008bac <HAL_PWREx_EnableVddIO2+0x1c>)
 8008b9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008b9e:	6053      	str	r3, [r2, #4]
}
 8008ba0:	bf00      	nop
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr
 8008baa:	bf00      	nop
 8008bac:	40007000 	.word	0x40007000

08008bb0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b088      	sub	sp, #32
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d102      	bne.n	8008bc4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	f000 bc08 	b.w	80093d4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008bc4:	4b96      	ldr	r3, [pc, #600]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	f003 030c 	and.w	r3, r3, #12
 8008bcc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008bce:	4b94      	ldr	r3, [pc, #592]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008bd0:	68db      	ldr	r3, [r3, #12]
 8008bd2:	f003 0303 	and.w	r3, r3, #3
 8008bd6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f003 0310 	and.w	r3, r3, #16
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f000 80e4 	beq.w	8008dae <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d007      	beq.n	8008bfc <HAL_RCC_OscConfig+0x4c>
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	2b0c      	cmp	r3, #12
 8008bf0:	f040 808b 	bne.w	8008d0a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	2b01      	cmp	r3, #1
 8008bf8:	f040 8087 	bne.w	8008d0a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008bfc:	4b88      	ldr	r3, [pc, #544]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f003 0302 	and.w	r3, r3, #2
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d005      	beq.n	8008c14 <HAL_RCC_OscConfig+0x64>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	699b      	ldr	r3, [r3, #24]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d101      	bne.n	8008c14 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8008c10:	2301      	movs	r3, #1
 8008c12:	e3df      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6a1a      	ldr	r2, [r3, #32]
 8008c18:	4b81      	ldr	r3, [pc, #516]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f003 0308 	and.w	r3, r3, #8
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d004      	beq.n	8008c2e <HAL_RCC_OscConfig+0x7e>
 8008c24:	4b7e      	ldr	r3, [pc, #504]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008c2c:	e005      	b.n	8008c3a <HAL_RCC_OscConfig+0x8a>
 8008c2e:	4b7c      	ldr	r3, [pc, #496]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c34:	091b      	lsrs	r3, r3, #4
 8008c36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d223      	bcs.n	8008c86 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a1b      	ldr	r3, [r3, #32]
 8008c42:	4618      	mov	r0, r3
 8008c44:	f000 fdcc 	bl	80097e0 <RCC_SetFlashLatencyFromMSIRange>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d001      	beq.n	8008c52 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e3c0      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008c52:	4b73      	ldr	r3, [pc, #460]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a72      	ldr	r2, [pc, #456]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c58:	f043 0308 	orr.w	r3, r3, #8
 8008c5c:	6013      	str	r3, [r2, #0]
 8008c5e:	4b70      	ldr	r3, [pc, #448]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6a1b      	ldr	r3, [r3, #32]
 8008c6a:	496d      	ldr	r1, [pc, #436]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008c70:	4b6b      	ldr	r3, [pc, #428]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	69db      	ldr	r3, [r3, #28]
 8008c7c:	021b      	lsls	r3, r3, #8
 8008c7e:	4968      	ldr	r1, [pc, #416]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c80:	4313      	orrs	r3, r2
 8008c82:	604b      	str	r3, [r1, #4]
 8008c84:	e025      	b.n	8008cd2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008c86:	4b66      	ldr	r3, [pc, #408]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a65      	ldr	r2, [pc, #404]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c8c:	f043 0308 	orr.w	r3, r3, #8
 8008c90:	6013      	str	r3, [r2, #0]
 8008c92:	4b63      	ldr	r3, [pc, #396]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6a1b      	ldr	r3, [r3, #32]
 8008c9e:	4960      	ldr	r1, [pc, #384]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008ca4:	4b5e      	ldr	r3, [pc, #376]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	69db      	ldr	r3, [r3, #28]
 8008cb0:	021b      	lsls	r3, r3, #8
 8008cb2:	495b      	ldr	r1, [pc, #364]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008cb8:	69bb      	ldr	r3, [r7, #24]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d109      	bne.n	8008cd2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6a1b      	ldr	r3, [r3, #32]
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f000 fd8c 	bl	80097e0 <RCC_SetFlashLatencyFromMSIRange>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d001      	beq.n	8008cd2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8008cce:	2301      	movs	r3, #1
 8008cd0:	e380      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008cd2:	f000 fcc1 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 8008cd6:	4602      	mov	r2, r0
 8008cd8:	4b51      	ldr	r3, [pc, #324]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	091b      	lsrs	r3, r3, #4
 8008cde:	f003 030f 	and.w	r3, r3, #15
 8008ce2:	4950      	ldr	r1, [pc, #320]	@ (8008e24 <HAL_RCC_OscConfig+0x274>)
 8008ce4:	5ccb      	ldrb	r3, [r1, r3]
 8008ce6:	f003 031f 	and.w	r3, r3, #31
 8008cea:	fa22 f303 	lsr.w	r3, r2, r3
 8008cee:	4a4e      	ldr	r2, [pc, #312]	@ (8008e28 <HAL_RCC_OscConfig+0x278>)
 8008cf0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008cf2:	4b4e      	ldr	r3, [pc, #312]	@ (8008e2c <HAL_RCC_OscConfig+0x27c>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f7fd fbf8 	bl	80064ec <HAL_InitTick>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008d00:	7bfb      	ldrb	r3, [r7, #15]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d052      	beq.n	8008dac <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8008d06:	7bfb      	ldrb	r3, [r7, #15]
 8008d08:	e364      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	699b      	ldr	r3, [r3, #24]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d032      	beq.n	8008d78 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008d12:	4b43      	ldr	r3, [pc, #268]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4a42      	ldr	r2, [pc, #264]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008d18:	f043 0301 	orr.w	r3, r3, #1
 8008d1c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008d1e:	f7fd fc35 	bl	800658c <HAL_GetTick>
 8008d22:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008d24:	e008      	b.n	8008d38 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008d26:	f7fd fc31 	bl	800658c <HAL_GetTick>
 8008d2a:	4602      	mov	r2, r0
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	1ad3      	subs	r3, r2, r3
 8008d30:	2b02      	cmp	r3, #2
 8008d32:	d901      	bls.n	8008d38 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8008d34:	2303      	movs	r3, #3
 8008d36:	e34d      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008d38:	4b39      	ldr	r3, [pc, #228]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f003 0302 	and.w	r3, r3, #2
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d0f0      	beq.n	8008d26 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008d44:	4b36      	ldr	r3, [pc, #216]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	4a35      	ldr	r2, [pc, #212]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008d4a:	f043 0308 	orr.w	r3, r3, #8
 8008d4e:	6013      	str	r3, [r2, #0]
 8008d50:	4b33      	ldr	r3, [pc, #204]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6a1b      	ldr	r3, [r3, #32]
 8008d5c:	4930      	ldr	r1, [pc, #192]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008d62:	4b2f      	ldr	r3, [pc, #188]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	69db      	ldr	r3, [r3, #28]
 8008d6e:	021b      	lsls	r3, r3, #8
 8008d70:	492b      	ldr	r1, [pc, #172]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008d72:	4313      	orrs	r3, r2
 8008d74:	604b      	str	r3, [r1, #4]
 8008d76:	e01a      	b.n	8008dae <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008d78:	4b29      	ldr	r3, [pc, #164]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a28      	ldr	r2, [pc, #160]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008d7e:	f023 0301 	bic.w	r3, r3, #1
 8008d82:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008d84:	f7fd fc02 	bl	800658c <HAL_GetTick>
 8008d88:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008d8a:	e008      	b.n	8008d9e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008d8c:	f7fd fbfe 	bl	800658c <HAL_GetTick>
 8008d90:	4602      	mov	r2, r0
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	1ad3      	subs	r3, r2, r3
 8008d96:	2b02      	cmp	r3, #2
 8008d98:	d901      	bls.n	8008d9e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8008d9a:	2303      	movs	r3, #3
 8008d9c:	e31a      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008d9e:	4b20      	ldr	r3, [pc, #128]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f003 0302 	and.w	r3, r3, #2
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1f0      	bne.n	8008d8c <HAL_RCC_OscConfig+0x1dc>
 8008daa:	e000      	b.n	8008dae <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008dac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f003 0301 	and.w	r3, r3, #1
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d073      	beq.n	8008ea2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008dba:	69bb      	ldr	r3, [r7, #24]
 8008dbc:	2b08      	cmp	r3, #8
 8008dbe:	d005      	beq.n	8008dcc <HAL_RCC_OscConfig+0x21c>
 8008dc0:	69bb      	ldr	r3, [r7, #24]
 8008dc2:	2b0c      	cmp	r3, #12
 8008dc4:	d10e      	bne.n	8008de4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	2b03      	cmp	r3, #3
 8008dca:	d10b      	bne.n	8008de4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008dcc:	4b14      	ldr	r3, [pc, #80]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d063      	beq.n	8008ea0 <HAL_RCC_OscConfig+0x2f0>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d15f      	bne.n	8008ea0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008de0:	2301      	movs	r3, #1
 8008de2:	e2f7      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008dec:	d106      	bne.n	8008dfc <HAL_RCC_OscConfig+0x24c>
 8008dee:	4b0c      	ldr	r3, [pc, #48]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a0b      	ldr	r2, [pc, #44]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008df4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008df8:	6013      	str	r3, [r2, #0]
 8008dfa:	e025      	b.n	8008e48 <HAL_RCC_OscConfig+0x298>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008e04:	d114      	bne.n	8008e30 <HAL_RCC_OscConfig+0x280>
 8008e06:	4b06      	ldr	r3, [pc, #24]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4a05      	ldr	r2, [pc, #20]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008e0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008e10:	6013      	str	r3, [r2, #0]
 8008e12:	4b03      	ldr	r3, [pc, #12]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4a02      	ldr	r2, [pc, #8]	@ (8008e20 <HAL_RCC_OscConfig+0x270>)
 8008e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e1c:	6013      	str	r3, [r2, #0]
 8008e1e:	e013      	b.n	8008e48 <HAL_RCC_OscConfig+0x298>
 8008e20:	40021000 	.word	0x40021000
 8008e24:	08017b48 	.word	0x08017b48
 8008e28:	20000020 	.word	0x20000020
 8008e2c:	20000024 	.word	0x20000024
 8008e30:	4ba0      	ldr	r3, [pc, #640]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a9f      	ldr	r2, [pc, #636]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008e36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e3a:	6013      	str	r3, [r2, #0]
 8008e3c:	4b9d      	ldr	r3, [pc, #628]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a9c      	ldr	r2, [pc, #624]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008e42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008e46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d013      	beq.n	8008e78 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e50:	f7fd fb9c 	bl	800658c <HAL_GetTick>
 8008e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e56:	e008      	b.n	8008e6a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008e58:	f7fd fb98 	bl	800658c <HAL_GetTick>
 8008e5c:	4602      	mov	r2, r0
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	2b64      	cmp	r3, #100	@ 0x64
 8008e64:	d901      	bls.n	8008e6a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8008e66:	2303      	movs	r3, #3
 8008e68:	e2b4      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e6a:	4b92      	ldr	r3, [pc, #584]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d0f0      	beq.n	8008e58 <HAL_RCC_OscConfig+0x2a8>
 8008e76:	e014      	b.n	8008ea2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e78:	f7fd fb88 	bl	800658c <HAL_GetTick>
 8008e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008e7e:	e008      	b.n	8008e92 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008e80:	f7fd fb84 	bl	800658c <HAL_GetTick>
 8008e84:	4602      	mov	r2, r0
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	1ad3      	subs	r3, r2, r3
 8008e8a:	2b64      	cmp	r3, #100	@ 0x64
 8008e8c:	d901      	bls.n	8008e92 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008e8e:	2303      	movs	r3, #3
 8008e90:	e2a0      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008e92:	4b88      	ldr	r3, [pc, #544]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1f0      	bne.n	8008e80 <HAL_RCC_OscConfig+0x2d0>
 8008e9e:	e000      	b.n	8008ea2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ea0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f003 0302 	and.w	r3, r3, #2
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d060      	beq.n	8008f70 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	2b04      	cmp	r3, #4
 8008eb2:	d005      	beq.n	8008ec0 <HAL_RCC_OscConfig+0x310>
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	2b0c      	cmp	r3, #12
 8008eb8:	d119      	bne.n	8008eee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008eba:	697b      	ldr	r3, [r7, #20]
 8008ebc:	2b02      	cmp	r3, #2
 8008ebe:	d116      	bne.n	8008eee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008ec0:	4b7c      	ldr	r3, [pc, #496]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d005      	beq.n	8008ed8 <HAL_RCC_OscConfig+0x328>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	68db      	ldr	r3, [r3, #12]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d101      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	e27d      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ed8:	4b76      	ldr	r3, [pc, #472]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	691b      	ldr	r3, [r3, #16]
 8008ee4:	061b      	lsls	r3, r3, #24
 8008ee6:	4973      	ldr	r1, [pc, #460]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008eec:	e040      	b.n	8008f70 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d023      	beq.n	8008f3e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008ef6:	4b6f      	ldr	r3, [pc, #444]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	4a6e      	ldr	r2, [pc, #440]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008efc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f02:	f7fd fb43 	bl	800658c <HAL_GetTick>
 8008f06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f08:	e008      	b.n	8008f1c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f0a:	f7fd fb3f 	bl	800658c <HAL_GetTick>
 8008f0e:	4602      	mov	r2, r0
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	1ad3      	subs	r3, r2, r3
 8008f14:	2b02      	cmp	r3, #2
 8008f16:	d901      	bls.n	8008f1c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8008f18:	2303      	movs	r3, #3
 8008f1a:	e25b      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f1c:	4b65      	ldr	r3, [pc, #404]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d0f0      	beq.n	8008f0a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f28:	4b62      	ldr	r3, [pc, #392]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008f2a:	685b      	ldr	r3, [r3, #4]
 8008f2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	691b      	ldr	r3, [r3, #16]
 8008f34:	061b      	lsls	r3, r3, #24
 8008f36:	495f      	ldr	r1, [pc, #380]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008f38:	4313      	orrs	r3, r2
 8008f3a:	604b      	str	r3, [r1, #4]
 8008f3c:	e018      	b.n	8008f70 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008f3e:	4b5d      	ldr	r3, [pc, #372]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a5c      	ldr	r2, [pc, #368]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008f44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f4a:	f7fd fb1f 	bl	800658c <HAL_GetTick>
 8008f4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008f50:	e008      	b.n	8008f64 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f52:	f7fd fb1b 	bl	800658c <HAL_GetTick>
 8008f56:	4602      	mov	r2, r0
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	1ad3      	subs	r3, r2, r3
 8008f5c:	2b02      	cmp	r3, #2
 8008f5e:	d901      	bls.n	8008f64 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008f60:	2303      	movs	r3, #3
 8008f62:	e237      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008f64:	4b53      	ldr	r3, [pc, #332]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d1f0      	bne.n	8008f52 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f003 0308 	and.w	r3, r3, #8
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d03c      	beq.n	8008ff6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	695b      	ldr	r3, [r3, #20]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d01c      	beq.n	8008fbe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008f84:	4b4b      	ldr	r3, [pc, #300]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008f8a:	4a4a      	ldr	r2, [pc, #296]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008f8c:	f043 0301 	orr.w	r3, r3, #1
 8008f90:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f94:	f7fd fafa 	bl	800658c <HAL_GetTick>
 8008f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008f9a:	e008      	b.n	8008fae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f9c:	f7fd faf6 	bl	800658c <HAL_GetTick>
 8008fa0:	4602      	mov	r2, r0
 8008fa2:	693b      	ldr	r3, [r7, #16]
 8008fa4:	1ad3      	subs	r3, r2, r3
 8008fa6:	2b02      	cmp	r3, #2
 8008fa8:	d901      	bls.n	8008fae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8008faa:	2303      	movs	r3, #3
 8008fac:	e212      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008fae:	4b41      	ldr	r3, [pc, #260]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008fb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008fb4:	f003 0302 	and.w	r3, r3, #2
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d0ef      	beq.n	8008f9c <HAL_RCC_OscConfig+0x3ec>
 8008fbc:	e01b      	b.n	8008ff6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008fbe:	4b3d      	ldr	r3, [pc, #244]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008fc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008fc4:	4a3b      	ldr	r2, [pc, #236]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008fc6:	f023 0301 	bic.w	r3, r3, #1
 8008fca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fce:	f7fd fadd 	bl	800658c <HAL_GetTick>
 8008fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008fd4:	e008      	b.n	8008fe8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008fd6:	f7fd fad9 	bl	800658c <HAL_GetTick>
 8008fda:	4602      	mov	r2, r0
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	1ad3      	subs	r3, r2, r3
 8008fe0:	2b02      	cmp	r3, #2
 8008fe2:	d901      	bls.n	8008fe8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8008fe4:	2303      	movs	r3, #3
 8008fe6:	e1f5      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008fe8:	4b32      	ldr	r3, [pc, #200]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8008fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008fee:	f003 0302 	and.w	r3, r3, #2
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d1ef      	bne.n	8008fd6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f003 0304 	and.w	r3, r3, #4
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	f000 80a6 	beq.w	8009150 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009004:	2300      	movs	r3, #0
 8009006:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009008:	4b2a      	ldr	r3, [pc, #168]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 800900a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800900c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009010:	2b00      	cmp	r3, #0
 8009012:	d10d      	bne.n	8009030 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009014:	4b27      	ldr	r3, [pc, #156]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8009016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009018:	4a26      	ldr	r2, [pc, #152]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 800901a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800901e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009020:	4b24      	ldr	r3, [pc, #144]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8009022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009028:	60bb      	str	r3, [r7, #8]
 800902a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800902c:	2301      	movs	r3, #1
 800902e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009030:	4b21      	ldr	r3, [pc, #132]	@ (80090b8 <HAL_RCC_OscConfig+0x508>)
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009038:	2b00      	cmp	r3, #0
 800903a:	d118      	bne.n	800906e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800903c:	4b1e      	ldr	r3, [pc, #120]	@ (80090b8 <HAL_RCC_OscConfig+0x508>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a1d      	ldr	r2, [pc, #116]	@ (80090b8 <HAL_RCC_OscConfig+0x508>)
 8009042:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009046:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009048:	f7fd faa0 	bl	800658c <HAL_GetTick>
 800904c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800904e:	e008      	b.n	8009062 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009050:	f7fd fa9c 	bl	800658c <HAL_GetTick>
 8009054:	4602      	mov	r2, r0
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	1ad3      	subs	r3, r2, r3
 800905a:	2b02      	cmp	r3, #2
 800905c:	d901      	bls.n	8009062 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800905e:	2303      	movs	r3, #3
 8009060:	e1b8      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009062:	4b15      	ldr	r3, [pc, #84]	@ (80090b8 <HAL_RCC_OscConfig+0x508>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800906a:	2b00      	cmp	r3, #0
 800906c:	d0f0      	beq.n	8009050 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	689b      	ldr	r3, [r3, #8]
 8009072:	2b01      	cmp	r3, #1
 8009074:	d108      	bne.n	8009088 <HAL_RCC_OscConfig+0x4d8>
 8009076:	4b0f      	ldr	r3, [pc, #60]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8009078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800907c:	4a0d      	ldr	r2, [pc, #52]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 800907e:	f043 0301 	orr.w	r3, r3, #1
 8009082:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009086:	e029      	b.n	80090dc <HAL_RCC_OscConfig+0x52c>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	689b      	ldr	r3, [r3, #8]
 800908c:	2b05      	cmp	r3, #5
 800908e:	d115      	bne.n	80090bc <HAL_RCC_OscConfig+0x50c>
 8009090:	4b08      	ldr	r3, [pc, #32]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8009092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009096:	4a07      	ldr	r2, [pc, #28]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 8009098:	f043 0304 	orr.w	r3, r3, #4
 800909c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80090a0:	4b04      	ldr	r3, [pc, #16]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 80090a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090a6:	4a03      	ldr	r2, [pc, #12]	@ (80090b4 <HAL_RCC_OscConfig+0x504>)
 80090a8:	f043 0301 	orr.w	r3, r3, #1
 80090ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80090b0:	e014      	b.n	80090dc <HAL_RCC_OscConfig+0x52c>
 80090b2:	bf00      	nop
 80090b4:	40021000 	.word	0x40021000
 80090b8:	40007000 	.word	0x40007000
 80090bc:	4b9d      	ldr	r3, [pc, #628]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80090be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090c2:	4a9c      	ldr	r2, [pc, #624]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80090c4:	f023 0301 	bic.w	r3, r3, #1
 80090c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80090cc:	4b99      	ldr	r3, [pc, #612]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80090ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090d2:	4a98      	ldr	r2, [pc, #608]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80090d4:	f023 0304 	bic.w	r3, r3, #4
 80090d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	689b      	ldr	r3, [r3, #8]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d016      	beq.n	8009112 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090e4:	f7fd fa52 	bl	800658c <HAL_GetTick>
 80090e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80090ea:	e00a      	b.n	8009102 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80090ec:	f7fd fa4e 	bl	800658c <HAL_GetTick>
 80090f0:	4602      	mov	r2, r0
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	1ad3      	subs	r3, r2, r3
 80090f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d901      	bls.n	8009102 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80090fe:	2303      	movs	r3, #3
 8009100:	e168      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009102:	4b8c      	ldr	r3, [pc, #560]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 8009104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009108:	f003 0302 	and.w	r3, r3, #2
 800910c:	2b00      	cmp	r3, #0
 800910e:	d0ed      	beq.n	80090ec <HAL_RCC_OscConfig+0x53c>
 8009110:	e015      	b.n	800913e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009112:	f7fd fa3b 	bl	800658c <HAL_GetTick>
 8009116:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009118:	e00a      	b.n	8009130 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800911a:	f7fd fa37 	bl	800658c <HAL_GetTick>
 800911e:	4602      	mov	r2, r0
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	1ad3      	subs	r3, r2, r3
 8009124:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009128:	4293      	cmp	r3, r2
 800912a:	d901      	bls.n	8009130 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800912c:	2303      	movs	r3, #3
 800912e:	e151      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009130:	4b80      	ldr	r3, [pc, #512]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 8009132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009136:	f003 0302 	and.w	r3, r3, #2
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1ed      	bne.n	800911a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800913e:	7ffb      	ldrb	r3, [r7, #31]
 8009140:	2b01      	cmp	r3, #1
 8009142:	d105      	bne.n	8009150 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009144:	4b7b      	ldr	r3, [pc, #492]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 8009146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009148:	4a7a      	ldr	r2, [pc, #488]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 800914a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800914e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f003 0320 	and.w	r3, r3, #32
 8009158:	2b00      	cmp	r3, #0
 800915a:	d03c      	beq.n	80091d6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009160:	2b00      	cmp	r3, #0
 8009162:	d01c      	beq.n	800919e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009164:	4b73      	ldr	r3, [pc, #460]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 8009166:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800916a:	4a72      	ldr	r2, [pc, #456]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 800916c:	f043 0301 	orr.w	r3, r3, #1
 8009170:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009174:	f7fd fa0a 	bl	800658c <HAL_GetTick>
 8009178:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800917a:	e008      	b.n	800918e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800917c:	f7fd fa06 	bl	800658c <HAL_GetTick>
 8009180:	4602      	mov	r2, r0
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	1ad3      	subs	r3, r2, r3
 8009186:	2b02      	cmp	r3, #2
 8009188:	d901      	bls.n	800918e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800918a:	2303      	movs	r3, #3
 800918c:	e122      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800918e:	4b69      	ldr	r3, [pc, #420]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 8009190:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009194:	f003 0302 	and.w	r3, r3, #2
 8009198:	2b00      	cmp	r3, #0
 800919a:	d0ef      	beq.n	800917c <HAL_RCC_OscConfig+0x5cc>
 800919c:	e01b      	b.n	80091d6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800919e:	4b65      	ldr	r3, [pc, #404]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80091a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80091a4:	4a63      	ldr	r2, [pc, #396]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80091a6:	f023 0301 	bic.w	r3, r3, #1
 80091aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091ae:	f7fd f9ed 	bl	800658c <HAL_GetTick>
 80091b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80091b4:	e008      	b.n	80091c8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80091b6:	f7fd f9e9 	bl	800658c <HAL_GetTick>
 80091ba:	4602      	mov	r2, r0
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	1ad3      	subs	r3, r2, r3
 80091c0:	2b02      	cmp	r3, #2
 80091c2:	d901      	bls.n	80091c8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80091c4:	2303      	movs	r3, #3
 80091c6:	e105      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80091c8:	4b5a      	ldr	r3, [pc, #360]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80091ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80091ce:	f003 0302 	and.w	r3, r3, #2
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d1ef      	bne.n	80091b6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091da:	2b00      	cmp	r3, #0
 80091dc:	f000 80f9 	beq.w	80093d2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091e4:	2b02      	cmp	r3, #2
 80091e6:	f040 80cf 	bne.w	8009388 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80091ea:	4b52      	ldr	r3, [pc, #328]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80091ec:	68db      	ldr	r3, [r3, #12]
 80091ee:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	f003 0203 	and.w	r2, r3, #3
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d12c      	bne.n	8009258 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009208:	3b01      	subs	r3, #1
 800920a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800920c:	429a      	cmp	r2, r3
 800920e:	d123      	bne.n	8009258 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800921a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800921c:	429a      	cmp	r2, r3
 800921e:	d11b      	bne.n	8009258 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800922a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800922c:	429a      	cmp	r2, r3
 800922e:	d113      	bne.n	8009258 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800923a:	085b      	lsrs	r3, r3, #1
 800923c:	3b01      	subs	r3, #1
 800923e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009240:	429a      	cmp	r2, r3
 8009242:	d109      	bne.n	8009258 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800924e:	085b      	lsrs	r3, r3, #1
 8009250:	3b01      	subs	r3, #1
 8009252:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009254:	429a      	cmp	r2, r3
 8009256:	d071      	beq.n	800933c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009258:	69bb      	ldr	r3, [r7, #24]
 800925a:	2b0c      	cmp	r3, #12
 800925c:	d068      	beq.n	8009330 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800925e:	4b35      	ldr	r3, [pc, #212]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009266:	2b00      	cmp	r3, #0
 8009268:	d105      	bne.n	8009276 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800926a:	4b32      	ldr	r3, [pc, #200]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009272:	2b00      	cmp	r3, #0
 8009274:	d001      	beq.n	800927a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e0ac      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800927a:	4b2e      	ldr	r3, [pc, #184]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a2d      	ldr	r2, [pc, #180]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 8009280:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009284:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009286:	f7fd f981 	bl	800658c <HAL_GetTick>
 800928a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800928c:	e008      	b.n	80092a0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800928e:	f7fd f97d 	bl	800658c <HAL_GetTick>
 8009292:	4602      	mov	r2, r0
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	1ad3      	subs	r3, r2, r3
 8009298:	2b02      	cmp	r3, #2
 800929a:	d901      	bls.n	80092a0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800929c:	2303      	movs	r3, #3
 800929e:	e099      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80092a0:	4b24      	ldr	r3, [pc, #144]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d1f0      	bne.n	800928e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80092ac:	4b21      	ldr	r3, [pc, #132]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80092ae:	68da      	ldr	r2, [r3, #12]
 80092b0:	4b21      	ldr	r3, [pc, #132]	@ (8009338 <HAL_RCC_OscConfig+0x788>)
 80092b2:	4013      	ands	r3, r2
 80092b4:	687a      	ldr	r2, [r7, #4]
 80092b6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80092b8:	687a      	ldr	r2, [r7, #4]
 80092ba:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80092bc:	3a01      	subs	r2, #1
 80092be:	0112      	lsls	r2, r2, #4
 80092c0:	4311      	orrs	r1, r2
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80092c6:	0212      	lsls	r2, r2, #8
 80092c8:	4311      	orrs	r1, r2
 80092ca:	687a      	ldr	r2, [r7, #4]
 80092cc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80092ce:	0852      	lsrs	r2, r2, #1
 80092d0:	3a01      	subs	r2, #1
 80092d2:	0552      	lsls	r2, r2, #21
 80092d4:	4311      	orrs	r1, r2
 80092d6:	687a      	ldr	r2, [r7, #4]
 80092d8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80092da:	0852      	lsrs	r2, r2, #1
 80092dc:	3a01      	subs	r2, #1
 80092de:	0652      	lsls	r2, r2, #25
 80092e0:	4311      	orrs	r1, r2
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80092e6:	06d2      	lsls	r2, r2, #27
 80092e8:	430a      	orrs	r2, r1
 80092ea:	4912      	ldr	r1, [pc, #72]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80092ec:	4313      	orrs	r3, r2
 80092ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80092f0:	4b10      	ldr	r3, [pc, #64]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a0f      	ldr	r2, [pc, #60]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80092f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80092fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80092fc:	4b0d      	ldr	r3, [pc, #52]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 80092fe:	68db      	ldr	r3, [r3, #12]
 8009300:	4a0c      	ldr	r2, [pc, #48]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 8009302:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009306:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009308:	f7fd f940 	bl	800658c <HAL_GetTick>
 800930c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800930e:	e008      	b.n	8009322 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009310:	f7fd f93c 	bl	800658c <HAL_GetTick>
 8009314:	4602      	mov	r2, r0
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	1ad3      	subs	r3, r2, r3
 800931a:	2b02      	cmp	r3, #2
 800931c:	d901      	bls.n	8009322 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800931e:	2303      	movs	r3, #3
 8009320:	e058      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009322:	4b04      	ldr	r3, [pc, #16]	@ (8009334 <HAL_RCC_OscConfig+0x784>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800932a:	2b00      	cmp	r3, #0
 800932c:	d0f0      	beq.n	8009310 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800932e:	e050      	b.n	80093d2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009330:	2301      	movs	r3, #1
 8009332:	e04f      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
 8009334:	40021000 	.word	0x40021000
 8009338:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800933c:	4b27      	ldr	r3, [pc, #156]	@ (80093dc <HAL_RCC_OscConfig+0x82c>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009344:	2b00      	cmp	r3, #0
 8009346:	d144      	bne.n	80093d2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009348:	4b24      	ldr	r3, [pc, #144]	@ (80093dc <HAL_RCC_OscConfig+0x82c>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	4a23      	ldr	r2, [pc, #140]	@ (80093dc <HAL_RCC_OscConfig+0x82c>)
 800934e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009352:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009354:	4b21      	ldr	r3, [pc, #132]	@ (80093dc <HAL_RCC_OscConfig+0x82c>)
 8009356:	68db      	ldr	r3, [r3, #12]
 8009358:	4a20      	ldr	r2, [pc, #128]	@ (80093dc <HAL_RCC_OscConfig+0x82c>)
 800935a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800935e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009360:	f7fd f914 	bl	800658c <HAL_GetTick>
 8009364:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009366:	e008      	b.n	800937a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009368:	f7fd f910 	bl	800658c <HAL_GetTick>
 800936c:	4602      	mov	r2, r0
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	1ad3      	subs	r3, r2, r3
 8009372:	2b02      	cmp	r3, #2
 8009374:	d901      	bls.n	800937a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8009376:	2303      	movs	r3, #3
 8009378:	e02c      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800937a:	4b18      	ldr	r3, [pc, #96]	@ (80093dc <HAL_RCC_OscConfig+0x82c>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009382:	2b00      	cmp	r3, #0
 8009384:	d0f0      	beq.n	8009368 <HAL_RCC_OscConfig+0x7b8>
 8009386:	e024      	b.n	80093d2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009388:	69bb      	ldr	r3, [r7, #24]
 800938a:	2b0c      	cmp	r3, #12
 800938c:	d01f      	beq.n	80093ce <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800938e:	4b13      	ldr	r3, [pc, #76]	@ (80093dc <HAL_RCC_OscConfig+0x82c>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	4a12      	ldr	r2, [pc, #72]	@ (80093dc <HAL_RCC_OscConfig+0x82c>)
 8009394:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009398:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800939a:	f7fd f8f7 	bl	800658c <HAL_GetTick>
 800939e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093a0:	e008      	b.n	80093b4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093a2:	f7fd f8f3 	bl	800658c <HAL_GetTick>
 80093a6:	4602      	mov	r2, r0
 80093a8:	693b      	ldr	r3, [r7, #16]
 80093aa:	1ad3      	subs	r3, r2, r3
 80093ac:	2b02      	cmp	r3, #2
 80093ae:	d901      	bls.n	80093b4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80093b0:	2303      	movs	r3, #3
 80093b2:	e00f      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093b4:	4b09      	ldr	r3, [pc, #36]	@ (80093dc <HAL_RCC_OscConfig+0x82c>)
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d1f0      	bne.n	80093a2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80093c0:	4b06      	ldr	r3, [pc, #24]	@ (80093dc <HAL_RCC_OscConfig+0x82c>)
 80093c2:	68da      	ldr	r2, [r3, #12]
 80093c4:	4905      	ldr	r1, [pc, #20]	@ (80093dc <HAL_RCC_OscConfig+0x82c>)
 80093c6:	4b06      	ldr	r3, [pc, #24]	@ (80093e0 <HAL_RCC_OscConfig+0x830>)
 80093c8:	4013      	ands	r3, r2
 80093ca:	60cb      	str	r3, [r1, #12]
 80093cc:	e001      	b.n	80093d2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80093ce:	2301      	movs	r3, #1
 80093d0:	e000      	b.n	80093d4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80093d2:	2300      	movs	r3, #0
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	3720      	adds	r7, #32
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd80      	pop	{r7, pc}
 80093dc:	40021000 	.word	0x40021000
 80093e0:	feeefffc 	.word	0xfeeefffc

080093e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b086      	sub	sp, #24
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
 80093ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80093ee:	2300      	movs	r3, #0
 80093f0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d101      	bne.n	80093fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80093f8:	2301      	movs	r3, #1
 80093fa:	e11d      	b.n	8009638 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80093fc:	4b90      	ldr	r3, [pc, #576]	@ (8009640 <HAL_RCC_ClockConfig+0x25c>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f003 030f 	and.w	r3, r3, #15
 8009404:	683a      	ldr	r2, [r7, #0]
 8009406:	429a      	cmp	r2, r3
 8009408:	d910      	bls.n	800942c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800940a:	4b8d      	ldr	r3, [pc, #564]	@ (8009640 <HAL_RCC_ClockConfig+0x25c>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f023 020f 	bic.w	r2, r3, #15
 8009412:	498b      	ldr	r1, [pc, #556]	@ (8009640 <HAL_RCC_ClockConfig+0x25c>)
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	4313      	orrs	r3, r2
 8009418:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800941a:	4b89      	ldr	r3, [pc, #548]	@ (8009640 <HAL_RCC_ClockConfig+0x25c>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f003 030f 	and.w	r3, r3, #15
 8009422:	683a      	ldr	r2, [r7, #0]
 8009424:	429a      	cmp	r2, r3
 8009426:	d001      	beq.n	800942c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	e105      	b.n	8009638 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f003 0302 	and.w	r3, r3, #2
 8009434:	2b00      	cmp	r3, #0
 8009436:	d010      	beq.n	800945a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	689a      	ldr	r2, [r3, #8]
 800943c:	4b81      	ldr	r3, [pc, #516]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009444:	429a      	cmp	r2, r3
 8009446:	d908      	bls.n	800945a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009448:	4b7e      	ldr	r3, [pc, #504]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 800944a:	689b      	ldr	r3, [r3, #8]
 800944c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	689b      	ldr	r3, [r3, #8]
 8009454:	497b      	ldr	r1, [pc, #492]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 8009456:	4313      	orrs	r3, r2
 8009458:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f003 0301 	and.w	r3, r3, #1
 8009462:	2b00      	cmp	r3, #0
 8009464:	d079      	beq.n	800955a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	685b      	ldr	r3, [r3, #4]
 800946a:	2b03      	cmp	r3, #3
 800946c:	d11e      	bne.n	80094ac <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800946e:	4b75      	ldr	r3, [pc, #468]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009476:	2b00      	cmp	r3, #0
 8009478:	d101      	bne.n	800947e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800947a:	2301      	movs	r3, #1
 800947c:	e0dc      	b.n	8009638 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800947e:	f000 fa09 	bl	8009894 <RCC_GetSysClockFreqFromPLLSource>
 8009482:	4603      	mov	r3, r0
 8009484:	4a70      	ldr	r2, [pc, #448]	@ (8009648 <HAL_RCC_ClockConfig+0x264>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d946      	bls.n	8009518 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800948a:	4b6e      	ldr	r3, [pc, #440]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 800948c:	689b      	ldr	r3, [r3, #8]
 800948e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d140      	bne.n	8009518 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009496:	4b6b      	ldr	r3, [pc, #428]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800949e:	4a69      	ldr	r2, [pc, #420]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 80094a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094a4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80094a6:	2380      	movs	r3, #128	@ 0x80
 80094a8:	617b      	str	r3, [r7, #20]
 80094aa:	e035      	b.n	8009518 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	685b      	ldr	r3, [r3, #4]
 80094b0:	2b02      	cmp	r3, #2
 80094b2:	d107      	bne.n	80094c4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80094b4:	4b63      	ldr	r3, [pc, #396]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d115      	bne.n	80094ec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80094c0:	2301      	movs	r3, #1
 80094c2:	e0b9      	b.n	8009638 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d107      	bne.n	80094dc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80094cc:	4b5d      	ldr	r3, [pc, #372]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f003 0302 	and.w	r3, r3, #2
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d109      	bne.n	80094ec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80094d8:	2301      	movs	r3, #1
 80094da:	e0ad      	b.n	8009638 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80094dc:	4b59      	ldr	r3, [pc, #356]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d101      	bne.n	80094ec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80094e8:	2301      	movs	r3, #1
 80094ea:	e0a5      	b.n	8009638 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80094ec:	f000 f8b4 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 80094f0:	4603      	mov	r3, r0
 80094f2:	4a55      	ldr	r2, [pc, #340]	@ (8009648 <HAL_RCC_ClockConfig+0x264>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d90f      	bls.n	8009518 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80094f8:	4b52      	ldr	r3, [pc, #328]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 80094fa:	689b      	ldr	r3, [r3, #8]
 80094fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009500:	2b00      	cmp	r3, #0
 8009502:	d109      	bne.n	8009518 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009504:	4b4f      	ldr	r3, [pc, #316]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 8009506:	689b      	ldr	r3, [r3, #8]
 8009508:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800950c:	4a4d      	ldr	r2, [pc, #308]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 800950e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009512:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009514:	2380      	movs	r3, #128	@ 0x80
 8009516:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009518:	4b4a      	ldr	r3, [pc, #296]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	f023 0203 	bic.w	r2, r3, #3
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	4947      	ldr	r1, [pc, #284]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 8009526:	4313      	orrs	r3, r2
 8009528:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800952a:	f7fd f82f 	bl	800658c <HAL_GetTick>
 800952e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009530:	e00a      	b.n	8009548 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009532:	f7fd f82b 	bl	800658c <HAL_GetTick>
 8009536:	4602      	mov	r2, r0
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	1ad3      	subs	r3, r2, r3
 800953c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009540:	4293      	cmp	r3, r2
 8009542:	d901      	bls.n	8009548 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8009544:	2303      	movs	r3, #3
 8009546:	e077      	b.n	8009638 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009548:	4b3e      	ldr	r3, [pc, #248]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	f003 020c 	and.w	r2, r3, #12
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	009b      	lsls	r3, r3, #2
 8009556:	429a      	cmp	r2, r3
 8009558:	d1eb      	bne.n	8009532 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800955a:	697b      	ldr	r3, [r7, #20]
 800955c:	2b80      	cmp	r3, #128	@ 0x80
 800955e:	d105      	bne.n	800956c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009560:	4b38      	ldr	r3, [pc, #224]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	4a37      	ldr	r2, [pc, #220]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 8009566:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800956a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f003 0302 	and.w	r3, r3, #2
 8009574:	2b00      	cmp	r3, #0
 8009576:	d010      	beq.n	800959a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	689a      	ldr	r2, [r3, #8]
 800957c:	4b31      	ldr	r3, [pc, #196]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 800957e:	689b      	ldr	r3, [r3, #8]
 8009580:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009584:	429a      	cmp	r2, r3
 8009586:	d208      	bcs.n	800959a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009588:	4b2e      	ldr	r3, [pc, #184]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 800958a:	689b      	ldr	r3, [r3, #8]
 800958c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	492b      	ldr	r1, [pc, #172]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 8009596:	4313      	orrs	r3, r2
 8009598:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800959a:	4b29      	ldr	r3, [pc, #164]	@ (8009640 <HAL_RCC_ClockConfig+0x25c>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f003 030f 	and.w	r3, r3, #15
 80095a2:	683a      	ldr	r2, [r7, #0]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d210      	bcs.n	80095ca <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095a8:	4b25      	ldr	r3, [pc, #148]	@ (8009640 <HAL_RCC_ClockConfig+0x25c>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f023 020f 	bic.w	r2, r3, #15
 80095b0:	4923      	ldr	r1, [pc, #140]	@ (8009640 <HAL_RCC_ClockConfig+0x25c>)
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	4313      	orrs	r3, r2
 80095b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80095b8:	4b21      	ldr	r3, [pc, #132]	@ (8009640 <HAL_RCC_ClockConfig+0x25c>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f003 030f 	and.w	r3, r3, #15
 80095c0:	683a      	ldr	r2, [r7, #0]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d001      	beq.n	80095ca <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	e036      	b.n	8009638 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f003 0304 	and.w	r3, r3, #4
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d008      	beq.n	80095e8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80095d6:	4b1b      	ldr	r3, [pc, #108]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 80095d8:	689b      	ldr	r3, [r3, #8]
 80095da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	68db      	ldr	r3, [r3, #12]
 80095e2:	4918      	ldr	r1, [pc, #96]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 80095e4:	4313      	orrs	r3, r2
 80095e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f003 0308 	and.w	r3, r3, #8
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d009      	beq.n	8009608 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80095f4:	4b13      	ldr	r3, [pc, #76]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	691b      	ldr	r3, [r3, #16]
 8009600:	00db      	lsls	r3, r3, #3
 8009602:	4910      	ldr	r1, [pc, #64]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 8009604:	4313      	orrs	r3, r2
 8009606:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009608:	f000 f826 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800960c:	4602      	mov	r2, r0
 800960e:	4b0d      	ldr	r3, [pc, #52]	@ (8009644 <HAL_RCC_ClockConfig+0x260>)
 8009610:	689b      	ldr	r3, [r3, #8]
 8009612:	091b      	lsrs	r3, r3, #4
 8009614:	f003 030f 	and.w	r3, r3, #15
 8009618:	490c      	ldr	r1, [pc, #48]	@ (800964c <HAL_RCC_ClockConfig+0x268>)
 800961a:	5ccb      	ldrb	r3, [r1, r3]
 800961c:	f003 031f 	and.w	r3, r3, #31
 8009620:	fa22 f303 	lsr.w	r3, r2, r3
 8009624:	4a0a      	ldr	r2, [pc, #40]	@ (8009650 <HAL_RCC_ClockConfig+0x26c>)
 8009626:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009628:	4b0a      	ldr	r3, [pc, #40]	@ (8009654 <HAL_RCC_ClockConfig+0x270>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	4618      	mov	r0, r3
 800962e:	f7fc ff5d 	bl	80064ec <HAL_InitTick>
 8009632:	4603      	mov	r3, r0
 8009634:	73fb      	strb	r3, [r7, #15]

  return status;
 8009636:	7bfb      	ldrb	r3, [r7, #15]
}
 8009638:	4618      	mov	r0, r3
 800963a:	3718      	adds	r7, #24
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}
 8009640:	40022000 	.word	0x40022000
 8009644:	40021000 	.word	0x40021000
 8009648:	04c4b400 	.word	0x04c4b400
 800964c:	08017b48 	.word	0x08017b48
 8009650:	20000020 	.word	0x20000020
 8009654:	20000024 	.word	0x20000024

08009658 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009658:	b480      	push	{r7}
 800965a:	b089      	sub	sp, #36	@ 0x24
 800965c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800965e:	2300      	movs	r3, #0
 8009660:	61fb      	str	r3, [r7, #28]
 8009662:	2300      	movs	r3, #0
 8009664:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009666:	4b3e      	ldr	r3, [pc, #248]	@ (8009760 <HAL_RCC_GetSysClockFreq+0x108>)
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	f003 030c 	and.w	r3, r3, #12
 800966e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009670:	4b3b      	ldr	r3, [pc, #236]	@ (8009760 <HAL_RCC_GetSysClockFreq+0x108>)
 8009672:	68db      	ldr	r3, [r3, #12]
 8009674:	f003 0303 	and.w	r3, r3, #3
 8009678:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d005      	beq.n	800968c <HAL_RCC_GetSysClockFreq+0x34>
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	2b0c      	cmp	r3, #12
 8009684:	d121      	bne.n	80096ca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2b01      	cmp	r3, #1
 800968a:	d11e      	bne.n	80096ca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800968c:	4b34      	ldr	r3, [pc, #208]	@ (8009760 <HAL_RCC_GetSysClockFreq+0x108>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f003 0308 	and.w	r3, r3, #8
 8009694:	2b00      	cmp	r3, #0
 8009696:	d107      	bne.n	80096a8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009698:	4b31      	ldr	r3, [pc, #196]	@ (8009760 <HAL_RCC_GetSysClockFreq+0x108>)
 800969a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800969e:	0a1b      	lsrs	r3, r3, #8
 80096a0:	f003 030f 	and.w	r3, r3, #15
 80096a4:	61fb      	str	r3, [r7, #28]
 80096a6:	e005      	b.n	80096b4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80096a8:	4b2d      	ldr	r3, [pc, #180]	@ (8009760 <HAL_RCC_GetSysClockFreq+0x108>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	091b      	lsrs	r3, r3, #4
 80096ae:	f003 030f 	and.w	r3, r3, #15
 80096b2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80096b4:	4a2b      	ldr	r2, [pc, #172]	@ (8009764 <HAL_RCC_GetSysClockFreq+0x10c>)
 80096b6:	69fb      	ldr	r3, [r7, #28]
 80096b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80096bc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d10d      	bne.n	80096e0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80096c4:	69fb      	ldr	r3, [r7, #28]
 80096c6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80096c8:	e00a      	b.n	80096e0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80096ca:	693b      	ldr	r3, [r7, #16]
 80096cc:	2b04      	cmp	r3, #4
 80096ce:	d102      	bne.n	80096d6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80096d0:	4b25      	ldr	r3, [pc, #148]	@ (8009768 <HAL_RCC_GetSysClockFreq+0x110>)
 80096d2:	61bb      	str	r3, [r7, #24]
 80096d4:	e004      	b.n	80096e0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	2b08      	cmp	r3, #8
 80096da:	d101      	bne.n	80096e0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80096dc:	4b23      	ldr	r3, [pc, #140]	@ (800976c <HAL_RCC_GetSysClockFreq+0x114>)
 80096de:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	2b0c      	cmp	r3, #12
 80096e4:	d134      	bne.n	8009750 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80096e6:	4b1e      	ldr	r3, [pc, #120]	@ (8009760 <HAL_RCC_GetSysClockFreq+0x108>)
 80096e8:	68db      	ldr	r3, [r3, #12]
 80096ea:	f003 0303 	and.w	r3, r3, #3
 80096ee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	2b02      	cmp	r3, #2
 80096f4:	d003      	beq.n	80096fe <HAL_RCC_GetSysClockFreq+0xa6>
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	2b03      	cmp	r3, #3
 80096fa:	d003      	beq.n	8009704 <HAL_RCC_GetSysClockFreq+0xac>
 80096fc:	e005      	b.n	800970a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80096fe:	4b1a      	ldr	r3, [pc, #104]	@ (8009768 <HAL_RCC_GetSysClockFreq+0x110>)
 8009700:	617b      	str	r3, [r7, #20]
      break;
 8009702:	e005      	b.n	8009710 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009704:	4b19      	ldr	r3, [pc, #100]	@ (800976c <HAL_RCC_GetSysClockFreq+0x114>)
 8009706:	617b      	str	r3, [r7, #20]
      break;
 8009708:	e002      	b.n	8009710 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800970a:	69fb      	ldr	r3, [r7, #28]
 800970c:	617b      	str	r3, [r7, #20]
      break;
 800970e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009710:	4b13      	ldr	r3, [pc, #76]	@ (8009760 <HAL_RCC_GetSysClockFreq+0x108>)
 8009712:	68db      	ldr	r3, [r3, #12]
 8009714:	091b      	lsrs	r3, r3, #4
 8009716:	f003 030f 	and.w	r3, r3, #15
 800971a:	3301      	adds	r3, #1
 800971c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800971e:	4b10      	ldr	r3, [pc, #64]	@ (8009760 <HAL_RCC_GetSysClockFreq+0x108>)
 8009720:	68db      	ldr	r3, [r3, #12]
 8009722:	0a1b      	lsrs	r3, r3, #8
 8009724:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009728:	697a      	ldr	r2, [r7, #20]
 800972a:	fb03 f202 	mul.w	r2, r3, r2
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	fbb2 f3f3 	udiv	r3, r2, r3
 8009734:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009736:	4b0a      	ldr	r3, [pc, #40]	@ (8009760 <HAL_RCC_GetSysClockFreq+0x108>)
 8009738:	68db      	ldr	r3, [r3, #12]
 800973a:	0e5b      	lsrs	r3, r3, #25
 800973c:	f003 0303 	and.w	r3, r3, #3
 8009740:	3301      	adds	r3, #1
 8009742:	005b      	lsls	r3, r3, #1
 8009744:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009746:	697a      	ldr	r2, [r7, #20]
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	fbb2 f3f3 	udiv	r3, r2, r3
 800974e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009750:	69bb      	ldr	r3, [r7, #24]
}
 8009752:	4618      	mov	r0, r3
 8009754:	3724      	adds	r7, #36	@ 0x24
 8009756:	46bd      	mov	sp, r7
 8009758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975c:	4770      	bx	lr
 800975e:	bf00      	nop
 8009760:	40021000 	.word	0x40021000
 8009764:	08017b60 	.word	0x08017b60
 8009768:	00f42400 	.word	0x00f42400
 800976c:	007a1200 	.word	0x007a1200

08009770 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009770:	b480      	push	{r7}
 8009772:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009774:	4b03      	ldr	r3, [pc, #12]	@ (8009784 <HAL_RCC_GetHCLKFreq+0x14>)
 8009776:	681b      	ldr	r3, [r3, #0]
}
 8009778:	4618      	mov	r0, r3
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr
 8009782:	bf00      	nop
 8009784:	20000020 	.word	0x20000020

08009788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800978c:	f7ff fff0 	bl	8009770 <HAL_RCC_GetHCLKFreq>
 8009790:	4602      	mov	r2, r0
 8009792:	4b06      	ldr	r3, [pc, #24]	@ (80097ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	0a1b      	lsrs	r3, r3, #8
 8009798:	f003 0307 	and.w	r3, r3, #7
 800979c:	4904      	ldr	r1, [pc, #16]	@ (80097b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800979e:	5ccb      	ldrb	r3, [r1, r3]
 80097a0:	f003 031f 	and.w	r3, r3, #31
 80097a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	bd80      	pop	{r7, pc}
 80097ac:	40021000 	.word	0x40021000
 80097b0:	08017b58 	.word	0x08017b58

080097b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80097b8:	f7ff ffda 	bl	8009770 <HAL_RCC_GetHCLKFreq>
 80097bc:	4602      	mov	r2, r0
 80097be:	4b06      	ldr	r3, [pc, #24]	@ (80097d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80097c0:	689b      	ldr	r3, [r3, #8]
 80097c2:	0adb      	lsrs	r3, r3, #11
 80097c4:	f003 0307 	and.w	r3, r3, #7
 80097c8:	4904      	ldr	r1, [pc, #16]	@ (80097dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80097ca:	5ccb      	ldrb	r3, [r1, r3]
 80097cc:	f003 031f 	and.w	r3, r3, #31
 80097d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	bd80      	pop	{r7, pc}
 80097d8:	40021000 	.word	0x40021000
 80097dc:	08017b58 	.word	0x08017b58

080097e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b086      	sub	sp, #24
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80097e8:	2300      	movs	r3, #0
 80097ea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80097ec:	4b27      	ldr	r3, [pc, #156]	@ (800988c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80097ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d003      	beq.n	8009800 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80097f8:	f7ff f906 	bl	8008a08 <HAL_PWREx_GetVoltageRange>
 80097fc:	6178      	str	r0, [r7, #20]
 80097fe:	e014      	b.n	800982a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009800:	4b22      	ldr	r3, [pc, #136]	@ (800988c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009804:	4a21      	ldr	r2, [pc, #132]	@ (800988c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009806:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800980a:	6593      	str	r3, [r2, #88]	@ 0x58
 800980c:	4b1f      	ldr	r3, [pc, #124]	@ (800988c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800980e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009814:	60fb      	str	r3, [r7, #12]
 8009816:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009818:	f7ff f8f6 	bl	8008a08 <HAL_PWREx_GetVoltageRange>
 800981c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800981e:	4b1b      	ldr	r3, [pc, #108]	@ (800988c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009822:	4a1a      	ldr	r2, [pc, #104]	@ (800988c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009824:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009828:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009830:	d10b      	bne.n	800984a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2b80      	cmp	r3, #128	@ 0x80
 8009836:	d913      	bls.n	8009860 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2ba0      	cmp	r3, #160	@ 0xa0
 800983c:	d902      	bls.n	8009844 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800983e:	2302      	movs	r3, #2
 8009840:	613b      	str	r3, [r7, #16]
 8009842:	e00d      	b.n	8009860 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009844:	2301      	movs	r3, #1
 8009846:	613b      	str	r3, [r7, #16]
 8009848:	e00a      	b.n	8009860 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2b7f      	cmp	r3, #127	@ 0x7f
 800984e:	d902      	bls.n	8009856 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8009850:	2302      	movs	r3, #2
 8009852:	613b      	str	r3, [r7, #16]
 8009854:	e004      	b.n	8009860 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2b70      	cmp	r3, #112	@ 0x70
 800985a:	d101      	bne.n	8009860 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800985c:	2301      	movs	r3, #1
 800985e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009860:	4b0b      	ldr	r3, [pc, #44]	@ (8009890 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f023 020f 	bic.w	r2, r3, #15
 8009868:	4909      	ldr	r1, [pc, #36]	@ (8009890 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	4313      	orrs	r3, r2
 800986e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009870:	4b07      	ldr	r3, [pc, #28]	@ (8009890 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f003 030f 	and.w	r3, r3, #15
 8009878:	693a      	ldr	r2, [r7, #16]
 800987a:	429a      	cmp	r2, r3
 800987c:	d001      	beq.n	8009882 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800987e:	2301      	movs	r3, #1
 8009880:	e000      	b.n	8009884 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8009882:	2300      	movs	r3, #0
}
 8009884:	4618      	mov	r0, r3
 8009886:	3718      	adds	r7, #24
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}
 800988c:	40021000 	.word	0x40021000
 8009890:	40022000 	.word	0x40022000

08009894 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009894:	b480      	push	{r7}
 8009896:	b087      	sub	sp, #28
 8009898:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800989a:	4b2d      	ldr	r3, [pc, #180]	@ (8009950 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800989c:	68db      	ldr	r3, [r3, #12]
 800989e:	f003 0303 	and.w	r3, r3, #3
 80098a2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2b03      	cmp	r3, #3
 80098a8:	d00b      	beq.n	80098c2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	2b03      	cmp	r3, #3
 80098ae:	d825      	bhi.n	80098fc <RCC_GetSysClockFreqFromPLLSource+0x68>
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	d008      	beq.n	80098c8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2b02      	cmp	r3, #2
 80098ba:	d11f      	bne.n	80098fc <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80098bc:	4b25      	ldr	r3, [pc, #148]	@ (8009954 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80098be:	613b      	str	r3, [r7, #16]
    break;
 80098c0:	e01f      	b.n	8009902 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80098c2:	4b25      	ldr	r3, [pc, #148]	@ (8009958 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80098c4:	613b      	str	r3, [r7, #16]
    break;
 80098c6:	e01c      	b.n	8009902 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80098c8:	4b21      	ldr	r3, [pc, #132]	@ (8009950 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f003 0308 	and.w	r3, r3, #8
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d107      	bne.n	80098e4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80098d4:	4b1e      	ldr	r3, [pc, #120]	@ (8009950 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80098d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80098da:	0a1b      	lsrs	r3, r3, #8
 80098dc:	f003 030f 	and.w	r3, r3, #15
 80098e0:	617b      	str	r3, [r7, #20]
 80098e2:	e005      	b.n	80098f0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80098e4:	4b1a      	ldr	r3, [pc, #104]	@ (8009950 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	091b      	lsrs	r3, r3, #4
 80098ea:	f003 030f 	and.w	r3, r3, #15
 80098ee:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80098f0:	4a1a      	ldr	r2, [pc, #104]	@ (800995c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098f8:	613b      	str	r3, [r7, #16]
    break;
 80098fa:	e002      	b.n	8009902 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80098fc:	2300      	movs	r3, #0
 80098fe:	613b      	str	r3, [r7, #16]
    break;
 8009900:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009902:	4b13      	ldr	r3, [pc, #76]	@ (8009950 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009904:	68db      	ldr	r3, [r3, #12]
 8009906:	091b      	lsrs	r3, r3, #4
 8009908:	f003 030f 	and.w	r3, r3, #15
 800990c:	3301      	adds	r3, #1
 800990e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009910:	4b0f      	ldr	r3, [pc, #60]	@ (8009950 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009912:	68db      	ldr	r3, [r3, #12]
 8009914:	0a1b      	lsrs	r3, r3, #8
 8009916:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800991a:	693a      	ldr	r2, [r7, #16]
 800991c:	fb03 f202 	mul.w	r2, r3, r2
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	fbb2 f3f3 	udiv	r3, r2, r3
 8009926:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009928:	4b09      	ldr	r3, [pc, #36]	@ (8009950 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800992a:	68db      	ldr	r3, [r3, #12]
 800992c:	0e5b      	lsrs	r3, r3, #25
 800992e:	f003 0303 	and.w	r3, r3, #3
 8009932:	3301      	adds	r3, #1
 8009934:	005b      	lsls	r3, r3, #1
 8009936:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8009938:	693a      	ldr	r2, [r7, #16]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009940:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8009942:	683b      	ldr	r3, [r7, #0]
}
 8009944:	4618      	mov	r0, r3
 8009946:	371c      	adds	r7, #28
 8009948:	46bd      	mov	sp, r7
 800994a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994e:	4770      	bx	lr
 8009950:	40021000 	.word	0x40021000
 8009954:	00f42400 	.word	0x00f42400
 8009958:	007a1200 	.word	0x007a1200
 800995c:	08017b60 	.word	0x08017b60

08009960 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b086      	sub	sp, #24
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009968:	2300      	movs	r3, #0
 800996a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800996c:	2300      	movs	r3, #0
 800996e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009978:	2b00      	cmp	r3, #0
 800997a:	d040      	beq.n	80099fe <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009980:	2b80      	cmp	r3, #128	@ 0x80
 8009982:	d02a      	beq.n	80099da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009984:	2b80      	cmp	r3, #128	@ 0x80
 8009986:	d825      	bhi.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8009988:	2b60      	cmp	r3, #96	@ 0x60
 800998a:	d026      	beq.n	80099da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800998c:	2b60      	cmp	r3, #96	@ 0x60
 800998e:	d821      	bhi.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8009990:	2b40      	cmp	r3, #64	@ 0x40
 8009992:	d006      	beq.n	80099a2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8009994:	2b40      	cmp	r3, #64	@ 0x40
 8009996:	d81d      	bhi.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8009998:	2b00      	cmp	r3, #0
 800999a:	d009      	beq.n	80099b0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800999c:	2b20      	cmp	r3, #32
 800999e:	d010      	beq.n	80099c2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80099a0:	e018      	b.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80099a2:	4b89      	ldr	r3, [pc, #548]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80099a4:	68db      	ldr	r3, [r3, #12]
 80099a6:	4a88      	ldr	r2, [pc, #544]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80099a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80099ac:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80099ae:	e015      	b.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	3304      	adds	r3, #4
 80099b4:	2100      	movs	r1, #0
 80099b6:	4618      	mov	r0, r3
 80099b8:	f001 fa34 	bl	800ae24 <RCCEx_PLLSAI1_Config>
 80099bc:	4603      	mov	r3, r0
 80099be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80099c0:	e00c      	b.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	3320      	adds	r3, #32
 80099c6:	2100      	movs	r1, #0
 80099c8:	4618      	mov	r0, r3
 80099ca:	f001 fb1f 	bl	800b00c <RCCEx_PLLSAI2_Config>
 80099ce:	4603      	mov	r3, r0
 80099d0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80099d2:	e003      	b.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80099d4:	2301      	movs	r3, #1
 80099d6:	74fb      	strb	r3, [r7, #19]
      break;
 80099d8:	e000      	b.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80099da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80099dc:	7cfb      	ldrb	r3, [r7, #19]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d10b      	bne.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80099e2:	4b79      	ldr	r3, [pc, #484]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80099e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80099e8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099f0:	4975      	ldr	r1, [pc, #468]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80099f2:	4313      	orrs	r3, r2
 80099f4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80099f8:	e001      	b.n	80099fe <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099fa:	7cfb      	ldrb	r3, [r7, #19]
 80099fc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d047      	beq.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a12:	d030      	beq.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8009a14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a18:	d82a      	bhi.n	8009a70 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8009a1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a1e:	d02a      	beq.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8009a20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a24:	d824      	bhi.n	8009a70 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8009a26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a2a:	d008      	beq.n	8009a3e <HAL_RCCEx_PeriphCLKConfig+0xde>
 8009a2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a30:	d81e      	bhi.n	8009a70 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d00a      	beq.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8009a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a3a:	d010      	beq.n	8009a5e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8009a3c:	e018      	b.n	8009a70 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009a3e:	4b62      	ldr	r3, [pc, #392]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009a40:	68db      	ldr	r3, [r3, #12]
 8009a42:	4a61      	ldr	r2, [pc, #388]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009a44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a48:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009a4a:	e015      	b.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	3304      	adds	r3, #4
 8009a50:	2100      	movs	r1, #0
 8009a52:	4618      	mov	r0, r3
 8009a54:	f001 f9e6 	bl	800ae24 <RCCEx_PLLSAI1_Config>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009a5c:	e00c      	b.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	3320      	adds	r3, #32
 8009a62:	2100      	movs	r1, #0
 8009a64:	4618      	mov	r0, r3
 8009a66:	f001 fad1 	bl	800b00c <RCCEx_PLLSAI2_Config>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009a6e:	e003      	b.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009a70:	2301      	movs	r3, #1
 8009a72:	74fb      	strb	r3, [r7, #19]
      break;
 8009a74:	e000      	b.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8009a76:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009a78:	7cfb      	ldrb	r3, [r7, #19]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d10b      	bne.n	8009a96 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009a7e:	4b52      	ldr	r3, [pc, #328]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009a80:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009a84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a8c:	494e      	ldr	r1, [pc, #312]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009a8e:	4313      	orrs	r3, r2
 8009a90:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8009a94:	e001      	b.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a96:	7cfb      	ldrb	r3, [r7, #19]
 8009a98:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	f000 809f 	beq.w	8009be6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009aac:	4b46      	ldr	r3, [pc, #280]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ab0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d101      	bne.n	8009abc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8009ab8:	2301      	movs	r3, #1
 8009aba:	e000      	b.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8009abc:	2300      	movs	r3, #0
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d00d      	beq.n	8009ade <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ac2:	4b41      	ldr	r3, [pc, #260]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ac6:	4a40      	ldr	r2, [pc, #256]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009ac8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009acc:	6593      	str	r3, [r2, #88]	@ 0x58
 8009ace:	4b3e      	ldr	r3, [pc, #248]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ad6:	60bb      	str	r3, [r7, #8]
 8009ad8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009ada:	2301      	movs	r3, #1
 8009adc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009ade:	4b3b      	ldr	r3, [pc, #236]	@ (8009bcc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a3a      	ldr	r2, [pc, #232]	@ (8009bcc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8009ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ae8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009aea:	f7fc fd4f 	bl	800658c <HAL_GetTick>
 8009aee:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009af0:	e009      	b.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009af2:	f7fc fd4b 	bl	800658c <HAL_GetTick>
 8009af6:	4602      	mov	r2, r0
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	1ad3      	subs	r3, r2, r3
 8009afc:	2b02      	cmp	r3, #2
 8009afe:	d902      	bls.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8009b00:	2303      	movs	r3, #3
 8009b02:	74fb      	strb	r3, [r7, #19]
        break;
 8009b04:	e005      	b.n	8009b12 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009b06:	4b31      	ldr	r3, [pc, #196]	@ (8009bcc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d0ef      	beq.n	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8009b12:	7cfb      	ldrb	r3, [r7, #19]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d15b      	bne.n	8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009b18:	4b2b      	ldr	r3, [pc, #172]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009b22:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d01f      	beq.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b30:	697a      	ldr	r2, [r7, #20]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d019      	beq.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009b36:	4b24      	ldr	r3, [pc, #144]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009b40:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009b42:	4b21      	ldr	r3, [pc, #132]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b48:	4a1f      	ldr	r2, [pc, #124]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009b4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009b52:	4b1d      	ldr	r3, [pc, #116]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b58:	4a1b      	ldr	r2, [pc, #108]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009b5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009b62:	4a19      	ldr	r2, [pc, #100]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	f003 0301 	and.w	r3, r3, #1
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d016      	beq.n	8009ba2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b74:	f7fc fd0a 	bl	800658c <HAL_GetTick>
 8009b78:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b7a:	e00b      	b.n	8009b94 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b7c:	f7fc fd06 	bl	800658c <HAL_GetTick>
 8009b80:	4602      	mov	r2, r0
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	1ad3      	subs	r3, r2, r3
 8009b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d902      	bls.n	8009b94 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8009b8e:	2303      	movs	r3, #3
 8009b90:	74fb      	strb	r3, [r7, #19]
            break;
 8009b92:	e006      	b.n	8009ba2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b94:	4b0c      	ldr	r3, [pc, #48]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b9a:	f003 0302 	and.w	r3, r3, #2
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d0ec      	beq.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8009ba2:	7cfb      	ldrb	r3, [r7, #19]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d10c      	bne.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009ba8:	4b07      	ldr	r3, [pc, #28]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bae:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bb8:	4903      	ldr	r1, [pc, #12]	@ (8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009bba:	4313      	orrs	r3, r2
 8009bbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009bc0:	e008      	b.n	8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009bc2:	7cfb      	ldrb	r3, [r7, #19]
 8009bc4:	74bb      	strb	r3, [r7, #18]
 8009bc6:	e005      	b.n	8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8009bc8:	40021000 	.word	0x40021000
 8009bcc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bd0:	7cfb      	ldrb	r3, [r7, #19]
 8009bd2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009bd4:	7c7b      	ldrb	r3, [r7, #17]
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	d105      	bne.n	8009be6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009bda:	4ba0      	ldr	r3, [pc, #640]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bde:	4a9f      	ldr	r2, [pc, #636]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009be0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009be4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f003 0301 	and.w	r3, r3, #1
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d00a      	beq.n	8009c08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009bf2:	4b9a      	ldr	r3, [pc, #616]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bf8:	f023 0203 	bic.w	r2, r3, #3
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c00:	4996      	ldr	r1, [pc, #600]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c02:	4313      	orrs	r3, r2
 8009c04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f003 0302 	and.w	r3, r3, #2
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d00a      	beq.n	8009c2a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009c14:	4b91      	ldr	r3, [pc, #580]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c1a:	f023 020c 	bic.w	r2, r3, #12
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c22:	498e      	ldr	r1, [pc, #568]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c24:	4313      	orrs	r3, r2
 8009c26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f003 0304 	and.w	r3, r3, #4
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d00a      	beq.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009c36:	4b89      	ldr	r3, [pc, #548]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c3c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c44:	4985      	ldr	r1, [pc, #532]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c46:	4313      	orrs	r3, r2
 8009c48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f003 0308 	and.w	r3, r3, #8
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d00a      	beq.n	8009c6e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009c58:	4b80      	ldr	r3, [pc, #512]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c5e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c66:	497d      	ldr	r1, [pc, #500]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c68:	4313      	orrs	r3, r2
 8009c6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f003 0310 	and.w	r3, r3, #16
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d00a      	beq.n	8009c90 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009c7a:	4b78      	ldr	r3, [pc, #480]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c88:	4974      	ldr	r1, [pc, #464]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c8a:	4313      	orrs	r3, r2
 8009c8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f003 0320 	and.w	r3, r3, #32
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d00a      	beq.n	8009cb2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009c9c:	4b6f      	ldr	r3, [pc, #444]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ca2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009caa:	496c      	ldr	r1, [pc, #432]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009cac:	4313      	orrs	r3, r2
 8009cae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d00a      	beq.n	8009cd4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009cbe:	4b67      	ldr	r3, [pc, #412]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cc4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ccc:	4963      	ldr	r1, [pc, #396]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009cce:	4313      	orrs	r3, r2
 8009cd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d00a      	beq.n	8009cf6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009ce0:	4b5e      	ldr	r3, [pc, #376]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ce6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009cee:	495b      	ldr	r1, [pc, #364]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009cf0:	4313      	orrs	r3, r2
 8009cf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d00a      	beq.n	8009d18 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009d02:	4b56      	ldr	r3, [pc, #344]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d08:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d10:	4952      	ldr	r1, [pc, #328]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009d12:	4313      	orrs	r3, r2
 8009d14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d00a      	beq.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009d24:	4b4d      	ldr	r3, [pc, #308]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d2a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d32:	494a      	ldr	r1, [pc, #296]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009d34:	4313      	orrs	r3, r2
 8009d36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d00a      	beq.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009d46:	4b45      	ldr	r3, [pc, #276]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d54:	4941      	ldr	r1, [pc, #260]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009d56:	4313      	orrs	r3, r2
 8009d58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d00a      	beq.n	8009d7e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009d68:	4b3c      	ldr	r3, [pc, #240]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009d6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009d6e:	f023 0203 	bic.w	r2, r3, #3
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d76:	4939      	ldr	r1, [pc, #228]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009d78:	4313      	orrs	r3, r2
 8009d7a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d028      	beq.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009d8a:	4b34      	ldr	r3, [pc, #208]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d90:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d98:	4930      	ldr	r1, [pc, #192]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009da4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009da8:	d106      	bne.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009daa:	4b2c      	ldr	r3, [pc, #176]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009dac:	68db      	ldr	r3, [r3, #12]
 8009dae:	4a2b      	ldr	r2, [pc, #172]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009db0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009db4:	60d3      	str	r3, [r2, #12]
 8009db6:	e011      	b.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009dbc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009dc0:	d10c      	bne.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	3304      	adds	r3, #4
 8009dc6:	2101      	movs	r1, #1
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f001 f82b 	bl	800ae24 <RCCEx_PLLSAI1_Config>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8009dd2:	7cfb      	ldrb	r3, [r7, #19]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d001      	beq.n	8009ddc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8009dd8:	7cfb      	ldrb	r3, [r7, #19]
 8009dda:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d04d      	beq.n	8009e84 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009dec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009df0:	d108      	bne.n	8009e04 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8009df2:	4b1a      	ldr	r3, [pc, #104]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009df4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009df8:	4a18      	ldr	r2, [pc, #96]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009dfa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009dfe:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8009e02:	e012      	b.n	8009e2a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8009e04:	4b15      	ldr	r3, [pc, #84]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009e06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009e0a:	4a14      	ldr	r2, [pc, #80]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009e0c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009e10:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8009e14:	4b11      	ldr	r3, [pc, #68]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e22:	490e      	ldr	r1, [pc, #56]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009e24:	4313      	orrs	r3, r2
 8009e26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e32:	d106      	bne.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009e34:	4b09      	ldr	r3, [pc, #36]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009e36:	68db      	ldr	r3, [r3, #12]
 8009e38:	4a08      	ldr	r2, [pc, #32]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009e3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e3e:	60d3      	str	r3, [r2, #12]
 8009e40:	e020      	b.n	8009e84 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009e4a:	d109      	bne.n	8009e60 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009e4c:	4b03      	ldr	r3, [pc, #12]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009e4e:	68db      	ldr	r3, [r3, #12]
 8009e50:	4a02      	ldr	r2, [pc, #8]	@ (8009e5c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8009e52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e56:	60d3      	str	r3, [r2, #12]
 8009e58:	e014      	b.n	8009e84 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8009e5a:	bf00      	nop
 8009e5c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e64:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009e68:	d10c      	bne.n	8009e84 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	3304      	adds	r3, #4
 8009e6e:	2101      	movs	r1, #1
 8009e70:	4618      	mov	r0, r3
 8009e72:	f000 ffd7 	bl	800ae24 <RCCEx_PLLSAI1_Config>
 8009e76:	4603      	mov	r3, r0
 8009e78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009e7a:	7cfb      	ldrb	r3, [r7, #19]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d001      	beq.n	8009e84 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8009e80:	7cfb      	ldrb	r3, [r7, #19]
 8009e82:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d028      	beq.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009e90:	4b4a      	ldr	r3, [pc, #296]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e96:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009e9e:	4947      	ldr	r1, [pc, #284]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009eaa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009eae:	d106      	bne.n	8009ebe <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009eb0:	4b42      	ldr	r3, [pc, #264]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009eb2:	68db      	ldr	r3, [r3, #12]
 8009eb4:	4a41      	ldr	r2, [pc, #260]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009eb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009eba:	60d3      	str	r3, [r2, #12]
 8009ebc:	e011      	b.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ec2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009ec6:	d10c      	bne.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	3304      	adds	r3, #4
 8009ecc:	2101      	movs	r1, #1
 8009ece:	4618      	mov	r0, r3
 8009ed0:	f000 ffa8 	bl	800ae24 <RCCEx_PLLSAI1_Config>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009ed8:	7cfb      	ldrb	r3, [r7, #19]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d001      	beq.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8009ede:	7cfb      	ldrb	r3, [r7, #19]
 8009ee0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d01e      	beq.n	8009f2c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009eee:	4b33      	ldr	r3, [pc, #204]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ef4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009efe:	492f      	ldr	r1, [pc, #188]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009f00:	4313      	orrs	r3, r2
 8009f02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f10:	d10c      	bne.n	8009f2c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	3304      	adds	r3, #4
 8009f16:	2102      	movs	r1, #2
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f000 ff83 	bl	800ae24 <RCCEx_PLLSAI1_Config>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009f22:	7cfb      	ldrb	r3, [r7, #19]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d001      	beq.n	8009f2c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8009f28:	7cfb      	ldrb	r3, [r7, #19]
 8009f2a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d00b      	beq.n	8009f50 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009f38:	4b20      	ldr	r3, [pc, #128]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009f3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009f3e:	f023 0204 	bic.w	r2, r3, #4
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009f48:	491c      	ldr	r1, [pc, #112]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009f4a:	4313      	orrs	r3, r2
 8009f4c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d00b      	beq.n	8009f74 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8009f5c:	4b17      	ldr	r3, [pc, #92]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009f5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009f62:	f023 0218 	bic.w	r2, r3, #24
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f6c:	4913      	ldr	r1, [pc, #76]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009f6e:	4313      	orrs	r3, r2
 8009f70:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d017      	beq.n	8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009f80:	4b0e      	ldr	r3, [pc, #56]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009f82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009f86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f90:	490a      	ldr	r1, [pc, #40]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009f92:	4313      	orrs	r3, r2
 8009f94:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009fa2:	d105      	bne.n	8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009fa4:	4b05      	ldr	r3, [pc, #20]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	4a04      	ldr	r2, [pc, #16]	@ (8009fbc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009faa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009fae:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009fb0:	7cbb      	ldrb	r3, [r7, #18]
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3718      	adds	r7, #24
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
 8009fba:	bf00      	nop
 8009fbc:	40021000 	.word	0x40021000

08009fc0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b088      	sub	sp, #32
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009fd2:	d13e      	bne.n	800a052 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8009fd4:	4bb6      	ldr	r3, [pc, #728]	@ (800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009fde:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009fe6:	d028      	beq.n	800a03a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009fee:	f200 86f4 	bhi.w	800adda <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ff8:	d005      	beq.n	800a006 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a000:	d00e      	beq.n	800a020 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800a002:	f000 beea 	b.w	800adda <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a006:	4baa      	ldr	r3, [pc, #680]	@ (800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a00c:	f003 0302 	and.w	r3, r3, #2
 800a010:	2b02      	cmp	r3, #2
 800a012:	f040 86e4 	bne.w	800adde <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 800a016:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a01a:	61fb      	str	r3, [r7, #28]
      break;
 800a01c:	f000 bedf 	b.w	800adde <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a020:	4ba3      	ldr	r3, [pc, #652]	@ (800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a022:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a026:	f003 0302 	and.w	r3, r3, #2
 800a02a:	2b02      	cmp	r3, #2
 800a02c:	f040 86d9 	bne.w	800ade2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 800a030:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a034:	61fb      	str	r3, [r7, #28]
      break;
 800a036:	f000 bed4 	b.w	800ade2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a03a:	4b9d      	ldr	r3, [pc, #628]	@ (800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a042:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a046:	f040 86ce 	bne.w	800ade6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 800a04a:	4b9a      	ldr	r3, [pc, #616]	@ (800a2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800a04c:	61fb      	str	r3, [r7, #28]
      break;
 800a04e:	f000 beca 	b.w	800ade6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a052:	4b97      	ldr	r3, [pc, #604]	@ (800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a054:	68db      	ldr	r3, [r3, #12]
 800a056:	f003 0303 	and.w	r3, r3, #3
 800a05a:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	2b03      	cmp	r3, #3
 800a060:	d036      	beq.n	800a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	2b03      	cmp	r3, #3
 800a066:	d840      	bhi.n	800a0ea <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d003      	beq.n	800a076 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	2b02      	cmp	r3, #2
 800a072:	d020      	beq.n	800a0b6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800a074:	e039      	b.n	800a0ea <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800a076:	4b8e      	ldr	r3, [pc, #568]	@ (800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f003 0302 	and.w	r3, r3, #2
 800a07e:	2b02      	cmp	r3, #2
 800a080:	d116      	bne.n	800a0b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800a082:	4b8b      	ldr	r3, [pc, #556]	@ (800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f003 0308 	and.w	r3, r3, #8
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d005      	beq.n	800a09a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800a08e:	4b88      	ldr	r3, [pc, #544]	@ (800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	091b      	lsrs	r3, r3, #4
 800a094:	f003 030f 	and.w	r3, r3, #15
 800a098:	e005      	b.n	800a0a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800a09a:	4b85      	ldr	r3, [pc, #532]	@ (800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a09c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a0a0:	0a1b      	lsrs	r3, r3, #8
 800a0a2:	f003 030f 	and.w	r3, r3, #15
 800a0a6:	4a84      	ldr	r2, [pc, #528]	@ (800a2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a0a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a0ac:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800a0ae:	e01f      	b.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	61bb      	str	r3, [r7, #24]
      break;
 800a0b4:	e01c      	b.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a0b6:	4b7e      	ldr	r3, [pc, #504]	@ (800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a0be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a0c2:	d102      	bne.n	800a0ca <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800a0c4:	4b7d      	ldr	r3, [pc, #500]	@ (800a2bc <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800a0c6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800a0c8:	e012      	b.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	61bb      	str	r3, [r7, #24]
      break;
 800a0ce:	e00f      	b.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a0d0:	4b77      	ldr	r3, [pc, #476]	@ (800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a0d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a0dc:	d102      	bne.n	800a0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800a0de:	4b78      	ldr	r3, [pc, #480]	@ (800a2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800a0e0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800a0e2:	e005      	b.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	61bb      	str	r3, [r7, #24]
      break;
 800a0e8:	e002      	b.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	61bb      	str	r3, [r7, #24]
      break;
 800a0ee:	bf00      	nop
    }

    switch(PeriphClk)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a0f6:	f000 8606 	beq.w	800ad06 <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a100:	f200 8673 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a10a:	f000 8469 	beq.w	800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a114:	f200 8669 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a11e:	f000 8531 	beq.w	800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a128:	f200 865f 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a132:	f000 8187 	beq.w	800a444 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a13c:	f200 8655 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a146:	f000 80cd 	beq.w	800a2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a150:	f200 864b 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a15a:	f000 8430 	beq.w	800a9be <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a164:	f200 8641 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a16e:	f000 83e4 	beq.w	800a93a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a178:	f200 8637 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a182:	f000 80af 	beq.w	800a2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a18c:	f200 862d 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a196:	f000 809d 	beq.w	800a2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1a0:	f200 8623 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1aa:	f000 808b 	beq.w	800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1b4:	f200 8619 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1be:	f000 8554 	beq.w	800ac6a <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1c8:	f200 860f 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1d2:	f000 8500 	beq.w	800abd6 <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1dc:	f200 8605 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1e6:	f000 84a1 	beq.w	800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1f0:	f200 85fb 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2b80      	cmp	r3, #128	@ 0x80
 800a1f8:	f000 846c 	beq.w	800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2b80      	cmp	r3, #128	@ 0x80
 800a200:	f200 85f3 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2b20      	cmp	r3, #32
 800a208:	d84c      	bhi.n	800a2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	f000 85ec 	beq.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	3b01      	subs	r3, #1
 800a216:	2b1f      	cmp	r3, #31
 800a218:	f200 85e7 	bhi.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a21c:	a201      	add	r2, pc, #4	@ (adr r2, 800a224 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 800a21e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a222:	bf00      	nop
 800a224:	0800a639 	.word	0x0800a639
 800a228:	0800a6a7 	.word	0x0800a6a7
 800a22c:	0800adeb 	.word	0x0800adeb
 800a230:	0800a73b 	.word	0x0800a73b
 800a234:	0800adeb 	.word	0x0800adeb
 800a238:	0800adeb 	.word	0x0800adeb
 800a23c:	0800adeb 	.word	0x0800adeb
 800a240:	0800a7b3 	.word	0x0800a7b3
 800a244:	0800adeb 	.word	0x0800adeb
 800a248:	0800adeb 	.word	0x0800adeb
 800a24c:	0800adeb 	.word	0x0800adeb
 800a250:	0800adeb 	.word	0x0800adeb
 800a254:	0800adeb 	.word	0x0800adeb
 800a258:	0800adeb 	.word	0x0800adeb
 800a25c:	0800adeb 	.word	0x0800adeb
 800a260:	0800a837 	.word	0x0800a837
 800a264:	0800adeb 	.word	0x0800adeb
 800a268:	0800adeb 	.word	0x0800adeb
 800a26c:	0800adeb 	.word	0x0800adeb
 800a270:	0800adeb 	.word	0x0800adeb
 800a274:	0800adeb 	.word	0x0800adeb
 800a278:	0800adeb 	.word	0x0800adeb
 800a27c:	0800adeb 	.word	0x0800adeb
 800a280:	0800adeb 	.word	0x0800adeb
 800a284:	0800adeb 	.word	0x0800adeb
 800a288:	0800adeb 	.word	0x0800adeb
 800a28c:	0800adeb 	.word	0x0800adeb
 800a290:	0800adeb 	.word	0x0800adeb
 800a294:	0800adeb 	.word	0x0800adeb
 800a298:	0800adeb 	.word	0x0800adeb
 800a29c:	0800adeb 	.word	0x0800adeb
 800a2a0:	0800a8b9 	.word	0x0800a8b9
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2b40      	cmp	r3, #64	@ 0x40
 800a2a8:	f000 83e8 	beq.w	800aa7c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800a2ac:	f000 bd9d 	b.w	800adea <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a2b0:	40021000 	.word	0x40021000
 800a2b4:	0003d090 	.word	0x0003d090
 800a2b8:	08017b60 	.word	0x08017b60
 800a2bc:	00f42400 	.word	0x00f42400
 800a2c0:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800a2c4:	69b9      	ldr	r1, [r7, #24]
 800a2c6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800a2ca:	f000 ff93 	bl	800b1f4 <RCCEx_GetSAIxPeriphCLKFreq>
 800a2ce:	61f8      	str	r0, [r7, #28]
      break;
 800a2d0:	f000 bd8e 	b.w	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800a2d4:	69b9      	ldr	r1, [r7, #24]
 800a2d6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800a2da:	f000 ff8b 	bl	800b1f4 <RCCEx_GetSAIxPeriphCLKFreq>
 800a2de:	61f8      	str	r0, [r7, #28]
      break;
 800a2e0:	f000 bd86 	b.w	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800a2e4:	4b9a      	ldr	r3, [pc, #616]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a2e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ea:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800a2ee:	60fb      	str	r3, [r7, #12]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a2f6:	d015      	beq.n	800a324 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a2fe:	f200 8092 	bhi.w	800a426 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a308:	d029      	beq.n	800a35e <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a310:	f200 8089 	bhi.w	800a426 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d07b      	beq.n	800a412 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a320:	d04a      	beq.n	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 800a322:	e080      	b.n	800a426 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800a324:	4b8a      	ldr	r3, [pc, #552]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f003 0302 	and.w	r3, r3, #2
 800a32c:	2b02      	cmp	r3, #2
 800a32e:	d17d      	bne.n	800a42c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800a330:	4b87      	ldr	r3, [pc, #540]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f003 0308 	and.w	r3, r3, #8
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d005      	beq.n	800a348 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 800a33c:	4b84      	ldr	r3, [pc, #528]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	091b      	lsrs	r3, r3, #4
 800a342:	f003 030f 	and.w	r3, r3, #15
 800a346:	e005      	b.n	800a354 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 800a348:	4b81      	ldr	r3, [pc, #516]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a34a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a34e:	0a1b      	lsrs	r3, r3, #8
 800a350:	f003 030f 	and.w	r3, r3, #15
 800a354:	4a7f      	ldr	r2, [pc, #508]	@ (800a554 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a35a:	61fb      	str	r3, [r7, #28]
          break;
 800a35c:	e066      	b.n	800a42c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800a35e:	4b7c      	ldr	r3, [pc, #496]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a366:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a36a:	d162      	bne.n	800a432 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800a36c:	4b78      	ldr	r3, [pc, #480]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a36e:	68db      	ldr	r3, [r3, #12]
 800a370:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a374:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a378:	d15b      	bne.n	800a432 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a37a:	4b75      	ldr	r3, [pc, #468]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a37c:	68db      	ldr	r3, [r3, #12]
 800a37e:	0a1b      	lsrs	r3, r3, #8
 800a380:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a384:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a386:	69bb      	ldr	r3, [r7, #24]
 800a388:	68ba      	ldr	r2, [r7, #8]
 800a38a:	fb03 f202 	mul.w	r2, r3, r2
 800a38e:	4b70      	ldr	r3, [pc, #448]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a390:	68db      	ldr	r3, [r3, #12]
 800a392:	091b      	lsrs	r3, r3, #4
 800a394:	f003 030f 	and.w	r3, r3, #15
 800a398:	3301      	adds	r3, #1
 800a39a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a39e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800a3a0:	4b6b      	ldr	r3, [pc, #428]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a3a2:	68db      	ldr	r3, [r3, #12]
 800a3a4:	0d5b      	lsrs	r3, r3, #21
 800a3a6:	f003 0303 	and.w	r3, r3, #3
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	005b      	lsls	r3, r3, #1
 800a3ae:	69ba      	ldr	r2, [r7, #24]
 800a3b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3b4:	61fb      	str	r3, [r7, #28]
          break;
 800a3b6:	e03c      	b.n	800a432 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800a3b8:	4b65      	ldr	r3, [pc, #404]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a3c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3c4:	d138      	bne.n	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800a3c6:	4b62      	ldr	r3, [pc, #392]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a3c8:	691b      	ldr	r3, [r3, #16]
 800a3ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a3ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a3d2:	d131      	bne.n	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a3d4:	4b5e      	ldr	r3, [pc, #376]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a3d6:	691b      	ldr	r3, [r3, #16]
 800a3d8:	0a1b      	lsrs	r3, r3, #8
 800a3da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a3de:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800a3e0:	69bb      	ldr	r3, [r7, #24]
 800a3e2:	68ba      	ldr	r2, [r7, #8]
 800a3e4:	fb03 f202 	mul.w	r2, r3, r2
 800a3e8:	4b59      	ldr	r3, [pc, #356]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a3ea:	691b      	ldr	r3, [r3, #16]
 800a3ec:	091b      	lsrs	r3, r3, #4
 800a3ee:	f003 030f 	and.w	r3, r3, #15
 800a3f2:	3301      	adds	r3, #1
 800a3f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3f8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800a3fa:	4b55      	ldr	r3, [pc, #340]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a3fc:	691b      	ldr	r3, [r3, #16]
 800a3fe:	0d5b      	lsrs	r3, r3, #21
 800a400:	f003 0303 	and.w	r3, r3, #3
 800a404:	3301      	adds	r3, #1
 800a406:	005b      	lsls	r3, r3, #1
 800a408:	69ba      	ldr	r2, [r7, #24]
 800a40a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a40e:	61fb      	str	r3, [r7, #28]
          break;
 800a410:	e012      	b.n	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800a412:	4b4f      	ldr	r3, [pc, #316]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a414:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a418:	f003 0302 	and.w	r3, r3, #2
 800a41c:	2b02      	cmp	r3, #2
 800a41e:	d10e      	bne.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 800a420:	4b4d      	ldr	r3, [pc, #308]	@ (800a558 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800a422:	61fb      	str	r3, [r7, #28]
          break;
 800a424:	e00b      	b.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800a426:	bf00      	nop
 800a428:	f000 bce2 	b.w	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a42c:	bf00      	nop
 800a42e:	f000 bcdf 	b.w	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a432:	bf00      	nop
 800a434:	f000 bcdc 	b.w	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a438:	bf00      	nop
 800a43a:	f000 bcd9 	b.w	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a43e:	bf00      	nop
        break;
 800a440:	f000 bcd6 	b.w	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 800a444:	4b42      	ldr	r3, [pc, #264]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a446:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a44a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a44e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a452:	d13d      	bne.n	800a4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800a454:	4b3e      	ldr	r3, [pc, #248]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a45c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a460:	f040 84c5 	bne.w	800adee <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 800a464:	4b3a      	ldr	r3, [pc, #232]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a466:	68db      	ldr	r3, [r3, #12]
 800a468:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a46c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a470:	f040 84bd 	bne.w	800adee <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a474:	4b36      	ldr	r3, [pc, #216]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a476:	68db      	ldr	r3, [r3, #12]
 800a478:	0a1b      	lsrs	r3, r3, #8
 800a47a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a47e:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a480:	69bb      	ldr	r3, [r7, #24]
 800a482:	68ba      	ldr	r2, [r7, #8]
 800a484:	fb03 f202 	mul.w	r2, r3, r2
 800a488:	4b31      	ldr	r3, [pc, #196]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a48a:	68db      	ldr	r3, [r3, #12]
 800a48c:	091b      	lsrs	r3, r3, #4
 800a48e:	f003 030f 	and.w	r3, r3, #15
 800a492:	3301      	adds	r3, #1
 800a494:	fbb2 f3f3 	udiv	r3, r2, r3
 800a498:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800a49a:	4b2d      	ldr	r3, [pc, #180]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a49c:	68db      	ldr	r3, [r3, #12]
 800a49e:	0edb      	lsrs	r3, r3, #27
 800a4a0:	f003 031f 	and.w	r3, r3, #31
 800a4a4:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d10a      	bne.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800a4ac:	4b28      	ldr	r3, [pc, #160]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a4ae:	68db      	ldr	r3, [r3, #12]
 800a4b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d002      	beq.n	800a4be <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 800a4b8:	2311      	movs	r3, #17
 800a4ba:	617b      	str	r3, [r7, #20]
 800a4bc:	e001      	b.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 800a4be:	2307      	movs	r3, #7
 800a4c0:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 800a4c2:	69ba      	ldr	r2, [r7, #24]
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4ca:	61fb      	str	r3, [r7, #28]
      break;
 800a4cc:	f000 bc8f 	b.w	800adee <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800a4d0:	4b1f      	ldr	r3, [pc, #124]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a4d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4d6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800a4da:	60fb      	str	r3, [r7, #12]
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a4e2:	d016      	beq.n	800a512 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a4ea:	f200 809b 	bhi.w	800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a4f4:	d032      	beq.n	800a55c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a4fc:	f200 8092 	bhi.w	800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	2b00      	cmp	r3, #0
 800a504:	f000 8084 	beq.w	800a610 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a50e:	d052      	beq.n	800a5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 800a510:	e088      	b.n	800a624 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800a512:	4b0f      	ldr	r3, [pc, #60]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f003 0302 	and.w	r3, r3, #2
 800a51a:	2b02      	cmp	r3, #2
 800a51c:	f040 8084 	bne.w	800a628 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800a520:	4b0b      	ldr	r3, [pc, #44]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f003 0308 	and.w	r3, r3, #8
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d005      	beq.n	800a538 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800a52c:	4b08      	ldr	r3, [pc, #32]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	091b      	lsrs	r3, r3, #4
 800a532:	f003 030f 	and.w	r3, r3, #15
 800a536:	e005      	b.n	800a544 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 800a538:	4b05      	ldr	r3, [pc, #20]	@ (800a550 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a53a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a53e:	0a1b      	lsrs	r3, r3, #8
 800a540:	f003 030f 	and.w	r3, r3, #15
 800a544:	4a03      	ldr	r2, [pc, #12]	@ (800a554 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a54a:	61fb      	str	r3, [r7, #28]
          break;
 800a54c:	e06c      	b.n	800a628 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 800a54e:	bf00      	nop
 800a550:	40021000 	.word	0x40021000
 800a554:	08017b60 	.word	0x08017b60
 800a558:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800a55c:	4ba5      	ldr	r3, [pc, #660]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a564:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a568:	d160      	bne.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800a56a:	4ba2      	ldr	r3, [pc, #648]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a56c:	68db      	ldr	r3, [r3, #12]
 800a56e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a572:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a576:	d159      	bne.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a578:	4b9e      	ldr	r3, [pc, #632]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a57a:	68db      	ldr	r3, [r3, #12]
 800a57c:	0a1b      	lsrs	r3, r3, #8
 800a57e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a582:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a584:	69bb      	ldr	r3, [r7, #24]
 800a586:	68ba      	ldr	r2, [r7, #8]
 800a588:	fb03 f202 	mul.w	r2, r3, r2
 800a58c:	4b99      	ldr	r3, [pc, #612]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a58e:	68db      	ldr	r3, [r3, #12]
 800a590:	091b      	lsrs	r3, r3, #4
 800a592:	f003 030f 	and.w	r3, r3, #15
 800a596:	3301      	adds	r3, #1
 800a598:	fbb2 f3f3 	udiv	r3, r2, r3
 800a59c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800a59e:	4b95      	ldr	r3, [pc, #596]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a5a0:	68db      	ldr	r3, [r3, #12]
 800a5a2:	0d5b      	lsrs	r3, r3, #21
 800a5a4:	f003 0303 	and.w	r3, r3, #3
 800a5a8:	3301      	adds	r3, #1
 800a5aa:	005b      	lsls	r3, r3, #1
 800a5ac:	69ba      	ldr	r2, [r7, #24]
 800a5ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5b2:	61fb      	str	r3, [r7, #28]
          break;
 800a5b4:	e03a      	b.n	800a62c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800a5b6:	4b8f      	ldr	r3, [pc, #572]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a5be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a5c2:	d135      	bne.n	800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800a5c4:	4b8b      	ldr	r3, [pc, #556]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a5c6:	691b      	ldr	r3, [r3, #16]
 800a5c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a5cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5d0:	d12e      	bne.n	800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a5d2:	4b88      	ldr	r3, [pc, #544]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a5d4:	691b      	ldr	r3, [r3, #16]
 800a5d6:	0a1b      	lsrs	r3, r3, #8
 800a5d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5dc:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800a5de:	69bb      	ldr	r3, [r7, #24]
 800a5e0:	68ba      	ldr	r2, [r7, #8]
 800a5e2:	fb03 f202 	mul.w	r2, r3, r2
 800a5e6:	4b83      	ldr	r3, [pc, #524]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a5e8:	691b      	ldr	r3, [r3, #16]
 800a5ea:	091b      	lsrs	r3, r3, #4
 800a5ec:	f003 030f 	and.w	r3, r3, #15
 800a5f0:	3301      	adds	r3, #1
 800a5f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5f6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800a5f8:	4b7e      	ldr	r3, [pc, #504]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a5fa:	691b      	ldr	r3, [r3, #16]
 800a5fc:	0d5b      	lsrs	r3, r3, #21
 800a5fe:	f003 0303 	and.w	r3, r3, #3
 800a602:	3301      	adds	r3, #1
 800a604:	005b      	lsls	r3, r3, #1
 800a606:	69ba      	ldr	r2, [r7, #24]
 800a608:	fbb2 f3f3 	udiv	r3, r2, r3
 800a60c:	61fb      	str	r3, [r7, #28]
          break;
 800a60e:	e00f      	b.n	800a630 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800a610:	4b78      	ldr	r3, [pc, #480]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a612:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a616:	f003 0302 	and.w	r3, r3, #2
 800a61a:	2b02      	cmp	r3, #2
 800a61c:	d10a      	bne.n	800a634 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 800a61e:	4b76      	ldr	r3, [pc, #472]	@ (800a7f8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800a620:	61fb      	str	r3, [r7, #28]
          break;
 800a622:	e007      	b.n	800a634 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 800a624:	bf00      	nop
 800a626:	e3e2      	b.n	800adee <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800a628:	bf00      	nop
 800a62a:	e3e0      	b.n	800adee <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800a62c:	bf00      	nop
 800a62e:	e3de      	b.n	800adee <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800a630:	bf00      	nop
 800a632:	e3dc      	b.n	800adee <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800a634:	bf00      	nop
      break;
 800a636:	e3da      	b.n	800adee <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800a638:	4b6e      	ldr	r3, [pc, #440]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a63a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a63e:	f003 0303 	and.w	r3, r3, #3
 800a642:	60fb      	str	r3, [r7, #12]
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2b03      	cmp	r3, #3
 800a648:	d827      	bhi.n	800a69a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800a64a:	a201      	add	r2, pc, #4	@ (adr r2, 800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 800a64c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a650:	0800a661 	.word	0x0800a661
 800a654:	0800a669 	.word	0x0800a669
 800a658:	0800a671 	.word	0x0800a671
 800a65c:	0800a685 	.word	0x0800a685
          frequency = HAL_RCC_GetPCLK2Freq();
 800a660:	f7ff f8a8 	bl	80097b4 <HAL_RCC_GetPCLK2Freq>
 800a664:	61f8      	str	r0, [r7, #28]
          break;
 800a666:	e01d      	b.n	800a6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 800a668:	f7fe fff6 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800a66c:	61f8      	str	r0, [r7, #28]
          break;
 800a66e:	e019      	b.n	800a6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a670:	4b60      	ldr	r3, [pc, #384]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a678:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a67c:	d10f      	bne.n	800a69e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 800a67e:	4b5f      	ldr	r3, [pc, #380]	@ (800a7fc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800a680:	61fb      	str	r3, [r7, #28]
          break;
 800a682:	e00c      	b.n	800a69e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a684:	4b5b      	ldr	r3, [pc, #364]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a68a:	f003 0302 	and.w	r3, r3, #2
 800a68e:	2b02      	cmp	r3, #2
 800a690:	d107      	bne.n	800a6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 800a692:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a696:	61fb      	str	r3, [r7, #28]
          break;
 800a698:	e003      	b.n	800a6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 800a69a:	bf00      	nop
 800a69c:	e3a8      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a69e:	bf00      	nop
 800a6a0:	e3a6      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a6a2:	bf00      	nop
        break;
 800a6a4:	e3a4      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800a6a6:	4b53      	ldr	r3, [pc, #332]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a6a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6ac:	f003 030c 	and.w	r3, r3, #12
 800a6b0:	60fb      	str	r3, [r7, #12]
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2b0c      	cmp	r3, #12
 800a6b6:	d83a      	bhi.n	800a72e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a6b8:	a201      	add	r2, pc, #4	@ (adr r2, 800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 800a6ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6be:	bf00      	nop
 800a6c0:	0800a6f5 	.word	0x0800a6f5
 800a6c4:	0800a72f 	.word	0x0800a72f
 800a6c8:	0800a72f 	.word	0x0800a72f
 800a6cc:	0800a72f 	.word	0x0800a72f
 800a6d0:	0800a6fd 	.word	0x0800a6fd
 800a6d4:	0800a72f 	.word	0x0800a72f
 800a6d8:	0800a72f 	.word	0x0800a72f
 800a6dc:	0800a72f 	.word	0x0800a72f
 800a6e0:	0800a705 	.word	0x0800a705
 800a6e4:	0800a72f 	.word	0x0800a72f
 800a6e8:	0800a72f 	.word	0x0800a72f
 800a6ec:	0800a72f 	.word	0x0800a72f
 800a6f0:	0800a719 	.word	0x0800a719
          frequency = HAL_RCC_GetPCLK1Freq();
 800a6f4:	f7ff f848 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800a6f8:	61f8      	str	r0, [r7, #28]
          break;
 800a6fa:	e01d      	b.n	800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 800a6fc:	f7fe ffac 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800a700:	61f8      	str	r0, [r7, #28]
          break;
 800a702:	e019      	b.n	800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a704:	4b3b      	ldr	r3, [pc, #236]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a70c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a710:	d10f      	bne.n	800a732 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 800a712:	4b3a      	ldr	r3, [pc, #232]	@ (800a7fc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800a714:	61fb      	str	r3, [r7, #28]
          break;
 800a716:	e00c      	b.n	800a732 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a718:	4b36      	ldr	r3, [pc, #216]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a71a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a71e:	f003 0302 	and.w	r3, r3, #2
 800a722:	2b02      	cmp	r3, #2
 800a724:	d107      	bne.n	800a736 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 800a726:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a72a:	61fb      	str	r3, [r7, #28]
          break;
 800a72c:	e003      	b.n	800a736 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 800a72e:	bf00      	nop
 800a730:	e35e      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a732:	bf00      	nop
 800a734:	e35c      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a736:	bf00      	nop
        break;
 800a738:	e35a      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800a73a:	4b2e      	ldr	r3, [pc, #184]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a73c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a740:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a744:	60fb      	str	r3, [r7, #12]
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	2b30      	cmp	r3, #48	@ 0x30
 800a74a:	d021      	beq.n	800a790 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2b30      	cmp	r3, #48	@ 0x30
 800a750:	d829      	bhi.n	800a7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	2b20      	cmp	r3, #32
 800a756:	d011      	beq.n	800a77c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	2b20      	cmp	r3, #32
 800a75c:	d823      	bhi.n	800a7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d003      	beq.n	800a76c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2b10      	cmp	r3, #16
 800a768:	d004      	beq.n	800a774 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 800a76a:	e01c      	b.n	800a7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a76c:	f7ff f80c 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800a770:	61f8      	str	r0, [r7, #28]
          break;
 800a772:	e01d      	b.n	800a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800a774:	f7fe ff70 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800a778:	61f8      	str	r0, [r7, #28]
          break;
 800a77a:	e019      	b.n	800a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a77c:	4b1d      	ldr	r3, [pc, #116]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a784:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a788:	d10f      	bne.n	800a7aa <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 800a78a:	4b1c      	ldr	r3, [pc, #112]	@ (800a7fc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800a78c:	61fb      	str	r3, [r7, #28]
          break;
 800a78e:	e00c      	b.n	800a7aa <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a790:	4b18      	ldr	r3, [pc, #96]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a796:	f003 0302 	and.w	r3, r3, #2
 800a79a:	2b02      	cmp	r3, #2
 800a79c:	d107      	bne.n	800a7ae <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 800a79e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a7a2:	61fb      	str	r3, [r7, #28]
          break;
 800a7a4:	e003      	b.n	800a7ae <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800a7a6:	bf00      	nop
 800a7a8:	e322      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a7aa:	bf00      	nop
 800a7ac:	e320      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a7ae:	bf00      	nop
        break;
 800a7b0:	e31e      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800a7b2:	4b10      	ldr	r3, [pc, #64]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a7b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7b8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a7bc:	60fb      	str	r3, [r7, #12]
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7c2:	d027      	beq.n	800a814 <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7c8:	d82f      	bhi.n	800a82a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2b80      	cmp	r3, #128	@ 0x80
 800a7ce:	d017      	beq.n	800a800 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	2b80      	cmp	r3, #128	@ 0x80
 800a7d4:	d829      	bhi.n	800a82a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d003      	beq.n	800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	2b40      	cmp	r3, #64	@ 0x40
 800a7e0:	d004      	beq.n	800a7ec <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 800a7e2:	e022      	b.n	800a82a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a7e4:	f7fe ffd0 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800a7e8:	61f8      	str	r0, [r7, #28]
          break;
 800a7ea:	e023      	b.n	800a834 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 800a7ec:	f7fe ff34 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800a7f0:	61f8      	str	r0, [r7, #28]
          break;
 800a7f2:	e01f      	b.n	800a834 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 800a7f4:	40021000 	.word	0x40021000
 800a7f8:	02dc6c00 	.word	0x02dc6c00
 800a7fc:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a800:	4b9b      	ldr	r3, [pc, #620]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a808:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a80c:	d10f      	bne.n	800a82e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 800a80e:	4b99      	ldr	r3, [pc, #612]	@ (800aa74 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a810:	61fb      	str	r3, [r7, #28]
          break;
 800a812:	e00c      	b.n	800a82e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a814:	4b96      	ldr	r3, [pc, #600]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a81a:	f003 0302 	and.w	r3, r3, #2
 800a81e:	2b02      	cmp	r3, #2
 800a820:	d107      	bne.n	800a832 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 800a822:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a826:	61fb      	str	r3, [r7, #28]
          break;
 800a828:	e003      	b.n	800a832 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 800a82a:	bf00      	nop
 800a82c:	e2e0      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a82e:	bf00      	nop
 800a830:	e2de      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a832:	bf00      	nop
        break;
 800a834:	e2dc      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800a836:	4b8e      	ldr	r3, [pc, #568]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a83c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a840:	60fb      	str	r3, [r7, #12]
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a848:	d025      	beq.n	800a896 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a850:	d82c      	bhi.n	800a8ac <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a858:	d013      	beq.n	800a882 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a860:	d824      	bhi.n	800a8ac <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d004      	beq.n	800a872 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a86e:	d004      	beq.n	800a87a <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 800a870:	e01c      	b.n	800a8ac <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a872:	f7fe ff89 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800a876:	61f8      	str	r0, [r7, #28]
          break;
 800a878:	e01d      	b.n	800a8b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800a87a:	f7fe feed 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800a87e:	61f8      	str	r0, [r7, #28]
          break;
 800a880:	e019      	b.n	800a8b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a882:	4b7b      	ldr	r3, [pc, #492]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a88a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a88e:	d10f      	bne.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 800a890:	4b78      	ldr	r3, [pc, #480]	@ (800aa74 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a892:	61fb      	str	r3, [r7, #28]
          break;
 800a894:	e00c      	b.n	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a896:	4b76      	ldr	r3, [pc, #472]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a89c:	f003 0302 	and.w	r3, r3, #2
 800a8a0:	2b02      	cmp	r3, #2
 800a8a2:	d107      	bne.n	800a8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 800a8a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a8a8:	61fb      	str	r3, [r7, #28]
          break;
 800a8aa:	e003      	b.n	800a8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 800a8ac:	bf00      	nop
 800a8ae:	e29f      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a8b0:	bf00      	nop
 800a8b2:	e29d      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a8b4:	bf00      	nop
        break;
 800a8b6:	e29b      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800a8b8:	4b6d      	ldr	r3, [pc, #436]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a8ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8be:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a8c2:	60fb      	str	r3, [r7, #12]
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a8ca:	d025      	beq.n	800a918 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a8d2:	d82c      	bhi.n	800a92e <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a8da:	d013      	beq.n	800a904 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a8e2:	d824      	bhi.n	800a92e <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d004      	beq.n	800a8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a8f0:	d004      	beq.n	800a8fc <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 800a8f2:	e01c      	b.n	800a92e <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a8f4:	f7fe ff48 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800a8f8:	61f8      	str	r0, [r7, #28]
          break;
 800a8fa:	e01d      	b.n	800a938 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 800a8fc:	f7fe feac 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800a900:	61f8      	str	r0, [r7, #28]
          break;
 800a902:	e019      	b.n	800a938 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a904:	4b5a      	ldr	r3, [pc, #360]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a90c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a910:	d10f      	bne.n	800a932 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 800a912:	4b58      	ldr	r3, [pc, #352]	@ (800aa74 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a914:	61fb      	str	r3, [r7, #28]
          break;
 800a916:	e00c      	b.n	800a932 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a918:	4b55      	ldr	r3, [pc, #340]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a91a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a91e:	f003 0302 	and.w	r3, r3, #2
 800a922:	2b02      	cmp	r3, #2
 800a924:	d107      	bne.n	800a936 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 800a926:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a92a:	61fb      	str	r3, [r7, #28]
          break;
 800a92c:	e003      	b.n	800a936 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 800a92e:	bf00      	nop
 800a930:	e25e      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a932:	bf00      	nop
 800a934:	e25c      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a936:	bf00      	nop
        break;
 800a938:	e25a      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a93a:	4b4d      	ldr	r3, [pc, #308]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a93c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a940:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a944:	60fb      	str	r3, [r7, #12]
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a94c:	d007      	beq.n	800a95e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a954:	d12f      	bne.n	800a9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800a956:	f7fe fe7f 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800a95a:	61f8      	str	r0, [r7, #28]
          break;
 800a95c:	e02e      	b.n	800a9bc <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800a95e:	4b44      	ldr	r3, [pc, #272]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a966:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a96a:	d126      	bne.n	800a9ba <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 800a96c:	4b40      	ldr	r3, [pc, #256]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a96e:	691b      	ldr	r3, [r3, #16]
 800a970:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a974:	2b00      	cmp	r3, #0
 800a976:	d020      	beq.n	800a9ba <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a978:	4b3d      	ldr	r3, [pc, #244]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a97a:	691b      	ldr	r3, [r3, #16]
 800a97c:	0a1b      	lsrs	r3, r3, #8
 800a97e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a982:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800a984:	69bb      	ldr	r3, [r7, #24]
 800a986:	68ba      	ldr	r2, [r7, #8]
 800a988:	fb03 f202 	mul.w	r2, r3, r2
 800a98c:	4b38      	ldr	r3, [pc, #224]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a98e:	691b      	ldr	r3, [r3, #16]
 800a990:	091b      	lsrs	r3, r3, #4
 800a992:	f003 030f 	and.w	r3, r3, #15
 800a996:	3301      	adds	r3, #1
 800a998:	fbb2 f3f3 	udiv	r3, r2, r3
 800a99c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800a99e:	4b34      	ldr	r3, [pc, #208]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a9a0:	691b      	ldr	r3, [r3, #16]
 800a9a2:	0e5b      	lsrs	r3, r3, #25
 800a9a4:	f003 0303 	and.w	r3, r3, #3
 800a9a8:	3301      	adds	r3, #1
 800a9aa:	005b      	lsls	r3, r3, #1
 800a9ac:	69ba      	ldr	r2, [r7, #24]
 800a9ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9b2:	61fb      	str	r3, [r7, #28]
          break;
 800a9b4:	e001      	b.n	800a9ba <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 800a9b6:	bf00      	nop
 800a9b8:	e21a      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a9ba:	bf00      	nop
        break;
 800a9bc:	e218      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800a9be:	4b2c      	ldr	r3, [pc, #176]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a9c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a9c4:	f003 0304 	and.w	r3, r3, #4
 800a9c8:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d103      	bne.n	800a9d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 800a9d0:	f7fe fef0 	bl	80097b4 <HAL_RCC_GetPCLK2Freq>
 800a9d4:	61f8      	str	r0, [r7, #28]
        break;
 800a9d6:	e20b      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 800a9d8:	f7fe fe3e 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800a9dc:	61f8      	str	r0, [r7, #28]
        break;
 800a9de:	e207      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 800a9e0:	4b23      	ldr	r3, [pc, #140]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a9e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a9e6:	f003 0318 	and.w	r3, r3, #24
 800a9ea:	60fb      	str	r3, [r7, #12]
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	2b10      	cmp	r3, #16
 800a9f0:	d010      	beq.n	800aa14 <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	2b10      	cmp	r3, #16
 800a9f6:	d834      	bhi.n	800aa62 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d003      	beq.n	800aa06 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	2b08      	cmp	r3, #8
 800aa02:	d024      	beq.n	800aa4e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 800aa04:	e02d      	b.n	800aa62 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800aa06:	69b9      	ldr	r1, [r7, #24]
 800aa08:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800aa0c:	f000 fbf2 	bl	800b1f4 <RCCEx_GetSAIxPeriphCLKFreq>
 800aa10:	61f8      	str	r0, [r7, #28]
          break;
 800aa12:	e02b      	b.n	800aa6c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800aa14:	4b16      	ldr	r3, [pc, #88]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	f003 0302 	and.w	r3, r3, #2
 800aa1c:	2b02      	cmp	r3, #2
 800aa1e:	d122      	bne.n	800aa66 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800aa20:	4b13      	ldr	r3, [pc, #76]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f003 0308 	and.w	r3, r3, #8
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d005      	beq.n	800aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800aa2c:	4b10      	ldr	r3, [pc, #64]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	091b      	lsrs	r3, r3, #4
 800aa32:	f003 030f 	and.w	r3, r3, #15
 800aa36:	e005      	b.n	800aa44 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 800aa38:	4b0d      	ldr	r3, [pc, #52]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800aa3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800aa3e:	0a1b      	lsrs	r3, r3, #8
 800aa40:	f003 030f 	and.w	r3, r3, #15
 800aa44:	4a0c      	ldr	r2, [pc, #48]	@ (800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800aa46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa4a:	61fb      	str	r3, [r7, #28]
          break;
 800aa4c:	e00b      	b.n	800aa66 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aa4e:	4b08      	ldr	r3, [pc, #32]	@ (800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aa56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa5a:	d106      	bne.n	800aa6a <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 800aa5c:	4b05      	ldr	r3, [pc, #20]	@ (800aa74 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800aa5e:	61fb      	str	r3, [r7, #28]
          break;
 800aa60:	e003      	b.n	800aa6a <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 800aa62:	bf00      	nop
 800aa64:	e1c4      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800aa66:	bf00      	nop
 800aa68:	e1c2      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800aa6a:	bf00      	nop
        break;
 800aa6c:	e1c0      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 800aa6e:	bf00      	nop
 800aa70:	40021000 	.word	0x40021000
 800aa74:	00f42400 	.word	0x00f42400
 800aa78:	08017b60 	.word	0x08017b60
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800aa7c:	4b96      	ldr	r3, [pc, #600]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800aa7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa82:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800aa86:	60fb      	str	r3, [r7, #12]
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa8e:	d013      	beq.n	800aab8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa96:	d819      	bhi.n	800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d004      	beq.n	800aaa8 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aaa4:	d004      	beq.n	800aab0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 800aaa6:	e011      	b.n	800aacc <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800aaa8:	f7fe fe6e 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800aaac:	61f8      	str	r0, [r7, #28]
          break;
 800aaae:	e010      	b.n	800aad2 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 800aab0:	f7fe fdd2 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800aab4:	61f8      	str	r0, [r7, #28]
          break;
 800aab6:	e00c      	b.n	800aad2 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aab8:	4b87      	ldr	r3, [pc, #540]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aac0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aac4:	d104      	bne.n	800aad0 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 800aac6:	4b85      	ldr	r3, [pc, #532]	@ (800acdc <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800aac8:	61fb      	str	r3, [r7, #28]
          break;
 800aaca:	e001      	b.n	800aad0 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 800aacc:	bf00      	nop
 800aace:	e18f      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800aad0:	bf00      	nop
        break;
 800aad2:	e18d      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800aad4:	4b80      	ldr	r3, [pc, #512]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800aad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aada:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800aade:	60fb      	str	r3, [r7, #12]
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aae6:	d013      	beq.n	800ab10 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aaee:	d819      	bhi.n	800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d004      	beq.n	800ab00 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aafc:	d004      	beq.n	800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 800aafe:	e011      	b.n	800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ab00:	f7fe fe42 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800ab04:	61f8      	str	r0, [r7, #28]
          break;
 800ab06:	e010      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 800ab08:	f7fe fda6 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800ab0c:	61f8      	str	r0, [r7, #28]
          break;
 800ab0e:	e00c      	b.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ab10:	4b71      	ldr	r3, [pc, #452]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab1c:	d104      	bne.n	800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 800ab1e:	4b6f      	ldr	r3, [pc, #444]	@ (800acdc <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800ab20:	61fb      	str	r3, [r7, #28]
          break;
 800ab22:	e001      	b.n	800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 800ab24:	bf00      	nop
 800ab26:	e163      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ab28:	bf00      	nop
        break;
 800ab2a:	e161      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800ab2c:	4b6a      	ldr	r3, [pc, #424]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ab2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab32:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ab36:	60fb      	str	r3, [r7, #12]
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab3e:	d013      	beq.n	800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab46:	d819      	bhi.n	800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d004      	beq.n	800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab54:	d004      	beq.n	800ab60 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 800ab56:	e011      	b.n	800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ab58:	f7fe fe16 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800ab5c:	61f8      	str	r0, [r7, #28]
          break;
 800ab5e:	e010      	b.n	800ab82 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 800ab60:	f7fe fd7a 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800ab64:	61f8      	str	r0, [r7, #28]
          break;
 800ab66:	e00c      	b.n	800ab82 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ab68:	4b5b      	ldr	r3, [pc, #364]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab74:	d104      	bne.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 800ab76:	4b59      	ldr	r3, [pc, #356]	@ (800acdc <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800ab78:	61fb      	str	r3, [r7, #28]
          break;
 800ab7a:	e001      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 800ab7c:	bf00      	nop
 800ab7e:	e137      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ab80:	bf00      	nop
        break;
 800ab82:	e135      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800ab84:	4b54      	ldr	r3, [pc, #336]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ab86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ab8a:	f003 0303 	and.w	r3, r3, #3
 800ab8e:	60fb      	str	r3, [r7, #12]
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2b02      	cmp	r3, #2
 800ab94:	d011      	beq.n	800abba <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	2b02      	cmp	r3, #2
 800ab9a:	d818      	bhi.n	800abce <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d003      	beq.n	800abaa <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	d004      	beq.n	800abb2 <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 800aba8:	e011      	b.n	800abce <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800abaa:	f7fe fded 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800abae:	61f8      	str	r0, [r7, #28]
          break;
 800abb0:	e010      	b.n	800abd4 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 800abb2:	f7fe fd51 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800abb6:	61f8      	str	r0, [r7, #28]
          break;
 800abb8:	e00c      	b.n	800abd4 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800abba:	4b47      	ldr	r3, [pc, #284]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800abc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abc6:	d104      	bne.n	800abd2 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 800abc8:	4b44      	ldr	r3, [pc, #272]	@ (800acdc <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800abca:	61fb      	str	r3, [r7, #28]
          break;
 800abcc:	e001      	b.n	800abd2 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 800abce:	bf00      	nop
 800abd0:	e10e      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800abd2:	bf00      	nop
        break;
 800abd4:	e10c      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800abd6:	4b40      	ldr	r3, [pc, #256]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800abd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abdc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800abe0:	60fb      	str	r3, [r7, #12]
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800abe8:	d02c      	beq.n	800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800abf0:	d833      	bhi.n	800ac5a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800abf8:	d01a      	beq.n	800ac30 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ac00:	d82b      	bhi.n	800ac5a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d004      	beq.n	800ac12 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ac0e:	d004      	beq.n	800ac1a <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 800ac10:	e023      	b.n	800ac5a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ac12:	f7fe fdb9 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800ac16:	61f8      	str	r0, [r7, #28]
          break;
 800ac18:	e026      	b.n	800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800ac1a:	4b2f      	ldr	r3, [pc, #188]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ac1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ac20:	f003 0302 	and.w	r3, r3, #2
 800ac24:	2b02      	cmp	r3, #2
 800ac26:	d11a      	bne.n	800ac5e <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 800ac28:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ac2c:	61fb      	str	r3, [r7, #28]
          break;
 800ac2e:	e016      	b.n	800ac5e <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ac30:	4b29      	ldr	r3, [pc, #164]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ac38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac3c:	d111      	bne.n	800ac62 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 800ac3e:	4b27      	ldr	r3, [pc, #156]	@ (800acdc <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800ac40:	61fb      	str	r3, [r7, #28]
          break;
 800ac42:	e00e      	b.n	800ac62 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ac44:	4b24      	ldr	r3, [pc, #144]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ac46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac4a:	f003 0302 	and.w	r3, r3, #2
 800ac4e:	2b02      	cmp	r3, #2
 800ac50:	d109      	bne.n	800ac66 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 800ac52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac56:	61fb      	str	r3, [r7, #28]
          break;
 800ac58:	e005      	b.n	800ac66 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 800ac5a:	bf00      	nop
 800ac5c:	e0c8      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ac5e:	bf00      	nop
 800ac60:	e0c6      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ac62:	bf00      	nop
 800ac64:	e0c4      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ac66:	bf00      	nop
        break;
 800ac68:	e0c2      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800ac6a:	4b1b      	ldr	r3, [pc, #108]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800ac6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac70:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800ac74:	60fb      	str	r3, [r7, #12]
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ac7c:	d030      	beq.n	800ace0 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ac84:	d837      	bhi.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ac8c:	d01a      	beq.n	800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ac94:	d82f      	bhi.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d004      	beq.n	800aca6 <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aca2:	d004      	beq.n	800acae <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 800aca4:	e027      	b.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 800aca6:	f7fe fd6f 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800acaa:	61f8      	str	r0, [r7, #28]
          break;
 800acac:	e02a      	b.n	800ad04 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800acae:	4b0a      	ldr	r3, [pc, #40]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800acb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800acb4:	f003 0302 	and.w	r3, r3, #2
 800acb8:	2b02      	cmp	r3, #2
 800acba:	d11e      	bne.n	800acfa <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 800acbc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800acc0:	61fb      	str	r3, [r7, #28]
          break;
 800acc2:	e01a      	b.n	800acfa <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800acc4:	4b04      	ldr	r3, [pc, #16]	@ (800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800accc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800acd0:	d115      	bne.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 800acd2:	4b02      	ldr	r3, [pc, #8]	@ (800acdc <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800acd4:	61fb      	str	r3, [r7, #28]
          break;
 800acd6:	e012      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800acd8:	40021000 	.word	0x40021000
 800acdc:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ace0:	4b46      	ldr	r3, [pc, #280]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ace2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ace6:	f003 0302 	and.w	r3, r3, #2
 800acea:	2b02      	cmp	r3, #2
 800acec:	d109      	bne.n	800ad02 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 800acee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800acf2:	61fb      	str	r3, [r7, #28]
          break;
 800acf4:	e005      	b.n	800ad02 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 800acf6:	bf00      	nop
 800acf8:	e07a      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800acfa:	bf00      	nop
 800acfc:	e078      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800acfe:	bf00      	nop
 800ad00:	e076      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ad02:	bf00      	nop
        break;
 800ad04:	e074      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800ad06:	4b3d      	ldr	r3, [pc, #244]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ad08:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ad0c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800ad10:	60fb      	str	r3, [r7, #12]
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ad18:	d02c      	beq.n	800ad74 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ad20:	d855      	bhi.n	800adce <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d004      	beq.n	800ad32 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad2e:	d004      	beq.n	800ad3a <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 800ad30:	e04d      	b.n	800adce <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800ad32:	f7fe fc91 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800ad36:	61f8      	str	r0, [r7, #28]
          break;
 800ad38:	e04e      	b.n	800add8 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800ad3a:	4b30      	ldr	r3, [pc, #192]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f003 0302 	and.w	r3, r3, #2
 800ad42:	2b02      	cmp	r3, #2
 800ad44:	d145      	bne.n	800add2 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800ad46:	4b2d      	ldr	r3, [pc, #180]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	f003 0308 	and.w	r3, r3, #8
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d005      	beq.n	800ad5e <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800ad52:	4b2a      	ldr	r3, [pc, #168]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	091b      	lsrs	r3, r3, #4
 800ad58:	f003 030f 	and.w	r3, r3, #15
 800ad5c:	e005      	b.n	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 800ad5e:	4b27      	ldr	r3, [pc, #156]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ad60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ad64:	0a1b      	lsrs	r3, r3, #8
 800ad66:	f003 030f 	and.w	r3, r3, #15
 800ad6a:	4a25      	ldr	r2, [pc, #148]	@ (800ae00 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 800ad6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad70:	61fb      	str	r3, [r7, #28]
          break;
 800ad72:	e02e      	b.n	800add2 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800ad74:	4b21      	ldr	r3, [pc, #132]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad80:	d129      	bne.n	800add6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800ad82:	4b1e      	ldr	r3, [pc, #120]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ad84:	68db      	ldr	r3, [r3, #12]
 800ad86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ad8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad8e:	d122      	bne.n	800add6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800ad90:	4b1a      	ldr	r3, [pc, #104]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ad92:	68db      	ldr	r3, [r3, #12]
 800ad94:	0a1b      	lsrs	r3, r3, #8
 800ad96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad9a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ad9c:	69bb      	ldr	r3, [r7, #24]
 800ad9e:	68ba      	ldr	r2, [r7, #8]
 800ada0:	fb03 f202 	mul.w	r2, r3, r2
 800ada4:	4b15      	ldr	r3, [pc, #84]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800ada6:	68db      	ldr	r3, [r3, #12]
 800ada8:	091b      	lsrs	r3, r3, #4
 800adaa:	f003 030f 	and.w	r3, r3, #15
 800adae:	3301      	adds	r3, #1
 800adb0:	fbb2 f3f3 	udiv	r3, r2, r3
 800adb4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800adb6:	4b11      	ldr	r3, [pc, #68]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800adb8:	68db      	ldr	r3, [r3, #12]
 800adba:	0d5b      	lsrs	r3, r3, #21
 800adbc:	f003 0303 	and.w	r3, r3, #3
 800adc0:	3301      	adds	r3, #1
 800adc2:	005b      	lsls	r3, r3, #1
 800adc4:	69ba      	ldr	r2, [r7, #24]
 800adc6:	fbb2 f3f3 	udiv	r3, r2, r3
 800adca:	61fb      	str	r3, [r7, #28]
          break;
 800adcc:	e003      	b.n	800add6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 800adce:	bf00      	nop
 800add0:	e00e      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800add2:	bf00      	nop
 800add4:	e00c      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800add6:	bf00      	nop
        break;
 800add8:	e00a      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800adda:	bf00      	nop
 800addc:	e008      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800adde:	bf00      	nop
 800ade0:	e006      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800ade2:	bf00      	nop
 800ade4:	e004      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800ade6:	bf00      	nop
 800ade8:	e002      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800adea:	bf00      	nop
 800adec:	e000      	b.n	800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800adee:	bf00      	nop
    }
  }

  return(frequency);
 800adf0:	69fb      	ldr	r3, [r7, #28]
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3720      	adds	r7, #32
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}
 800adfa:	bf00      	nop
 800adfc:	40021000 	.word	0x40021000
 800ae00:	08017b60 	.word	0x08017b60

0800ae04 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800ae04:	b480      	push	{r7}
 800ae06:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800ae08:	4b05      	ldr	r3, [pc, #20]	@ (800ae20 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	4a04      	ldr	r2, [pc, #16]	@ (800ae20 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800ae0e:	f043 0304 	orr.w	r3, r3, #4
 800ae12:	6013      	str	r3, [r2, #0]
}
 800ae14:	bf00      	nop
 800ae16:	46bd      	mov	sp, r7
 800ae18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1c:	4770      	bx	lr
 800ae1e:	bf00      	nop
 800ae20:	40021000 	.word	0x40021000

0800ae24 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b084      	sub	sp, #16
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
 800ae2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ae2e:	2300      	movs	r3, #0
 800ae30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800ae32:	4b72      	ldr	r3, [pc, #456]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae34:	68db      	ldr	r3, [r3, #12]
 800ae36:	f003 0303 	and.w	r3, r3, #3
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d00e      	beq.n	800ae5c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800ae3e:	4b6f      	ldr	r3, [pc, #444]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae40:	68db      	ldr	r3, [r3, #12]
 800ae42:	f003 0203 	and.w	r2, r3, #3
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d103      	bne.n	800ae56 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
       ||
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d142      	bne.n	800aedc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800ae56:	2301      	movs	r3, #1
 800ae58:	73fb      	strb	r3, [r7, #15]
 800ae5a:	e03f      	b.n	800aedc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	2b03      	cmp	r3, #3
 800ae62:	d018      	beq.n	800ae96 <RCCEx_PLLSAI1_Config+0x72>
 800ae64:	2b03      	cmp	r3, #3
 800ae66:	d825      	bhi.n	800aeb4 <RCCEx_PLLSAI1_Config+0x90>
 800ae68:	2b01      	cmp	r3, #1
 800ae6a:	d002      	beq.n	800ae72 <RCCEx_PLLSAI1_Config+0x4e>
 800ae6c:	2b02      	cmp	r3, #2
 800ae6e:	d009      	beq.n	800ae84 <RCCEx_PLLSAI1_Config+0x60>
 800ae70:	e020      	b.n	800aeb4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800ae72:	4b62      	ldr	r3, [pc, #392]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	f003 0302 	and.w	r3, r3, #2
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d11d      	bne.n	800aeba <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800ae7e:	2301      	movs	r3, #1
 800ae80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ae82:	e01a      	b.n	800aeba <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800ae84:	4b5d      	ldr	r3, [pc, #372]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d116      	bne.n	800aebe <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800ae90:	2301      	movs	r3, #1
 800ae92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ae94:	e013      	b.n	800aebe <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ae96:	4b59      	ldr	r3, [pc, #356]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d10f      	bne.n	800aec2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800aea2:	4b56      	ldr	r3, [pc, #344]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d109      	bne.n	800aec2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800aeae:	2301      	movs	r3, #1
 800aeb0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800aeb2:	e006      	b.n	800aec2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	73fb      	strb	r3, [r7, #15]
      break;
 800aeb8:	e004      	b.n	800aec4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800aeba:	bf00      	nop
 800aebc:	e002      	b.n	800aec4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800aebe:	bf00      	nop
 800aec0:	e000      	b.n	800aec4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800aec2:	bf00      	nop
    }

    if(status == HAL_OK)
 800aec4:	7bfb      	ldrb	r3, [r7, #15]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d108      	bne.n	800aedc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800aeca:	4b4c      	ldr	r3, [pc, #304]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800aecc:	68db      	ldr	r3, [r3, #12]
 800aece:	f023 0203 	bic.w	r2, r3, #3
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	4949      	ldr	r1, [pc, #292]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800aed8:	4313      	orrs	r3, r2
 800aeda:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800aedc:	7bfb      	ldrb	r3, [r7, #15]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	f040 8086 	bne.w	800aff0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800aee4:	4b45      	ldr	r3, [pc, #276]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	4a44      	ldr	r2, [pc, #272]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800aeea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aeee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aef0:	f7fb fb4c 	bl	800658c <HAL_GetTick>
 800aef4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800aef6:	e009      	b.n	800af0c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800aef8:	f7fb fb48 	bl	800658c <HAL_GetTick>
 800aefc:	4602      	mov	r2, r0
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	1ad3      	subs	r3, r2, r3
 800af02:	2b02      	cmp	r3, #2
 800af04:	d902      	bls.n	800af0c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800af06:	2303      	movs	r3, #3
 800af08:	73fb      	strb	r3, [r7, #15]
        break;
 800af0a:	e005      	b.n	800af18 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800af0c:	4b3b      	ldr	r3, [pc, #236]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af14:	2b00      	cmp	r3, #0
 800af16:	d1ef      	bne.n	800aef8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800af18:	7bfb      	ldrb	r3, [r7, #15]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d168      	bne.n	800aff0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d113      	bne.n	800af4c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af24:	4b35      	ldr	r3, [pc, #212]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800af26:	691a      	ldr	r2, [r3, #16]
 800af28:	4b35      	ldr	r3, [pc, #212]	@ (800b000 <RCCEx_PLLSAI1_Config+0x1dc>)
 800af2a:	4013      	ands	r3, r2
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	6892      	ldr	r2, [r2, #8]
 800af30:	0211      	lsls	r1, r2, #8
 800af32:	687a      	ldr	r2, [r7, #4]
 800af34:	68d2      	ldr	r2, [r2, #12]
 800af36:	06d2      	lsls	r2, r2, #27
 800af38:	4311      	orrs	r1, r2
 800af3a:	687a      	ldr	r2, [r7, #4]
 800af3c:	6852      	ldr	r2, [r2, #4]
 800af3e:	3a01      	subs	r2, #1
 800af40:	0112      	lsls	r2, r2, #4
 800af42:	430a      	orrs	r2, r1
 800af44:	492d      	ldr	r1, [pc, #180]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800af46:	4313      	orrs	r3, r2
 800af48:	610b      	str	r3, [r1, #16]
 800af4a:	e02d      	b.n	800afa8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	2b01      	cmp	r3, #1
 800af50:	d115      	bne.n	800af7e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af52:	4b2a      	ldr	r3, [pc, #168]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800af54:	691a      	ldr	r2, [r3, #16]
 800af56:	4b2b      	ldr	r3, [pc, #172]	@ (800b004 <RCCEx_PLLSAI1_Config+0x1e0>)
 800af58:	4013      	ands	r3, r2
 800af5a:	687a      	ldr	r2, [r7, #4]
 800af5c:	6892      	ldr	r2, [r2, #8]
 800af5e:	0211      	lsls	r1, r2, #8
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	6912      	ldr	r2, [r2, #16]
 800af64:	0852      	lsrs	r2, r2, #1
 800af66:	3a01      	subs	r2, #1
 800af68:	0552      	lsls	r2, r2, #21
 800af6a:	4311      	orrs	r1, r2
 800af6c:	687a      	ldr	r2, [r7, #4]
 800af6e:	6852      	ldr	r2, [r2, #4]
 800af70:	3a01      	subs	r2, #1
 800af72:	0112      	lsls	r2, r2, #4
 800af74:	430a      	orrs	r2, r1
 800af76:	4921      	ldr	r1, [pc, #132]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800af78:	4313      	orrs	r3, r2
 800af7a:	610b      	str	r3, [r1, #16]
 800af7c:	e014      	b.n	800afa8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af7e:	4b1f      	ldr	r3, [pc, #124]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800af80:	691a      	ldr	r2, [r3, #16]
 800af82:	4b21      	ldr	r3, [pc, #132]	@ (800b008 <RCCEx_PLLSAI1_Config+0x1e4>)
 800af84:	4013      	ands	r3, r2
 800af86:	687a      	ldr	r2, [r7, #4]
 800af88:	6892      	ldr	r2, [r2, #8]
 800af8a:	0211      	lsls	r1, r2, #8
 800af8c:	687a      	ldr	r2, [r7, #4]
 800af8e:	6952      	ldr	r2, [r2, #20]
 800af90:	0852      	lsrs	r2, r2, #1
 800af92:	3a01      	subs	r2, #1
 800af94:	0652      	lsls	r2, r2, #25
 800af96:	4311      	orrs	r1, r2
 800af98:	687a      	ldr	r2, [r7, #4]
 800af9a:	6852      	ldr	r2, [r2, #4]
 800af9c:	3a01      	subs	r2, #1
 800af9e:	0112      	lsls	r2, r2, #4
 800afa0:	430a      	orrs	r2, r1
 800afa2:	4916      	ldr	r1, [pc, #88]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800afa4:	4313      	orrs	r3, r2
 800afa6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800afa8:	4b14      	ldr	r3, [pc, #80]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	4a13      	ldr	r2, [pc, #76]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800afae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800afb2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800afb4:	f7fb faea 	bl	800658c <HAL_GetTick>
 800afb8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800afba:	e009      	b.n	800afd0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800afbc:	f7fb fae6 	bl	800658c <HAL_GetTick>
 800afc0:	4602      	mov	r2, r0
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	1ad3      	subs	r3, r2, r3
 800afc6:	2b02      	cmp	r3, #2
 800afc8:	d902      	bls.n	800afd0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800afca:	2303      	movs	r3, #3
 800afcc:	73fb      	strb	r3, [r7, #15]
          break;
 800afce:	e005      	b.n	800afdc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800afd0:	4b0a      	ldr	r3, [pc, #40]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d0ef      	beq.n	800afbc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800afdc:	7bfb      	ldrb	r3, [r7, #15]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d106      	bne.n	800aff0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800afe2:	4b06      	ldr	r3, [pc, #24]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800afe4:	691a      	ldr	r2, [r3, #16]
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	699b      	ldr	r3, [r3, #24]
 800afea:	4904      	ldr	r1, [pc, #16]	@ (800affc <RCCEx_PLLSAI1_Config+0x1d8>)
 800afec:	4313      	orrs	r3, r2
 800afee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800aff0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3710      	adds	r7, #16
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
 800affa:	bf00      	nop
 800affc:	40021000 	.word	0x40021000
 800b000:	07ff800f 	.word	0x07ff800f
 800b004:	ff9f800f 	.word	0xff9f800f
 800b008:	f9ff800f 	.word	0xf9ff800f

0800b00c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b084      	sub	sp, #16
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
 800b014:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b016:	2300      	movs	r3, #0
 800b018:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b01a:	4b72      	ldr	r3, [pc, #456]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b01c:	68db      	ldr	r3, [r3, #12]
 800b01e:	f003 0303 	and.w	r3, r3, #3
 800b022:	2b00      	cmp	r3, #0
 800b024:	d00e      	beq.n	800b044 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b026:	4b6f      	ldr	r3, [pc, #444]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b028:	68db      	ldr	r3, [r3, #12]
 800b02a:	f003 0203 	and.w	r2, r3, #3
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	429a      	cmp	r2, r3
 800b034:	d103      	bne.n	800b03e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
       ||
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d142      	bne.n	800b0c4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800b03e:	2301      	movs	r3, #1
 800b040:	73fb      	strb	r3, [r7, #15]
 800b042:	e03f      	b.n	800b0c4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	2b03      	cmp	r3, #3
 800b04a:	d018      	beq.n	800b07e <RCCEx_PLLSAI2_Config+0x72>
 800b04c:	2b03      	cmp	r3, #3
 800b04e:	d825      	bhi.n	800b09c <RCCEx_PLLSAI2_Config+0x90>
 800b050:	2b01      	cmp	r3, #1
 800b052:	d002      	beq.n	800b05a <RCCEx_PLLSAI2_Config+0x4e>
 800b054:	2b02      	cmp	r3, #2
 800b056:	d009      	beq.n	800b06c <RCCEx_PLLSAI2_Config+0x60>
 800b058:	e020      	b.n	800b09c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b05a:	4b62      	ldr	r3, [pc, #392]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	f003 0302 	and.w	r3, r3, #2
 800b062:	2b00      	cmp	r3, #0
 800b064:	d11d      	bne.n	800b0a2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800b066:	2301      	movs	r3, #1
 800b068:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b06a:	e01a      	b.n	800b0a2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b06c:	4b5d      	ldr	r3, [pc, #372]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b074:	2b00      	cmp	r3, #0
 800b076:	d116      	bne.n	800b0a6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800b078:	2301      	movs	r3, #1
 800b07a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b07c:	e013      	b.n	800b0a6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b07e:	4b59      	ldr	r3, [pc, #356]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b086:	2b00      	cmp	r3, #0
 800b088:	d10f      	bne.n	800b0aa <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b08a:	4b56      	ldr	r3, [pc, #344]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b092:	2b00      	cmp	r3, #0
 800b094:	d109      	bne.n	800b0aa <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800b096:	2301      	movs	r3, #1
 800b098:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b09a:	e006      	b.n	800b0aa <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800b09c:	2301      	movs	r3, #1
 800b09e:	73fb      	strb	r3, [r7, #15]
      break;
 800b0a0:	e004      	b.n	800b0ac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b0a2:	bf00      	nop
 800b0a4:	e002      	b.n	800b0ac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b0a6:	bf00      	nop
 800b0a8:	e000      	b.n	800b0ac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b0aa:	bf00      	nop
    }

    if(status == HAL_OK)
 800b0ac:	7bfb      	ldrb	r3, [r7, #15]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d108      	bne.n	800b0c4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800b0b2:	4b4c      	ldr	r3, [pc, #304]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0b4:	68db      	ldr	r3, [r3, #12]
 800b0b6:	f023 0203 	bic.w	r2, r3, #3
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	4949      	ldr	r1, [pc, #292]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800b0c4:	7bfb      	ldrb	r3, [r7, #15]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	f040 8086 	bne.w	800b1d8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b0cc:	4b45      	ldr	r3, [pc, #276]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	4a44      	ldr	r2, [pc, #272]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b0d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b0d8:	f7fb fa58 	bl	800658c <HAL_GetTick>
 800b0dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b0de:	e009      	b.n	800b0f4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b0e0:	f7fb fa54 	bl	800658c <HAL_GetTick>
 800b0e4:	4602      	mov	r2, r0
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	1ad3      	subs	r3, r2, r3
 800b0ea:	2b02      	cmp	r3, #2
 800b0ec:	d902      	bls.n	800b0f4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800b0ee:	2303      	movs	r3, #3
 800b0f0:	73fb      	strb	r3, [r7, #15]
        break;
 800b0f2:	e005      	b.n	800b100 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b0f4:	4b3b      	ldr	r3, [pc, #236]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d1ef      	bne.n	800b0e0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800b100:	7bfb      	ldrb	r3, [r7, #15]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d168      	bne.n	800b1d8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d113      	bne.n	800b134 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b10c:	4b35      	ldr	r3, [pc, #212]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b10e:	695a      	ldr	r2, [r3, #20]
 800b110:	4b35      	ldr	r3, [pc, #212]	@ (800b1e8 <RCCEx_PLLSAI2_Config+0x1dc>)
 800b112:	4013      	ands	r3, r2
 800b114:	687a      	ldr	r2, [r7, #4]
 800b116:	6892      	ldr	r2, [r2, #8]
 800b118:	0211      	lsls	r1, r2, #8
 800b11a:	687a      	ldr	r2, [r7, #4]
 800b11c:	68d2      	ldr	r2, [r2, #12]
 800b11e:	06d2      	lsls	r2, r2, #27
 800b120:	4311      	orrs	r1, r2
 800b122:	687a      	ldr	r2, [r7, #4]
 800b124:	6852      	ldr	r2, [r2, #4]
 800b126:	3a01      	subs	r2, #1
 800b128:	0112      	lsls	r2, r2, #4
 800b12a:	430a      	orrs	r2, r1
 800b12c:	492d      	ldr	r1, [pc, #180]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b12e:	4313      	orrs	r3, r2
 800b130:	614b      	str	r3, [r1, #20]
 800b132:	e02d      	b.n	800b190 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	2b01      	cmp	r3, #1
 800b138:	d115      	bne.n	800b166 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b13a:	4b2a      	ldr	r3, [pc, #168]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b13c:	695a      	ldr	r2, [r3, #20]
 800b13e:	4b2b      	ldr	r3, [pc, #172]	@ (800b1ec <RCCEx_PLLSAI2_Config+0x1e0>)
 800b140:	4013      	ands	r3, r2
 800b142:	687a      	ldr	r2, [r7, #4]
 800b144:	6892      	ldr	r2, [r2, #8]
 800b146:	0211      	lsls	r1, r2, #8
 800b148:	687a      	ldr	r2, [r7, #4]
 800b14a:	6912      	ldr	r2, [r2, #16]
 800b14c:	0852      	lsrs	r2, r2, #1
 800b14e:	3a01      	subs	r2, #1
 800b150:	0552      	lsls	r2, r2, #21
 800b152:	4311      	orrs	r1, r2
 800b154:	687a      	ldr	r2, [r7, #4]
 800b156:	6852      	ldr	r2, [r2, #4]
 800b158:	3a01      	subs	r2, #1
 800b15a:	0112      	lsls	r2, r2, #4
 800b15c:	430a      	orrs	r2, r1
 800b15e:	4921      	ldr	r1, [pc, #132]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b160:	4313      	orrs	r3, r2
 800b162:	614b      	str	r3, [r1, #20]
 800b164:	e014      	b.n	800b190 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b166:	4b1f      	ldr	r3, [pc, #124]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b168:	695a      	ldr	r2, [r3, #20]
 800b16a:	4b21      	ldr	r3, [pc, #132]	@ (800b1f0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800b16c:	4013      	ands	r3, r2
 800b16e:	687a      	ldr	r2, [r7, #4]
 800b170:	6892      	ldr	r2, [r2, #8]
 800b172:	0211      	lsls	r1, r2, #8
 800b174:	687a      	ldr	r2, [r7, #4]
 800b176:	6952      	ldr	r2, [r2, #20]
 800b178:	0852      	lsrs	r2, r2, #1
 800b17a:	3a01      	subs	r2, #1
 800b17c:	0652      	lsls	r2, r2, #25
 800b17e:	4311      	orrs	r1, r2
 800b180:	687a      	ldr	r2, [r7, #4]
 800b182:	6852      	ldr	r2, [r2, #4]
 800b184:	3a01      	subs	r2, #1
 800b186:	0112      	lsls	r2, r2, #4
 800b188:	430a      	orrs	r2, r1
 800b18a:	4916      	ldr	r1, [pc, #88]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b18c:	4313      	orrs	r3, r2
 800b18e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b190:	4b14      	ldr	r3, [pc, #80]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	4a13      	ldr	r2, [pc, #76]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b196:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b19a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b19c:	f7fb f9f6 	bl	800658c <HAL_GetTick>
 800b1a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b1a2:	e009      	b.n	800b1b8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b1a4:	f7fb f9f2 	bl	800658c <HAL_GetTick>
 800b1a8:	4602      	mov	r2, r0
 800b1aa:	68bb      	ldr	r3, [r7, #8]
 800b1ac:	1ad3      	subs	r3, r2, r3
 800b1ae:	2b02      	cmp	r3, #2
 800b1b0:	d902      	bls.n	800b1b8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800b1b2:	2303      	movs	r3, #3
 800b1b4:	73fb      	strb	r3, [r7, #15]
          break;
 800b1b6:	e005      	b.n	800b1c4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b1b8:	4b0a      	ldr	r3, [pc, #40]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d0ef      	beq.n	800b1a4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800b1c4:	7bfb      	ldrb	r3, [r7, #15]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d106      	bne.n	800b1d8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b1ca:	4b06      	ldr	r3, [pc, #24]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b1cc:	695a      	ldr	r2, [r3, #20]
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	699b      	ldr	r3, [r3, #24]
 800b1d2:	4904      	ldr	r1, [pc, #16]	@ (800b1e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b1d4:	4313      	orrs	r3, r2
 800b1d6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1da:	4618      	mov	r0, r3
 800b1dc:	3710      	adds	r7, #16
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}
 800b1e2:	bf00      	nop
 800b1e4:	40021000 	.word	0x40021000
 800b1e8:	07ff800f 	.word	0x07ff800f
 800b1ec:	ff9f800f 	.word	0xff9f800f
 800b1f0:	f9ff800f 	.word	0xf9ff800f

0800b1f4 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b089      	sub	sp, #36	@ 0x24
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
 800b1fc:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800b1fe:	2300      	movs	r3, #0
 800b200:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800b202:	2300      	movs	r3, #0
 800b204:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800b206:	2300      	movs	r3, #0
 800b208:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b210:	d10b      	bne.n	800b22a <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800b212:	4b7e      	ldr	r3, [pc, #504]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b214:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b218:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800b21c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800b21e:	69bb      	ldr	r3, [r7, #24]
 800b220:	2b60      	cmp	r3, #96	@ 0x60
 800b222:	d112      	bne.n	800b24a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800b224:	4b7a      	ldr	r3, [pc, #488]	@ (800b410 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800b226:	61fb      	str	r3, [r7, #28]
 800b228:	e00f      	b.n	800b24a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b230:	d10b      	bne.n	800b24a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800b232:	4b76      	ldr	r3, [pc, #472]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b234:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b238:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b23c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800b23e:	69bb      	ldr	r3, [r7, #24]
 800b240:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b244:	d101      	bne.n	800b24a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800b246:	4b72      	ldr	r3, [pc, #456]	@ (800b410 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800b248:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800b24a:	69fb      	ldr	r3, [r7, #28]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	f040 80d6 	bne.w	800b3fe <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800b256:	69bb      	ldr	r3, [r7, #24]
 800b258:	2b40      	cmp	r3, #64	@ 0x40
 800b25a:	d003      	beq.n	800b264 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 800b25c:	69bb      	ldr	r3, [r7, #24]
 800b25e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b262:	d13b      	bne.n	800b2dc <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800b264:	4b69      	ldr	r3, [pc, #420]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b26c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b270:	f040 80c4 	bne.w	800b3fc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 800b274:	4b65      	ldr	r3, [pc, #404]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	f000 80bd 	beq.w	800b3fc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800b282:	4b62      	ldr	r3, [pc, #392]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b284:	68db      	ldr	r3, [r3, #12]
 800b286:	091b      	lsrs	r3, r3, #4
 800b288:	f003 030f 	and.w	r3, r3, #15
 800b28c:	3301      	adds	r3, #1
 800b28e:	693a      	ldr	r2, [r7, #16]
 800b290:	fbb2 f3f3 	udiv	r3, r2, r3
 800b294:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800b296:	4b5d      	ldr	r3, [pc, #372]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	0a1b      	lsrs	r3, r3, #8
 800b29c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2a0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800b2a2:	4b5a      	ldr	r3, [pc, #360]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b2a4:	68db      	ldr	r3, [r3, #12]
 800b2a6:	0edb      	lsrs	r3, r3, #27
 800b2a8:	f003 031f 	and.w	r3, r3, #31
 800b2ac:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d10a      	bne.n	800b2ca <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800b2b4:	4b55      	ldr	r3, [pc, #340]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b2b6:	68db      	ldr	r3, [r3, #12]
 800b2b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d002      	beq.n	800b2c6 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 800b2c0:	2311      	movs	r3, #17
 800b2c2:	617b      	str	r3, [r7, #20]
 800b2c4:	e001      	b.n	800b2ca <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 800b2c6:	2307      	movs	r3, #7
 800b2c8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800b2ca:	693b      	ldr	r3, [r7, #16]
 800b2cc:	68fa      	ldr	r2, [r7, #12]
 800b2ce:	fb03 f202 	mul.w	r2, r3, r2
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2d8:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800b2da:	e08f      	b.n	800b3fc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800b2dc:	69bb      	ldr	r3, [r7, #24]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d13a      	bne.n	800b358 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800b2e2:	4b4a      	ldr	r3, [pc, #296]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b2ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b2ee:	f040 8086 	bne.w	800b3fe <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800b2f2:	4b46      	ldr	r3, [pc, #280]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b2f4:	691b      	ldr	r3, [r3, #16]
 800b2f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d07f      	beq.n	800b3fe <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800b2fe:	4b43      	ldr	r3, [pc, #268]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b300:	691b      	ldr	r3, [r3, #16]
 800b302:	091b      	lsrs	r3, r3, #4
 800b304:	f003 030f 	and.w	r3, r3, #15
 800b308:	3301      	adds	r3, #1
 800b30a:	693a      	ldr	r2, [r7, #16]
 800b30c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b310:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800b312:	4b3e      	ldr	r3, [pc, #248]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b314:	691b      	ldr	r3, [r3, #16]
 800b316:	0a1b      	lsrs	r3, r3, #8
 800b318:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b31c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800b31e:	4b3b      	ldr	r3, [pc, #236]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b320:	691b      	ldr	r3, [r3, #16]
 800b322:	0edb      	lsrs	r3, r3, #27
 800b324:	f003 031f 	and.w	r3, r3, #31
 800b328:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800b32a:	697b      	ldr	r3, [r7, #20]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d10a      	bne.n	800b346 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800b330:	4b36      	ldr	r3, [pc, #216]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b332:	691b      	ldr	r3, [r3, #16]
 800b334:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d002      	beq.n	800b342 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 800b33c:	2311      	movs	r3, #17
 800b33e:	617b      	str	r3, [r7, #20]
 800b340:	e001      	b.n	800b346 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 800b342:	2307      	movs	r3, #7
 800b344:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800b346:	693b      	ldr	r3, [r7, #16]
 800b348:	68fa      	ldr	r2, [r7, #12]
 800b34a:	fb03 f202 	mul.w	r2, r3, r2
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	fbb2 f3f3 	udiv	r3, r2, r3
 800b354:	61fb      	str	r3, [r7, #28]
 800b356:	e052      	b.n	800b3fe <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800b358:	69bb      	ldr	r3, [r7, #24]
 800b35a:	2b80      	cmp	r3, #128	@ 0x80
 800b35c:	d003      	beq.n	800b366 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 800b35e:	69bb      	ldr	r3, [r7, #24]
 800b360:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b364:	d109      	bne.n	800b37a <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b366:	4b29      	ldr	r3, [pc, #164]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b36e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b372:	d144      	bne.n	800b3fe <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 800b374:	4b27      	ldr	r3, [pc, #156]	@ (800b414 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800b376:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b378:	e041      	b.n	800b3fe <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800b37a:	69bb      	ldr	r3, [r7, #24]
 800b37c:	2b20      	cmp	r3, #32
 800b37e:	d003      	beq.n	800b388 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 800b380:	69bb      	ldr	r3, [r7, #24]
 800b382:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b386:	d13a      	bne.n	800b3fe <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800b388:	4b20      	ldr	r3, [pc, #128]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b390:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b394:	d133      	bne.n	800b3fe <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800b396:	4b1d      	ldr	r3, [pc, #116]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b398:	695b      	ldr	r3, [r3, #20]
 800b39a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d02d      	beq.n	800b3fe <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800b3a2:	4b1a      	ldr	r3, [pc, #104]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b3a4:	695b      	ldr	r3, [r3, #20]
 800b3a6:	091b      	lsrs	r3, r3, #4
 800b3a8:	f003 030f 	and.w	r3, r3, #15
 800b3ac:	3301      	adds	r3, #1
 800b3ae:	693a      	ldr	r2, [r7, #16]
 800b3b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3b4:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800b3b6:	4b15      	ldr	r3, [pc, #84]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b3b8:	695b      	ldr	r3, [r3, #20]
 800b3ba:	0a1b      	lsrs	r3, r3, #8
 800b3bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3c0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800b3c2:	4b12      	ldr	r3, [pc, #72]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b3c4:	695b      	ldr	r3, [r3, #20]
 800b3c6:	0edb      	lsrs	r3, r3, #27
 800b3c8:	f003 031f 	and.w	r3, r3, #31
 800b3cc:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800b3ce:	697b      	ldr	r3, [r7, #20]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d10a      	bne.n	800b3ea <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800b3d4:	4b0d      	ldr	r3, [pc, #52]	@ (800b40c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b3d6:	695b      	ldr	r3, [r3, #20]
 800b3d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d002      	beq.n	800b3e6 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 800b3e0:	2311      	movs	r3, #17
 800b3e2:	617b      	str	r3, [r7, #20]
 800b3e4:	e001      	b.n	800b3ea <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 800b3e6:	2307      	movs	r3, #7
 800b3e8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	68fa      	ldr	r2, [r7, #12]
 800b3ee:	fb03 f202 	mul.w	r2, r3, r2
 800b3f2:	697b      	ldr	r3, [r7, #20]
 800b3f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3f8:	61fb      	str	r3, [r7, #28]
 800b3fa:	e000      	b.n	800b3fe <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800b3fc:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800b3fe:	69fb      	ldr	r3, [r7, #28]
}
 800b400:	4618      	mov	r0, r3
 800b402:	3724      	adds	r7, #36	@ 0x24
 800b404:	46bd      	mov	sp, r7
 800b406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40a:	4770      	bx	lr
 800b40c:	40021000 	.word	0x40021000
 800b410:	001fff68 	.word	0x001fff68
 800b414:	00f42400 	.word	0x00f42400

0800b418 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b086      	sub	sp, #24
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	60f8      	str	r0, [r7, #12]
 800b420:	60b9      	str	r1, [r7, #8]
 800b422:	607a      	str	r2, [r7, #4]
 800b424:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	2b02      	cmp	r3, #2
 800b42a:	d904      	bls.n	800b436 <HAL_SAI_InitProtocol+0x1e>
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	3b03      	subs	r3, #3
 800b430:	2b01      	cmp	r3, #1
 800b432:	d812      	bhi.n	800b45a <HAL_SAI_InitProtocol+0x42>
 800b434:	e008      	b.n	800b448 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	687a      	ldr	r2, [r7, #4]
 800b43a:	68b9      	ldr	r1, [r7, #8]
 800b43c:	68f8      	ldr	r0, [r7, #12]
 800b43e:	f000 f9fb 	bl	800b838 <SAI_InitI2S>
 800b442:	4603      	mov	r3, r0
 800b444:	75fb      	strb	r3, [r7, #23]
      break;
 800b446:	e00b      	b.n	800b460 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	687a      	ldr	r2, [r7, #4]
 800b44c:	68b9      	ldr	r1, [r7, #8]
 800b44e:	68f8      	ldr	r0, [r7, #12]
 800b450:	f000 faa4 	bl	800b99c <SAI_InitPCM>
 800b454:	4603      	mov	r3, r0
 800b456:	75fb      	strb	r3, [r7, #23]
      break;
 800b458:	e002      	b.n	800b460 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800b45a:	2301      	movs	r3, #1
 800b45c:	75fb      	strb	r3, [r7, #23]
      break;
 800b45e:	bf00      	nop
  }

  if (status == HAL_OK)
 800b460:	7dfb      	ldrb	r3, [r7, #23]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d104      	bne.n	800b470 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800b466:	68f8      	ldr	r0, [r7, #12]
 800b468:	f000 f808 	bl	800b47c <HAL_SAI_Init>
 800b46c:	4603      	mov	r3, r0
 800b46e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800b470:	7dfb      	ldrb	r3, [r7, #23]
}
 800b472:	4618      	mov	r0, r3
 800b474:	3718      	adds	r7, #24
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}
	...

0800b47c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b08a      	sub	sp, #40	@ 0x28
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d101      	bne.n	800b48e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800b48a:	2301      	movs	r3, #1
 800b48c:	e1c7      	b.n	800b81e <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b494:	2b01      	cmp	r3, #1
 800b496:	d10e      	bne.n	800b4b6 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	4a81      	ldr	r2, [pc, #516]	@ (800b6a4 <HAL_SAI_Init+0x228>)
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	d107      	bne.n	800b4b2 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 800b4a6:	2b01      	cmp	r3, #1
 800b4a8:	d103      	bne.n	800b4b2 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d001      	beq.n	800b4b6 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	e1b3      	b.n	800b81e <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 800b4bc:	b2db      	uxtb	r3, r3
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d106      	bne.n	800b4d0 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f7f8 ffee 	bl	80044ac <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800b4d0:	6878      	ldr	r0, [r7, #4]
 800b4d2:	f000 fae5 	bl	800baa0 <SAI_Disable>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d001      	beq.n	800b4e0 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 800b4dc:	2301      	movs	r3, #1
 800b4de:	e19e      	b.n	800b81e <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2202      	movs	r2, #2
 800b4e4:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	68db      	ldr	r3, [r3, #12]
 800b4ec:	2b02      	cmp	r3, #2
 800b4ee:	d00c      	beq.n	800b50a <HAL_SAI_Init+0x8e>
 800b4f0:	2b02      	cmp	r3, #2
 800b4f2:	d80d      	bhi.n	800b510 <HAL_SAI_Init+0x94>
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d002      	beq.n	800b4fe <HAL_SAI_Init+0x82>
 800b4f8:	2b01      	cmp	r3, #1
 800b4fa:	d003      	beq.n	800b504 <HAL_SAI_Init+0x88>
 800b4fc:	e008      	b.n	800b510 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800b4fe:	2300      	movs	r3, #0
 800b500:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b502:	e008      	b.n	800b516 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800b504:	2310      	movs	r3, #16
 800b506:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b508:	e005      	b.n	800b516 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800b50a:	2320      	movs	r3, #32
 800b50c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b50e:	e002      	b.n	800b516 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 800b510:	2300      	movs	r3, #0
 800b512:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b514:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	689b      	ldr	r3, [r3, #8]
 800b51a:	2b03      	cmp	r3, #3
 800b51c:	d81d      	bhi.n	800b55a <HAL_SAI_Init+0xde>
 800b51e:	a201      	add	r2, pc, #4	@ (adr r2, 800b524 <HAL_SAI_Init+0xa8>)
 800b520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b524:	0800b535 	.word	0x0800b535
 800b528:	0800b53b 	.word	0x0800b53b
 800b52c:	0800b543 	.word	0x0800b543
 800b530:	0800b54b 	.word	0x0800b54b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800b534:	2300      	movs	r3, #0
 800b536:	61fb      	str	r3, [r7, #28]
      break;
 800b538:	e012      	b.n	800b560 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800b53a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b53e:	61fb      	str	r3, [r7, #28]
      break;
 800b540:	e00e      	b.n	800b560 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b542:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b546:	61fb      	str	r3, [r7, #28]
      break;
 800b548:	e00a      	b.n	800b560 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b54a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b54e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800b550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b552:	f043 0301 	orr.w	r3, r3, #1
 800b556:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b558:	e002      	b.n	800b560 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800b55a:	2300      	movs	r3, #0
 800b55c:	61fb      	str	r3, [r7, #28]
      break;
 800b55e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	4a4f      	ldr	r2, [pc, #316]	@ (800b6a4 <HAL_SAI_Init+0x228>)
 800b566:	4293      	cmp	r3, r2
 800b568:	d004      	beq.n	800b574 <HAL_SAI_Init+0xf8>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4a4e      	ldr	r2, [pc, #312]	@ (800b6a8 <HAL_SAI_Init+0x22c>)
 800b570:	4293      	cmp	r3, r2
 800b572:	d103      	bne.n	800b57c <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 800b574:	4a4d      	ldr	r2, [pc, #308]	@ (800b6ac <HAL_SAI_Init+0x230>)
 800b576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b578:	6013      	str	r3, [r2, #0]
 800b57a:	e002      	b.n	800b582 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800b57c:	4a4c      	ldr	r2, [pc, #304]	@ (800b6b0 <HAL_SAI_Init+0x234>)
 800b57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b580:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	69db      	ldr	r3, [r3, #28]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d073      	beq.n	800b672 <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	4a45      	ldr	r2, [pc, #276]	@ (800b6a4 <HAL_SAI_Init+0x228>)
 800b590:	4293      	cmp	r3, r2
 800b592:	d004      	beq.n	800b59e <HAL_SAI_Init+0x122>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	4a43      	ldr	r2, [pc, #268]	@ (800b6a8 <HAL_SAI_Init+0x22c>)
 800b59a:	4293      	cmp	r3, r2
 800b59c:	d105      	bne.n	800b5aa <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800b59e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800b5a2:	f7fe fd0d 	bl	8009fc0 <HAL_RCCEx_GetPeriphCLKFreq>
 800b5a6:	61b8      	str	r0, [r7, #24]
 800b5a8:	e004      	b.n	800b5b4 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800b5aa:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800b5ae:	f7fe fd07 	bl	8009fc0 <HAL_RCCEx_GetPeriphCLKFreq>
 800b5b2:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	695b      	ldr	r3, [r3, #20]
 800b5b8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b5bc:	d120      	bne.n	800b600 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5c2:	2b04      	cmp	r3, #4
 800b5c4:	d102      	bne.n	800b5cc <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800b5c6:	2340      	movs	r3, #64	@ 0x40
 800b5c8:	613b      	str	r3, [r7, #16]
 800b5ca:	e00a      	b.n	800b5e2 <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5d0:	2b08      	cmp	r3, #8
 800b5d2:	d103      	bne.n	800b5dc <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800b5d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b5d8:	613b      	str	r3, [r7, #16]
 800b5da:	e002      	b.n	800b5e2 <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5e0:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800b5e2:	69ba      	ldr	r2, [r7, #24]
 800b5e4:	4613      	mov	r3, r2
 800b5e6:	009b      	lsls	r3, r3, #2
 800b5e8:	4413      	add	r3, r2
 800b5ea:	005b      	lsls	r3, r3, #1
 800b5ec:	4619      	mov	r1, r3
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	69db      	ldr	r3, [r3, #28]
 800b5f2:	693a      	ldr	r2, [r7, #16]
 800b5f4:	fb02 f303 	mul.w	r3, r2, r3
 800b5f8:	fbb1 f3f3 	udiv	r3, r1, r3
 800b5fc:	617b      	str	r3, [r7, #20]
 800b5fe:	e017      	b.n	800b630 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b604:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b608:	d101      	bne.n	800b60e <HAL_SAI_Init+0x192>
 800b60a:	2302      	movs	r3, #2
 800b60c:	e000      	b.n	800b610 <HAL_SAI_Init+0x194>
 800b60e:	2301      	movs	r3, #1
 800b610:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800b612:	69ba      	ldr	r2, [r7, #24]
 800b614:	4613      	mov	r3, r2
 800b616:	009b      	lsls	r3, r3, #2
 800b618:	4413      	add	r3, r2
 800b61a:	005b      	lsls	r3, r3, #1
 800b61c:	4619      	mov	r1, r3
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	69db      	ldr	r3, [r3, #28]
 800b622:	68fa      	ldr	r2, [r7, #12]
 800b624:	fb02 f303 	mul.w	r3, r2, r3
 800b628:	021b      	lsls	r3, r3, #8
 800b62a:	fbb1 f3f3 	udiv	r3, r1, r3
 800b62e:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800b630:	697b      	ldr	r3, [r7, #20]
 800b632:	4a20      	ldr	r2, [pc, #128]	@ (800b6b4 <HAL_SAI_Init+0x238>)
 800b634:	fba2 2303 	umull	r2, r3, r2, r3
 800b638:	08da      	lsrs	r2, r3, #3
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800b63e:	6979      	ldr	r1, [r7, #20]
 800b640:	4b1c      	ldr	r3, [pc, #112]	@ (800b6b4 <HAL_SAI_Init+0x238>)
 800b642:	fba3 2301 	umull	r2, r3, r3, r1
 800b646:	08da      	lsrs	r2, r3, #3
 800b648:	4613      	mov	r3, r2
 800b64a:	009b      	lsls	r3, r3, #2
 800b64c:	4413      	add	r3, r2
 800b64e:	005b      	lsls	r3, r3, #1
 800b650:	1aca      	subs	r2, r1, r3
 800b652:	2a08      	cmp	r2, #8
 800b654:	d904      	bls.n	800b660 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6a1b      	ldr	r3, [r3, #32]
 800b65a:	1c5a      	adds	r2, r3, #1
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b664:	2b04      	cmp	r3, #4
 800b666:	d104      	bne.n	800b672 <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6a1b      	ldr	r3, [r3, #32]
 800b66c:	085a      	lsrs	r2, r3, #1
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	685b      	ldr	r3, [r3, #4]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d003      	beq.n	800b682 <HAL_SAI_Init+0x206>
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	685b      	ldr	r3, [r3, #4]
 800b67e:	2b02      	cmp	r3, #2
 800b680:	d109      	bne.n	800b696 <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b686:	2b01      	cmp	r3, #1
 800b688:	d101      	bne.n	800b68e <HAL_SAI_Init+0x212>
 800b68a:	2300      	movs	r3, #0
 800b68c:	e001      	b.n	800b692 <HAL_SAI_Init+0x216>
 800b68e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b692:	623b      	str	r3, [r7, #32]
 800b694:	e012      	b.n	800b6bc <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b69a:	2b01      	cmp	r3, #1
 800b69c:	d10c      	bne.n	800b6b8 <HAL_SAI_Init+0x23c>
 800b69e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b6a2:	e00a      	b.n	800b6ba <HAL_SAI_Init+0x23e>
 800b6a4:	40015404 	.word	0x40015404
 800b6a8:	40015424 	.word	0x40015424
 800b6ac:	40015400 	.word	0x40015400
 800b6b0:	40015800 	.word	0x40015800
 800b6b4:	cccccccd 	.word	0xcccccccd
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	6819      	ldr	r1, [r3, #0]
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681a      	ldr	r2, [r3, #0]
 800b6c6:	4b58      	ldr	r3, [pc, #352]	@ (800b828 <HAL_SAI_Init+0x3ac>)
 800b6c8:	400b      	ands	r3, r1
 800b6ca:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	6819      	ldr	r1, [r3, #0]
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	685a      	ldr	r2, [r3, #4]
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6da:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800b6e0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6e6:	431a      	orrs	r2, r3
 800b6e8:	6a3b      	ldr	r3, [r7, #32]
 800b6ea:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800b6ec:	69fb      	ldr	r3, [r7, #28]
 800b6ee:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          ckstr_bits | syncen_bits |                             \
 800b6f4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	691b      	ldr	r3, [r3, #16]
 800b6fa:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800b700:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6a1b      	ldr	r3, [r3, #32]
 800b706:	051b      	lsls	r3, r3, #20
 800b708:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800b70e:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	430a      	orrs	r2, r1
 800b716:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	685b      	ldr	r3, [r3, #4]
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	6812      	ldr	r2, [r2, #0]
 800b722:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800b726:	f023 030f 	bic.w	r3, r3, #15
 800b72a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	6859      	ldr	r1, [r3, #4]
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	699a      	ldr	r2, [r3, #24]
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b73a:	431a      	orrs	r2, r3
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b740:	431a      	orrs	r2, r3
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	430a      	orrs	r2, r1
 800b748:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	6899      	ldr	r1, [r3, #8]
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681a      	ldr	r2, [r3, #0]
 800b754:	4b35      	ldr	r3, [pc, #212]	@ (800b82c <HAL_SAI_Init+0x3b0>)
 800b756:	400b      	ands	r3, r1
 800b758:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	6899      	ldr	r1, [r3, #8]
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b764:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800b76a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
                           hsai->FrameInit.FSOffset |
 800b770:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSDefinition |
 800b776:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b77c:	3b01      	subs	r3, #1
 800b77e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800b780:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	430a      	orrs	r2, r1
 800b788:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	68d9      	ldr	r1, [r3, #12]
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681a      	ldr	r2, [r3, #0]
 800b794:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800b798:	400b      	ands	r3, r1
 800b79a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	68d9      	ldr	r1, [r3, #12]
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b7aa:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7b0:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b7b2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7b8:	3b01      	subs	r3, #1
 800b7ba:	021b      	lsls	r3, r3, #8
 800b7bc:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	430a      	orrs	r2, r1
 800b7c4:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	4a19      	ldr	r2, [pc, #100]	@ (800b830 <HAL_SAI_Init+0x3b4>)
 800b7cc:	4293      	cmp	r3, r2
 800b7ce:	d119      	bne.n	800b804 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800b7d0:	4b18      	ldr	r3, [pc, #96]	@ (800b834 <HAL_SAI_Init+0x3b8>)
 800b7d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7d4:	4a17      	ldr	r2, [pc, #92]	@ (800b834 <HAL_SAI_Init+0x3b8>)
 800b7d6:	f023 0301 	bic.w	r3, r3, #1
 800b7da:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b7e2:	2b01      	cmp	r3, #1
 800b7e4:	d10e      	bne.n	800b804 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7ee:	3b01      	subs	r3, #1
 800b7f0:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800b7f2:	4910      	ldr	r1, [pc, #64]	@ (800b834 <HAL_SAI_Init+0x3b8>)
 800b7f4:	4313      	orrs	r3, r2
 800b7f6:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 800b7f8:	4b0e      	ldr	r3, [pc, #56]	@ (800b834 <HAL_SAI_Init+0x3b8>)
 800b7fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7fc:	4a0d      	ldr	r2, [pc, #52]	@ (800b834 <HAL_SAI_Init+0x3b8>)
 800b7fe:	f043 0301 	orr.w	r3, r3, #1
 800b802:	6453      	str	r3, [r2, #68]	@ 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2200      	movs	r2, #0
 800b808:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2201      	movs	r2, #1
 800b810:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2200      	movs	r2, #0
 800b818:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

  return HAL_OK;
 800b81c:	2300      	movs	r3, #0
}
 800b81e:	4618      	mov	r0, r3
 800b820:	3728      	adds	r7, #40	@ 0x28
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}
 800b826:	bf00      	nop
 800b828:	f805c010 	.word	0xf805c010
 800b82c:	fff88000 	.word	0xfff88000
 800b830:	40015404 	.word	0x40015404
 800b834:	40015400 	.word	0x40015400

0800b838 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800b838:	b480      	push	{r7}
 800b83a:	b087      	sub	sp, #28
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	60f8      	str	r0, [r7, #12]
 800b840:	60b9      	str	r1, [r7, #8]
 800b842:	607a      	str	r2, [r7, #4]
 800b844:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b846:	2300      	movs	r3, #0
 800b848:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	2200      	movs	r2, #0
 800b84e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	2200      	movs	r2, #0
 800b854:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	685b      	ldr	r3, [r3, #4]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d003      	beq.n	800b866 <SAI_InitI2S+0x2e>
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	685b      	ldr	r3, [r3, #4]
 800b862:	2b02      	cmp	r3, #2
 800b864:	d103      	bne.n	800b86e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	2200      	movs	r2, #0
 800b86a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800b86c:	e002      	b.n	800b874 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	2201      	movs	r2, #1
 800b872:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800b87a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b882:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.FirstBitOffset  = 0;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	2200      	movs	r2, #0
 800b888:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	683a      	ldr	r2, [r7, #0]
 800b88e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	f003 0301 	and.w	r3, r3, #1
 800b896:	2b00      	cmp	r3, #0
 800b898:	d001      	beq.n	800b89e <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 800b89a:	2301      	movs	r3, #1
 800b89c:	e077      	b.n	800b98e <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d107      	bne.n	800b8b4 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800b8b0:	661a      	str	r2, [r3, #96]	@ 0x60
 800b8b2:	e006      	b.n	800b8c2 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b8ba:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	2200      	movs	r2, #0
 800b8c0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Frame definition */
  switch (datasize)
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2b03      	cmp	r3, #3
 800b8c6:	d84f      	bhi.n	800b968 <SAI_InitI2S+0x130>
 800b8c8:	a201      	add	r2, pc, #4	@ (adr r2, 800b8d0 <SAI_InitI2S+0x98>)
 800b8ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8ce:	bf00      	nop
 800b8d0:	0800b8e1 	.word	0x0800b8e1
 800b8d4:	0800b903 	.word	0x0800b903
 800b8d8:	0800b925 	.word	0x0800b925
 800b8dc:	0800b947 	.word	0x0800b947
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	2280      	movs	r2, #128	@ 0x80
 800b8e4:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	085b      	lsrs	r3, r3, #1
 800b8ea:	015a      	lsls	r2, r3, #5
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	085b      	lsrs	r3, r3, #1
 800b8f4:	011a      	lsls	r2, r3, #4
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	2240      	movs	r2, #64	@ 0x40
 800b8fe:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800b900:	e035      	b.n	800b96e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2280      	movs	r2, #128	@ 0x80
 800b906:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	085b      	lsrs	r3, r3, #1
 800b90c:	019a      	lsls	r2, r3, #6
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	085b      	lsrs	r3, r3, #1
 800b916:	015a      	lsls	r2, r3, #5
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	2280      	movs	r2, #128	@ 0x80
 800b920:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800b922:	e024      	b.n	800b96e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	22c0      	movs	r2, #192	@ 0xc0
 800b928:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	085b      	lsrs	r3, r3, #1
 800b92e:	019a      	lsls	r2, r3, #6
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800b934:	683b      	ldr	r3, [r7, #0]
 800b936:	085b      	lsrs	r3, r3, #1
 800b938:	015a      	lsls	r2, r3, #5
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	2280      	movs	r2, #128	@ 0x80
 800b942:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800b944:	e013      	b.n	800b96e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	22e0      	movs	r2, #224	@ 0xe0
 800b94a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	085b      	lsrs	r3, r3, #1
 800b950:	019a      	lsls	r2, r3, #6
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800b956:	683b      	ldr	r3, [r7, #0]
 800b958:	085b      	lsrs	r3, r3, #1
 800b95a:	015a      	lsls	r2, r3, #5
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	2280      	movs	r2, #128	@ 0x80
 800b964:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800b966:	e002      	b.n	800b96e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 800b968:	2301      	movs	r3, #1
 800b96a:	75fb      	strb	r3, [r7, #23]
      break;
 800b96c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	2b02      	cmp	r3, #2
 800b972:	d10b      	bne.n	800b98c <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2b01      	cmp	r3, #1
 800b978:	d102      	bne.n	800b980 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	2210      	movs	r2, #16
 800b97e:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2b02      	cmp	r3, #2
 800b984:	d102      	bne.n	800b98c <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	2208      	movs	r2, #8
 800b98a:	665a      	str	r2, [r3, #100]	@ 0x64
    }
  }
  return status;
 800b98c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b98e:	4618      	mov	r0, r3
 800b990:	371c      	adds	r7, #28
 800b992:	46bd      	mov	sp, r7
 800b994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b998:	4770      	bx	lr
 800b99a:	bf00      	nop

0800b99c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800b99c:	b480      	push	{r7}
 800b99e:	b087      	sub	sp, #28
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	60f8      	str	r0, [r7, #12]
 800b9a4:	60b9      	str	r1, [r7, #8]
 800b9a6:	607a      	str	r2, [r7, #4]
 800b9a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	685b      	ldr	r3, [r3, #4]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d003      	beq.n	800b9ca <SAI_InitPCM+0x2e>
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	2b02      	cmp	r3, #2
 800b9c8:	d103      	bne.n	800b9d2 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	64da      	str	r2, [r3, #76]	@ 0x4c
 800b9d0:	e002      	b.n	800b9d8 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	2200      	movs	r2, #0
 800b9dc:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b9e4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800b9ec:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	683a      	ldr	r2, [r7, #0]
 800b9f8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ba00:	671a      	str	r2, [r3, #112]	@ 0x70

  if (protocol == SAI_PCM_SHORT)
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	2b04      	cmp	r3, #4
 800ba06:	d103      	bne.n	800ba10 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	655a      	str	r2, [r3, #84]	@ 0x54
 800ba0e:	e002      	b.n	800ba16 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	220d      	movs	r2, #13
 800ba14:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  switch (datasize)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	2b03      	cmp	r3, #3
 800ba1a:	d837      	bhi.n	800ba8c <SAI_InitPCM+0xf0>
 800ba1c:	a201      	add	r2, pc, #4	@ (adr r2, 800ba24 <SAI_InitPCM+0x88>)
 800ba1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba22:	bf00      	nop
 800ba24:	0800ba35 	.word	0x0800ba35
 800ba28:	0800ba4b 	.word	0x0800ba4b
 800ba2c:	0800ba61 	.word	0x0800ba61
 800ba30:	0800ba77 	.word	0x0800ba77
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	2280      	movs	r2, #128	@ 0x80
 800ba38:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	011a      	lsls	r2, r3, #4
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	2240      	movs	r2, #64	@ 0x40
 800ba46:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800ba48:	e023      	b.n	800ba92 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	2280      	movs	r2, #128	@ 0x80
 800ba4e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	015a      	lsls	r2, r3, #5
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	2280      	movs	r2, #128	@ 0x80
 800ba5c:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800ba5e:	e018      	b.n	800ba92 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	22c0      	movs	r2, #192	@ 0xc0
 800ba64:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	015a      	lsls	r2, r3, #5
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	2280      	movs	r2, #128	@ 0x80
 800ba72:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800ba74:	e00d      	b.n	800ba92 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	22e0      	movs	r2, #224	@ 0xe0
 800ba7a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	015a      	lsls	r2, r3, #5
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	2280      	movs	r2, #128	@ 0x80
 800ba88:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800ba8a:	e002      	b.n	800ba92 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	75fb      	strb	r3, [r7, #23]
      break;
 800ba90:	bf00      	nop
  }

  return status;
 800ba92:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba94:	4618      	mov	r0, r3
 800ba96:	371c      	adds	r7, #28
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9e:	4770      	bx	lr

0800baa0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800baa0:	b480      	push	{r7}
 800baa2:	b085      	sub	sp, #20
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800baa8:	4b18      	ldr	r3, [pc, #96]	@ (800bb0c <SAI_Disable+0x6c>)
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	4a18      	ldr	r2, [pc, #96]	@ (800bb10 <SAI_Disable+0x70>)
 800baae:	fba2 2303 	umull	r2, r3, r2, r3
 800bab2:	0b1b      	lsrs	r3, r3, #12
 800bab4:	009b      	lsls	r3, r3, #2
 800bab6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800bab8:	2300      	movs	r3, #0
 800baba:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	681a      	ldr	r2, [r3, #0]
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800baca:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d10a      	bne.n	800bae8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bad8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      status = HAL_TIMEOUT;
 800bae2:	2303      	movs	r3, #3
 800bae4:	72fb      	strb	r3, [r7, #11]
      break;
 800bae6:	e009      	b.n	800bafc <SAI_Disable+0x5c>
    }
    count--;
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	3b01      	subs	r3, #1
 800baec:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d1e7      	bne.n	800bacc <SAI_Disable+0x2c>

  return status;
 800bafc:	7afb      	ldrb	r3, [r7, #11]
}
 800bafe:	4618      	mov	r0, r3
 800bb00:	3714      	adds	r7, #20
 800bb02:	46bd      	mov	sp, r7
 800bb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb08:	4770      	bx	lr
 800bb0a:	bf00      	nop
 800bb0c:	20000020 	.word	0x20000020
 800bb10:	95cbec1b 	.word	0x95cbec1b

0800bb14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b084      	sub	sp, #16
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d101      	bne.n	800bb26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bb22:	2301      	movs	r3, #1
 800bb24:	e095      	b.n	800bc52 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d108      	bne.n	800bb40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	685b      	ldr	r3, [r3, #4]
 800bb32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bb36:	d009      	beq.n	800bb4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	61da      	str	r2, [r3, #28]
 800bb3e:	e005      	b.n	800bb4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2200      	movs	r2, #0
 800bb44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2200      	movs	r2, #0
 800bb4a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	2200      	movs	r2, #0
 800bb50:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bb58:	b2db      	uxtb	r3, r3
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d106      	bne.n	800bb6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2200      	movs	r2, #0
 800bb62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f7f8 fa44 	bl	8003ff4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	2202      	movs	r2, #2
 800bb70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	681a      	ldr	r2, [r3, #0]
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bb82:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	68db      	ldr	r3, [r3, #12]
 800bb88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bb8c:	d902      	bls.n	800bb94 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	60fb      	str	r3, [r7, #12]
 800bb92:	e002      	b.n	800bb9a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bb94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bb98:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	68db      	ldr	r3, [r3, #12]
 800bb9e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bba2:	d007      	beq.n	800bbb4 <HAL_SPI_Init+0xa0>
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	68db      	ldr	r3, [r3, #12]
 800bba8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bbac:	d002      	beq.n	800bbb4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	685b      	ldr	r3, [r3, #4]
 800bbb8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	689b      	ldr	r3, [r3, #8]
 800bbc0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800bbc4:	431a      	orrs	r2, r3
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	691b      	ldr	r3, [r3, #16]
 800bbca:	f003 0302 	and.w	r3, r3, #2
 800bbce:	431a      	orrs	r2, r3
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	695b      	ldr	r3, [r3, #20]
 800bbd4:	f003 0301 	and.w	r3, r3, #1
 800bbd8:	431a      	orrs	r2, r3
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	699b      	ldr	r3, [r3, #24]
 800bbde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bbe2:	431a      	orrs	r2, r3
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	69db      	ldr	r3, [r3, #28]
 800bbe8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bbec:	431a      	orrs	r2, r3
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6a1b      	ldr	r3, [r3, #32]
 800bbf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbf6:	ea42 0103 	orr.w	r1, r2, r3
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbfe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	430a      	orrs	r2, r1
 800bc08:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	699b      	ldr	r3, [r3, #24]
 800bc0e:	0c1b      	lsrs	r3, r3, #16
 800bc10:	f003 0204 	and.w	r2, r3, #4
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc18:	f003 0310 	and.w	r3, r3, #16
 800bc1c:	431a      	orrs	r2, r3
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc22:	f003 0308 	and.w	r3, r3, #8
 800bc26:	431a      	orrs	r2, r3
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	68db      	ldr	r3, [r3, #12]
 800bc2c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800bc30:	ea42 0103 	orr.w	r1, r2, r3
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	430a      	orrs	r2, r1
 800bc40:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2200      	movs	r2, #0
 800bc46:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	2201      	movs	r2, #1
 800bc4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800bc50:	2300      	movs	r3, #0
}
 800bc52:	4618      	mov	r0, r3
 800bc54:	3710      	adds	r7, #16
 800bc56:	46bd      	mov	sp, r7
 800bc58:	bd80      	pop	{r7, pc}

0800bc5a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bc5a:	b580      	push	{r7, lr}
 800bc5c:	b088      	sub	sp, #32
 800bc5e:	af00      	add	r7, sp, #0
 800bc60:	60f8      	str	r0, [r7, #12]
 800bc62:	60b9      	str	r1, [r7, #8]
 800bc64:	603b      	str	r3, [r7, #0]
 800bc66:	4613      	mov	r3, r2
 800bc68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	d101      	bne.n	800bc7c <HAL_SPI_Transmit+0x22>
 800bc78:	2302      	movs	r3, #2
 800bc7a:	e15f      	b.n	800bf3c <HAL_SPI_Transmit+0x2e2>
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	2201      	movs	r2, #1
 800bc80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bc84:	f7fa fc82 	bl	800658c <HAL_GetTick>
 800bc88:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800bc8a:	88fb      	ldrh	r3, [r7, #6]
 800bc8c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bc94:	b2db      	uxtb	r3, r3
 800bc96:	2b01      	cmp	r3, #1
 800bc98:	d002      	beq.n	800bca0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800bc9a:	2302      	movs	r3, #2
 800bc9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bc9e:	e148      	b.n	800bf32 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d002      	beq.n	800bcac <HAL_SPI_Transmit+0x52>
 800bca6:	88fb      	ldrh	r3, [r7, #6]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d102      	bne.n	800bcb2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800bcac:	2301      	movs	r3, #1
 800bcae:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bcb0:	e13f      	b.n	800bf32 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2203      	movs	r2, #3
 800bcb6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	68ba      	ldr	r2, [r7, #8]
 800bcc4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	88fa      	ldrh	r2, [r7, #6]
 800bcca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	88fa      	ldrh	r2, [r7, #6]
 800bcd0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	2200      	movs	r2, #0
 800bcdc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	2200      	movs	r2, #0
 800bce4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	2200      	movs	r2, #0
 800bcec:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	689b      	ldr	r3, [r3, #8]
 800bcf8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bcfc:	d10f      	bne.n	800bd1e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	681a      	ldr	r2, [r3, #0]
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bd0c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	681a      	ldr	r2, [r3, #0]
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bd1c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd28:	2b40      	cmp	r3, #64	@ 0x40
 800bd2a:	d007      	beq.n	800bd3c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	681a      	ldr	r2, [r3, #0]
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bd3a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	68db      	ldr	r3, [r3, #12]
 800bd40:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bd44:	d94f      	bls.n	800bde6 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	685b      	ldr	r3, [r3, #4]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d002      	beq.n	800bd54 <HAL_SPI_Transmit+0xfa>
 800bd4e:	8afb      	ldrh	r3, [r7, #22]
 800bd50:	2b01      	cmp	r3, #1
 800bd52:	d142      	bne.n	800bdda <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd58:	881a      	ldrh	r2, [r3, #0]
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd64:	1c9a      	adds	r2, r3, #2
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bd6e:	b29b      	uxth	r3, r3
 800bd70:	3b01      	subs	r3, #1
 800bd72:	b29a      	uxth	r2, r3
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bd78:	e02f      	b.n	800bdda <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	689b      	ldr	r3, [r3, #8]
 800bd80:	f003 0302 	and.w	r3, r3, #2
 800bd84:	2b02      	cmp	r3, #2
 800bd86:	d112      	bne.n	800bdae <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd8c:	881a      	ldrh	r2, [r3, #0]
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd98:	1c9a      	adds	r2, r3, #2
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bda2:	b29b      	uxth	r3, r3
 800bda4:	3b01      	subs	r3, #1
 800bda6:	b29a      	uxth	r2, r3
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bdac:	e015      	b.n	800bdda <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bdae:	f7fa fbed 	bl	800658c <HAL_GetTick>
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	69bb      	ldr	r3, [r7, #24]
 800bdb6:	1ad3      	subs	r3, r2, r3
 800bdb8:	683a      	ldr	r2, [r7, #0]
 800bdba:	429a      	cmp	r2, r3
 800bdbc:	d803      	bhi.n	800bdc6 <HAL_SPI_Transmit+0x16c>
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdc4:	d102      	bne.n	800bdcc <HAL_SPI_Transmit+0x172>
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d106      	bne.n	800bdda <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800bdcc:	2303      	movs	r3, #3
 800bdce:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800bdd8:	e0ab      	b.n	800bf32 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bdde:	b29b      	uxth	r3, r3
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d1ca      	bne.n	800bd7a <HAL_SPI_Transmit+0x120>
 800bde4:	e080      	b.n	800bee8 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	685b      	ldr	r3, [r3, #4]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d002      	beq.n	800bdf4 <HAL_SPI_Transmit+0x19a>
 800bdee:	8afb      	ldrh	r3, [r7, #22]
 800bdf0:	2b01      	cmp	r3, #1
 800bdf2:	d174      	bne.n	800bede <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bdf8:	b29b      	uxth	r3, r3
 800bdfa:	2b01      	cmp	r3, #1
 800bdfc:	d912      	bls.n	800be24 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be02:	881a      	ldrh	r2, [r3, #0]
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be0e:	1c9a      	adds	r2, r3, #2
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be18:	b29b      	uxth	r3, r3
 800be1a:	3b02      	subs	r3, #2
 800be1c:	b29a      	uxth	r2, r3
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800be22:	e05c      	b.n	800bede <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	330c      	adds	r3, #12
 800be2e:	7812      	ldrb	r2, [r2, #0]
 800be30:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be36:	1c5a      	adds	r2, r3, #1
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be40:	b29b      	uxth	r3, r3
 800be42:	3b01      	subs	r3, #1
 800be44:	b29a      	uxth	r2, r3
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800be4a:	e048      	b.n	800bede <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	689b      	ldr	r3, [r3, #8]
 800be52:	f003 0302 	and.w	r3, r3, #2
 800be56:	2b02      	cmp	r3, #2
 800be58:	d12b      	bne.n	800beb2 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be5e:	b29b      	uxth	r3, r3
 800be60:	2b01      	cmp	r3, #1
 800be62:	d912      	bls.n	800be8a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be68:	881a      	ldrh	r2, [r3, #0]
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be74:	1c9a      	adds	r2, r3, #2
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be7e:	b29b      	uxth	r3, r3
 800be80:	3b02      	subs	r3, #2
 800be82:	b29a      	uxth	r2, r3
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800be88:	e029      	b.n	800bede <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	330c      	adds	r3, #12
 800be94:	7812      	ldrb	r2, [r2, #0]
 800be96:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be9c:	1c5a      	adds	r2, r3, #1
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bea6:	b29b      	uxth	r3, r3
 800bea8:	3b01      	subs	r3, #1
 800beaa:	b29a      	uxth	r2, r3
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800beb0:	e015      	b.n	800bede <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800beb2:	f7fa fb6b 	bl	800658c <HAL_GetTick>
 800beb6:	4602      	mov	r2, r0
 800beb8:	69bb      	ldr	r3, [r7, #24]
 800beba:	1ad3      	subs	r3, r2, r3
 800bebc:	683a      	ldr	r2, [r7, #0]
 800bebe:	429a      	cmp	r2, r3
 800bec0:	d803      	bhi.n	800beca <HAL_SPI_Transmit+0x270>
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bec8:	d102      	bne.n	800bed0 <HAL_SPI_Transmit+0x276>
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d106      	bne.n	800bede <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800bed0:	2303      	movs	r3, #3
 800bed2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	2201      	movs	r2, #1
 800bed8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800bedc:	e029      	b.n	800bf32 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bee2:	b29b      	uxth	r3, r3
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d1b1      	bne.n	800be4c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bee8:	69ba      	ldr	r2, [r7, #24]
 800beea:	6839      	ldr	r1, [r7, #0]
 800beec:	68f8      	ldr	r0, [r7, #12]
 800beee:	f001 fa0d 	bl	800d30c <SPI_EndRxTxTransaction>
 800bef2:	4603      	mov	r3, r0
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d002      	beq.n	800befe <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	2220      	movs	r2, #32
 800befc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	689b      	ldr	r3, [r3, #8]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d10a      	bne.n	800bf1c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bf06:	2300      	movs	r3, #0
 800bf08:	613b      	str	r3, [r7, #16]
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	68db      	ldr	r3, [r3, #12]
 800bf10:	613b      	str	r3, [r7, #16]
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	689b      	ldr	r3, [r3, #8]
 800bf18:	613b      	str	r3, [r7, #16]
 800bf1a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d002      	beq.n	800bf2a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800bf24:	2301      	movs	r3, #1
 800bf26:	77fb      	strb	r3, [r7, #31]
 800bf28:	e003      	b.n	800bf32 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	2201      	movs	r2, #1
 800bf2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	2200      	movs	r2, #0
 800bf36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800bf3a:	7ffb      	ldrb	r3, [r7, #31]
}
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	3720      	adds	r7, #32
 800bf40:	46bd      	mov	sp, r7
 800bf42:	bd80      	pop	{r7, pc}

0800bf44 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b088      	sub	sp, #32
 800bf48:	af02      	add	r7, sp, #8
 800bf4a:	60f8      	str	r0, [r7, #12]
 800bf4c:	60b9      	str	r1, [r7, #8]
 800bf4e:	603b      	str	r3, [r7, #0]
 800bf50:	4613      	mov	r3, r2
 800bf52:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bf54:	2300      	movs	r3, #0
 800bf56:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bf5e:	b2db      	uxtb	r3, r3
 800bf60:	2b01      	cmp	r3, #1
 800bf62:	d002      	beq.n	800bf6a <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800bf64:	2302      	movs	r3, #2
 800bf66:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bf68:	e11a      	b.n	800c1a0 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	685b      	ldr	r3, [r3, #4]
 800bf6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bf72:	d112      	bne.n	800bf9a <HAL_SPI_Receive+0x56>
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	689b      	ldr	r3, [r3, #8]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d10e      	bne.n	800bf9a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	2204      	movs	r2, #4
 800bf80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800bf84:	88fa      	ldrh	r2, [r7, #6]
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	9300      	str	r3, [sp, #0]
 800bf8a:	4613      	mov	r3, r2
 800bf8c:	68ba      	ldr	r2, [r7, #8]
 800bf8e:	68b9      	ldr	r1, [r7, #8]
 800bf90:	68f8      	ldr	r0, [r7, #12]
 800bf92:	f000 f90e 	bl	800c1b2 <HAL_SPI_TransmitReceive>
 800bf96:	4603      	mov	r3, r0
 800bf98:	e107      	b.n	800c1aa <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800bfa0:	2b01      	cmp	r3, #1
 800bfa2:	d101      	bne.n	800bfa8 <HAL_SPI_Receive+0x64>
 800bfa4:	2302      	movs	r3, #2
 800bfa6:	e100      	b.n	800c1aa <HAL_SPI_Receive+0x266>
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	2201      	movs	r2, #1
 800bfac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bfb0:	f7fa faec 	bl	800658c <HAL_GetTick>
 800bfb4:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800bfb6:	68bb      	ldr	r3, [r7, #8]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d002      	beq.n	800bfc2 <HAL_SPI_Receive+0x7e>
 800bfbc:	88fb      	ldrh	r3, [r7, #6]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d102      	bne.n	800bfc8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800bfc2:	2301      	movs	r3, #1
 800bfc4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bfc6:	e0eb      	b.n	800c1a0 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	2204      	movs	r2, #4
 800bfcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	68ba      	ldr	r2, [r7, #8]
 800bfda:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	88fa      	ldrh	r2, [r7, #6]
 800bfe0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	88fa      	ldrh	r2, [r7, #6]
 800bfe8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	2200      	movs	r2, #0
 800bff0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	2200      	movs	r2, #0
 800bff6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	2200      	movs	r2, #0
 800bffc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	2200      	movs	r2, #0
 800c002:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	2200      	movs	r2, #0
 800c008:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	68db      	ldr	r3, [r3, #12]
 800c00e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c012:	d908      	bls.n	800c026 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	685a      	ldr	r2, [r3, #4]
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c022:	605a      	str	r2, [r3, #4]
 800c024:	e007      	b.n	800c036 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	685a      	ldr	r2, [r3, #4]
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c034:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	689b      	ldr	r3, [r3, #8]
 800c03a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c03e:	d10f      	bne.n	800c060 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	681a      	ldr	r2, [r3, #0]
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c04e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	681a      	ldr	r2, [r3, #0]
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c05e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c06a:	2b40      	cmp	r3, #64	@ 0x40
 800c06c:	d007      	beq.n	800c07e <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	681a      	ldr	r2, [r3, #0]
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c07c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	68db      	ldr	r3, [r3, #12]
 800c082:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c086:	d86f      	bhi.n	800c168 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c088:	e034      	b.n	800c0f4 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	689b      	ldr	r3, [r3, #8]
 800c090:	f003 0301 	and.w	r3, r3, #1
 800c094:	2b01      	cmp	r3, #1
 800c096:	d117      	bne.n	800c0c8 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	f103 020c 	add.w	r2, r3, #12
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0a4:	7812      	ldrb	r2, [r2, #0]
 800c0a6:	b2d2      	uxtb	r2, r2
 800c0a8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0ae:	1c5a      	adds	r2, r3, #1
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c0ba:	b29b      	uxth	r3, r3
 800c0bc:	3b01      	subs	r3, #1
 800c0be:	b29a      	uxth	r2, r3
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c0c6:	e015      	b.n	800c0f4 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c0c8:	f7fa fa60 	bl	800658c <HAL_GetTick>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	693b      	ldr	r3, [r7, #16]
 800c0d0:	1ad3      	subs	r3, r2, r3
 800c0d2:	683a      	ldr	r2, [r7, #0]
 800c0d4:	429a      	cmp	r2, r3
 800c0d6:	d803      	bhi.n	800c0e0 <HAL_SPI_Receive+0x19c>
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0de:	d102      	bne.n	800c0e6 <HAL_SPI_Receive+0x1a2>
 800c0e0:	683b      	ldr	r3, [r7, #0]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d106      	bne.n	800c0f4 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800c0e6:	2303      	movs	r3, #3
 800c0e8:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	2201      	movs	r2, #1
 800c0ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800c0f2:	e055      	b.n	800c1a0 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c0fa:	b29b      	uxth	r3, r3
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d1c4      	bne.n	800c08a <HAL_SPI_Receive+0x146>
 800c100:	e038      	b.n	800c174 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	689b      	ldr	r3, [r3, #8]
 800c108:	f003 0301 	and.w	r3, r3, #1
 800c10c:	2b01      	cmp	r3, #1
 800c10e:	d115      	bne.n	800c13c <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	68da      	ldr	r2, [r3, #12]
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c11a:	b292      	uxth	r2, r2
 800c11c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c122:	1c9a      	adds	r2, r3, #2
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c12e:	b29b      	uxth	r3, r3
 800c130:	3b01      	subs	r3, #1
 800c132:	b29a      	uxth	r2, r3
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c13a:	e015      	b.n	800c168 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c13c:	f7fa fa26 	bl	800658c <HAL_GetTick>
 800c140:	4602      	mov	r2, r0
 800c142:	693b      	ldr	r3, [r7, #16]
 800c144:	1ad3      	subs	r3, r2, r3
 800c146:	683a      	ldr	r2, [r7, #0]
 800c148:	429a      	cmp	r2, r3
 800c14a:	d803      	bhi.n	800c154 <HAL_SPI_Receive+0x210>
 800c14c:	683b      	ldr	r3, [r7, #0]
 800c14e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c152:	d102      	bne.n	800c15a <HAL_SPI_Receive+0x216>
 800c154:	683b      	ldr	r3, [r7, #0]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d106      	bne.n	800c168 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 800c15a:	2303      	movs	r3, #3
 800c15c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	2201      	movs	r2, #1
 800c162:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800c166:	e01b      	b.n	800c1a0 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c16e:	b29b      	uxth	r3, r3
 800c170:	2b00      	cmp	r3, #0
 800c172:	d1c6      	bne.n	800c102 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c174:	693a      	ldr	r2, [r7, #16]
 800c176:	6839      	ldr	r1, [r7, #0]
 800c178:	68f8      	ldr	r0, [r7, #12]
 800c17a:	f001 f86f 	bl	800d25c <SPI_EndRxTransaction>
 800c17e:	4603      	mov	r3, r0
 800c180:	2b00      	cmp	r3, #0
 800c182:	d002      	beq.n	800c18a <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	2220      	movs	r2, #32
 800c188:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d002      	beq.n	800c198 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800c192:	2301      	movs	r3, #1
 800c194:	75fb      	strb	r3, [r7, #23]
 800c196:	e003      	b.n	800c1a0 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	2201      	movs	r2, #1
 800c19c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800c1a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	3718      	adds	r7, #24
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}

0800c1b2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c1b2:	b580      	push	{r7, lr}
 800c1b4:	b08a      	sub	sp, #40	@ 0x28
 800c1b6:	af00      	add	r7, sp, #0
 800c1b8:	60f8      	str	r0, [r7, #12]
 800c1ba:	60b9      	str	r1, [r7, #8]
 800c1bc:	607a      	str	r2, [r7, #4]
 800c1be:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c1c0:	2301      	movs	r3, #1
 800c1c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c1d0:	2b01      	cmp	r3, #1
 800c1d2:	d101      	bne.n	800c1d8 <HAL_SPI_TransmitReceive+0x26>
 800c1d4:	2302      	movs	r3, #2
 800c1d6:	e20a      	b.n	800c5ee <HAL_SPI_TransmitReceive+0x43c>
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2201      	movs	r2, #1
 800c1dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c1e0:	f7fa f9d4 	bl	800658c <HAL_GetTick>
 800c1e4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c1ec:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	685b      	ldr	r3, [r3, #4]
 800c1f2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800c1f4:	887b      	ldrh	r3, [r7, #2]
 800c1f6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800c1f8:	887b      	ldrh	r3, [r7, #2]
 800c1fa:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c1fc:	7efb      	ldrb	r3, [r7, #27]
 800c1fe:	2b01      	cmp	r3, #1
 800c200:	d00e      	beq.n	800c220 <HAL_SPI_TransmitReceive+0x6e>
 800c202:	697b      	ldr	r3, [r7, #20]
 800c204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c208:	d106      	bne.n	800c218 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	689b      	ldr	r3, [r3, #8]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d102      	bne.n	800c218 <HAL_SPI_TransmitReceive+0x66>
 800c212:	7efb      	ldrb	r3, [r7, #27]
 800c214:	2b04      	cmp	r3, #4
 800c216:	d003      	beq.n	800c220 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800c218:	2302      	movs	r3, #2
 800c21a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800c21e:	e1e0      	b.n	800c5e2 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c220:	68bb      	ldr	r3, [r7, #8]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d005      	beq.n	800c232 <HAL_SPI_TransmitReceive+0x80>
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d002      	beq.n	800c232 <HAL_SPI_TransmitReceive+0x80>
 800c22c:	887b      	ldrh	r3, [r7, #2]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d103      	bne.n	800c23a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800c232:	2301      	movs	r3, #1
 800c234:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800c238:	e1d3      	b.n	800c5e2 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c240:	b2db      	uxtb	r3, r3
 800c242:	2b04      	cmp	r3, #4
 800c244:	d003      	beq.n	800c24e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	2205      	movs	r2, #5
 800c24a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	2200      	movs	r2, #0
 800c252:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	687a      	ldr	r2, [r7, #4]
 800c258:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	887a      	ldrh	r2, [r7, #2]
 800c25e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	887a      	ldrh	r2, [r7, #2]
 800c266:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	68ba      	ldr	r2, [r7, #8]
 800c26e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	887a      	ldrh	r2, [r7, #2]
 800c274:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	887a      	ldrh	r2, [r7, #2]
 800c27a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2200      	movs	r2, #0
 800c280:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	2200      	movs	r2, #0
 800c286:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	68db      	ldr	r3, [r3, #12]
 800c28c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c290:	d802      	bhi.n	800c298 <HAL_SPI_TransmitReceive+0xe6>
 800c292:	8a3b      	ldrh	r3, [r7, #16]
 800c294:	2b01      	cmp	r3, #1
 800c296:	d908      	bls.n	800c2aa <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	685a      	ldr	r2, [r3, #4]
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c2a6:	605a      	str	r2, [r3, #4]
 800c2a8:	e007      	b.n	800c2ba <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	685a      	ldr	r2, [r3, #4]
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c2b8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2c4:	2b40      	cmp	r3, #64	@ 0x40
 800c2c6:	d007      	beq.n	800c2d8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	681a      	ldr	r2, [r3, #0]
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c2d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	68db      	ldr	r3, [r3, #12]
 800c2dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c2e0:	f240 8081 	bls.w	800c3e6 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	685b      	ldr	r3, [r3, #4]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d002      	beq.n	800c2f2 <HAL_SPI_TransmitReceive+0x140>
 800c2ec:	8a7b      	ldrh	r3, [r7, #18]
 800c2ee:	2b01      	cmp	r3, #1
 800c2f0:	d16d      	bne.n	800c3ce <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2f6:	881a      	ldrh	r2, [r3, #0]
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c302:	1c9a      	adds	r2, r3, #2
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c30c:	b29b      	uxth	r3, r3
 800c30e:	3b01      	subs	r3, #1
 800c310:	b29a      	uxth	r2, r3
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c316:	e05a      	b.n	800c3ce <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	689b      	ldr	r3, [r3, #8]
 800c31e:	f003 0302 	and.w	r3, r3, #2
 800c322:	2b02      	cmp	r3, #2
 800c324:	d11b      	bne.n	800c35e <HAL_SPI_TransmitReceive+0x1ac>
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c32a:	b29b      	uxth	r3, r3
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d016      	beq.n	800c35e <HAL_SPI_TransmitReceive+0x1ac>
 800c330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c332:	2b01      	cmp	r3, #1
 800c334:	d113      	bne.n	800c35e <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c33a:	881a      	ldrh	r2, [r3, #0]
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c346:	1c9a      	adds	r2, r3, #2
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c350:	b29b      	uxth	r3, r3
 800c352:	3b01      	subs	r3, #1
 800c354:	b29a      	uxth	r2, r3
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c35a:	2300      	movs	r3, #0
 800c35c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	689b      	ldr	r3, [r3, #8]
 800c364:	f003 0301 	and.w	r3, r3, #1
 800c368:	2b01      	cmp	r3, #1
 800c36a:	d11c      	bne.n	800c3a6 <HAL_SPI_TransmitReceive+0x1f4>
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c372:	b29b      	uxth	r3, r3
 800c374:	2b00      	cmp	r3, #0
 800c376:	d016      	beq.n	800c3a6 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	68da      	ldr	r2, [r3, #12]
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c382:	b292      	uxth	r2, r2
 800c384:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c38a:	1c9a      	adds	r2, r3, #2
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c396:	b29b      	uxth	r3, r3
 800c398:	3b01      	subs	r3, #1
 800c39a:	b29a      	uxth	r2, r3
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c3a2:	2301      	movs	r3, #1
 800c3a4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c3a6:	f7fa f8f1 	bl	800658c <HAL_GetTick>
 800c3aa:	4602      	mov	r2, r0
 800c3ac:	69fb      	ldr	r3, [r7, #28]
 800c3ae:	1ad3      	subs	r3, r2, r3
 800c3b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3b2:	429a      	cmp	r2, r3
 800c3b4:	d80b      	bhi.n	800c3ce <HAL_SPI_TransmitReceive+0x21c>
 800c3b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3bc:	d007      	beq.n	800c3ce <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800c3be:	2303      	movs	r3, #3
 800c3c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	2201      	movs	r2, #1
 800c3c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800c3cc:	e109      	b.n	800c5e2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3d2:	b29b      	uxth	r3, r3
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d19f      	bne.n	800c318 <HAL_SPI_TransmitReceive+0x166>
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c3de:	b29b      	uxth	r3, r3
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d199      	bne.n	800c318 <HAL_SPI_TransmitReceive+0x166>
 800c3e4:	e0e3      	b.n	800c5ae <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	685b      	ldr	r3, [r3, #4]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d003      	beq.n	800c3f6 <HAL_SPI_TransmitReceive+0x244>
 800c3ee:	8a7b      	ldrh	r3, [r7, #18]
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	f040 80cf 	bne.w	800c594 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3fa:	b29b      	uxth	r3, r3
 800c3fc:	2b01      	cmp	r3, #1
 800c3fe:	d912      	bls.n	800c426 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c404:	881a      	ldrh	r2, [r3, #0]
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c410:	1c9a      	adds	r2, r3, #2
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c41a:	b29b      	uxth	r3, r3
 800c41c:	3b02      	subs	r3, #2
 800c41e:	b29a      	uxth	r2, r3
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c424:	e0b6      	b.n	800c594 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	330c      	adds	r3, #12
 800c430:	7812      	ldrb	r2, [r2, #0]
 800c432:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c438:	1c5a      	adds	r2, r3, #1
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c442:	b29b      	uxth	r3, r3
 800c444:	3b01      	subs	r3, #1
 800c446:	b29a      	uxth	r2, r3
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c44c:	e0a2      	b.n	800c594 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	689b      	ldr	r3, [r3, #8]
 800c454:	f003 0302 	and.w	r3, r3, #2
 800c458:	2b02      	cmp	r3, #2
 800c45a:	d134      	bne.n	800c4c6 <HAL_SPI_TransmitReceive+0x314>
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c460:	b29b      	uxth	r3, r3
 800c462:	2b00      	cmp	r3, #0
 800c464:	d02f      	beq.n	800c4c6 <HAL_SPI_TransmitReceive+0x314>
 800c466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c468:	2b01      	cmp	r3, #1
 800c46a:	d12c      	bne.n	800c4c6 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c470:	b29b      	uxth	r3, r3
 800c472:	2b01      	cmp	r3, #1
 800c474:	d912      	bls.n	800c49c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c47a:	881a      	ldrh	r2, [r3, #0]
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c486:	1c9a      	adds	r2, r3, #2
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c490:	b29b      	uxth	r3, r3
 800c492:	3b02      	subs	r3, #2
 800c494:	b29a      	uxth	r2, r3
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c49a:	e012      	b.n	800c4c2 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	330c      	adds	r3, #12
 800c4a6:	7812      	ldrb	r2, [r2, #0]
 800c4a8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4ae:	1c5a      	adds	r2, r3, #1
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c4b8:	b29b      	uxth	r3, r3
 800c4ba:	3b01      	subs	r3, #1
 800c4bc:	b29a      	uxth	r2, r3
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	689b      	ldr	r3, [r3, #8]
 800c4cc:	f003 0301 	and.w	r3, r3, #1
 800c4d0:	2b01      	cmp	r3, #1
 800c4d2:	d148      	bne.n	800c566 <HAL_SPI_TransmitReceive+0x3b4>
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c4da:	b29b      	uxth	r3, r3
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d042      	beq.n	800c566 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c4e6:	b29b      	uxth	r3, r3
 800c4e8:	2b01      	cmp	r3, #1
 800c4ea:	d923      	bls.n	800c534 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	68da      	ldr	r2, [r3, #12]
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4f6:	b292      	uxth	r2, r2
 800c4f8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4fe:	1c9a      	adds	r2, r3, #2
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c50a:	b29b      	uxth	r3, r3
 800c50c:	3b02      	subs	r3, #2
 800c50e:	b29a      	uxth	r2, r3
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c51c:	b29b      	uxth	r3, r3
 800c51e:	2b01      	cmp	r3, #1
 800c520:	d81f      	bhi.n	800c562 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	685a      	ldr	r2, [r3, #4]
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c530:	605a      	str	r2, [r3, #4]
 800c532:	e016      	b.n	800c562 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	f103 020c 	add.w	r2, r3, #12
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c540:	7812      	ldrb	r2, [r2, #0]
 800c542:	b2d2      	uxtb	r2, r2
 800c544:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c54a:	1c5a      	adds	r2, r3, #1
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c556:	b29b      	uxth	r3, r3
 800c558:	3b01      	subs	r3, #1
 800c55a:	b29a      	uxth	r2, r3
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c562:	2301      	movs	r3, #1
 800c564:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c566:	f7fa f811 	bl	800658c <HAL_GetTick>
 800c56a:	4602      	mov	r2, r0
 800c56c:	69fb      	ldr	r3, [r7, #28]
 800c56e:	1ad3      	subs	r3, r2, r3
 800c570:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c572:	429a      	cmp	r2, r3
 800c574:	d803      	bhi.n	800c57e <HAL_SPI_TransmitReceive+0x3cc>
 800c576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c57c:	d102      	bne.n	800c584 <HAL_SPI_TransmitReceive+0x3d2>
 800c57e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c580:	2b00      	cmp	r3, #0
 800c582:	d107      	bne.n	800c594 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800c584:	2303      	movs	r3, #3
 800c586:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	2201      	movs	r2, #1
 800c58e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800c592:	e026      	b.n	800c5e2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c598:	b29b      	uxth	r3, r3
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	f47f af57 	bne.w	800c44e <HAL_SPI_TransmitReceive+0x29c>
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c5a6:	b29b      	uxth	r3, r3
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	f47f af50 	bne.w	800c44e <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c5ae:	69fa      	ldr	r2, [r7, #28]
 800c5b0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c5b2:	68f8      	ldr	r0, [r7, #12]
 800c5b4:	f000 feaa 	bl	800d30c <SPI_EndRxTxTransaction>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d005      	beq.n	800c5ca <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800c5be:	2301      	movs	r3, #1
 800c5c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	2220      	movs	r2, #32
 800c5c8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d003      	beq.n	800c5da <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800c5d2:	2301      	movs	r3, #1
 800c5d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c5d8:	e003      	b.n	800c5e2 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	2201      	movs	r2, #1
 800c5de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800c5ea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	3728      	adds	r7, #40	@ 0x28
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
	...

0800c5f8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b086      	sub	sp, #24
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	60f8      	str	r0, [r7, #12]
 800c600:	60b9      	str	r1, [r7, #8]
 800c602:	4613      	mov	r3, r2
 800c604:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c606:	2300      	movs	r3, #0
 800c608:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c610:	2b01      	cmp	r3, #1
 800c612:	d101      	bne.n	800c618 <HAL_SPI_Transmit_DMA+0x20>
 800c614:	2302      	movs	r3, #2
 800c616:	e0d4      	b.n	800c7c2 <HAL_SPI_Transmit_DMA+0x1ca>
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	2201      	movs	r2, #1
 800c61c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c626:	b2db      	uxtb	r3, r3
 800c628:	2b01      	cmp	r3, #1
 800c62a:	d002      	beq.n	800c632 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800c62c:	2302      	movs	r3, #2
 800c62e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c630:	e0c2      	b.n	800c7b8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 800c632:	68bb      	ldr	r3, [r7, #8]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d002      	beq.n	800c63e <HAL_SPI_Transmit_DMA+0x46>
 800c638:	88fb      	ldrh	r3, [r7, #6]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d102      	bne.n	800c644 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800c63e:	2301      	movs	r3, #1
 800c640:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c642:	e0b9      	b.n	800c7b8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	2203      	movs	r2, #3
 800c648:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	2200      	movs	r2, #0
 800c650:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	68ba      	ldr	r2, [r7, #8]
 800c656:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	88fa      	ldrh	r2, [r7, #6]
 800c65c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	88fa      	ldrh	r2, [r7, #6]
 800c662:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	2200      	movs	r2, #0
 800c668:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2200      	movs	r2, #0
 800c66e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	2200      	movs	r2, #0
 800c674:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	2200      	movs	r2, #0
 800c67a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	2200      	movs	r2, #0
 800c682:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	689b      	ldr	r3, [r3, #8]
 800c68a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c68e:	d10f      	bne.n	800c6b0 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	681a      	ldr	r2, [r3, #0]
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c69e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	681a      	ldr	r2, [r3, #0]
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c6ae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c6b4:	4a45      	ldr	r2, [pc, #276]	@ (800c7cc <HAL_SPI_Transmit_DMA+0x1d4>)
 800c6b6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c6bc:	4a44      	ldr	r2, [pc, #272]	@ (800c7d0 <HAL_SPI_Transmit_DMA+0x1d8>)
 800c6be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c6c4:	4a43      	ldr	r2, [pc, #268]	@ (800c7d4 <HAL_SPI_Transmit_DMA+0x1dc>)
 800c6c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	685a      	ldr	r2, [r3, #4]
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c6de:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	68db      	ldr	r3, [r3, #12]
 800c6e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c6e8:	d82d      	bhi.n	800c746 <HAL_SPI_Transmit_DMA+0x14e>
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c6ee:	699b      	ldr	r3, [r3, #24]
 800c6f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c6f4:	d127      	bne.n	800c746 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c6fa:	b29b      	uxth	r3, r3
 800c6fc:	f003 0301 	and.w	r3, r3, #1
 800c700:	2b00      	cmp	r3, #0
 800c702:	d10f      	bne.n	800c724 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	685a      	ldr	r2, [r3, #4]
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c712:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c718:	b29b      	uxth	r3, r3
 800c71a:	085b      	lsrs	r3, r3, #1
 800c71c:	b29a      	uxth	r2, r3
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c722:	e010      	b.n	800c746 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	685a      	ldr	r2, [r3, #4]
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c732:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c738:	b29b      	uxth	r3, r3
 800c73a:	085b      	lsrs	r3, r3, #1
 800c73c:	b29b      	uxth	r3, r3
 800c73e:	3301      	adds	r3, #1
 800c740:	b29a      	uxth	r2, r3
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c74e:	4619      	mov	r1, r3
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	330c      	adds	r3, #12
 800c756:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c75c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c75e:	f7fb f8d2 	bl	8007906 <HAL_DMA_Start_IT>
 800c762:	4603      	mov	r3, r0
 800c764:	2b00      	cmp	r3, #0
 800c766:	d008      	beq.n	800c77a <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c76c:	f043 0210 	orr.w	r2, r3, #16
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 800c774:	2301      	movs	r3, #1
 800c776:	75fb      	strb	r3, [r7, #23]

    goto error;
 800c778:	e01e      	b.n	800c7b8 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c784:	2b40      	cmp	r3, #64	@ 0x40
 800c786:	d007      	beq.n	800c798 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	681a      	ldr	r2, [r3, #0]
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c796:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	685a      	ldr	r2, [r3, #4]
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	f042 0220 	orr.w	r2, r2, #32
 800c7a6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	685a      	ldr	r2, [r3, #4]
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	f042 0202 	orr.w	r2, r2, #2
 800c7b6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800c7c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	3718      	adds	r7, #24
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bd80      	pop	{r7, pc}
 800c7ca:	bf00      	nop
 800c7cc:	0800cf8b 	.word	0x0800cf8b
 800c7d0:	0800cdad 	.word	0x0800cdad
 800c7d4:	0800cfdf 	.word	0x0800cfdf

0800c7d8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b086      	sub	sp, #24
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	60f8      	str	r0, [r7, #12]
 800c7e0:	60b9      	str	r1, [r7, #8]
 800c7e2:	4613      	mov	r3, r2
 800c7e4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c7f0:	b2db      	uxtb	r3, r3
 800c7f2:	2b01      	cmp	r3, #1
 800c7f4:	d002      	beq.n	800c7fc <HAL_SPI_Receive_DMA+0x24>
  {
    errorcode = HAL_BUSY;
 800c7f6:	2302      	movs	r3, #2
 800c7f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c7fa:	e0fe      	b.n	800c9fa <HAL_SPI_Receive_DMA+0x222>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	689b      	ldr	r3, [r3, #8]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d110      	bne.n	800c826 <HAL_SPI_Receive_DMA+0x4e>
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	685b      	ldr	r3, [r3, #4]
 800c808:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c80c:	d10b      	bne.n	800c826 <HAL_SPI_Receive_DMA+0x4e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	2204      	movs	r2, #4
 800c812:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800c816:	88fb      	ldrh	r3, [r7, #6]
 800c818:	68ba      	ldr	r2, [r7, #8]
 800c81a:	68b9      	ldr	r1, [r7, #8]
 800c81c:	68f8      	ldr	r0, [r7, #12]
 800c81e:	f000 f8fb 	bl	800ca18 <HAL_SPI_TransmitReceive_DMA>
 800c822:	4603      	mov	r3, r0
 800c824:	e0ee      	b.n	800ca04 <HAL_SPI_Receive_DMA+0x22c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c82c:	2b01      	cmp	r3, #1
 800c82e:	d101      	bne.n	800c834 <HAL_SPI_Receive_DMA+0x5c>
 800c830:	2302      	movs	r3, #2
 800c832:	e0e7      	b.n	800ca04 <HAL_SPI_Receive_DMA+0x22c>
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	2201      	movs	r2, #1
 800c838:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if ((pData == NULL) || (Size == 0U))
 800c83c:	68bb      	ldr	r3, [r7, #8]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d002      	beq.n	800c848 <HAL_SPI_Receive_DMA+0x70>
 800c842:	88fb      	ldrh	r3, [r7, #6]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d102      	bne.n	800c84e <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 800c848:	2301      	movs	r3, #1
 800c84a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c84c:	e0d5      	b.n	800c9fa <HAL_SPI_Receive_DMA+0x222>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	2204      	movs	r2, #4
 800c852:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2200      	movs	r2, #0
 800c85a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	68ba      	ldr	r2, [r7, #8]
 800c860:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	88fa      	ldrh	r2, [r7, #6]
 800c866:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	88fa      	ldrh	r2, [r7, #6]
 800c86e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	2200      	movs	r2, #0
 800c876:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	2200      	movs	r2, #0
 800c87c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	2200      	movs	r2, #0
 800c882:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	2200      	movs	r2, #0
 800c888:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	689b      	ldr	r3, [r3, #8]
 800c88e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c892:	d10f      	bne.n	800c8b4 <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	681a      	ldr	r2, [r3, #0]
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c8a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	681a      	ldr	r2, [r3, #0]
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c8b2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	685a      	ldr	r2, [r3, #4]
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c8c2:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	68db      	ldr	r3, [r3, #12]
 800c8c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c8cc:	d908      	bls.n	800c8e0 <HAL_SPI_Receive_DMA+0x108>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	685a      	ldr	r2, [r3, #4]
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c8dc:	605a      	str	r2, [r3, #4]
 800c8de:	e042      	b.n	800c966 <HAL_SPI_Receive_DMA+0x18e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	685a      	ldr	r2, [r3, #4]
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c8ee:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8f4:	699b      	ldr	r3, [r3, #24]
 800c8f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c8fa:	d134      	bne.n	800c966 <HAL_SPI_Receive_DMA+0x18e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	685a      	ldr	r2, [r3, #4]
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c90a:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c912:	b29b      	uxth	r3, r3
 800c914:	f003 0301 	and.w	r3, r3, #1
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d111      	bne.n	800c940 <HAL_SPI_Receive_DMA+0x168>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	685a      	ldr	r2, [r3, #4]
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c92a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c932:	b29b      	uxth	r3, r3
 800c934:	085b      	lsrs	r3, r3, #1
 800c936:	b29a      	uxth	r2, r3
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c93e:	e012      	b.n	800c966 <HAL_SPI_Receive_DMA+0x18e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	685a      	ldr	r2, [r3, #4]
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c94e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c956:	b29b      	uxth	r3, r3
 800c958:	085b      	lsrs	r3, r3, #1
 800c95a:	b29b      	uxth	r3, r3
 800c95c:	3301      	adds	r3, #1
 800c95e:	b29a      	uxth	r2, r3
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c96a:	4a28      	ldr	r2, [pc, #160]	@ (800ca0c <HAL_SPI_Receive_DMA+0x234>)
 800c96c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c972:	4a27      	ldr	r2, [pc, #156]	@ (800ca10 <HAL_SPI_Receive_DMA+0x238>)
 800c974:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c97a:	4a26      	ldr	r2, [pc, #152]	@ (800ca14 <HAL_SPI_Receive_DMA+0x23c>)
 800c97c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c982:	2200      	movs	r2, #0
 800c984:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	330c      	adds	r3, #12
 800c990:	4619      	mov	r1, r3
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c996:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c99e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c9a0:	f7fa ffb1 	bl	8007906 <HAL_DMA_Start_IT>
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d008      	beq.n	800c9bc <HAL_SPI_Receive_DMA+0x1e4>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9ae:	f043 0210 	orr.w	r2, r3, #16
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 800c9b6:	2301      	movs	r3, #1
 800c9b8:	75fb      	strb	r3, [r7, #23]

    goto error;
 800c9ba:	e01e      	b.n	800c9fa <HAL_SPI_Receive_DMA+0x222>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9c6:	2b40      	cmp	r3, #64	@ 0x40
 800c9c8:	d007      	beq.n	800c9da <HAL_SPI_Receive_DMA+0x202>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	681a      	ldr	r2, [r3, #0]
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c9d8:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	685a      	ldr	r2, [r3, #4]
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	f042 0220 	orr.w	r2, r2, #32
 800c9e8:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	685a      	ldr	r2, [r3, #4]
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	f042 0201 	orr.w	r2, r2, #1
 800c9f8:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800ca02:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca04:	4618      	mov	r0, r3
 800ca06:	3718      	adds	r7, #24
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	bd80      	pop	{r7, pc}
 800ca0c:	0800cfa7 	.word	0x0800cfa7
 800ca10:	0800ce53 	.word	0x0800ce53
 800ca14:	0800cfdf 	.word	0x0800cfdf

0800ca18 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b086      	sub	sp, #24
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	60f8      	str	r0, [r7, #12]
 800ca20:	60b9      	str	r1, [r7, #8]
 800ca22:	607a      	str	r2, [r7, #4]
 800ca24:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ca26:	2300      	movs	r3, #0
 800ca28:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ca30:	2b01      	cmp	r3, #1
 800ca32:	d101      	bne.n	800ca38 <HAL_SPI_TransmitReceive_DMA+0x20>
 800ca34:	2302      	movs	r3, #2
 800ca36:	e164      	b.n	800cd02 <HAL_SPI_TransmitReceive_DMA+0x2ea>
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	2201      	movs	r2, #1
 800ca3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ca46:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	685b      	ldr	r3, [r3, #4]
 800ca4c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800ca4e:	7dbb      	ldrb	r3, [r7, #22]
 800ca50:	2b01      	cmp	r3, #1
 800ca52:	d00d      	beq.n	800ca70 <HAL_SPI_TransmitReceive_DMA+0x58>
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ca5a:	d106      	bne.n	800ca6a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	689b      	ldr	r3, [r3, #8]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d102      	bne.n	800ca6a <HAL_SPI_TransmitReceive_DMA+0x52>
 800ca64:	7dbb      	ldrb	r3, [r7, #22]
 800ca66:	2b04      	cmp	r3, #4
 800ca68:	d002      	beq.n	800ca70 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800ca6a:	2302      	movs	r3, #2
 800ca6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ca6e:	e143      	b.n	800ccf8 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d005      	beq.n	800ca82 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d002      	beq.n	800ca82 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800ca7c:	887b      	ldrh	r3, [r7, #2]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d102      	bne.n	800ca88 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800ca82:	2301      	movs	r3, #1
 800ca84:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ca86:	e137      	b.n	800ccf8 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ca8e:	b2db      	uxtb	r3, r3
 800ca90:	2b04      	cmp	r3, #4
 800ca92:	d003      	beq.n	800ca9c <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	2205      	movs	r2, #5
 800ca98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	2200      	movs	r2, #0
 800caa0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	68ba      	ldr	r2, [r7, #8]
 800caa6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	887a      	ldrh	r2, [r7, #2]
 800caac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	887a      	ldrh	r2, [r7, #2]
 800cab2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	687a      	ldr	r2, [r7, #4]
 800cab8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	887a      	ldrh	r2, [r7, #2]
 800cabe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	887a      	ldrh	r2, [r7, #2]
 800cac6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	2200      	movs	r2, #0
 800cace:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	2200      	movs	r2, #0
 800cad4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	685a      	ldr	r2, [r3, #4]
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800cae4:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	68db      	ldr	r3, [r3, #12]
 800caea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800caee:	d908      	bls.n	800cb02 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	685a      	ldr	r2, [r3, #4]
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cafe:	605a      	str	r2, [r3, #4]
 800cb00:	e06f      	b.n	800cbe2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	685a      	ldr	r2, [r3, #4]
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cb10:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb16:	699b      	ldr	r3, [r3, #24]
 800cb18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cb1c:	d126      	bne.n	800cb6c <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800cb22:	f003 0301 	and.w	r3, r3, #1
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d10f      	bne.n	800cb4a <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	685a      	ldr	r2, [r3, #4]
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800cb38:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cb3e:	b29b      	uxth	r3, r3
 800cb40:	085b      	lsrs	r3, r3, #1
 800cb42:	b29a      	uxth	r2, r3
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800cb48:	e010      	b.n	800cb6c <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	685a      	ldr	r2, [r3, #4]
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cb58:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cb5e:	b29b      	uxth	r3, r3
 800cb60:	085b      	lsrs	r3, r3, #1
 800cb62:	b29b      	uxth	r3, r3
 800cb64:	3301      	adds	r3, #1
 800cb66:	b29a      	uxth	r2, r3
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cb70:	699b      	ldr	r3, [r3, #24]
 800cb72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cb76:	d134      	bne.n	800cbe2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	685a      	ldr	r2, [r3, #4]
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cb86:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800cb8e:	b29b      	uxth	r3, r3
 800cb90:	f003 0301 	and.w	r3, r3, #1
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d111      	bne.n	800cbbc <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	685a      	ldr	r2, [r3, #4]
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cba6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800cbae:	b29b      	uxth	r3, r3
 800cbb0:	085b      	lsrs	r3, r3, #1
 800cbb2:	b29a      	uxth	r2, r3
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800cbba:	e012      	b.n	800cbe2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	685a      	ldr	r2, [r3, #4]
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800cbca:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800cbd2:	b29b      	uxth	r3, r3
 800cbd4:	085b      	lsrs	r3, r3, #1
 800cbd6:	b29b      	uxth	r3, r3
 800cbd8:	3301      	adds	r3, #1
 800cbda:	b29a      	uxth	r2, r3
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800cbe8:	b2db      	uxtb	r3, r3
 800cbea:	2b04      	cmp	r3, #4
 800cbec:	d108      	bne.n	800cc00 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbf2:	4a46      	ldr	r2, [pc, #280]	@ (800cd0c <HAL_SPI_TransmitReceive_DMA+0x2f4>)
 800cbf4:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbfa:	4a45      	ldr	r2, [pc, #276]	@ (800cd10 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 800cbfc:	62da      	str	r2, [r3, #44]	@ 0x2c
 800cbfe:	e007      	b.n	800cc10 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc04:	4a43      	ldr	r2, [pc, #268]	@ (800cd14 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 800cc06:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc0c:	4a42      	ldr	r2, [pc, #264]	@ (800cd18 <HAL_SPI_TransmitReceive_DMA+0x300>)
 800cc0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc14:	4a41      	ldr	r2, [pc, #260]	@ (800cd1c <HAL_SPI_TransmitReceive_DMA+0x304>)
 800cc16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	330c      	adds	r3, #12
 800cc2a:	4619      	mov	r1, r3
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc30:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800cc38:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800cc3a:	f7fa fe64 	bl	8007906 <HAL_DMA_Start_IT>
 800cc3e:	4603      	mov	r3, r0
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d008      	beq.n	800cc56 <HAL_SPI_TransmitReceive_DMA+0x23e>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cc48:	f043 0210 	orr.w	r2, r3, #16
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 800cc50:	2301      	movs	r3, #1
 800cc52:	75fb      	strb	r3, [r7, #23]

    goto error;
 800cc54:	e050      	b.n	800ccf8 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	685a      	ldr	r2, [r3, #4]
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f042 0201 	orr.w	r2, r2, #1
 800cc64:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc72:	2200      	movs	r2, #0
 800cc74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc82:	2200      	movs	r2, #0
 800cc84:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc8e:	4619      	mov	r1, r3
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	330c      	adds	r3, #12
 800cc96:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cc9c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800cc9e:	f7fa fe32 	bl	8007906 <HAL_DMA_Start_IT>
 800cca2:	4603      	mov	r3, r0
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d008      	beq.n	800ccba <HAL_SPI_TransmitReceive_DMA+0x2a2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ccac:	f043 0210 	orr.w	r2, r3, #16
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 800ccb4:	2301      	movs	r3, #1
 800ccb6:	75fb      	strb	r3, [r7, #23]

    goto error;
 800ccb8:	e01e      	b.n	800ccf8 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccc4:	2b40      	cmp	r3, #64	@ 0x40
 800ccc6:	d007      	beq.n	800ccd8 <HAL_SPI_TransmitReceive_DMA+0x2c0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	681a      	ldr	r2, [r3, #0]
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ccd6:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	685a      	ldr	r2, [r3, #4]
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	f042 0220 	orr.w	r2, r2, #32
 800cce6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	685a      	ldr	r2, [r3, #4]
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	f042 0202 	orr.w	r2, r2, #2
 800ccf6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800cd00:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd02:	4618      	mov	r0, r3
 800cd04:	3718      	adds	r7, #24
 800cd06:	46bd      	mov	sp, r7
 800cd08:	bd80      	pop	{r7, pc}
 800cd0a:	bf00      	nop
 800cd0c:	0800cfa7 	.word	0x0800cfa7
 800cd10:	0800ce53 	.word	0x0800ce53
 800cd14:	0800cfc3 	.word	0x0800cfc3
 800cd18:	0800cefb 	.word	0x0800cefb
 800cd1c:	0800cfdf 	.word	0x0800cfdf

0800cd20 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cd20:	b480      	push	{r7}
 800cd22:	b083      	sub	sp, #12
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800cd28:	bf00      	nop
 800cd2a:	370c      	adds	r7, #12
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd32:	4770      	bx	lr

0800cd34 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cd34:	b480      	push	{r7}
 800cd36:	b083      	sub	sp, #12
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800cd3c:	bf00      	nop
 800cd3e:	370c      	adds	r7, #12
 800cd40:	46bd      	mov	sp, r7
 800cd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd46:	4770      	bx	lr

0800cd48 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cd48:	b480      	push	{r7}
 800cd4a:	b083      	sub	sp, #12
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800cd50:	bf00      	nop
 800cd52:	370c      	adds	r7, #12
 800cd54:	46bd      	mov	sp, r7
 800cd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5a:	4770      	bx	lr

0800cd5c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b083      	sub	sp, #12
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800cd64:	bf00      	nop
 800cd66:	370c      	adds	r7, #12
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6e:	4770      	bx	lr

0800cd70 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cd70:	b480      	push	{r7}
 800cd72:	b083      	sub	sp, #12
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800cd78:	bf00      	nop
 800cd7a:	370c      	adds	r7, #12
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd82:	4770      	bx	lr

0800cd84 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cd84:	b480      	push	{r7}
 800cd86:	b083      	sub	sp, #12
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800cd8c:	bf00      	nop
 800cd8e:	370c      	adds	r7, #12
 800cd90:	46bd      	mov	sp, r7
 800cd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd96:	4770      	bx	lr

0800cd98 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800cd98:	b480      	push	{r7}
 800cd9a:	b083      	sub	sp, #12
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800cda0:	bf00      	nop
 800cda2:	370c      	adds	r7, #12
 800cda4:	46bd      	mov	sp, r7
 800cda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdaa:	4770      	bx	lr

0800cdac <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b086      	sub	sp, #24
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdb8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cdba:	f7f9 fbe7 	bl	800658c <HAL_GetTick>
 800cdbe:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	f003 0320 	and.w	r3, r3, #32
 800cdca:	2b20      	cmp	r3, #32
 800cdcc:	d03b      	beq.n	800ce46 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800cdce:	697b      	ldr	r3, [r7, #20]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	685a      	ldr	r2, [r3, #4]
 800cdd4:	697b      	ldr	r3, [r7, #20]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f022 0220 	bic.w	r2, r2, #32
 800cddc:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800cdde:	697b      	ldr	r3, [r7, #20]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	685a      	ldr	r2, [r3, #4]
 800cde4:	697b      	ldr	r3, [r7, #20]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	f022 0202 	bic.w	r2, r2, #2
 800cdec:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cdee:	693a      	ldr	r2, [r7, #16]
 800cdf0:	2164      	movs	r1, #100	@ 0x64
 800cdf2:	6978      	ldr	r0, [r7, #20]
 800cdf4:	f000 fa8a 	bl	800d30c <SPI_EndRxTxTransaction>
 800cdf8:	4603      	mov	r3, r0
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d005      	beq.n	800ce0a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cdfe:	697b      	ldr	r3, [r7, #20]
 800ce00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ce02:	f043 0220 	orr.w	r2, r3, #32
 800ce06:	697b      	ldr	r3, [r7, #20]
 800ce08:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ce0a:	697b      	ldr	r3, [r7, #20]
 800ce0c:	689b      	ldr	r3, [r3, #8]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d10a      	bne.n	800ce28 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ce12:	2300      	movs	r3, #0
 800ce14:	60fb      	str	r3, [r7, #12]
 800ce16:	697b      	ldr	r3, [r7, #20]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	68db      	ldr	r3, [r3, #12]
 800ce1c:	60fb      	str	r3, [r7, #12]
 800ce1e:	697b      	ldr	r3, [r7, #20]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	689b      	ldr	r3, [r3, #8]
 800ce24:	60fb      	str	r3, [r7, #12]
 800ce26:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800ce28:	697b      	ldr	r3, [r7, #20]
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800ce2e:	697b      	ldr	r3, [r7, #20]
 800ce30:	2201      	movs	r2, #1
 800ce32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d003      	beq.n	800ce46 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ce3e:	6978      	ldr	r0, [r7, #20]
 800ce40:	f7ff ffaa 	bl	800cd98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ce44:	e002      	b.n	800ce4c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800ce46:	6978      	ldr	r0, [r7, #20]
 800ce48:	f7ff ff6a 	bl	800cd20 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ce4c:	3718      	adds	r7, #24
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	bd80      	pop	{r7, pc}

0800ce52 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ce52:	b580      	push	{r7, lr}
 800ce54:	b084      	sub	sp, #16
 800ce56:	af00      	add	r7, sp, #0
 800ce58:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce5e:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ce60:	f7f9 fb94 	bl	800658c <HAL_GetTick>
 800ce64:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f003 0320 	and.w	r3, r3, #32
 800ce70:	2b20      	cmp	r3, #32
 800ce72:	d03c      	beq.n	800ceee <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	685a      	ldr	r2, [r3, #4]
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	f022 0220 	bic.w	r2, r2, #32
 800ce82:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	689b      	ldr	r3, [r3, #8]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d10d      	bne.n	800cea8 <SPI_DMAReceiveCplt+0x56>
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	685b      	ldr	r3, [r3, #4]
 800ce90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ce94:	d108      	bne.n	800cea8 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	685a      	ldr	r2, [r3, #4]
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	f022 0203 	bic.w	r2, r2, #3
 800cea4:	605a      	str	r2, [r3, #4]
 800cea6:	e007      	b.n	800ceb8 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	685a      	ldr	r2, [r3, #4]
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	f022 0201 	bic.w	r2, r2, #1
 800ceb6:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ceb8:	68ba      	ldr	r2, [r7, #8]
 800ceba:	2164      	movs	r1, #100	@ 0x64
 800cebc:	68f8      	ldr	r0, [r7, #12]
 800cebe:	f000 f9cd 	bl	800d25c <SPI_EndRxTransaction>
 800cec2:	4603      	mov	r3, r0
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d002      	beq.n	800cece <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	2220      	movs	r2, #32
 800cecc:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	2200      	movs	r2, #0
 800ced2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	2201      	movs	r2, #1
 800ceda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d003      	beq.n	800ceee <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cee6:	68f8      	ldr	r0, [r7, #12]
 800cee8:	f7ff ff56 	bl	800cd98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ceec:	e002      	b.n	800cef4 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800ceee:	68f8      	ldr	r0, [r7, #12]
 800cef0:	f7ff ff20 	bl	800cd34 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cef4:	3710      	adds	r7, #16
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}

0800cefa <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cefa:	b580      	push	{r7, lr}
 800cefc:	b084      	sub	sp, #16
 800cefe:	af00      	add	r7, sp, #0
 800cf00:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf06:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cf08:	f7f9 fb40 	bl	800658c <HAL_GetTick>
 800cf0c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	f003 0320 	and.w	r3, r3, #32
 800cf18:	2b20      	cmp	r3, #32
 800cf1a:	d030      	beq.n	800cf7e <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	685a      	ldr	r2, [r3, #4]
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	f022 0220 	bic.w	r2, r2, #32
 800cf2a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cf2c:	68ba      	ldr	r2, [r7, #8]
 800cf2e:	2164      	movs	r1, #100	@ 0x64
 800cf30:	68f8      	ldr	r0, [r7, #12]
 800cf32:	f000 f9eb 	bl	800d30c <SPI_EndRxTxTransaction>
 800cf36:	4603      	mov	r3, r0
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d005      	beq.n	800cf48 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cf40:	f043 0220 	orr.w	r2, r3, #32
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	685a      	ldr	r2, [r3, #4]
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	f022 0203 	bic.w	r2, r2, #3
 800cf56:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	2200      	movs	r2, #0
 800cf5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	2200      	movs	r2, #0
 800cf62:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	2201      	movs	r2, #1
 800cf6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d003      	beq.n	800cf7e <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cf76:	68f8      	ldr	r0, [r7, #12]
 800cf78:	f7ff ff0e 	bl	800cd98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800cf7c:	e002      	b.n	800cf84 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800cf7e:	68f8      	ldr	r0, [r7, #12]
 800cf80:	f7ff fee2 	bl	800cd48 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cf84:	3710      	adds	r7, #16
 800cf86:	46bd      	mov	sp, r7
 800cf88:	bd80      	pop	{r7, pc}

0800cf8a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cf8a:	b580      	push	{r7, lr}
 800cf8c:	b084      	sub	sp, #16
 800cf8e:	af00      	add	r7, sp, #0
 800cf90:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf96:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800cf98:	68f8      	ldr	r0, [r7, #12]
 800cf9a:	f7ff fedf 	bl	800cd5c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cf9e:	bf00      	nop
 800cfa0:	3710      	adds	r7, #16
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bd80      	pop	{r7, pc}

0800cfa6 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cfa6:	b580      	push	{r7, lr}
 800cfa8:	b084      	sub	sp, #16
 800cfaa:	af00      	add	r7, sp, #0
 800cfac:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfb2:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800cfb4:	68f8      	ldr	r0, [r7, #12]
 800cfb6:	f7ff fedb 	bl	800cd70 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cfba:	bf00      	nop
 800cfbc:	3710      	adds	r7, #16
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}

0800cfc2 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cfc2:	b580      	push	{r7, lr}
 800cfc4:	b084      	sub	sp, #16
 800cfc6:	af00      	add	r7, sp, #0
 800cfc8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfce:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800cfd0:	68f8      	ldr	r0, [r7, #12]
 800cfd2:	f7ff fed7 	bl	800cd84 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cfd6:	bf00      	nop
 800cfd8:	3710      	adds	r7, #16
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	bd80      	pop	{r7, pc}

0800cfde <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800cfde:	b580      	push	{r7, lr}
 800cfe0:	b084      	sub	sp, #16
 800cfe2:	af00      	add	r7, sp, #0
 800cfe4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfea:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	685a      	ldr	r2, [r3, #4]
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f022 0203 	bic.w	r2, r2, #3
 800cffa:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d000:	f043 0210 	orr.w	r2, r3, #16
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	2201      	movs	r2, #1
 800d00c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800d010:	68f8      	ldr	r0, [r7, #12]
 800d012:	f7ff fec1 	bl	800cd98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d016:	bf00      	nop
 800d018:	3710      	adds	r7, #16
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}
	...

0800d020 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b088      	sub	sp, #32
 800d024:	af00      	add	r7, sp, #0
 800d026:	60f8      	str	r0, [r7, #12]
 800d028:	60b9      	str	r1, [r7, #8]
 800d02a:	603b      	str	r3, [r7, #0]
 800d02c:	4613      	mov	r3, r2
 800d02e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d030:	f7f9 faac 	bl	800658c <HAL_GetTick>
 800d034:	4602      	mov	r2, r0
 800d036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d038:	1a9b      	subs	r3, r3, r2
 800d03a:	683a      	ldr	r2, [r7, #0]
 800d03c:	4413      	add	r3, r2
 800d03e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d040:	f7f9 faa4 	bl	800658c <HAL_GetTick>
 800d044:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d046:	4b39      	ldr	r3, [pc, #228]	@ (800d12c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	015b      	lsls	r3, r3, #5
 800d04c:	0d1b      	lsrs	r3, r3, #20
 800d04e:	69fa      	ldr	r2, [r7, #28]
 800d050:	fb02 f303 	mul.w	r3, r2, r3
 800d054:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d056:	e054      	b.n	800d102 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d05e:	d050      	beq.n	800d102 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d060:	f7f9 fa94 	bl	800658c <HAL_GetTick>
 800d064:	4602      	mov	r2, r0
 800d066:	69bb      	ldr	r3, [r7, #24]
 800d068:	1ad3      	subs	r3, r2, r3
 800d06a:	69fa      	ldr	r2, [r7, #28]
 800d06c:	429a      	cmp	r2, r3
 800d06e:	d902      	bls.n	800d076 <SPI_WaitFlagStateUntilTimeout+0x56>
 800d070:	69fb      	ldr	r3, [r7, #28]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d13d      	bne.n	800d0f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	685a      	ldr	r2, [r3, #4]
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d084:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	685b      	ldr	r3, [r3, #4]
 800d08a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d08e:	d111      	bne.n	800d0b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	689b      	ldr	r3, [r3, #8]
 800d094:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d098:	d004      	beq.n	800d0a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	689b      	ldr	r3, [r3, #8]
 800d09e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d0a2:	d107      	bne.n	800d0b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	681a      	ldr	r2, [r3, #0]
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d0b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d0bc:	d10f      	bne.n	800d0de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	681a      	ldr	r2, [r3, #0]
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d0cc:	601a      	str	r2, [r3, #0]
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	681a      	ldr	r2, [r3, #0]
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d0dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	2201      	movs	r2, #1
 800d0e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800d0ee:	2303      	movs	r3, #3
 800d0f0:	e017      	b.n	800d122 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d0f2:	697b      	ldr	r3, [r7, #20]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d101      	bne.n	800d0fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d0fc:	697b      	ldr	r3, [r7, #20]
 800d0fe:	3b01      	subs	r3, #1
 800d100:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	689a      	ldr	r2, [r3, #8]
 800d108:	68bb      	ldr	r3, [r7, #8]
 800d10a:	4013      	ands	r3, r2
 800d10c:	68ba      	ldr	r2, [r7, #8]
 800d10e:	429a      	cmp	r2, r3
 800d110:	bf0c      	ite	eq
 800d112:	2301      	moveq	r3, #1
 800d114:	2300      	movne	r3, #0
 800d116:	b2db      	uxtb	r3, r3
 800d118:	461a      	mov	r2, r3
 800d11a:	79fb      	ldrb	r3, [r7, #7]
 800d11c:	429a      	cmp	r2, r3
 800d11e:	d19b      	bne.n	800d058 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d120:	2300      	movs	r3, #0
}
 800d122:	4618      	mov	r0, r3
 800d124:	3720      	adds	r7, #32
 800d126:	46bd      	mov	sp, r7
 800d128:	bd80      	pop	{r7, pc}
 800d12a:	bf00      	nop
 800d12c:	20000020 	.word	0x20000020

0800d130 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b08a      	sub	sp, #40	@ 0x28
 800d134:	af00      	add	r7, sp, #0
 800d136:	60f8      	str	r0, [r7, #12]
 800d138:	60b9      	str	r1, [r7, #8]
 800d13a:	607a      	str	r2, [r7, #4]
 800d13c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d13e:	2300      	movs	r3, #0
 800d140:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d142:	f7f9 fa23 	bl	800658c <HAL_GetTick>
 800d146:	4602      	mov	r2, r0
 800d148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d14a:	1a9b      	subs	r3, r3, r2
 800d14c:	683a      	ldr	r2, [r7, #0]
 800d14e:	4413      	add	r3, r2
 800d150:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800d152:	f7f9 fa1b 	bl	800658c <HAL_GetTick>
 800d156:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	330c      	adds	r3, #12
 800d15e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d160:	4b3d      	ldr	r3, [pc, #244]	@ (800d258 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800d162:	681a      	ldr	r2, [r3, #0]
 800d164:	4613      	mov	r3, r2
 800d166:	009b      	lsls	r3, r3, #2
 800d168:	4413      	add	r3, r2
 800d16a:	00da      	lsls	r2, r3, #3
 800d16c:	1ad3      	subs	r3, r2, r3
 800d16e:	0d1b      	lsrs	r3, r3, #20
 800d170:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d172:	fb02 f303 	mul.w	r3, r2, r3
 800d176:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d178:	e060      	b.n	800d23c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d17a:	68bb      	ldr	r3, [r7, #8]
 800d17c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800d180:	d107      	bne.n	800d192 <SPI_WaitFifoStateUntilTimeout+0x62>
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d104      	bne.n	800d192 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d188:	69fb      	ldr	r3, [r7, #28]
 800d18a:	781b      	ldrb	r3, [r3, #0]
 800d18c:	b2db      	uxtb	r3, r3
 800d18e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d190:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d198:	d050      	beq.n	800d23c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d19a:	f7f9 f9f7 	bl	800658c <HAL_GetTick>
 800d19e:	4602      	mov	r2, r0
 800d1a0:	6a3b      	ldr	r3, [r7, #32]
 800d1a2:	1ad3      	subs	r3, r2, r3
 800d1a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d1a6:	429a      	cmp	r2, r3
 800d1a8:	d902      	bls.n	800d1b0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800d1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d13d      	bne.n	800d22c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	685a      	ldr	r2, [r3, #4]
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d1be:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	685b      	ldr	r3, [r3, #4]
 800d1c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d1c8:	d111      	bne.n	800d1ee <SPI_WaitFifoStateUntilTimeout+0xbe>
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	689b      	ldr	r3, [r3, #8]
 800d1ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d1d2:	d004      	beq.n	800d1de <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	689b      	ldr	r3, [r3, #8]
 800d1d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d1dc:	d107      	bne.n	800d1ee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	681a      	ldr	r2, [r3, #0]
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d1ec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d1f6:	d10f      	bne.n	800d218 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	681a      	ldr	r2, [r3, #0]
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d206:	601a      	str	r2, [r3, #0]
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	681a      	ldr	r2, [r3, #0]
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d216:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	2201      	movs	r2, #1
 800d21c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	2200      	movs	r2, #0
 800d224:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800d228:	2303      	movs	r3, #3
 800d22a:	e010      	b.n	800d24e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d22c:	69bb      	ldr	r3, [r7, #24]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d101      	bne.n	800d236 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d232:	2300      	movs	r3, #0
 800d234:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800d236:	69bb      	ldr	r3, [r7, #24]
 800d238:	3b01      	subs	r3, #1
 800d23a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	689a      	ldr	r2, [r3, #8]
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	4013      	ands	r3, r2
 800d246:	687a      	ldr	r2, [r7, #4]
 800d248:	429a      	cmp	r2, r3
 800d24a:	d196      	bne.n	800d17a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d24c:	2300      	movs	r3, #0
}
 800d24e:	4618      	mov	r0, r3
 800d250:	3728      	adds	r7, #40	@ 0x28
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}
 800d256:	bf00      	nop
 800d258:	20000020 	.word	0x20000020

0800d25c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800d25c:	b580      	push	{r7, lr}
 800d25e:	b086      	sub	sp, #24
 800d260:	af02      	add	r7, sp, #8
 800d262:	60f8      	str	r0, [r7, #12]
 800d264:	60b9      	str	r1, [r7, #8]
 800d266:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	685b      	ldr	r3, [r3, #4]
 800d26c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d270:	d111      	bne.n	800d296 <SPI_EndRxTransaction+0x3a>
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	689b      	ldr	r3, [r3, #8]
 800d276:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d27a:	d004      	beq.n	800d286 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	689b      	ldr	r3, [r3, #8]
 800d280:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d284:	d107      	bne.n	800d296 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	681a      	ldr	r2, [r3, #0]
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d294:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	9300      	str	r3, [sp, #0]
 800d29a:	68bb      	ldr	r3, [r7, #8]
 800d29c:	2200      	movs	r2, #0
 800d29e:	2180      	movs	r1, #128	@ 0x80
 800d2a0:	68f8      	ldr	r0, [r7, #12]
 800d2a2:	f7ff febd 	bl	800d020 <SPI_WaitFlagStateUntilTimeout>
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d007      	beq.n	800d2bc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d2b0:	f043 0220 	orr.w	r2, r3, #32
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d2b8:	2303      	movs	r3, #3
 800d2ba:	e023      	b.n	800d304 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	685b      	ldr	r3, [r3, #4]
 800d2c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d2c4:	d11d      	bne.n	800d302 <SPI_EndRxTransaction+0xa6>
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	689b      	ldr	r3, [r3, #8]
 800d2ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d2ce:	d004      	beq.n	800d2da <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	689b      	ldr	r3, [r3, #8]
 800d2d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d2d8:	d113      	bne.n	800d302 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	9300      	str	r3, [sp, #0]
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800d2e6:	68f8      	ldr	r0, [r7, #12]
 800d2e8:	f7ff ff22 	bl	800d130 <SPI_WaitFifoStateUntilTimeout>
 800d2ec:	4603      	mov	r3, r0
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d007      	beq.n	800d302 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d2f6:	f043 0220 	orr.w	r2, r3, #32
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800d2fe:	2303      	movs	r3, #3
 800d300:	e000      	b.n	800d304 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800d302:	2300      	movs	r3, #0
}
 800d304:	4618      	mov	r0, r3
 800d306:	3710      	adds	r7, #16
 800d308:	46bd      	mov	sp, r7
 800d30a:	bd80      	pop	{r7, pc}

0800d30c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b086      	sub	sp, #24
 800d310:	af02      	add	r7, sp, #8
 800d312:	60f8      	str	r0, [r7, #12]
 800d314:	60b9      	str	r1, [r7, #8]
 800d316:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	9300      	str	r3, [sp, #0]
 800d31c:	68bb      	ldr	r3, [r7, #8]
 800d31e:	2200      	movs	r2, #0
 800d320:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800d324:	68f8      	ldr	r0, [r7, #12]
 800d326:	f7ff ff03 	bl	800d130 <SPI_WaitFifoStateUntilTimeout>
 800d32a:	4603      	mov	r3, r0
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d007      	beq.n	800d340 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d334:	f043 0220 	orr.w	r2, r3, #32
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d33c:	2303      	movs	r3, #3
 800d33e:	e027      	b.n	800d390 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	9300      	str	r3, [sp, #0]
 800d344:	68bb      	ldr	r3, [r7, #8]
 800d346:	2200      	movs	r2, #0
 800d348:	2180      	movs	r1, #128	@ 0x80
 800d34a:	68f8      	ldr	r0, [r7, #12]
 800d34c:	f7ff fe68 	bl	800d020 <SPI_WaitFlagStateUntilTimeout>
 800d350:	4603      	mov	r3, r0
 800d352:	2b00      	cmp	r3, #0
 800d354:	d007      	beq.n	800d366 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d35a:	f043 0220 	orr.w	r2, r3, #32
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d362:	2303      	movs	r3, #3
 800d364:	e014      	b.n	800d390 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	9300      	str	r3, [sp, #0]
 800d36a:	68bb      	ldr	r3, [r7, #8]
 800d36c:	2200      	movs	r2, #0
 800d36e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800d372:	68f8      	ldr	r0, [r7, #12]
 800d374:	f7ff fedc 	bl	800d130 <SPI_WaitFifoStateUntilTimeout>
 800d378:	4603      	mov	r3, r0
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d007      	beq.n	800d38e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d382:	f043 0220 	orr.w	r2, r3, #32
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d38a:	2303      	movs	r3, #3
 800d38c:	e000      	b.n	800d390 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d38e:	2300      	movs	r3, #0
}
 800d390:	4618      	mov	r0, r3
 800d392:	3710      	adds	r7, #16
 800d394:	46bd      	mov	sp, r7
 800d396:	bd80      	pop	{r7, pc}

0800d398 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d398:	b580      	push	{r7, lr}
 800d39a:	b082      	sub	sp, #8
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d101      	bne.n	800d3aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d3a6:	2301      	movs	r3, #1
 800d3a8:	e049      	b.n	800d43e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d3b0:	b2db      	uxtb	r3, r3
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d106      	bne.n	800d3c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d3be:	6878      	ldr	r0, [r7, #4]
 800d3c0:	f7f6 ff4c 	bl	800425c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	2202      	movs	r2, #2
 800d3c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681a      	ldr	r2, [r3, #0]
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	3304      	adds	r3, #4
 800d3d4:	4619      	mov	r1, r3
 800d3d6:	4610      	mov	r0, r2
 800d3d8:	f000 fde6 	bl	800dfa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	2201      	movs	r2, #1
 800d3e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	2201      	movs	r2, #1
 800d3e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	2201      	movs	r2, #1
 800d3f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2201      	movs	r2, #1
 800d3f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	2201      	movs	r2, #1
 800d400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	2201      	movs	r2, #1
 800d408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	2201      	movs	r2, #1
 800d410:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	2201      	movs	r2, #1
 800d418:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2201      	movs	r2, #1
 800d420:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2201      	movs	r2, #1
 800d428:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	2201      	movs	r2, #1
 800d430:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	2201      	movs	r2, #1
 800d438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d43c:	2300      	movs	r3, #0
}
 800d43e:	4618      	mov	r0, r3
 800d440:	3708      	adds	r7, #8
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}
	...

0800d448 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d448:	b480      	push	{r7}
 800d44a:	b085      	sub	sp, #20
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d456:	b2db      	uxtb	r3, r3
 800d458:	2b01      	cmp	r3, #1
 800d45a:	d001      	beq.n	800d460 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d45c:	2301      	movs	r3, #1
 800d45e:	e04f      	b.n	800d500 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2202      	movs	r2, #2
 800d464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	68da      	ldr	r2, [r3, #12]
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	f042 0201 	orr.w	r2, r2, #1
 800d476:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	4a23      	ldr	r2, [pc, #140]	@ (800d50c <HAL_TIM_Base_Start_IT+0xc4>)
 800d47e:	4293      	cmp	r3, r2
 800d480:	d01d      	beq.n	800d4be <HAL_TIM_Base_Start_IT+0x76>
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d48a:	d018      	beq.n	800d4be <HAL_TIM_Base_Start_IT+0x76>
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	4a1f      	ldr	r2, [pc, #124]	@ (800d510 <HAL_TIM_Base_Start_IT+0xc8>)
 800d492:	4293      	cmp	r3, r2
 800d494:	d013      	beq.n	800d4be <HAL_TIM_Base_Start_IT+0x76>
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	4a1e      	ldr	r2, [pc, #120]	@ (800d514 <HAL_TIM_Base_Start_IT+0xcc>)
 800d49c:	4293      	cmp	r3, r2
 800d49e:	d00e      	beq.n	800d4be <HAL_TIM_Base_Start_IT+0x76>
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	4a1c      	ldr	r2, [pc, #112]	@ (800d518 <HAL_TIM_Base_Start_IT+0xd0>)
 800d4a6:	4293      	cmp	r3, r2
 800d4a8:	d009      	beq.n	800d4be <HAL_TIM_Base_Start_IT+0x76>
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	4a1b      	ldr	r2, [pc, #108]	@ (800d51c <HAL_TIM_Base_Start_IT+0xd4>)
 800d4b0:	4293      	cmp	r3, r2
 800d4b2:	d004      	beq.n	800d4be <HAL_TIM_Base_Start_IT+0x76>
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	4a19      	ldr	r2, [pc, #100]	@ (800d520 <HAL_TIM_Base_Start_IT+0xd8>)
 800d4ba:	4293      	cmp	r3, r2
 800d4bc:	d115      	bne.n	800d4ea <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	689a      	ldr	r2, [r3, #8]
 800d4c4:	4b17      	ldr	r3, [pc, #92]	@ (800d524 <HAL_TIM_Base_Start_IT+0xdc>)
 800d4c6:	4013      	ands	r3, r2
 800d4c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	2b06      	cmp	r3, #6
 800d4ce:	d015      	beq.n	800d4fc <HAL_TIM_Base_Start_IT+0xb4>
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4d6:	d011      	beq.n	800d4fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	681a      	ldr	r2, [r3, #0]
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	f042 0201 	orr.w	r2, r2, #1
 800d4e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4e8:	e008      	b.n	800d4fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	681a      	ldr	r2, [r3, #0]
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	f042 0201 	orr.w	r2, r2, #1
 800d4f8:	601a      	str	r2, [r3, #0]
 800d4fa:	e000      	b.n	800d4fe <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d4fe:	2300      	movs	r3, #0
}
 800d500:	4618      	mov	r0, r3
 800d502:	3714      	adds	r7, #20
 800d504:	46bd      	mov	sp, r7
 800d506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50a:	4770      	bx	lr
 800d50c:	40012c00 	.word	0x40012c00
 800d510:	40000400 	.word	0x40000400
 800d514:	40000800 	.word	0x40000800
 800d518:	40000c00 	.word	0x40000c00
 800d51c:	40013400 	.word	0x40013400
 800d520:	40014000 	.word	0x40014000
 800d524:	00010007 	.word	0x00010007

0800d528 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b082      	sub	sp, #8
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d101      	bne.n	800d53a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800d536:	2301      	movs	r3, #1
 800d538:	e049      	b.n	800d5ce <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d540:	b2db      	uxtb	r3, r3
 800d542:	2b00      	cmp	r3, #0
 800d544:	d106      	bne.n	800d554 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	2200      	movs	r2, #0
 800d54a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800d54e:	6878      	ldr	r0, [r7, #4]
 800d550:	f000 f841 	bl	800d5d6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	2202      	movs	r2, #2
 800d558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681a      	ldr	r2, [r3, #0]
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	3304      	adds	r3, #4
 800d564:	4619      	mov	r1, r3
 800d566:	4610      	mov	r0, r2
 800d568:	f000 fd1e 	bl	800dfa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	2201      	movs	r2, #1
 800d570:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	2201      	movs	r2, #1
 800d578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	2201      	movs	r2, #1
 800d580:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	2201      	movs	r2, #1
 800d588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	2201      	movs	r2, #1
 800d590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	2201      	movs	r2, #1
 800d598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	2201      	movs	r2, #1
 800d5a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	2201      	movs	r2, #1
 800d5a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	2201      	movs	r2, #1
 800d5b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	2201      	movs	r2, #1
 800d5b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2201      	movs	r2, #1
 800d5c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d5cc:	2300      	movs	r3, #0
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	3708      	adds	r7, #8
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	bd80      	pop	{r7, pc}

0800d5d6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800d5d6:	b480      	push	{r7}
 800d5d8:	b083      	sub	sp, #12
 800d5da:	af00      	add	r7, sp, #0
 800d5dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800d5de:	bf00      	nop
 800d5e0:	370c      	adds	r7, #12
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e8:	4770      	bx	lr

0800d5ea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d5ea:	b580      	push	{r7, lr}
 800d5ec:	b082      	sub	sp, #8
 800d5ee:	af00      	add	r7, sp, #0
 800d5f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d101      	bne.n	800d5fc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d5f8:	2301      	movs	r3, #1
 800d5fa:	e049      	b.n	800d690 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d602:	b2db      	uxtb	r3, r3
 800d604:	2b00      	cmp	r3, #0
 800d606:	d106      	bne.n	800d616 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	2200      	movs	r2, #0
 800d60c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f7f6 fd81 	bl	8004118 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	2202      	movs	r2, #2
 800d61a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	681a      	ldr	r2, [r3, #0]
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	3304      	adds	r3, #4
 800d626:	4619      	mov	r1, r3
 800d628:	4610      	mov	r0, r2
 800d62a:	f000 fcbd 	bl	800dfa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	2201      	movs	r2, #1
 800d632:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	2201      	movs	r2, #1
 800d63a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	2201      	movs	r2, #1
 800d642:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	2201      	movs	r2, #1
 800d64a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2201      	movs	r2, #1
 800d652:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	2201      	movs	r2, #1
 800d65a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2201      	movs	r2, #1
 800d662:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2201      	movs	r2, #1
 800d66a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	2201      	movs	r2, #1
 800d672:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	2201      	movs	r2, #1
 800d67a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	2201      	movs	r2, #1
 800d682:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	2201      	movs	r2, #1
 800d68a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d68e:	2300      	movs	r3, #0
}
 800d690:	4618      	mov	r0, r3
 800d692:	3708      	adds	r7, #8
 800d694:	46bd      	mov	sp, r7
 800d696:	bd80      	pop	{r7, pc}

0800d698 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b084      	sub	sp, #16
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	6078      	str	r0, [r7, #4]
 800d6a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d109      	bne.n	800d6bc <HAL_TIM_PWM_Start+0x24>
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d6ae:	b2db      	uxtb	r3, r3
 800d6b0:	2b01      	cmp	r3, #1
 800d6b2:	bf14      	ite	ne
 800d6b4:	2301      	movne	r3, #1
 800d6b6:	2300      	moveq	r3, #0
 800d6b8:	b2db      	uxtb	r3, r3
 800d6ba:	e03c      	b.n	800d736 <HAL_TIM_PWM_Start+0x9e>
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	2b04      	cmp	r3, #4
 800d6c0:	d109      	bne.n	800d6d6 <HAL_TIM_PWM_Start+0x3e>
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d6c8:	b2db      	uxtb	r3, r3
 800d6ca:	2b01      	cmp	r3, #1
 800d6cc:	bf14      	ite	ne
 800d6ce:	2301      	movne	r3, #1
 800d6d0:	2300      	moveq	r3, #0
 800d6d2:	b2db      	uxtb	r3, r3
 800d6d4:	e02f      	b.n	800d736 <HAL_TIM_PWM_Start+0x9e>
 800d6d6:	683b      	ldr	r3, [r7, #0]
 800d6d8:	2b08      	cmp	r3, #8
 800d6da:	d109      	bne.n	800d6f0 <HAL_TIM_PWM_Start+0x58>
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d6e2:	b2db      	uxtb	r3, r3
 800d6e4:	2b01      	cmp	r3, #1
 800d6e6:	bf14      	ite	ne
 800d6e8:	2301      	movne	r3, #1
 800d6ea:	2300      	moveq	r3, #0
 800d6ec:	b2db      	uxtb	r3, r3
 800d6ee:	e022      	b.n	800d736 <HAL_TIM_PWM_Start+0x9e>
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	2b0c      	cmp	r3, #12
 800d6f4:	d109      	bne.n	800d70a <HAL_TIM_PWM_Start+0x72>
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d6fc:	b2db      	uxtb	r3, r3
 800d6fe:	2b01      	cmp	r3, #1
 800d700:	bf14      	ite	ne
 800d702:	2301      	movne	r3, #1
 800d704:	2300      	moveq	r3, #0
 800d706:	b2db      	uxtb	r3, r3
 800d708:	e015      	b.n	800d736 <HAL_TIM_PWM_Start+0x9e>
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	2b10      	cmp	r3, #16
 800d70e:	d109      	bne.n	800d724 <HAL_TIM_PWM_Start+0x8c>
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d716:	b2db      	uxtb	r3, r3
 800d718:	2b01      	cmp	r3, #1
 800d71a:	bf14      	ite	ne
 800d71c:	2301      	movne	r3, #1
 800d71e:	2300      	moveq	r3, #0
 800d720:	b2db      	uxtb	r3, r3
 800d722:	e008      	b.n	800d736 <HAL_TIM_PWM_Start+0x9e>
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d72a:	b2db      	uxtb	r3, r3
 800d72c:	2b01      	cmp	r3, #1
 800d72e:	bf14      	ite	ne
 800d730:	2301      	movne	r3, #1
 800d732:	2300      	moveq	r3, #0
 800d734:	b2db      	uxtb	r3, r3
 800d736:	2b00      	cmp	r3, #0
 800d738:	d001      	beq.n	800d73e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800d73a:	2301      	movs	r3, #1
 800d73c:	e09c      	b.n	800d878 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d104      	bne.n	800d74e <HAL_TIM_PWM_Start+0xb6>
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	2202      	movs	r2, #2
 800d748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d74c:	e023      	b.n	800d796 <HAL_TIM_PWM_Start+0xfe>
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	2b04      	cmp	r3, #4
 800d752:	d104      	bne.n	800d75e <HAL_TIM_PWM_Start+0xc6>
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	2202      	movs	r2, #2
 800d758:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d75c:	e01b      	b.n	800d796 <HAL_TIM_PWM_Start+0xfe>
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	2b08      	cmp	r3, #8
 800d762:	d104      	bne.n	800d76e <HAL_TIM_PWM_Start+0xd6>
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	2202      	movs	r2, #2
 800d768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d76c:	e013      	b.n	800d796 <HAL_TIM_PWM_Start+0xfe>
 800d76e:	683b      	ldr	r3, [r7, #0]
 800d770:	2b0c      	cmp	r3, #12
 800d772:	d104      	bne.n	800d77e <HAL_TIM_PWM_Start+0xe6>
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	2202      	movs	r2, #2
 800d778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d77c:	e00b      	b.n	800d796 <HAL_TIM_PWM_Start+0xfe>
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	2b10      	cmp	r3, #16
 800d782:	d104      	bne.n	800d78e <HAL_TIM_PWM_Start+0xf6>
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2202      	movs	r2, #2
 800d788:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d78c:	e003      	b.n	800d796 <HAL_TIM_PWM_Start+0xfe>
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	2202      	movs	r2, #2
 800d792:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	2201      	movs	r2, #1
 800d79c:	6839      	ldr	r1, [r7, #0]
 800d79e:	4618      	mov	r0, r3
 800d7a0:	f001 f80c 	bl	800e7bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	4a35      	ldr	r2, [pc, #212]	@ (800d880 <HAL_TIM_PWM_Start+0x1e8>)
 800d7aa:	4293      	cmp	r3, r2
 800d7ac:	d013      	beq.n	800d7d6 <HAL_TIM_PWM_Start+0x13e>
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	4a34      	ldr	r2, [pc, #208]	@ (800d884 <HAL_TIM_PWM_Start+0x1ec>)
 800d7b4:	4293      	cmp	r3, r2
 800d7b6:	d00e      	beq.n	800d7d6 <HAL_TIM_PWM_Start+0x13e>
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	4a32      	ldr	r2, [pc, #200]	@ (800d888 <HAL_TIM_PWM_Start+0x1f0>)
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d009      	beq.n	800d7d6 <HAL_TIM_PWM_Start+0x13e>
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	4a31      	ldr	r2, [pc, #196]	@ (800d88c <HAL_TIM_PWM_Start+0x1f4>)
 800d7c8:	4293      	cmp	r3, r2
 800d7ca:	d004      	beq.n	800d7d6 <HAL_TIM_PWM_Start+0x13e>
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	4a2f      	ldr	r2, [pc, #188]	@ (800d890 <HAL_TIM_PWM_Start+0x1f8>)
 800d7d2:	4293      	cmp	r3, r2
 800d7d4:	d101      	bne.n	800d7da <HAL_TIM_PWM_Start+0x142>
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	e000      	b.n	800d7dc <HAL_TIM_PWM_Start+0x144>
 800d7da:	2300      	movs	r3, #0
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d007      	beq.n	800d7f0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d7ee:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	4a22      	ldr	r2, [pc, #136]	@ (800d880 <HAL_TIM_PWM_Start+0x1e8>)
 800d7f6:	4293      	cmp	r3, r2
 800d7f8:	d01d      	beq.n	800d836 <HAL_TIM_PWM_Start+0x19e>
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d802:	d018      	beq.n	800d836 <HAL_TIM_PWM_Start+0x19e>
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	4a22      	ldr	r2, [pc, #136]	@ (800d894 <HAL_TIM_PWM_Start+0x1fc>)
 800d80a:	4293      	cmp	r3, r2
 800d80c:	d013      	beq.n	800d836 <HAL_TIM_PWM_Start+0x19e>
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	4a21      	ldr	r2, [pc, #132]	@ (800d898 <HAL_TIM_PWM_Start+0x200>)
 800d814:	4293      	cmp	r3, r2
 800d816:	d00e      	beq.n	800d836 <HAL_TIM_PWM_Start+0x19e>
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	4a1f      	ldr	r2, [pc, #124]	@ (800d89c <HAL_TIM_PWM_Start+0x204>)
 800d81e:	4293      	cmp	r3, r2
 800d820:	d009      	beq.n	800d836 <HAL_TIM_PWM_Start+0x19e>
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	4a17      	ldr	r2, [pc, #92]	@ (800d884 <HAL_TIM_PWM_Start+0x1ec>)
 800d828:	4293      	cmp	r3, r2
 800d82a:	d004      	beq.n	800d836 <HAL_TIM_PWM_Start+0x19e>
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	4a15      	ldr	r2, [pc, #84]	@ (800d888 <HAL_TIM_PWM_Start+0x1f0>)
 800d832:	4293      	cmp	r3, r2
 800d834:	d115      	bne.n	800d862 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	689a      	ldr	r2, [r3, #8]
 800d83c:	4b18      	ldr	r3, [pc, #96]	@ (800d8a0 <HAL_TIM_PWM_Start+0x208>)
 800d83e:	4013      	ands	r3, r2
 800d840:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	2b06      	cmp	r3, #6
 800d846:	d015      	beq.n	800d874 <HAL_TIM_PWM_Start+0x1dc>
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d84e:	d011      	beq.n	800d874 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	681a      	ldr	r2, [r3, #0]
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	f042 0201 	orr.w	r2, r2, #1
 800d85e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d860:	e008      	b.n	800d874 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	681a      	ldr	r2, [r3, #0]
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	f042 0201 	orr.w	r2, r2, #1
 800d870:	601a      	str	r2, [r3, #0]
 800d872:	e000      	b.n	800d876 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d874:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d876:	2300      	movs	r3, #0
}
 800d878:	4618      	mov	r0, r3
 800d87a:	3710      	adds	r7, #16
 800d87c:	46bd      	mov	sp, r7
 800d87e:	bd80      	pop	{r7, pc}
 800d880:	40012c00 	.word	0x40012c00
 800d884:	40013400 	.word	0x40013400
 800d888:	40014000 	.word	0x40014000
 800d88c:	40014400 	.word	0x40014400
 800d890:	40014800 	.word	0x40014800
 800d894:	40000400 	.word	0x40000400
 800d898:	40000800 	.word	0x40000800
 800d89c:	40000c00 	.word	0x40000c00
 800d8a0:	00010007 	.word	0x00010007

0800d8a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b084      	sub	sp, #16
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	68db      	ldr	r3, [r3, #12]
 800d8b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	691b      	ldr	r3, [r3, #16]
 800d8ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d8bc:	68bb      	ldr	r3, [r7, #8]
 800d8be:	f003 0302 	and.w	r3, r3, #2
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d020      	beq.n	800d908 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	f003 0302 	and.w	r3, r3, #2
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d01b      	beq.n	800d908 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f06f 0202 	mvn.w	r2, #2
 800d8d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	2201      	movs	r2, #1
 800d8de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	699b      	ldr	r3, [r3, #24]
 800d8e6:	f003 0303 	and.w	r3, r3, #3
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d003      	beq.n	800d8f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d8ee:	6878      	ldr	r0, [r7, #4]
 800d8f0:	f000 fb3b 	bl	800df6a <HAL_TIM_IC_CaptureCallback>
 800d8f4:	e005      	b.n	800d902 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d8f6:	6878      	ldr	r0, [r7, #4]
 800d8f8:	f000 fb2d 	bl	800df56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d8fc:	6878      	ldr	r0, [r7, #4]
 800d8fe:	f000 fb3e 	bl	800df7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	2200      	movs	r2, #0
 800d906:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	f003 0304 	and.w	r3, r3, #4
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d020      	beq.n	800d954 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	f003 0304 	and.w	r3, r3, #4
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d01b      	beq.n	800d954 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	f06f 0204 	mvn.w	r2, #4
 800d924:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	2202      	movs	r2, #2
 800d92a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	699b      	ldr	r3, [r3, #24]
 800d932:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d936:	2b00      	cmp	r3, #0
 800d938:	d003      	beq.n	800d942 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d93a:	6878      	ldr	r0, [r7, #4]
 800d93c:	f000 fb15 	bl	800df6a <HAL_TIM_IC_CaptureCallback>
 800d940:	e005      	b.n	800d94e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d942:	6878      	ldr	r0, [r7, #4]
 800d944:	f000 fb07 	bl	800df56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d948:	6878      	ldr	r0, [r7, #4]
 800d94a:	f000 fb18 	bl	800df7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	2200      	movs	r2, #0
 800d952:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	f003 0308 	and.w	r3, r3, #8
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d020      	beq.n	800d9a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	f003 0308 	and.w	r3, r3, #8
 800d964:	2b00      	cmp	r3, #0
 800d966:	d01b      	beq.n	800d9a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	f06f 0208 	mvn.w	r2, #8
 800d970:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	2204      	movs	r2, #4
 800d976:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	69db      	ldr	r3, [r3, #28]
 800d97e:	f003 0303 	and.w	r3, r3, #3
 800d982:	2b00      	cmp	r3, #0
 800d984:	d003      	beq.n	800d98e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d986:	6878      	ldr	r0, [r7, #4]
 800d988:	f000 faef 	bl	800df6a <HAL_TIM_IC_CaptureCallback>
 800d98c:	e005      	b.n	800d99a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d98e:	6878      	ldr	r0, [r7, #4]
 800d990:	f000 fae1 	bl	800df56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d994:	6878      	ldr	r0, [r7, #4]
 800d996:	f000 faf2 	bl	800df7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	2200      	movs	r2, #0
 800d99e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d9a0:	68bb      	ldr	r3, [r7, #8]
 800d9a2:	f003 0310 	and.w	r3, r3, #16
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d020      	beq.n	800d9ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	f003 0310 	and.w	r3, r3, #16
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d01b      	beq.n	800d9ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	f06f 0210 	mvn.w	r2, #16
 800d9bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	2208      	movs	r2, #8
 800d9c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	69db      	ldr	r3, [r3, #28]
 800d9ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d003      	beq.n	800d9da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d9d2:	6878      	ldr	r0, [r7, #4]
 800d9d4:	f000 fac9 	bl	800df6a <HAL_TIM_IC_CaptureCallback>
 800d9d8:	e005      	b.n	800d9e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d9da:	6878      	ldr	r0, [r7, #4]
 800d9dc:	f000 fabb 	bl	800df56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d9e0:	6878      	ldr	r0, [r7, #4]
 800d9e2:	f000 facc 	bl	800df7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d9ec:	68bb      	ldr	r3, [r7, #8]
 800d9ee:	f003 0301 	and.w	r3, r3, #1
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d00c      	beq.n	800da10 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	f003 0301 	and.w	r3, r3, #1
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d007      	beq.n	800da10 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	f06f 0201 	mvn.w	r2, #1
 800da08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800da0a:	6878      	ldr	r0, [r7, #4]
 800da0c:	f7f6 f838 	bl	8003a80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800da10:	68bb      	ldr	r3, [r7, #8]
 800da12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da16:	2b00      	cmp	r3, #0
 800da18:	d00c      	beq.n	800da34 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da20:	2b00      	cmp	r3, #0
 800da22:	d007      	beq.n	800da34 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800da2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800da2e:	6878      	ldr	r0, [r7, #4]
 800da30:	f001 f8c0 	bl	800ebb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800da34:	68bb      	ldr	r3, [r7, #8]
 800da36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d00c      	beq.n	800da58 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da44:	2b00      	cmp	r3, #0
 800da46:	d007      	beq.n	800da58 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800da50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	f001 f8b8 	bl	800ebc8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800da58:	68bb      	ldr	r3, [r7, #8]
 800da5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d00c      	beq.n	800da7c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d007      	beq.n	800da7c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800da74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800da76:	6878      	ldr	r0, [r7, #4]
 800da78:	f000 fa8b 	bl	800df92 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	f003 0320 	and.w	r3, r3, #32
 800da82:	2b00      	cmp	r3, #0
 800da84:	d00c      	beq.n	800daa0 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	f003 0320 	and.w	r3, r3, #32
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d007      	beq.n	800daa0 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	f06f 0220 	mvn.w	r2, #32
 800da98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800da9a:	6878      	ldr	r0, [r7, #4]
 800da9c:	f001 f880 	bl	800eba0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800daa0:	bf00      	nop
 800daa2:	3710      	adds	r7, #16
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bd80      	pop	{r7, pc}

0800daa8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b086      	sub	sp, #24
 800daac:	af00      	add	r7, sp, #0
 800daae:	60f8      	str	r0, [r7, #12]
 800dab0:	60b9      	str	r1, [r7, #8]
 800dab2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dab4:	2300      	movs	r3, #0
 800dab6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dabe:	2b01      	cmp	r3, #1
 800dac0:	d101      	bne.n	800dac6 <HAL_TIM_OC_ConfigChannel+0x1e>
 800dac2:	2302      	movs	r3, #2
 800dac4:	e066      	b.n	800db94 <HAL_TIM_OC_ConfigChannel+0xec>
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	2201      	movs	r2, #1
 800daca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	2b14      	cmp	r3, #20
 800dad2:	d857      	bhi.n	800db84 <HAL_TIM_OC_ConfigChannel+0xdc>
 800dad4:	a201      	add	r2, pc, #4	@ (adr r2, 800dadc <HAL_TIM_OC_ConfigChannel+0x34>)
 800dad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dada:	bf00      	nop
 800dadc:	0800db31 	.word	0x0800db31
 800dae0:	0800db85 	.word	0x0800db85
 800dae4:	0800db85 	.word	0x0800db85
 800dae8:	0800db85 	.word	0x0800db85
 800daec:	0800db3f 	.word	0x0800db3f
 800daf0:	0800db85 	.word	0x0800db85
 800daf4:	0800db85 	.word	0x0800db85
 800daf8:	0800db85 	.word	0x0800db85
 800dafc:	0800db4d 	.word	0x0800db4d
 800db00:	0800db85 	.word	0x0800db85
 800db04:	0800db85 	.word	0x0800db85
 800db08:	0800db85 	.word	0x0800db85
 800db0c:	0800db5b 	.word	0x0800db5b
 800db10:	0800db85 	.word	0x0800db85
 800db14:	0800db85 	.word	0x0800db85
 800db18:	0800db85 	.word	0x0800db85
 800db1c:	0800db69 	.word	0x0800db69
 800db20:	0800db85 	.word	0x0800db85
 800db24:	0800db85 	.word	0x0800db85
 800db28:	0800db85 	.word	0x0800db85
 800db2c:	0800db77 	.word	0x0800db77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	68b9      	ldr	r1, [r7, #8]
 800db36:	4618      	mov	r0, r3
 800db38:	f000 fad0 	bl	800e0dc <TIM_OC1_SetConfig>
      break;
 800db3c:	e025      	b.n	800db8a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	68b9      	ldr	r1, [r7, #8]
 800db44:	4618      	mov	r0, r3
 800db46:	f000 fb59 	bl	800e1fc <TIM_OC2_SetConfig>
      break;
 800db4a:	e01e      	b.n	800db8a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	68b9      	ldr	r1, [r7, #8]
 800db52:	4618      	mov	r0, r3
 800db54:	f000 fbdc 	bl	800e310 <TIM_OC3_SetConfig>
      break;
 800db58:	e017      	b.n	800db8a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	68b9      	ldr	r1, [r7, #8]
 800db60:	4618      	mov	r0, r3
 800db62:	f000 fc5d 	bl	800e420 <TIM_OC4_SetConfig>
      break;
 800db66:	e010      	b.n	800db8a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	68b9      	ldr	r1, [r7, #8]
 800db6e:	4618      	mov	r0, r3
 800db70:	f000 fcc0 	bl	800e4f4 <TIM_OC5_SetConfig>
      break;
 800db74:	e009      	b.n	800db8a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	68b9      	ldr	r1, [r7, #8]
 800db7c:	4618      	mov	r0, r3
 800db7e:	f000 fd1d 	bl	800e5bc <TIM_OC6_SetConfig>
      break;
 800db82:	e002      	b.n	800db8a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800db84:	2301      	movs	r3, #1
 800db86:	75fb      	strb	r3, [r7, #23]
      break;
 800db88:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	2200      	movs	r2, #0
 800db8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800db92:	7dfb      	ldrb	r3, [r7, #23]
}
 800db94:	4618      	mov	r0, r3
 800db96:	3718      	adds	r7, #24
 800db98:	46bd      	mov	sp, r7
 800db9a:	bd80      	pop	{r7, pc}

0800db9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b086      	sub	sp, #24
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	60f8      	str	r0, [r7, #12]
 800dba4:	60b9      	str	r1, [r7, #8]
 800dba6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dba8:	2300      	movs	r3, #0
 800dbaa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dbb2:	2b01      	cmp	r3, #1
 800dbb4:	d101      	bne.n	800dbba <HAL_TIM_PWM_ConfigChannel+0x1e>
 800dbb6:	2302      	movs	r3, #2
 800dbb8:	e0ff      	b.n	800ddba <HAL_TIM_PWM_ConfigChannel+0x21e>
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	2201      	movs	r2, #1
 800dbbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	2b14      	cmp	r3, #20
 800dbc6:	f200 80f0 	bhi.w	800ddaa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800dbca:	a201      	add	r2, pc, #4	@ (adr r2, 800dbd0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800dbcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbd0:	0800dc25 	.word	0x0800dc25
 800dbd4:	0800ddab 	.word	0x0800ddab
 800dbd8:	0800ddab 	.word	0x0800ddab
 800dbdc:	0800ddab 	.word	0x0800ddab
 800dbe0:	0800dc65 	.word	0x0800dc65
 800dbe4:	0800ddab 	.word	0x0800ddab
 800dbe8:	0800ddab 	.word	0x0800ddab
 800dbec:	0800ddab 	.word	0x0800ddab
 800dbf0:	0800dca7 	.word	0x0800dca7
 800dbf4:	0800ddab 	.word	0x0800ddab
 800dbf8:	0800ddab 	.word	0x0800ddab
 800dbfc:	0800ddab 	.word	0x0800ddab
 800dc00:	0800dce7 	.word	0x0800dce7
 800dc04:	0800ddab 	.word	0x0800ddab
 800dc08:	0800ddab 	.word	0x0800ddab
 800dc0c:	0800ddab 	.word	0x0800ddab
 800dc10:	0800dd29 	.word	0x0800dd29
 800dc14:	0800ddab 	.word	0x0800ddab
 800dc18:	0800ddab 	.word	0x0800ddab
 800dc1c:	0800ddab 	.word	0x0800ddab
 800dc20:	0800dd69 	.word	0x0800dd69
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	68b9      	ldr	r1, [r7, #8]
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	f000 fa56 	bl	800e0dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	699a      	ldr	r2, [r3, #24]
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	f042 0208 	orr.w	r2, r2, #8
 800dc3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	699a      	ldr	r2, [r3, #24]
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	f022 0204 	bic.w	r2, r2, #4
 800dc4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	6999      	ldr	r1, [r3, #24]
 800dc56:	68bb      	ldr	r3, [r7, #8]
 800dc58:	691a      	ldr	r2, [r3, #16]
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	430a      	orrs	r2, r1
 800dc60:	619a      	str	r2, [r3, #24]
      break;
 800dc62:	e0a5      	b.n	800ddb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	68b9      	ldr	r1, [r7, #8]
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	f000 fac6 	bl	800e1fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	699a      	ldr	r2, [r3, #24]
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dc7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	699a      	ldr	r2, [r3, #24]
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dc8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	6999      	ldr	r1, [r3, #24]
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	691b      	ldr	r3, [r3, #16]
 800dc9a:	021a      	lsls	r2, r3, #8
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	430a      	orrs	r2, r1
 800dca2:	619a      	str	r2, [r3, #24]
      break;
 800dca4:	e084      	b.n	800ddb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	68b9      	ldr	r1, [r7, #8]
 800dcac:	4618      	mov	r0, r3
 800dcae:	f000 fb2f 	bl	800e310 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	69da      	ldr	r2, [r3, #28]
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	f042 0208 	orr.w	r2, r2, #8
 800dcc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	69da      	ldr	r2, [r3, #28]
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	f022 0204 	bic.w	r2, r2, #4
 800dcd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	69d9      	ldr	r1, [r3, #28]
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	691a      	ldr	r2, [r3, #16]
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	430a      	orrs	r2, r1
 800dce2:	61da      	str	r2, [r3, #28]
      break;
 800dce4:	e064      	b.n	800ddb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	68b9      	ldr	r1, [r7, #8]
 800dcec:	4618      	mov	r0, r3
 800dcee:	f000 fb97 	bl	800e420 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	69da      	ldr	r2, [r3, #28]
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dd00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	69da      	ldr	r2, [r3, #28]
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dd10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	69d9      	ldr	r1, [r3, #28]
 800dd18:	68bb      	ldr	r3, [r7, #8]
 800dd1a:	691b      	ldr	r3, [r3, #16]
 800dd1c:	021a      	lsls	r2, r3, #8
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	430a      	orrs	r2, r1
 800dd24:	61da      	str	r2, [r3, #28]
      break;
 800dd26:	e043      	b.n	800ddb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	68b9      	ldr	r1, [r7, #8]
 800dd2e:	4618      	mov	r0, r3
 800dd30:	f000 fbe0 	bl	800e4f4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	f042 0208 	orr.w	r2, r2, #8
 800dd42:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	f022 0204 	bic.w	r2, r2, #4
 800dd52:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800dd5a:	68bb      	ldr	r3, [r7, #8]
 800dd5c:	691a      	ldr	r2, [r3, #16]
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	430a      	orrs	r2, r1
 800dd64:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800dd66:	e023      	b.n	800ddb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	68b9      	ldr	r1, [r7, #8]
 800dd6e:	4618      	mov	r0, r3
 800dd70:	f000 fc24 	bl	800e5bc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dd82:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dd92:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800dd9a:	68bb      	ldr	r3, [r7, #8]
 800dd9c:	691b      	ldr	r3, [r3, #16]
 800dd9e:	021a      	lsls	r2, r3, #8
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	430a      	orrs	r2, r1
 800dda6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800dda8:	e002      	b.n	800ddb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ddaa:	2301      	movs	r3, #1
 800ddac:	75fb      	strb	r3, [r7, #23]
      break;
 800ddae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ddb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddba:	4618      	mov	r0, r3
 800ddbc:	3718      	adds	r7, #24
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	bd80      	pop	{r7, pc}
 800ddc2:	bf00      	nop

0800ddc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b084      	sub	sp, #16
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
 800ddcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ddce:	2300      	movs	r3, #0
 800ddd0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ddd8:	2b01      	cmp	r3, #1
 800ddda:	d101      	bne.n	800dde0 <HAL_TIM_ConfigClockSource+0x1c>
 800dddc:	2302      	movs	r3, #2
 800ddde:	e0b6      	b.n	800df4e <HAL_TIM_ConfigClockSource+0x18a>
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	2201      	movs	r2, #1
 800dde4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	2202      	movs	r2, #2
 800ddec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	689b      	ldr	r3, [r3, #8]
 800ddf6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ddf8:	68bb      	ldr	r3, [r7, #8]
 800ddfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ddfe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800de02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de04:	68bb      	ldr	r3, [r7, #8]
 800de06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800de0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	68ba      	ldr	r2, [r7, #8]
 800de12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800de1c:	d03e      	beq.n	800de9c <HAL_TIM_ConfigClockSource+0xd8>
 800de1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800de22:	f200 8087 	bhi.w	800df34 <HAL_TIM_ConfigClockSource+0x170>
 800de26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de2a:	f000 8086 	beq.w	800df3a <HAL_TIM_ConfigClockSource+0x176>
 800de2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de32:	d87f      	bhi.n	800df34 <HAL_TIM_ConfigClockSource+0x170>
 800de34:	2b70      	cmp	r3, #112	@ 0x70
 800de36:	d01a      	beq.n	800de6e <HAL_TIM_ConfigClockSource+0xaa>
 800de38:	2b70      	cmp	r3, #112	@ 0x70
 800de3a:	d87b      	bhi.n	800df34 <HAL_TIM_ConfigClockSource+0x170>
 800de3c:	2b60      	cmp	r3, #96	@ 0x60
 800de3e:	d050      	beq.n	800dee2 <HAL_TIM_ConfigClockSource+0x11e>
 800de40:	2b60      	cmp	r3, #96	@ 0x60
 800de42:	d877      	bhi.n	800df34 <HAL_TIM_ConfigClockSource+0x170>
 800de44:	2b50      	cmp	r3, #80	@ 0x50
 800de46:	d03c      	beq.n	800dec2 <HAL_TIM_ConfigClockSource+0xfe>
 800de48:	2b50      	cmp	r3, #80	@ 0x50
 800de4a:	d873      	bhi.n	800df34 <HAL_TIM_ConfigClockSource+0x170>
 800de4c:	2b40      	cmp	r3, #64	@ 0x40
 800de4e:	d058      	beq.n	800df02 <HAL_TIM_ConfigClockSource+0x13e>
 800de50:	2b40      	cmp	r3, #64	@ 0x40
 800de52:	d86f      	bhi.n	800df34 <HAL_TIM_ConfigClockSource+0x170>
 800de54:	2b30      	cmp	r3, #48	@ 0x30
 800de56:	d064      	beq.n	800df22 <HAL_TIM_ConfigClockSource+0x15e>
 800de58:	2b30      	cmp	r3, #48	@ 0x30
 800de5a:	d86b      	bhi.n	800df34 <HAL_TIM_ConfigClockSource+0x170>
 800de5c:	2b20      	cmp	r3, #32
 800de5e:	d060      	beq.n	800df22 <HAL_TIM_ConfigClockSource+0x15e>
 800de60:	2b20      	cmp	r3, #32
 800de62:	d867      	bhi.n	800df34 <HAL_TIM_ConfigClockSource+0x170>
 800de64:	2b00      	cmp	r3, #0
 800de66:	d05c      	beq.n	800df22 <HAL_TIM_ConfigClockSource+0x15e>
 800de68:	2b10      	cmp	r3, #16
 800de6a:	d05a      	beq.n	800df22 <HAL_TIM_ConfigClockSource+0x15e>
 800de6c:	e062      	b.n	800df34 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800de72:	683b      	ldr	r3, [r7, #0]
 800de74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800de7a:	683b      	ldr	r3, [r7, #0]
 800de7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800de7e:	f000 fc7d 	bl	800e77c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	689b      	ldr	r3, [r3, #8]
 800de88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800de8a:	68bb      	ldr	r3, [r7, #8]
 800de8c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800de90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	68ba      	ldr	r2, [r7, #8]
 800de98:	609a      	str	r2, [r3, #8]
      break;
 800de9a:	e04f      	b.n	800df3c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dea4:	683b      	ldr	r3, [r7, #0]
 800dea6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dea8:	683b      	ldr	r3, [r7, #0]
 800deaa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800deac:	f000 fc66 	bl	800e77c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	689a      	ldr	r2, [r3, #8]
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800debe:	609a      	str	r2, [r3, #8]
      break;
 800dec0:	e03c      	b.n	800df3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dec6:	683b      	ldr	r3, [r7, #0]
 800dec8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800deca:	683b      	ldr	r3, [r7, #0]
 800decc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dece:	461a      	mov	r2, r3
 800ded0:	f000 fbda 	bl	800e688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	2150      	movs	r1, #80	@ 0x50
 800deda:	4618      	mov	r0, r3
 800dedc:	f000 fc33 	bl	800e746 <TIM_ITRx_SetConfig>
      break;
 800dee0:	e02c      	b.n	800df3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dee6:	683b      	ldr	r3, [r7, #0]
 800dee8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800deee:	461a      	mov	r2, r3
 800def0:	f000 fbf9 	bl	800e6e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	2160      	movs	r1, #96	@ 0x60
 800defa:	4618      	mov	r0, r3
 800defc:	f000 fc23 	bl	800e746 <TIM_ITRx_SetConfig>
      break;
 800df00:	e01c      	b.n	800df3c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800df06:	683b      	ldr	r3, [r7, #0]
 800df08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800df0e:	461a      	mov	r2, r3
 800df10:	f000 fbba 	bl	800e688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	2140      	movs	r1, #64	@ 0x40
 800df1a:	4618      	mov	r0, r3
 800df1c:	f000 fc13 	bl	800e746 <TIM_ITRx_SetConfig>
      break;
 800df20:	e00c      	b.n	800df3c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681a      	ldr	r2, [r3, #0]
 800df26:	683b      	ldr	r3, [r7, #0]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	4619      	mov	r1, r3
 800df2c:	4610      	mov	r0, r2
 800df2e:	f000 fc0a 	bl	800e746 <TIM_ITRx_SetConfig>
      break;
 800df32:	e003      	b.n	800df3c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800df34:	2301      	movs	r3, #1
 800df36:	73fb      	strb	r3, [r7, #15]
      break;
 800df38:	e000      	b.n	800df3c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800df3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	2201      	movs	r2, #1
 800df40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	2200      	movs	r2, #0
 800df48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800df4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800df4e:	4618      	mov	r0, r3
 800df50:	3710      	adds	r7, #16
 800df52:	46bd      	mov	sp, r7
 800df54:	bd80      	pop	{r7, pc}

0800df56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800df56:	b480      	push	{r7}
 800df58:	b083      	sub	sp, #12
 800df5a:	af00      	add	r7, sp, #0
 800df5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800df5e:	bf00      	nop
 800df60:	370c      	adds	r7, #12
 800df62:	46bd      	mov	sp, r7
 800df64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df68:	4770      	bx	lr

0800df6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800df6a:	b480      	push	{r7}
 800df6c:	b083      	sub	sp, #12
 800df6e:	af00      	add	r7, sp, #0
 800df70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800df72:	bf00      	nop
 800df74:	370c      	adds	r7, #12
 800df76:	46bd      	mov	sp, r7
 800df78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7c:	4770      	bx	lr

0800df7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800df7e:	b480      	push	{r7}
 800df80:	b083      	sub	sp, #12
 800df82:	af00      	add	r7, sp, #0
 800df84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800df86:	bf00      	nop
 800df88:	370c      	adds	r7, #12
 800df8a:	46bd      	mov	sp, r7
 800df8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df90:	4770      	bx	lr

0800df92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800df92:	b480      	push	{r7}
 800df94:	b083      	sub	sp, #12
 800df96:	af00      	add	r7, sp, #0
 800df98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800df9a:	bf00      	nop
 800df9c:	370c      	adds	r7, #12
 800df9e:	46bd      	mov	sp, r7
 800dfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa4:	4770      	bx	lr
	...

0800dfa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800dfa8:	b480      	push	{r7}
 800dfaa:	b085      	sub	sp, #20
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
 800dfb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	4a40      	ldr	r2, [pc, #256]	@ (800e0bc <TIM_Base_SetConfig+0x114>)
 800dfbc:	4293      	cmp	r3, r2
 800dfbe:	d013      	beq.n	800dfe8 <TIM_Base_SetConfig+0x40>
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfc6:	d00f      	beq.n	800dfe8 <TIM_Base_SetConfig+0x40>
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	4a3d      	ldr	r2, [pc, #244]	@ (800e0c0 <TIM_Base_SetConfig+0x118>)
 800dfcc:	4293      	cmp	r3, r2
 800dfce:	d00b      	beq.n	800dfe8 <TIM_Base_SetConfig+0x40>
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	4a3c      	ldr	r2, [pc, #240]	@ (800e0c4 <TIM_Base_SetConfig+0x11c>)
 800dfd4:	4293      	cmp	r3, r2
 800dfd6:	d007      	beq.n	800dfe8 <TIM_Base_SetConfig+0x40>
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	4a3b      	ldr	r2, [pc, #236]	@ (800e0c8 <TIM_Base_SetConfig+0x120>)
 800dfdc:	4293      	cmp	r3, r2
 800dfde:	d003      	beq.n	800dfe8 <TIM_Base_SetConfig+0x40>
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	4a3a      	ldr	r2, [pc, #232]	@ (800e0cc <TIM_Base_SetConfig+0x124>)
 800dfe4:	4293      	cmp	r3, r2
 800dfe6:	d108      	bne.n	800dffa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dfee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dff0:	683b      	ldr	r3, [r7, #0]
 800dff2:	685b      	ldr	r3, [r3, #4]
 800dff4:	68fa      	ldr	r2, [r7, #12]
 800dff6:	4313      	orrs	r3, r2
 800dff8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	4a2f      	ldr	r2, [pc, #188]	@ (800e0bc <TIM_Base_SetConfig+0x114>)
 800dffe:	4293      	cmp	r3, r2
 800e000:	d01f      	beq.n	800e042 <TIM_Base_SetConfig+0x9a>
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e008:	d01b      	beq.n	800e042 <TIM_Base_SetConfig+0x9a>
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	4a2c      	ldr	r2, [pc, #176]	@ (800e0c0 <TIM_Base_SetConfig+0x118>)
 800e00e:	4293      	cmp	r3, r2
 800e010:	d017      	beq.n	800e042 <TIM_Base_SetConfig+0x9a>
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	4a2b      	ldr	r2, [pc, #172]	@ (800e0c4 <TIM_Base_SetConfig+0x11c>)
 800e016:	4293      	cmp	r3, r2
 800e018:	d013      	beq.n	800e042 <TIM_Base_SetConfig+0x9a>
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	4a2a      	ldr	r2, [pc, #168]	@ (800e0c8 <TIM_Base_SetConfig+0x120>)
 800e01e:	4293      	cmp	r3, r2
 800e020:	d00f      	beq.n	800e042 <TIM_Base_SetConfig+0x9a>
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	4a29      	ldr	r2, [pc, #164]	@ (800e0cc <TIM_Base_SetConfig+0x124>)
 800e026:	4293      	cmp	r3, r2
 800e028:	d00b      	beq.n	800e042 <TIM_Base_SetConfig+0x9a>
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	4a28      	ldr	r2, [pc, #160]	@ (800e0d0 <TIM_Base_SetConfig+0x128>)
 800e02e:	4293      	cmp	r3, r2
 800e030:	d007      	beq.n	800e042 <TIM_Base_SetConfig+0x9a>
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	4a27      	ldr	r2, [pc, #156]	@ (800e0d4 <TIM_Base_SetConfig+0x12c>)
 800e036:	4293      	cmp	r3, r2
 800e038:	d003      	beq.n	800e042 <TIM_Base_SetConfig+0x9a>
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	4a26      	ldr	r2, [pc, #152]	@ (800e0d8 <TIM_Base_SetConfig+0x130>)
 800e03e:	4293      	cmp	r3, r2
 800e040:	d108      	bne.n	800e054 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e048:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e04a:	683b      	ldr	r3, [r7, #0]
 800e04c:	68db      	ldr	r3, [r3, #12]
 800e04e:	68fa      	ldr	r2, [r7, #12]
 800e050:	4313      	orrs	r3, r2
 800e052:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e05a:	683b      	ldr	r3, [r7, #0]
 800e05c:	695b      	ldr	r3, [r3, #20]
 800e05e:	4313      	orrs	r3, r2
 800e060:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	68fa      	ldr	r2, [r7, #12]
 800e066:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	689a      	ldr	r2, [r3, #8]
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e070:	683b      	ldr	r3, [r7, #0]
 800e072:	681a      	ldr	r2, [r3, #0]
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	4a10      	ldr	r2, [pc, #64]	@ (800e0bc <TIM_Base_SetConfig+0x114>)
 800e07c:	4293      	cmp	r3, r2
 800e07e:	d00f      	beq.n	800e0a0 <TIM_Base_SetConfig+0xf8>
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	4a12      	ldr	r2, [pc, #72]	@ (800e0cc <TIM_Base_SetConfig+0x124>)
 800e084:	4293      	cmp	r3, r2
 800e086:	d00b      	beq.n	800e0a0 <TIM_Base_SetConfig+0xf8>
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	4a11      	ldr	r2, [pc, #68]	@ (800e0d0 <TIM_Base_SetConfig+0x128>)
 800e08c:	4293      	cmp	r3, r2
 800e08e:	d007      	beq.n	800e0a0 <TIM_Base_SetConfig+0xf8>
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	4a10      	ldr	r2, [pc, #64]	@ (800e0d4 <TIM_Base_SetConfig+0x12c>)
 800e094:	4293      	cmp	r3, r2
 800e096:	d003      	beq.n	800e0a0 <TIM_Base_SetConfig+0xf8>
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	4a0f      	ldr	r2, [pc, #60]	@ (800e0d8 <TIM_Base_SetConfig+0x130>)
 800e09c:	4293      	cmp	r3, r2
 800e09e:	d103      	bne.n	800e0a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e0a0:	683b      	ldr	r3, [r7, #0]
 800e0a2:	691a      	ldr	r2, [r3, #16]
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	2201      	movs	r2, #1
 800e0ac:	615a      	str	r2, [r3, #20]
}
 800e0ae:	bf00      	nop
 800e0b0:	3714      	adds	r7, #20
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b8:	4770      	bx	lr
 800e0ba:	bf00      	nop
 800e0bc:	40012c00 	.word	0x40012c00
 800e0c0:	40000400 	.word	0x40000400
 800e0c4:	40000800 	.word	0x40000800
 800e0c8:	40000c00 	.word	0x40000c00
 800e0cc:	40013400 	.word	0x40013400
 800e0d0:	40014000 	.word	0x40014000
 800e0d4:	40014400 	.word	0x40014400
 800e0d8:	40014800 	.word	0x40014800

0800e0dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e0dc:	b480      	push	{r7}
 800e0de:	b087      	sub	sp, #28
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
 800e0e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	6a1b      	ldr	r3, [r3, #32]
 800e0ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	6a1b      	ldr	r3, [r3, #32]
 800e0f0:	f023 0201 	bic.w	r2, r3, #1
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	685b      	ldr	r3, [r3, #4]
 800e0fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	699b      	ldr	r3, [r3, #24]
 800e102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e10a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e10e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	f023 0303 	bic.w	r3, r3, #3
 800e116:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	68fa      	ldr	r2, [r7, #12]
 800e11e:	4313      	orrs	r3, r2
 800e120:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e122:	697b      	ldr	r3, [r7, #20]
 800e124:	f023 0302 	bic.w	r3, r3, #2
 800e128:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e12a:	683b      	ldr	r3, [r7, #0]
 800e12c:	689b      	ldr	r3, [r3, #8]
 800e12e:	697a      	ldr	r2, [r7, #20]
 800e130:	4313      	orrs	r3, r2
 800e132:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	4a2c      	ldr	r2, [pc, #176]	@ (800e1e8 <TIM_OC1_SetConfig+0x10c>)
 800e138:	4293      	cmp	r3, r2
 800e13a:	d00f      	beq.n	800e15c <TIM_OC1_SetConfig+0x80>
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	4a2b      	ldr	r2, [pc, #172]	@ (800e1ec <TIM_OC1_SetConfig+0x110>)
 800e140:	4293      	cmp	r3, r2
 800e142:	d00b      	beq.n	800e15c <TIM_OC1_SetConfig+0x80>
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	4a2a      	ldr	r2, [pc, #168]	@ (800e1f0 <TIM_OC1_SetConfig+0x114>)
 800e148:	4293      	cmp	r3, r2
 800e14a:	d007      	beq.n	800e15c <TIM_OC1_SetConfig+0x80>
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	4a29      	ldr	r2, [pc, #164]	@ (800e1f4 <TIM_OC1_SetConfig+0x118>)
 800e150:	4293      	cmp	r3, r2
 800e152:	d003      	beq.n	800e15c <TIM_OC1_SetConfig+0x80>
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	4a28      	ldr	r2, [pc, #160]	@ (800e1f8 <TIM_OC1_SetConfig+0x11c>)
 800e158:	4293      	cmp	r3, r2
 800e15a:	d10c      	bne.n	800e176 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e15c:	697b      	ldr	r3, [r7, #20]
 800e15e:	f023 0308 	bic.w	r3, r3, #8
 800e162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e164:	683b      	ldr	r3, [r7, #0]
 800e166:	68db      	ldr	r3, [r3, #12]
 800e168:	697a      	ldr	r2, [r7, #20]
 800e16a:	4313      	orrs	r3, r2
 800e16c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e16e:	697b      	ldr	r3, [r7, #20]
 800e170:	f023 0304 	bic.w	r3, r3, #4
 800e174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	4a1b      	ldr	r2, [pc, #108]	@ (800e1e8 <TIM_OC1_SetConfig+0x10c>)
 800e17a:	4293      	cmp	r3, r2
 800e17c:	d00f      	beq.n	800e19e <TIM_OC1_SetConfig+0xc2>
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	4a1a      	ldr	r2, [pc, #104]	@ (800e1ec <TIM_OC1_SetConfig+0x110>)
 800e182:	4293      	cmp	r3, r2
 800e184:	d00b      	beq.n	800e19e <TIM_OC1_SetConfig+0xc2>
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	4a19      	ldr	r2, [pc, #100]	@ (800e1f0 <TIM_OC1_SetConfig+0x114>)
 800e18a:	4293      	cmp	r3, r2
 800e18c:	d007      	beq.n	800e19e <TIM_OC1_SetConfig+0xc2>
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	4a18      	ldr	r2, [pc, #96]	@ (800e1f4 <TIM_OC1_SetConfig+0x118>)
 800e192:	4293      	cmp	r3, r2
 800e194:	d003      	beq.n	800e19e <TIM_OC1_SetConfig+0xc2>
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	4a17      	ldr	r2, [pc, #92]	@ (800e1f8 <TIM_OC1_SetConfig+0x11c>)
 800e19a:	4293      	cmp	r3, r2
 800e19c:	d111      	bne.n	800e1c2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e19e:	693b      	ldr	r3, [r7, #16]
 800e1a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e1a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e1a6:	693b      	ldr	r3, [r7, #16]
 800e1a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e1ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e1ae:	683b      	ldr	r3, [r7, #0]
 800e1b0:	695b      	ldr	r3, [r3, #20]
 800e1b2:	693a      	ldr	r2, [r7, #16]
 800e1b4:	4313      	orrs	r3, r2
 800e1b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e1b8:	683b      	ldr	r3, [r7, #0]
 800e1ba:	699b      	ldr	r3, [r3, #24]
 800e1bc:	693a      	ldr	r2, [r7, #16]
 800e1be:	4313      	orrs	r3, r2
 800e1c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	693a      	ldr	r2, [r7, #16]
 800e1c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	68fa      	ldr	r2, [r7, #12]
 800e1cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	685a      	ldr	r2, [r3, #4]
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	697a      	ldr	r2, [r7, #20]
 800e1da:	621a      	str	r2, [r3, #32]
}
 800e1dc:	bf00      	nop
 800e1de:	371c      	adds	r7, #28
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e6:	4770      	bx	lr
 800e1e8:	40012c00 	.word	0x40012c00
 800e1ec:	40013400 	.word	0x40013400
 800e1f0:	40014000 	.word	0x40014000
 800e1f4:	40014400 	.word	0x40014400
 800e1f8:	40014800 	.word	0x40014800

0800e1fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e1fc:	b480      	push	{r7}
 800e1fe:	b087      	sub	sp, #28
 800e200:	af00      	add	r7, sp, #0
 800e202:	6078      	str	r0, [r7, #4]
 800e204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	6a1b      	ldr	r3, [r3, #32]
 800e20a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	6a1b      	ldr	r3, [r3, #32]
 800e210:	f023 0210 	bic.w	r2, r3, #16
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	685b      	ldr	r3, [r3, #4]
 800e21c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	699b      	ldr	r3, [r3, #24]
 800e222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e22a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e22e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e236:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e238:	683b      	ldr	r3, [r7, #0]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	021b      	lsls	r3, r3, #8
 800e23e:	68fa      	ldr	r2, [r7, #12]
 800e240:	4313      	orrs	r3, r2
 800e242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e244:	697b      	ldr	r3, [r7, #20]
 800e246:	f023 0320 	bic.w	r3, r3, #32
 800e24a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	689b      	ldr	r3, [r3, #8]
 800e250:	011b      	lsls	r3, r3, #4
 800e252:	697a      	ldr	r2, [r7, #20]
 800e254:	4313      	orrs	r3, r2
 800e256:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	4a28      	ldr	r2, [pc, #160]	@ (800e2fc <TIM_OC2_SetConfig+0x100>)
 800e25c:	4293      	cmp	r3, r2
 800e25e:	d003      	beq.n	800e268 <TIM_OC2_SetConfig+0x6c>
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	4a27      	ldr	r2, [pc, #156]	@ (800e300 <TIM_OC2_SetConfig+0x104>)
 800e264:	4293      	cmp	r3, r2
 800e266:	d10d      	bne.n	800e284 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e268:	697b      	ldr	r3, [r7, #20]
 800e26a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e26e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	68db      	ldr	r3, [r3, #12]
 800e274:	011b      	lsls	r3, r3, #4
 800e276:	697a      	ldr	r2, [r7, #20]
 800e278:	4313      	orrs	r3, r2
 800e27a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e27c:	697b      	ldr	r3, [r7, #20]
 800e27e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e282:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	4a1d      	ldr	r2, [pc, #116]	@ (800e2fc <TIM_OC2_SetConfig+0x100>)
 800e288:	4293      	cmp	r3, r2
 800e28a:	d00f      	beq.n	800e2ac <TIM_OC2_SetConfig+0xb0>
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	4a1c      	ldr	r2, [pc, #112]	@ (800e300 <TIM_OC2_SetConfig+0x104>)
 800e290:	4293      	cmp	r3, r2
 800e292:	d00b      	beq.n	800e2ac <TIM_OC2_SetConfig+0xb0>
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	4a1b      	ldr	r2, [pc, #108]	@ (800e304 <TIM_OC2_SetConfig+0x108>)
 800e298:	4293      	cmp	r3, r2
 800e29a:	d007      	beq.n	800e2ac <TIM_OC2_SetConfig+0xb0>
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	4a1a      	ldr	r2, [pc, #104]	@ (800e308 <TIM_OC2_SetConfig+0x10c>)
 800e2a0:	4293      	cmp	r3, r2
 800e2a2:	d003      	beq.n	800e2ac <TIM_OC2_SetConfig+0xb0>
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	4a19      	ldr	r2, [pc, #100]	@ (800e30c <TIM_OC2_SetConfig+0x110>)
 800e2a8:	4293      	cmp	r3, r2
 800e2aa:	d113      	bne.n	800e2d4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e2ac:	693b      	ldr	r3, [r7, #16]
 800e2ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e2b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e2b4:	693b      	ldr	r3, [r7, #16]
 800e2b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e2ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	695b      	ldr	r3, [r3, #20]
 800e2c0:	009b      	lsls	r3, r3, #2
 800e2c2:	693a      	ldr	r2, [r7, #16]
 800e2c4:	4313      	orrs	r3, r2
 800e2c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e2c8:	683b      	ldr	r3, [r7, #0]
 800e2ca:	699b      	ldr	r3, [r3, #24]
 800e2cc:	009b      	lsls	r3, r3, #2
 800e2ce:	693a      	ldr	r2, [r7, #16]
 800e2d0:	4313      	orrs	r3, r2
 800e2d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	693a      	ldr	r2, [r7, #16]
 800e2d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	68fa      	ldr	r2, [r7, #12]
 800e2de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e2e0:	683b      	ldr	r3, [r7, #0]
 800e2e2:	685a      	ldr	r2, [r3, #4]
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	697a      	ldr	r2, [r7, #20]
 800e2ec:	621a      	str	r2, [r3, #32]
}
 800e2ee:	bf00      	nop
 800e2f0:	371c      	adds	r7, #28
 800e2f2:	46bd      	mov	sp, r7
 800e2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f8:	4770      	bx	lr
 800e2fa:	bf00      	nop
 800e2fc:	40012c00 	.word	0x40012c00
 800e300:	40013400 	.word	0x40013400
 800e304:	40014000 	.word	0x40014000
 800e308:	40014400 	.word	0x40014400
 800e30c:	40014800 	.word	0x40014800

0800e310 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e310:	b480      	push	{r7}
 800e312:	b087      	sub	sp, #28
 800e314:	af00      	add	r7, sp, #0
 800e316:	6078      	str	r0, [r7, #4]
 800e318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	6a1b      	ldr	r3, [r3, #32]
 800e31e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	6a1b      	ldr	r3, [r3, #32]
 800e324:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	685b      	ldr	r3, [r3, #4]
 800e330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	69db      	ldr	r3, [r3, #28]
 800e336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e33e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	f023 0303 	bic.w	r3, r3, #3
 800e34a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	68fa      	ldr	r2, [r7, #12]
 800e352:	4313      	orrs	r3, r2
 800e354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e356:	697b      	ldr	r3, [r7, #20]
 800e358:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e35c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	689b      	ldr	r3, [r3, #8]
 800e362:	021b      	lsls	r3, r3, #8
 800e364:	697a      	ldr	r2, [r7, #20]
 800e366:	4313      	orrs	r3, r2
 800e368:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	4a27      	ldr	r2, [pc, #156]	@ (800e40c <TIM_OC3_SetConfig+0xfc>)
 800e36e:	4293      	cmp	r3, r2
 800e370:	d003      	beq.n	800e37a <TIM_OC3_SetConfig+0x6a>
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	4a26      	ldr	r2, [pc, #152]	@ (800e410 <TIM_OC3_SetConfig+0x100>)
 800e376:	4293      	cmp	r3, r2
 800e378:	d10d      	bne.n	800e396 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e37a:	697b      	ldr	r3, [r7, #20]
 800e37c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e380:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	68db      	ldr	r3, [r3, #12]
 800e386:	021b      	lsls	r3, r3, #8
 800e388:	697a      	ldr	r2, [r7, #20]
 800e38a:	4313      	orrs	r3, r2
 800e38c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e38e:	697b      	ldr	r3, [r7, #20]
 800e390:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e394:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	4a1c      	ldr	r2, [pc, #112]	@ (800e40c <TIM_OC3_SetConfig+0xfc>)
 800e39a:	4293      	cmp	r3, r2
 800e39c:	d00f      	beq.n	800e3be <TIM_OC3_SetConfig+0xae>
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	4a1b      	ldr	r2, [pc, #108]	@ (800e410 <TIM_OC3_SetConfig+0x100>)
 800e3a2:	4293      	cmp	r3, r2
 800e3a4:	d00b      	beq.n	800e3be <TIM_OC3_SetConfig+0xae>
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	4a1a      	ldr	r2, [pc, #104]	@ (800e414 <TIM_OC3_SetConfig+0x104>)
 800e3aa:	4293      	cmp	r3, r2
 800e3ac:	d007      	beq.n	800e3be <TIM_OC3_SetConfig+0xae>
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	4a19      	ldr	r2, [pc, #100]	@ (800e418 <TIM_OC3_SetConfig+0x108>)
 800e3b2:	4293      	cmp	r3, r2
 800e3b4:	d003      	beq.n	800e3be <TIM_OC3_SetConfig+0xae>
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	4a18      	ldr	r2, [pc, #96]	@ (800e41c <TIM_OC3_SetConfig+0x10c>)
 800e3ba:	4293      	cmp	r3, r2
 800e3bc:	d113      	bne.n	800e3e6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e3be:	693b      	ldr	r3, [r7, #16]
 800e3c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e3c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e3c6:	693b      	ldr	r3, [r7, #16]
 800e3c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e3cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e3ce:	683b      	ldr	r3, [r7, #0]
 800e3d0:	695b      	ldr	r3, [r3, #20]
 800e3d2:	011b      	lsls	r3, r3, #4
 800e3d4:	693a      	ldr	r2, [r7, #16]
 800e3d6:	4313      	orrs	r3, r2
 800e3d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	699b      	ldr	r3, [r3, #24]
 800e3de:	011b      	lsls	r3, r3, #4
 800e3e0:	693a      	ldr	r2, [r7, #16]
 800e3e2:	4313      	orrs	r3, r2
 800e3e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	693a      	ldr	r2, [r7, #16]
 800e3ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	68fa      	ldr	r2, [r7, #12]
 800e3f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e3f2:	683b      	ldr	r3, [r7, #0]
 800e3f4:	685a      	ldr	r2, [r3, #4]
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	697a      	ldr	r2, [r7, #20]
 800e3fe:	621a      	str	r2, [r3, #32]
}
 800e400:	bf00      	nop
 800e402:	371c      	adds	r7, #28
 800e404:	46bd      	mov	sp, r7
 800e406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40a:	4770      	bx	lr
 800e40c:	40012c00 	.word	0x40012c00
 800e410:	40013400 	.word	0x40013400
 800e414:	40014000 	.word	0x40014000
 800e418:	40014400 	.word	0x40014400
 800e41c:	40014800 	.word	0x40014800

0800e420 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e420:	b480      	push	{r7}
 800e422:	b087      	sub	sp, #28
 800e424:	af00      	add	r7, sp, #0
 800e426:	6078      	str	r0, [r7, #4]
 800e428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	6a1b      	ldr	r3, [r3, #32]
 800e42e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	6a1b      	ldr	r3, [r3, #32]
 800e434:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	685b      	ldr	r3, [r3, #4]
 800e440:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	69db      	ldr	r3, [r3, #28]
 800e446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e44e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e452:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e45a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e45c:	683b      	ldr	r3, [r7, #0]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	021b      	lsls	r3, r3, #8
 800e462:	68fa      	ldr	r2, [r7, #12]
 800e464:	4313      	orrs	r3, r2
 800e466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e468:	693b      	ldr	r3, [r7, #16]
 800e46a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e46e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	689b      	ldr	r3, [r3, #8]
 800e474:	031b      	lsls	r3, r3, #12
 800e476:	693a      	ldr	r2, [r7, #16]
 800e478:	4313      	orrs	r3, r2
 800e47a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	4a18      	ldr	r2, [pc, #96]	@ (800e4e0 <TIM_OC4_SetConfig+0xc0>)
 800e480:	4293      	cmp	r3, r2
 800e482:	d00f      	beq.n	800e4a4 <TIM_OC4_SetConfig+0x84>
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	4a17      	ldr	r2, [pc, #92]	@ (800e4e4 <TIM_OC4_SetConfig+0xc4>)
 800e488:	4293      	cmp	r3, r2
 800e48a:	d00b      	beq.n	800e4a4 <TIM_OC4_SetConfig+0x84>
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	4a16      	ldr	r2, [pc, #88]	@ (800e4e8 <TIM_OC4_SetConfig+0xc8>)
 800e490:	4293      	cmp	r3, r2
 800e492:	d007      	beq.n	800e4a4 <TIM_OC4_SetConfig+0x84>
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	4a15      	ldr	r2, [pc, #84]	@ (800e4ec <TIM_OC4_SetConfig+0xcc>)
 800e498:	4293      	cmp	r3, r2
 800e49a:	d003      	beq.n	800e4a4 <TIM_OC4_SetConfig+0x84>
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	4a14      	ldr	r2, [pc, #80]	@ (800e4f0 <TIM_OC4_SetConfig+0xd0>)
 800e4a0:	4293      	cmp	r3, r2
 800e4a2:	d109      	bne.n	800e4b8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e4a4:	697b      	ldr	r3, [r7, #20]
 800e4a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e4aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	695b      	ldr	r3, [r3, #20]
 800e4b0:	019b      	lsls	r3, r3, #6
 800e4b2:	697a      	ldr	r2, [r7, #20]
 800e4b4:	4313      	orrs	r3, r2
 800e4b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	697a      	ldr	r2, [r7, #20]
 800e4bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	68fa      	ldr	r2, [r7, #12]
 800e4c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	685a      	ldr	r2, [r3, #4]
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	693a      	ldr	r2, [r7, #16]
 800e4d0:	621a      	str	r2, [r3, #32]
}
 800e4d2:	bf00      	nop
 800e4d4:	371c      	adds	r7, #28
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4dc:	4770      	bx	lr
 800e4de:	bf00      	nop
 800e4e0:	40012c00 	.word	0x40012c00
 800e4e4:	40013400 	.word	0x40013400
 800e4e8:	40014000 	.word	0x40014000
 800e4ec:	40014400 	.word	0x40014400
 800e4f0:	40014800 	.word	0x40014800

0800e4f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e4f4:	b480      	push	{r7}
 800e4f6:	b087      	sub	sp, #28
 800e4f8:	af00      	add	r7, sp, #0
 800e4fa:	6078      	str	r0, [r7, #4]
 800e4fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	6a1b      	ldr	r3, [r3, #32]
 800e502:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	6a1b      	ldr	r3, [r3, #32]
 800e508:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	685b      	ldr	r3, [r3, #4]
 800e514:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e51a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e526:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e528:	683b      	ldr	r3, [r7, #0]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	68fa      	ldr	r2, [r7, #12]
 800e52e:	4313      	orrs	r3, r2
 800e530:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e532:	693b      	ldr	r3, [r7, #16]
 800e534:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e538:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e53a:	683b      	ldr	r3, [r7, #0]
 800e53c:	689b      	ldr	r3, [r3, #8]
 800e53e:	041b      	lsls	r3, r3, #16
 800e540:	693a      	ldr	r2, [r7, #16]
 800e542:	4313      	orrs	r3, r2
 800e544:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	4a17      	ldr	r2, [pc, #92]	@ (800e5a8 <TIM_OC5_SetConfig+0xb4>)
 800e54a:	4293      	cmp	r3, r2
 800e54c:	d00f      	beq.n	800e56e <TIM_OC5_SetConfig+0x7a>
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	4a16      	ldr	r2, [pc, #88]	@ (800e5ac <TIM_OC5_SetConfig+0xb8>)
 800e552:	4293      	cmp	r3, r2
 800e554:	d00b      	beq.n	800e56e <TIM_OC5_SetConfig+0x7a>
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	4a15      	ldr	r2, [pc, #84]	@ (800e5b0 <TIM_OC5_SetConfig+0xbc>)
 800e55a:	4293      	cmp	r3, r2
 800e55c:	d007      	beq.n	800e56e <TIM_OC5_SetConfig+0x7a>
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	4a14      	ldr	r2, [pc, #80]	@ (800e5b4 <TIM_OC5_SetConfig+0xc0>)
 800e562:	4293      	cmp	r3, r2
 800e564:	d003      	beq.n	800e56e <TIM_OC5_SetConfig+0x7a>
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	4a13      	ldr	r2, [pc, #76]	@ (800e5b8 <TIM_OC5_SetConfig+0xc4>)
 800e56a:	4293      	cmp	r3, r2
 800e56c:	d109      	bne.n	800e582 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e56e:	697b      	ldr	r3, [r7, #20]
 800e570:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e574:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	695b      	ldr	r3, [r3, #20]
 800e57a:	021b      	lsls	r3, r3, #8
 800e57c:	697a      	ldr	r2, [r7, #20]
 800e57e:	4313      	orrs	r3, r2
 800e580:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	697a      	ldr	r2, [r7, #20]
 800e586:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	68fa      	ldr	r2, [r7, #12]
 800e58c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e58e:	683b      	ldr	r3, [r7, #0]
 800e590:	685a      	ldr	r2, [r3, #4]
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	693a      	ldr	r2, [r7, #16]
 800e59a:	621a      	str	r2, [r3, #32]
}
 800e59c:	bf00      	nop
 800e59e:	371c      	adds	r7, #28
 800e5a0:	46bd      	mov	sp, r7
 800e5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a6:	4770      	bx	lr
 800e5a8:	40012c00 	.word	0x40012c00
 800e5ac:	40013400 	.word	0x40013400
 800e5b0:	40014000 	.word	0x40014000
 800e5b4:	40014400 	.word	0x40014400
 800e5b8:	40014800 	.word	0x40014800

0800e5bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e5bc:	b480      	push	{r7}
 800e5be:	b087      	sub	sp, #28
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
 800e5c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	6a1b      	ldr	r3, [r3, #32]
 800e5ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	6a1b      	ldr	r3, [r3, #32]
 800e5d0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	685b      	ldr	r3, [r3, #4]
 800e5dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e5e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e5ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e5ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e5f0:	683b      	ldr	r3, [r7, #0]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	021b      	lsls	r3, r3, #8
 800e5f6:	68fa      	ldr	r2, [r7, #12]
 800e5f8:	4313      	orrs	r3, r2
 800e5fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e5fc:	693b      	ldr	r3, [r7, #16]
 800e5fe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e602:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	689b      	ldr	r3, [r3, #8]
 800e608:	051b      	lsls	r3, r3, #20
 800e60a:	693a      	ldr	r2, [r7, #16]
 800e60c:	4313      	orrs	r3, r2
 800e60e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	4a18      	ldr	r2, [pc, #96]	@ (800e674 <TIM_OC6_SetConfig+0xb8>)
 800e614:	4293      	cmp	r3, r2
 800e616:	d00f      	beq.n	800e638 <TIM_OC6_SetConfig+0x7c>
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	4a17      	ldr	r2, [pc, #92]	@ (800e678 <TIM_OC6_SetConfig+0xbc>)
 800e61c:	4293      	cmp	r3, r2
 800e61e:	d00b      	beq.n	800e638 <TIM_OC6_SetConfig+0x7c>
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	4a16      	ldr	r2, [pc, #88]	@ (800e67c <TIM_OC6_SetConfig+0xc0>)
 800e624:	4293      	cmp	r3, r2
 800e626:	d007      	beq.n	800e638 <TIM_OC6_SetConfig+0x7c>
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	4a15      	ldr	r2, [pc, #84]	@ (800e680 <TIM_OC6_SetConfig+0xc4>)
 800e62c:	4293      	cmp	r3, r2
 800e62e:	d003      	beq.n	800e638 <TIM_OC6_SetConfig+0x7c>
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	4a14      	ldr	r2, [pc, #80]	@ (800e684 <TIM_OC6_SetConfig+0xc8>)
 800e634:	4293      	cmp	r3, r2
 800e636:	d109      	bne.n	800e64c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e638:	697b      	ldr	r3, [r7, #20]
 800e63a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e63e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e640:	683b      	ldr	r3, [r7, #0]
 800e642:	695b      	ldr	r3, [r3, #20]
 800e644:	029b      	lsls	r3, r3, #10
 800e646:	697a      	ldr	r2, [r7, #20]
 800e648:	4313      	orrs	r3, r2
 800e64a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	697a      	ldr	r2, [r7, #20]
 800e650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	68fa      	ldr	r2, [r7, #12]
 800e656:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e658:	683b      	ldr	r3, [r7, #0]
 800e65a:	685a      	ldr	r2, [r3, #4]
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	693a      	ldr	r2, [r7, #16]
 800e664:	621a      	str	r2, [r3, #32]
}
 800e666:	bf00      	nop
 800e668:	371c      	adds	r7, #28
 800e66a:	46bd      	mov	sp, r7
 800e66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e670:	4770      	bx	lr
 800e672:	bf00      	nop
 800e674:	40012c00 	.word	0x40012c00
 800e678:	40013400 	.word	0x40013400
 800e67c:	40014000 	.word	0x40014000
 800e680:	40014400 	.word	0x40014400
 800e684:	40014800 	.word	0x40014800

0800e688 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e688:	b480      	push	{r7}
 800e68a:	b087      	sub	sp, #28
 800e68c:	af00      	add	r7, sp, #0
 800e68e:	60f8      	str	r0, [r7, #12]
 800e690:	60b9      	str	r1, [r7, #8]
 800e692:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	6a1b      	ldr	r3, [r3, #32]
 800e698:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	6a1b      	ldr	r3, [r3, #32]
 800e69e:	f023 0201 	bic.w	r2, r3, #1
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	699b      	ldr	r3, [r3, #24]
 800e6aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e6ac:	693b      	ldr	r3, [r7, #16]
 800e6ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e6b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	011b      	lsls	r3, r3, #4
 800e6b8:	693a      	ldr	r2, [r7, #16]
 800e6ba:	4313      	orrs	r3, r2
 800e6bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e6be:	697b      	ldr	r3, [r7, #20]
 800e6c0:	f023 030a 	bic.w	r3, r3, #10
 800e6c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e6c6:	697a      	ldr	r2, [r7, #20]
 800e6c8:	68bb      	ldr	r3, [r7, #8]
 800e6ca:	4313      	orrs	r3, r2
 800e6cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	693a      	ldr	r2, [r7, #16]
 800e6d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	697a      	ldr	r2, [r7, #20]
 800e6d8:	621a      	str	r2, [r3, #32]
}
 800e6da:	bf00      	nop
 800e6dc:	371c      	adds	r7, #28
 800e6de:	46bd      	mov	sp, r7
 800e6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e4:	4770      	bx	lr

0800e6e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e6e6:	b480      	push	{r7}
 800e6e8:	b087      	sub	sp, #28
 800e6ea:	af00      	add	r7, sp, #0
 800e6ec:	60f8      	str	r0, [r7, #12]
 800e6ee:	60b9      	str	r1, [r7, #8]
 800e6f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	6a1b      	ldr	r3, [r3, #32]
 800e6f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	6a1b      	ldr	r3, [r3, #32]
 800e6fc:	f023 0210 	bic.w	r2, r3, #16
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	699b      	ldr	r3, [r3, #24]
 800e708:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e70a:	693b      	ldr	r3, [r7, #16]
 800e70c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e710:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	031b      	lsls	r3, r3, #12
 800e716:	693a      	ldr	r2, [r7, #16]
 800e718:	4313      	orrs	r3, r2
 800e71a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e71c:	697b      	ldr	r3, [r7, #20]
 800e71e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e722:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e724:	68bb      	ldr	r3, [r7, #8]
 800e726:	011b      	lsls	r3, r3, #4
 800e728:	697a      	ldr	r2, [r7, #20]
 800e72a:	4313      	orrs	r3, r2
 800e72c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	693a      	ldr	r2, [r7, #16]
 800e732:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	697a      	ldr	r2, [r7, #20]
 800e738:	621a      	str	r2, [r3, #32]
}
 800e73a:	bf00      	nop
 800e73c:	371c      	adds	r7, #28
 800e73e:	46bd      	mov	sp, r7
 800e740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e744:	4770      	bx	lr

0800e746 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e746:	b480      	push	{r7}
 800e748:	b085      	sub	sp, #20
 800e74a:	af00      	add	r7, sp, #0
 800e74c:	6078      	str	r0, [r7, #4]
 800e74e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	689b      	ldr	r3, [r3, #8]
 800e754:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e75c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e75e:	683a      	ldr	r2, [r7, #0]
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	4313      	orrs	r3, r2
 800e764:	f043 0307 	orr.w	r3, r3, #7
 800e768:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	68fa      	ldr	r2, [r7, #12]
 800e76e:	609a      	str	r2, [r3, #8]
}
 800e770:	bf00      	nop
 800e772:	3714      	adds	r7, #20
 800e774:	46bd      	mov	sp, r7
 800e776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e77a:	4770      	bx	lr

0800e77c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e77c:	b480      	push	{r7}
 800e77e:	b087      	sub	sp, #28
 800e780:	af00      	add	r7, sp, #0
 800e782:	60f8      	str	r0, [r7, #12]
 800e784:	60b9      	str	r1, [r7, #8]
 800e786:	607a      	str	r2, [r7, #4]
 800e788:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	689b      	ldr	r3, [r3, #8]
 800e78e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e790:	697b      	ldr	r3, [r7, #20]
 800e792:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e796:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	021a      	lsls	r2, r3, #8
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	431a      	orrs	r2, r3
 800e7a0:	68bb      	ldr	r3, [r7, #8]
 800e7a2:	4313      	orrs	r3, r2
 800e7a4:	697a      	ldr	r2, [r7, #20]
 800e7a6:	4313      	orrs	r3, r2
 800e7a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	697a      	ldr	r2, [r7, #20]
 800e7ae:	609a      	str	r2, [r3, #8]
}
 800e7b0:	bf00      	nop
 800e7b2:	371c      	adds	r7, #28
 800e7b4:	46bd      	mov	sp, r7
 800e7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ba:	4770      	bx	lr

0800e7bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e7bc:	b480      	push	{r7}
 800e7be:	b087      	sub	sp, #28
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	60f8      	str	r0, [r7, #12]
 800e7c4:	60b9      	str	r1, [r7, #8]
 800e7c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e7c8:	68bb      	ldr	r3, [r7, #8]
 800e7ca:	f003 031f 	and.w	r3, r3, #31
 800e7ce:	2201      	movs	r2, #1
 800e7d0:	fa02 f303 	lsl.w	r3, r2, r3
 800e7d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	6a1a      	ldr	r2, [r3, #32]
 800e7da:	697b      	ldr	r3, [r7, #20]
 800e7dc:	43db      	mvns	r3, r3
 800e7de:	401a      	ands	r2, r3
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	6a1a      	ldr	r2, [r3, #32]
 800e7e8:	68bb      	ldr	r3, [r7, #8]
 800e7ea:	f003 031f 	and.w	r3, r3, #31
 800e7ee:	6879      	ldr	r1, [r7, #4]
 800e7f0:	fa01 f303 	lsl.w	r3, r1, r3
 800e7f4:	431a      	orrs	r2, r3
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	621a      	str	r2, [r3, #32]
}
 800e7fa:	bf00      	nop
 800e7fc:	371c      	adds	r7, #28
 800e7fe:	46bd      	mov	sp, r7
 800e800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e804:	4770      	bx	lr
	...

0800e808 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e808:	b480      	push	{r7}
 800e80a:	b085      	sub	sp, #20
 800e80c:	af00      	add	r7, sp, #0
 800e80e:	6078      	str	r0, [r7, #4]
 800e810:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e818:	2b01      	cmp	r3, #1
 800e81a:	d101      	bne.n	800e820 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e81c:	2302      	movs	r3, #2
 800e81e:	e068      	b.n	800e8f2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	2201      	movs	r2, #1
 800e824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	2202      	movs	r2, #2
 800e82c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	685b      	ldr	r3, [r3, #4]
 800e836:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	689b      	ldr	r3, [r3, #8]
 800e83e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	4a2e      	ldr	r2, [pc, #184]	@ (800e900 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800e846:	4293      	cmp	r3, r2
 800e848:	d004      	beq.n	800e854 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	4a2d      	ldr	r2, [pc, #180]	@ (800e904 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800e850:	4293      	cmp	r3, r2
 800e852:	d108      	bne.n	800e866 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e85a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e85c:	683b      	ldr	r3, [r7, #0]
 800e85e:	685b      	ldr	r3, [r3, #4]
 800e860:	68fa      	ldr	r2, [r7, #12]
 800e862:	4313      	orrs	r3, r2
 800e864:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e86c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e86e:	683b      	ldr	r3, [r7, #0]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	68fa      	ldr	r2, [r7, #12]
 800e874:	4313      	orrs	r3, r2
 800e876:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	68fa      	ldr	r2, [r7, #12]
 800e87e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	4a1e      	ldr	r2, [pc, #120]	@ (800e900 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800e886:	4293      	cmp	r3, r2
 800e888:	d01d      	beq.n	800e8c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e892:	d018      	beq.n	800e8c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	4a1b      	ldr	r2, [pc, #108]	@ (800e908 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e89a:	4293      	cmp	r3, r2
 800e89c:	d013      	beq.n	800e8c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	4a1a      	ldr	r2, [pc, #104]	@ (800e90c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800e8a4:	4293      	cmp	r3, r2
 800e8a6:	d00e      	beq.n	800e8c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	4a18      	ldr	r2, [pc, #96]	@ (800e910 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800e8ae:	4293      	cmp	r3, r2
 800e8b0:	d009      	beq.n	800e8c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	4a13      	ldr	r2, [pc, #76]	@ (800e904 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800e8b8:	4293      	cmp	r3, r2
 800e8ba:	d004      	beq.n	800e8c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	4a14      	ldr	r2, [pc, #80]	@ (800e914 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800e8c2:	4293      	cmp	r3, r2
 800e8c4:	d10c      	bne.n	800e8e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e8c6:	68bb      	ldr	r3, [r7, #8]
 800e8c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e8cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e8ce:	683b      	ldr	r3, [r7, #0]
 800e8d0:	689b      	ldr	r3, [r3, #8]
 800e8d2:	68ba      	ldr	r2, [r7, #8]
 800e8d4:	4313      	orrs	r3, r2
 800e8d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	68ba      	ldr	r2, [r7, #8]
 800e8de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	2201      	movs	r2, #1
 800e8e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e8f0:	2300      	movs	r3, #0
}
 800e8f2:	4618      	mov	r0, r3
 800e8f4:	3714      	adds	r7, #20
 800e8f6:	46bd      	mov	sp, r7
 800e8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8fc:	4770      	bx	lr
 800e8fe:	bf00      	nop
 800e900:	40012c00 	.word	0x40012c00
 800e904:	40013400 	.word	0x40013400
 800e908:	40000400 	.word	0x40000400
 800e90c:	40000800 	.word	0x40000800
 800e910:	40000c00 	.word	0x40000c00
 800e914:	40014000 	.word	0x40014000

0800e918 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e918:	b480      	push	{r7}
 800e91a:	b085      	sub	sp, #20
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
 800e920:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e922:	2300      	movs	r3, #0
 800e924:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e92c:	2b01      	cmp	r3, #1
 800e92e:	d101      	bne.n	800e934 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e930:	2302      	movs	r3, #2
 800e932:	e065      	b.n	800ea00 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	2201      	movs	r2, #1
 800e938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800e942:	683b      	ldr	r3, [r7, #0]
 800e944:	68db      	ldr	r3, [r3, #12]
 800e946:	4313      	orrs	r3, r2
 800e948:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	689b      	ldr	r3, [r3, #8]
 800e954:	4313      	orrs	r3, r2
 800e956:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800e95e:	683b      	ldr	r3, [r7, #0]
 800e960:	685b      	ldr	r3, [r3, #4]
 800e962:	4313      	orrs	r3, r2
 800e964:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800e96c:	683b      	ldr	r3, [r7, #0]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	4313      	orrs	r3, r2
 800e972:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	691b      	ldr	r3, [r3, #16]
 800e97e:	4313      	orrs	r3, r2
 800e980:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800e988:	683b      	ldr	r3, [r7, #0]
 800e98a:	695b      	ldr	r3, [r3, #20]
 800e98c:	4313      	orrs	r3, r2
 800e98e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800e996:	683b      	ldr	r3, [r7, #0]
 800e998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e99a:	4313      	orrs	r3, r2
 800e99c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800e9a4:	683b      	ldr	r3, [r7, #0]
 800e9a6:	699b      	ldr	r3, [r3, #24]
 800e9a8:	041b      	lsls	r3, r3, #16
 800e9aa:	4313      	orrs	r3, r2
 800e9ac:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	4a16      	ldr	r2, [pc, #88]	@ (800ea0c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800e9b4:	4293      	cmp	r3, r2
 800e9b6:	d004      	beq.n	800e9c2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	4a14      	ldr	r2, [pc, #80]	@ (800ea10 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800e9be:	4293      	cmp	r3, r2
 800e9c0:	d115      	bne.n	800e9ee <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800e9c8:	683b      	ldr	r3, [r7, #0]
 800e9ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9cc:	051b      	lsls	r3, r3, #20
 800e9ce:	4313      	orrs	r3, r2
 800e9d0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800e9d8:	683b      	ldr	r3, [r7, #0]
 800e9da:	69db      	ldr	r3, [r3, #28]
 800e9dc:	4313      	orrs	r3, r2
 800e9de:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800e9e6:	683b      	ldr	r3, [r7, #0]
 800e9e8:	6a1b      	ldr	r3, [r3, #32]
 800e9ea:	4313      	orrs	r3, r2
 800e9ec:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	68fa      	ldr	r2, [r7, #12]
 800e9f4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e9fe:	2300      	movs	r3, #0
}
 800ea00:	4618      	mov	r0, r3
 800ea02:	3714      	adds	r7, #20
 800ea04:	46bd      	mov	sp, r7
 800ea06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0a:	4770      	bx	lr
 800ea0c:	40012c00 	.word	0x40012c00
 800ea10:	40013400 	.word	0x40013400

0800ea14 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800ea14:	b480      	push	{r7}
 800ea16:	b08b      	sub	sp, #44	@ 0x2c
 800ea18:	af00      	add	r7, sp, #0
 800ea1a:	60f8      	str	r0, [r7, #12]
 800ea1c:	60b9      	str	r1, [r7, #8]
 800ea1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ea20:	2300      	movs	r3, #0
 800ea22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#else
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));
#endif /* DFSDM1_Channel0 */

  /* Check input state */
  __HAL_LOCK(htim);
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ea2c:	2b01      	cmp	r3, #1
 800ea2e:	d101      	bne.n	800ea34 <HAL_TIMEx_ConfigBreakInput+0x20>
 800ea30:	2302      	movs	r3, #2
 800ea32:	e0af      	b.n	800eb94 <HAL_TIMEx_ConfigBreakInput+0x180>
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	2201      	movs	r2, #1
 800ea38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	3b01      	subs	r3, #1
 800ea42:	2b07      	cmp	r3, #7
 800ea44:	d83a      	bhi.n	800eabc <HAL_TIMEx_ConfigBreakInput+0xa8>
 800ea46:	a201      	add	r2, pc, #4	@ (adr r2, 800ea4c <HAL_TIMEx_ConfigBreakInput+0x38>)
 800ea48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea4c:	0800ea6d 	.word	0x0800ea6d
 800ea50:	0800ea81 	.word	0x0800ea81
 800ea54:	0800eabd 	.word	0x0800eabd
 800ea58:	0800ea95 	.word	0x0800ea95
 800ea5c:	0800eabd 	.word	0x0800eabd
 800ea60:	0800eabd 	.word	0x0800eabd
 800ea64:	0800eabd 	.word	0x0800eabd
 800ea68:	0800eaa9 	.word	0x0800eaa9
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_OR2_BKINE;
 800ea6c:	2301      	movs	r3, #1
 800ea6e:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKINE_Pos;
 800ea70:	2300      	movs	r3, #0
 800ea72:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKINP;
 800ea74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ea78:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKINP_Pos;
 800ea7a:	2309      	movs	r3, #9
 800ea7c:	613b      	str	r3, [r7, #16]
      break;
 800ea7e:	e026      	b.n	800eace <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP1E;
 800ea80:	2302      	movs	r3, #2
 800ea82:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP1E_Pos;
 800ea84:	2301      	movs	r3, #1
 800ea86:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP1P;
 800ea88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ea8c:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP1P_Pos;
 800ea8e:	230a      	movs	r3, #10
 800ea90:	613b      	str	r3, [r7, #16]
      break;
 800ea92:	e01c      	b.n	800eace <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP2E;
 800ea94:	2304      	movs	r3, #4
 800ea96:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP2E_Pos;
 800ea98:	2302      	movs	r3, #2
 800ea9a:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP2P;
 800ea9c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800eaa0:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP2P_Pos;
 800eaa2:	230b      	movs	r3, #11
 800eaa4:	613b      	str	r3, [r7, #16]
      break;
 800eaa6:	e012      	b.n	800eace <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#if defined(DFSDM1_Channel0)
    case TIM_BREAKINPUTSOURCE_DFSDM1:
    {
      bkin_enable_mask = TIM1_OR2_BKDF1BK0E;
 800eaa8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800eaac:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKDF1BK0E_Pos;
 800eaae:	2308      	movs	r3, #8
 800eab0:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = 0U;
 800eab2:	2300      	movs	r3, #0
 800eab4:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 800eab6:	2300      	movs	r3, #0
 800eab8:	613b      	str	r3, [r7, #16]
      break;
 800eaba:	e008      	b.n	800eace <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#endif /* DFSDM1_Channel0 */

    default:
    {
      bkin_enable_mask = 0U;
 800eabc:	2300      	movs	r3, #0
 800eabe:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = 0U;
 800eac0:	2300      	movs	r3, #0
 800eac2:	61bb      	str	r3, [r7, #24]
      bkin_enable_bitpos = 0U;
 800eac4:	2300      	movs	r3, #0
 800eac6:	617b      	str	r3, [r7, #20]
      bkin_polarity_bitpos = 0U;
 800eac8:	2300      	movs	r3, #0
 800eaca:	613b      	str	r3, [r7, #16]
      break;
 800eacc:	bf00      	nop
    }
  }

  switch (BreakInput)
 800eace:	68bb      	ldr	r3, [r7, #8]
 800ead0:	2b01      	cmp	r3, #1
 800ead2:	d003      	beq.n	800eadc <HAL_TIMEx_ConfigBreakInput+0xc8>
 800ead4:	68bb      	ldr	r3, [r7, #8]
 800ead6:	2b02      	cmp	r3, #2
 800ead8:	d029      	beq.n	800eb2e <HAL_TIMEx_ConfigBreakInput+0x11a>
 800eada:	e051      	b.n	800eb80 <HAL_TIMEx_ConfigBreakInput+0x16c>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_OR2 register value */
      tmporx = htim->Instance->OR2;
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eae2:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800eae4:	69fb      	ldr	r3, [r7, #28]
 800eae6:	43db      	mvns	r3, r3
 800eae8:	6a3a      	ldr	r2, [r7, #32]
 800eaea:	4013      	ands	r3, r2
 800eaec:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	685a      	ldr	r2, [r3, #4]
 800eaf2:	697b      	ldr	r3, [r7, #20]
 800eaf4:	409a      	lsls	r2, r3
 800eaf6:	69fb      	ldr	r3, [r7, #28]
 800eaf8:	4013      	ands	r3, r2
 800eafa:	6a3a      	ldr	r2, [r7, #32]
 800eafc:	4313      	orrs	r3, r2
 800eafe:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	2b08      	cmp	r3, #8
 800eb06:	d00d      	beq.n	800eb24 <HAL_TIMEx_ConfigBreakInput+0x110>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 800eb08:	69bb      	ldr	r3, [r7, #24]
 800eb0a:	43db      	mvns	r3, r3
 800eb0c:	6a3a      	ldr	r2, [r7, #32]
 800eb0e:	4013      	ands	r3, r2
 800eb10:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	689a      	ldr	r2, [r3, #8]
 800eb16:	693b      	ldr	r3, [r7, #16]
 800eb18:	409a      	lsls	r2, r3
 800eb1a:	69bb      	ldr	r3, [r7, #24]
 800eb1c:	4013      	ands	r3, r2
 800eb1e:	6a3a      	ldr	r2, [r7, #32]
 800eb20:	4313      	orrs	r3, r2
 800eb22:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR2 */
      htim->Instance->OR2 = tmporx;
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	6a3a      	ldr	r2, [r7, #32]
 800eb2a:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800eb2c:	e02c      	b.n	800eb88 <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_OR3 register value */
      tmporx = htim->Instance->OR3;
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb34:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800eb36:	69fb      	ldr	r3, [r7, #28]
 800eb38:	43db      	mvns	r3, r3
 800eb3a:	6a3a      	ldr	r2, [r7, #32]
 800eb3c:	4013      	ands	r3, r2
 800eb3e:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	685a      	ldr	r2, [r3, #4]
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	409a      	lsls	r2, r3
 800eb48:	69fb      	ldr	r3, [r7, #28]
 800eb4a:	4013      	ands	r3, r2
 800eb4c:	6a3a      	ldr	r2, [r7, #32]
 800eb4e:	4313      	orrs	r3, r2
 800eb50:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	2b08      	cmp	r3, #8
 800eb58:	d00d      	beq.n	800eb76 <HAL_TIMEx_ConfigBreakInput+0x162>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 800eb5a:	69bb      	ldr	r3, [r7, #24]
 800eb5c:	43db      	mvns	r3, r3
 800eb5e:	6a3a      	ldr	r2, [r7, #32]
 800eb60:	4013      	ands	r3, r2
 800eb62:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	689a      	ldr	r2, [r3, #8]
 800eb68:	693b      	ldr	r3, [r7, #16]
 800eb6a:	409a      	lsls	r2, r3
 800eb6c:	69bb      	ldr	r3, [r7, #24]
 800eb6e:	4013      	ands	r3, r2
 800eb70:	6a3a      	ldr	r2, [r7, #32]
 800eb72:	4313      	orrs	r3, r2
 800eb74:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR3 */
      htim->Instance->OR3 = tmporx;
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	6a3a      	ldr	r2, [r7, #32]
 800eb7c:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 800eb7e:	e003      	b.n	800eb88 <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    default:
      status = HAL_ERROR;
 800eb80:	2301      	movs	r3, #1
 800eb82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800eb86:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800eb90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800eb94:	4618      	mov	r0, r3
 800eb96:	372c      	adds	r7, #44	@ 0x2c
 800eb98:	46bd      	mov	sp, r7
 800eb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9e:	4770      	bx	lr

0800eba0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800eba0:	b480      	push	{r7}
 800eba2:	b083      	sub	sp, #12
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800eba8:	bf00      	nop
 800ebaa:	370c      	adds	r7, #12
 800ebac:	46bd      	mov	sp, r7
 800ebae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb2:	4770      	bx	lr

0800ebb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ebb4:	b480      	push	{r7}
 800ebb6:	b083      	sub	sp, #12
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ebbc:	bf00      	nop
 800ebbe:	370c      	adds	r7, #12
 800ebc0:	46bd      	mov	sp, r7
 800ebc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc6:	4770      	bx	lr

0800ebc8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ebc8:	b480      	push	{r7}
 800ebca:	b083      	sub	sp, #12
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ebd0:	bf00      	nop
 800ebd2:	370c      	adds	r7, #12
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebda:	4770      	bx	lr

0800ebdc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b082      	sub	sp, #8
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d101      	bne.n	800ebee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ebea:	2301      	movs	r3, #1
 800ebec:	e042      	b.n	800ec74 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d106      	bne.n	800ec06 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	2200      	movs	r2, #0
 800ebfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ec00:	6878      	ldr	r0, [r7, #4]
 800ec02:	f7f5 f90d 	bl	8003e20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	2224      	movs	r2, #36	@ 0x24
 800ec0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	681a      	ldr	r2, [r3, #0]
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	681b      	ldr	r3, [r3, #0]
 800ec18:	f022 0201 	bic.w	r2, r2, #1
 800ec1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d002      	beq.n	800ec2c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ec26:	6878      	ldr	r0, [r7, #4]
 800ec28:	f000 fbb2 	bl	800f390 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ec2c:	6878      	ldr	r0, [r7, #4]
 800ec2e:	f000 f8b3 	bl	800ed98 <UART_SetConfig>
 800ec32:	4603      	mov	r3, r0
 800ec34:	2b01      	cmp	r3, #1
 800ec36:	d101      	bne.n	800ec3c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ec38:	2301      	movs	r3, #1
 800ec3a:	e01b      	b.n	800ec74 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	685a      	ldr	r2, [r3, #4]
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ec4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	689a      	ldr	r2, [r3, #8]
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ec5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	681a      	ldr	r2, [r3, #0]
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	f042 0201 	orr.w	r2, r2, #1
 800ec6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ec6c:	6878      	ldr	r0, [r7, #4]
 800ec6e:	f000 fc31 	bl	800f4d4 <UART_CheckIdleState>
 800ec72:	4603      	mov	r3, r0
}
 800ec74:	4618      	mov	r0, r3
 800ec76:	3708      	adds	r7, #8
 800ec78:	46bd      	mov	sp, r7
 800ec7a:	bd80      	pop	{r7, pc}

0800ec7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ec7c:	b580      	push	{r7, lr}
 800ec7e:	b08a      	sub	sp, #40	@ 0x28
 800ec80:	af02      	add	r7, sp, #8
 800ec82:	60f8      	str	r0, [r7, #12]
 800ec84:	60b9      	str	r1, [r7, #8]
 800ec86:	603b      	str	r3, [r7, #0]
 800ec88:	4613      	mov	r3, r2
 800ec8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec92:	2b20      	cmp	r3, #32
 800ec94:	d17b      	bne.n	800ed8e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ec96:	68bb      	ldr	r3, [r7, #8]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d002      	beq.n	800eca2 <HAL_UART_Transmit+0x26>
 800ec9c:	88fb      	ldrh	r3, [r7, #6]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d101      	bne.n	800eca6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800eca2:	2301      	movs	r3, #1
 800eca4:	e074      	b.n	800ed90 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	2200      	movs	r2, #0
 800ecaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	2221      	movs	r2, #33	@ 0x21
 800ecb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ecb6:	f7f7 fc69 	bl	800658c <HAL_GetTick>
 800ecba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	88fa      	ldrh	r2, [r7, #6]
 800ecc0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	88fa      	ldrh	r2, [r7, #6]
 800ecc8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	689b      	ldr	r3, [r3, #8]
 800ecd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ecd4:	d108      	bne.n	800ece8 <HAL_UART_Transmit+0x6c>
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	691b      	ldr	r3, [r3, #16]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d104      	bne.n	800ece8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ecde:	2300      	movs	r3, #0
 800ece0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ece2:	68bb      	ldr	r3, [r7, #8]
 800ece4:	61bb      	str	r3, [r7, #24]
 800ece6:	e003      	b.n	800ecf0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ece8:	68bb      	ldr	r3, [r7, #8]
 800ecea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ecec:	2300      	movs	r3, #0
 800ecee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ecf0:	e030      	b.n	800ed54 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ecf2:	683b      	ldr	r3, [r7, #0]
 800ecf4:	9300      	str	r3, [sp, #0]
 800ecf6:	697b      	ldr	r3, [r7, #20]
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	2180      	movs	r1, #128	@ 0x80
 800ecfc:	68f8      	ldr	r0, [r7, #12]
 800ecfe:	f000 fc93 	bl	800f628 <UART_WaitOnFlagUntilTimeout>
 800ed02:	4603      	mov	r3, r0
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d005      	beq.n	800ed14 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	2220      	movs	r2, #32
 800ed0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ed10:	2303      	movs	r3, #3
 800ed12:	e03d      	b.n	800ed90 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800ed14:	69fb      	ldr	r3, [r7, #28]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d10b      	bne.n	800ed32 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ed1a:	69bb      	ldr	r3, [r7, #24]
 800ed1c:	881a      	ldrh	r2, [r3, #0]
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ed26:	b292      	uxth	r2, r2
 800ed28:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ed2a:	69bb      	ldr	r3, [r7, #24]
 800ed2c:	3302      	adds	r3, #2
 800ed2e:	61bb      	str	r3, [r7, #24]
 800ed30:	e007      	b.n	800ed42 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ed32:	69fb      	ldr	r3, [r7, #28]
 800ed34:	781a      	ldrb	r2, [r3, #0]
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ed3c:	69fb      	ldr	r3, [r7, #28]
 800ed3e:	3301      	adds	r3, #1
 800ed40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ed48:	b29b      	uxth	r3, r3
 800ed4a:	3b01      	subs	r3, #1
 800ed4c:	b29a      	uxth	r2, r3
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ed5a:	b29b      	uxth	r3, r3
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d1c8      	bne.n	800ecf2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ed60:	683b      	ldr	r3, [r7, #0]
 800ed62:	9300      	str	r3, [sp, #0]
 800ed64:	697b      	ldr	r3, [r7, #20]
 800ed66:	2200      	movs	r2, #0
 800ed68:	2140      	movs	r1, #64	@ 0x40
 800ed6a:	68f8      	ldr	r0, [r7, #12]
 800ed6c:	f000 fc5c 	bl	800f628 <UART_WaitOnFlagUntilTimeout>
 800ed70:	4603      	mov	r3, r0
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d005      	beq.n	800ed82 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	2220      	movs	r2, #32
 800ed7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800ed7e:	2303      	movs	r3, #3
 800ed80:	e006      	b.n	800ed90 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	2220      	movs	r2, #32
 800ed86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	e000      	b.n	800ed90 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ed8e:	2302      	movs	r3, #2
  }
}
 800ed90:	4618      	mov	r0, r3
 800ed92:	3720      	adds	r7, #32
 800ed94:	46bd      	mov	sp, r7
 800ed96:	bd80      	pop	{r7, pc}

0800ed98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ed98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ed9c:	b08c      	sub	sp, #48	@ 0x30
 800ed9e:	af00      	add	r7, sp, #0
 800eda0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800eda2:	2300      	movs	r3, #0
 800eda4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800eda8:	697b      	ldr	r3, [r7, #20]
 800edaa:	689a      	ldr	r2, [r3, #8]
 800edac:	697b      	ldr	r3, [r7, #20]
 800edae:	691b      	ldr	r3, [r3, #16]
 800edb0:	431a      	orrs	r2, r3
 800edb2:	697b      	ldr	r3, [r7, #20]
 800edb4:	695b      	ldr	r3, [r3, #20]
 800edb6:	431a      	orrs	r2, r3
 800edb8:	697b      	ldr	r3, [r7, #20]
 800edba:	69db      	ldr	r3, [r3, #28]
 800edbc:	4313      	orrs	r3, r2
 800edbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800edc0:	697b      	ldr	r3, [r7, #20]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	681a      	ldr	r2, [r3, #0]
 800edc6:	4baa      	ldr	r3, [pc, #680]	@ (800f070 <UART_SetConfig+0x2d8>)
 800edc8:	4013      	ands	r3, r2
 800edca:	697a      	ldr	r2, [r7, #20]
 800edcc:	6812      	ldr	r2, [r2, #0]
 800edce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800edd0:	430b      	orrs	r3, r1
 800edd2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800edd4:	697b      	ldr	r3, [r7, #20]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	685b      	ldr	r3, [r3, #4]
 800edda:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800edde:	697b      	ldr	r3, [r7, #20]
 800ede0:	68da      	ldr	r2, [r3, #12]
 800ede2:	697b      	ldr	r3, [r7, #20]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	430a      	orrs	r2, r1
 800ede8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800edea:	697b      	ldr	r3, [r7, #20]
 800edec:	699b      	ldr	r3, [r3, #24]
 800edee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800edf0:	697b      	ldr	r3, [r7, #20]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	4a9f      	ldr	r2, [pc, #636]	@ (800f074 <UART_SetConfig+0x2dc>)
 800edf6:	4293      	cmp	r3, r2
 800edf8:	d004      	beq.n	800ee04 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800edfa:	697b      	ldr	r3, [r7, #20]
 800edfc:	6a1b      	ldr	r3, [r3, #32]
 800edfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee00:	4313      	orrs	r3, r2
 800ee02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ee04:	697b      	ldr	r3, [r7, #20]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	689b      	ldr	r3, [r3, #8]
 800ee0a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ee0e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ee12:	697a      	ldr	r2, [r7, #20]
 800ee14:	6812      	ldr	r2, [r2, #0]
 800ee16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee18:	430b      	orrs	r3, r1
 800ee1a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ee1c:	697b      	ldr	r3, [r7, #20]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee22:	f023 010f 	bic.w	r1, r3, #15
 800ee26:	697b      	ldr	r3, [r7, #20]
 800ee28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ee2a:	697b      	ldr	r3, [r7, #20]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	430a      	orrs	r2, r1
 800ee30:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ee32:	697b      	ldr	r3, [r7, #20]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	4a90      	ldr	r2, [pc, #576]	@ (800f078 <UART_SetConfig+0x2e0>)
 800ee38:	4293      	cmp	r3, r2
 800ee3a:	d125      	bne.n	800ee88 <UART_SetConfig+0xf0>
 800ee3c:	4b8f      	ldr	r3, [pc, #572]	@ (800f07c <UART_SetConfig+0x2e4>)
 800ee3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee42:	f003 0303 	and.w	r3, r3, #3
 800ee46:	2b03      	cmp	r3, #3
 800ee48:	d81a      	bhi.n	800ee80 <UART_SetConfig+0xe8>
 800ee4a:	a201      	add	r2, pc, #4	@ (adr r2, 800ee50 <UART_SetConfig+0xb8>)
 800ee4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee50:	0800ee61 	.word	0x0800ee61
 800ee54:	0800ee71 	.word	0x0800ee71
 800ee58:	0800ee69 	.word	0x0800ee69
 800ee5c:	0800ee79 	.word	0x0800ee79
 800ee60:	2301      	movs	r3, #1
 800ee62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee66:	e116      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ee68:	2302      	movs	r3, #2
 800ee6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee6e:	e112      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ee70:	2304      	movs	r3, #4
 800ee72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee76:	e10e      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ee78:	2308      	movs	r3, #8
 800ee7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee7e:	e10a      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ee80:	2310      	movs	r3, #16
 800ee82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee86:	e106      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ee88:	697b      	ldr	r3, [r7, #20]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	4a7c      	ldr	r2, [pc, #496]	@ (800f080 <UART_SetConfig+0x2e8>)
 800ee8e:	4293      	cmp	r3, r2
 800ee90:	d138      	bne.n	800ef04 <UART_SetConfig+0x16c>
 800ee92:	4b7a      	ldr	r3, [pc, #488]	@ (800f07c <UART_SetConfig+0x2e4>)
 800ee94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee98:	f003 030c 	and.w	r3, r3, #12
 800ee9c:	2b0c      	cmp	r3, #12
 800ee9e:	d82d      	bhi.n	800eefc <UART_SetConfig+0x164>
 800eea0:	a201      	add	r2, pc, #4	@ (adr r2, 800eea8 <UART_SetConfig+0x110>)
 800eea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eea6:	bf00      	nop
 800eea8:	0800eedd 	.word	0x0800eedd
 800eeac:	0800eefd 	.word	0x0800eefd
 800eeb0:	0800eefd 	.word	0x0800eefd
 800eeb4:	0800eefd 	.word	0x0800eefd
 800eeb8:	0800eeed 	.word	0x0800eeed
 800eebc:	0800eefd 	.word	0x0800eefd
 800eec0:	0800eefd 	.word	0x0800eefd
 800eec4:	0800eefd 	.word	0x0800eefd
 800eec8:	0800eee5 	.word	0x0800eee5
 800eecc:	0800eefd 	.word	0x0800eefd
 800eed0:	0800eefd 	.word	0x0800eefd
 800eed4:	0800eefd 	.word	0x0800eefd
 800eed8:	0800eef5 	.word	0x0800eef5
 800eedc:	2300      	movs	r3, #0
 800eede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eee2:	e0d8      	b.n	800f096 <UART_SetConfig+0x2fe>
 800eee4:	2302      	movs	r3, #2
 800eee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eeea:	e0d4      	b.n	800f096 <UART_SetConfig+0x2fe>
 800eeec:	2304      	movs	r3, #4
 800eeee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eef2:	e0d0      	b.n	800f096 <UART_SetConfig+0x2fe>
 800eef4:	2308      	movs	r3, #8
 800eef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eefa:	e0cc      	b.n	800f096 <UART_SetConfig+0x2fe>
 800eefc:	2310      	movs	r3, #16
 800eefe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef02:	e0c8      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ef04:	697b      	ldr	r3, [r7, #20]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	4a5e      	ldr	r2, [pc, #376]	@ (800f084 <UART_SetConfig+0x2ec>)
 800ef0a:	4293      	cmp	r3, r2
 800ef0c:	d125      	bne.n	800ef5a <UART_SetConfig+0x1c2>
 800ef0e:	4b5b      	ldr	r3, [pc, #364]	@ (800f07c <UART_SetConfig+0x2e4>)
 800ef10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef14:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ef18:	2b30      	cmp	r3, #48	@ 0x30
 800ef1a:	d016      	beq.n	800ef4a <UART_SetConfig+0x1b2>
 800ef1c:	2b30      	cmp	r3, #48	@ 0x30
 800ef1e:	d818      	bhi.n	800ef52 <UART_SetConfig+0x1ba>
 800ef20:	2b20      	cmp	r3, #32
 800ef22:	d00a      	beq.n	800ef3a <UART_SetConfig+0x1a2>
 800ef24:	2b20      	cmp	r3, #32
 800ef26:	d814      	bhi.n	800ef52 <UART_SetConfig+0x1ba>
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d002      	beq.n	800ef32 <UART_SetConfig+0x19a>
 800ef2c:	2b10      	cmp	r3, #16
 800ef2e:	d008      	beq.n	800ef42 <UART_SetConfig+0x1aa>
 800ef30:	e00f      	b.n	800ef52 <UART_SetConfig+0x1ba>
 800ef32:	2300      	movs	r3, #0
 800ef34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef38:	e0ad      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ef3a:	2302      	movs	r3, #2
 800ef3c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef40:	e0a9      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ef42:	2304      	movs	r3, #4
 800ef44:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef48:	e0a5      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ef4a:	2308      	movs	r3, #8
 800ef4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef50:	e0a1      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ef52:	2310      	movs	r3, #16
 800ef54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef58:	e09d      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ef5a:	697b      	ldr	r3, [r7, #20]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	4a4a      	ldr	r2, [pc, #296]	@ (800f088 <UART_SetConfig+0x2f0>)
 800ef60:	4293      	cmp	r3, r2
 800ef62:	d125      	bne.n	800efb0 <UART_SetConfig+0x218>
 800ef64:	4b45      	ldr	r3, [pc, #276]	@ (800f07c <UART_SetConfig+0x2e4>)
 800ef66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef6a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ef6e:	2bc0      	cmp	r3, #192	@ 0xc0
 800ef70:	d016      	beq.n	800efa0 <UART_SetConfig+0x208>
 800ef72:	2bc0      	cmp	r3, #192	@ 0xc0
 800ef74:	d818      	bhi.n	800efa8 <UART_SetConfig+0x210>
 800ef76:	2b80      	cmp	r3, #128	@ 0x80
 800ef78:	d00a      	beq.n	800ef90 <UART_SetConfig+0x1f8>
 800ef7a:	2b80      	cmp	r3, #128	@ 0x80
 800ef7c:	d814      	bhi.n	800efa8 <UART_SetConfig+0x210>
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d002      	beq.n	800ef88 <UART_SetConfig+0x1f0>
 800ef82:	2b40      	cmp	r3, #64	@ 0x40
 800ef84:	d008      	beq.n	800ef98 <UART_SetConfig+0x200>
 800ef86:	e00f      	b.n	800efa8 <UART_SetConfig+0x210>
 800ef88:	2300      	movs	r3, #0
 800ef8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef8e:	e082      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ef90:	2302      	movs	r3, #2
 800ef92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef96:	e07e      	b.n	800f096 <UART_SetConfig+0x2fe>
 800ef98:	2304      	movs	r3, #4
 800ef9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef9e:	e07a      	b.n	800f096 <UART_SetConfig+0x2fe>
 800efa0:	2308      	movs	r3, #8
 800efa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efa6:	e076      	b.n	800f096 <UART_SetConfig+0x2fe>
 800efa8:	2310      	movs	r3, #16
 800efaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efae:	e072      	b.n	800f096 <UART_SetConfig+0x2fe>
 800efb0:	697b      	ldr	r3, [r7, #20]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	4a35      	ldr	r2, [pc, #212]	@ (800f08c <UART_SetConfig+0x2f4>)
 800efb6:	4293      	cmp	r3, r2
 800efb8:	d12a      	bne.n	800f010 <UART_SetConfig+0x278>
 800efba:	4b30      	ldr	r3, [pc, #192]	@ (800f07c <UART_SetConfig+0x2e4>)
 800efbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800efc0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800efc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800efc8:	d01a      	beq.n	800f000 <UART_SetConfig+0x268>
 800efca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800efce:	d81b      	bhi.n	800f008 <UART_SetConfig+0x270>
 800efd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800efd4:	d00c      	beq.n	800eff0 <UART_SetConfig+0x258>
 800efd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800efda:	d815      	bhi.n	800f008 <UART_SetConfig+0x270>
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d003      	beq.n	800efe8 <UART_SetConfig+0x250>
 800efe0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800efe4:	d008      	beq.n	800eff8 <UART_SetConfig+0x260>
 800efe6:	e00f      	b.n	800f008 <UART_SetConfig+0x270>
 800efe8:	2300      	movs	r3, #0
 800efea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efee:	e052      	b.n	800f096 <UART_SetConfig+0x2fe>
 800eff0:	2302      	movs	r3, #2
 800eff2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eff6:	e04e      	b.n	800f096 <UART_SetConfig+0x2fe>
 800eff8:	2304      	movs	r3, #4
 800effa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800effe:	e04a      	b.n	800f096 <UART_SetConfig+0x2fe>
 800f000:	2308      	movs	r3, #8
 800f002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f006:	e046      	b.n	800f096 <UART_SetConfig+0x2fe>
 800f008:	2310      	movs	r3, #16
 800f00a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f00e:	e042      	b.n	800f096 <UART_SetConfig+0x2fe>
 800f010:	697b      	ldr	r3, [r7, #20]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	4a17      	ldr	r2, [pc, #92]	@ (800f074 <UART_SetConfig+0x2dc>)
 800f016:	4293      	cmp	r3, r2
 800f018:	d13a      	bne.n	800f090 <UART_SetConfig+0x2f8>
 800f01a:	4b18      	ldr	r3, [pc, #96]	@ (800f07c <UART_SetConfig+0x2e4>)
 800f01c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f020:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f024:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f028:	d01a      	beq.n	800f060 <UART_SetConfig+0x2c8>
 800f02a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f02e:	d81b      	bhi.n	800f068 <UART_SetConfig+0x2d0>
 800f030:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f034:	d00c      	beq.n	800f050 <UART_SetConfig+0x2b8>
 800f036:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f03a:	d815      	bhi.n	800f068 <UART_SetConfig+0x2d0>
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d003      	beq.n	800f048 <UART_SetConfig+0x2b0>
 800f040:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f044:	d008      	beq.n	800f058 <UART_SetConfig+0x2c0>
 800f046:	e00f      	b.n	800f068 <UART_SetConfig+0x2d0>
 800f048:	2300      	movs	r3, #0
 800f04a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f04e:	e022      	b.n	800f096 <UART_SetConfig+0x2fe>
 800f050:	2302      	movs	r3, #2
 800f052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f056:	e01e      	b.n	800f096 <UART_SetConfig+0x2fe>
 800f058:	2304      	movs	r3, #4
 800f05a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f05e:	e01a      	b.n	800f096 <UART_SetConfig+0x2fe>
 800f060:	2308      	movs	r3, #8
 800f062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f066:	e016      	b.n	800f096 <UART_SetConfig+0x2fe>
 800f068:	2310      	movs	r3, #16
 800f06a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f06e:	e012      	b.n	800f096 <UART_SetConfig+0x2fe>
 800f070:	cfff69f3 	.word	0xcfff69f3
 800f074:	40008000 	.word	0x40008000
 800f078:	40013800 	.word	0x40013800
 800f07c:	40021000 	.word	0x40021000
 800f080:	40004400 	.word	0x40004400
 800f084:	40004800 	.word	0x40004800
 800f088:	40004c00 	.word	0x40004c00
 800f08c:	40005000 	.word	0x40005000
 800f090:	2310      	movs	r3, #16
 800f092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f096:	697b      	ldr	r3, [r7, #20]
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	4aae      	ldr	r2, [pc, #696]	@ (800f354 <UART_SetConfig+0x5bc>)
 800f09c:	4293      	cmp	r3, r2
 800f09e:	f040 8097 	bne.w	800f1d0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f0a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f0a6:	2b08      	cmp	r3, #8
 800f0a8:	d823      	bhi.n	800f0f2 <UART_SetConfig+0x35a>
 800f0aa:	a201      	add	r2, pc, #4	@ (adr r2, 800f0b0 <UART_SetConfig+0x318>)
 800f0ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0b0:	0800f0d5 	.word	0x0800f0d5
 800f0b4:	0800f0f3 	.word	0x0800f0f3
 800f0b8:	0800f0dd 	.word	0x0800f0dd
 800f0bc:	0800f0f3 	.word	0x0800f0f3
 800f0c0:	0800f0e3 	.word	0x0800f0e3
 800f0c4:	0800f0f3 	.word	0x0800f0f3
 800f0c8:	0800f0f3 	.word	0x0800f0f3
 800f0cc:	0800f0f3 	.word	0x0800f0f3
 800f0d0:	0800f0eb 	.word	0x0800f0eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f0d4:	f7fa fb58 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800f0d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f0da:	e010      	b.n	800f0fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f0dc:	4b9e      	ldr	r3, [pc, #632]	@ (800f358 <UART_SetConfig+0x5c0>)
 800f0de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f0e0:	e00d      	b.n	800f0fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f0e2:	f7fa fab9 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800f0e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f0e8:	e009      	b.n	800f0fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f0ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f0ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f0f0:	e005      	b.n	800f0fe <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f0f6:	2301      	movs	r3, #1
 800f0f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f0fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f100:	2b00      	cmp	r3, #0
 800f102:	f000 8130 	beq.w	800f366 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f10a:	4a94      	ldr	r2, [pc, #592]	@ (800f35c <UART_SetConfig+0x5c4>)
 800f10c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f110:	461a      	mov	r2, r3
 800f112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f114:	fbb3 f3f2 	udiv	r3, r3, r2
 800f118:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f11a:	697b      	ldr	r3, [r7, #20]
 800f11c:	685a      	ldr	r2, [r3, #4]
 800f11e:	4613      	mov	r3, r2
 800f120:	005b      	lsls	r3, r3, #1
 800f122:	4413      	add	r3, r2
 800f124:	69ba      	ldr	r2, [r7, #24]
 800f126:	429a      	cmp	r2, r3
 800f128:	d305      	bcc.n	800f136 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f12a:	697b      	ldr	r3, [r7, #20]
 800f12c:	685b      	ldr	r3, [r3, #4]
 800f12e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f130:	69ba      	ldr	r2, [r7, #24]
 800f132:	429a      	cmp	r2, r3
 800f134:	d903      	bls.n	800f13e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800f136:	2301      	movs	r3, #1
 800f138:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f13c:	e113      	b.n	800f366 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f140:	2200      	movs	r2, #0
 800f142:	60bb      	str	r3, [r7, #8]
 800f144:	60fa      	str	r2, [r7, #12]
 800f146:	697b      	ldr	r3, [r7, #20]
 800f148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f14a:	4a84      	ldr	r2, [pc, #528]	@ (800f35c <UART_SetConfig+0x5c4>)
 800f14c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f150:	b29b      	uxth	r3, r3
 800f152:	2200      	movs	r2, #0
 800f154:	603b      	str	r3, [r7, #0]
 800f156:	607a      	str	r2, [r7, #4]
 800f158:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f15c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f160:	f7f1 fd3a 	bl	8000bd8 <__aeabi_uldivmod>
 800f164:	4602      	mov	r2, r0
 800f166:	460b      	mov	r3, r1
 800f168:	4610      	mov	r0, r2
 800f16a:	4619      	mov	r1, r3
 800f16c:	f04f 0200 	mov.w	r2, #0
 800f170:	f04f 0300 	mov.w	r3, #0
 800f174:	020b      	lsls	r3, r1, #8
 800f176:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f17a:	0202      	lsls	r2, r0, #8
 800f17c:	6979      	ldr	r1, [r7, #20]
 800f17e:	6849      	ldr	r1, [r1, #4]
 800f180:	0849      	lsrs	r1, r1, #1
 800f182:	2000      	movs	r0, #0
 800f184:	460c      	mov	r4, r1
 800f186:	4605      	mov	r5, r0
 800f188:	eb12 0804 	adds.w	r8, r2, r4
 800f18c:	eb43 0905 	adc.w	r9, r3, r5
 800f190:	697b      	ldr	r3, [r7, #20]
 800f192:	685b      	ldr	r3, [r3, #4]
 800f194:	2200      	movs	r2, #0
 800f196:	469a      	mov	sl, r3
 800f198:	4693      	mov	fp, r2
 800f19a:	4652      	mov	r2, sl
 800f19c:	465b      	mov	r3, fp
 800f19e:	4640      	mov	r0, r8
 800f1a0:	4649      	mov	r1, r9
 800f1a2:	f7f1 fd19 	bl	8000bd8 <__aeabi_uldivmod>
 800f1a6:	4602      	mov	r2, r0
 800f1a8:	460b      	mov	r3, r1
 800f1aa:	4613      	mov	r3, r2
 800f1ac:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f1ae:	6a3b      	ldr	r3, [r7, #32]
 800f1b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f1b4:	d308      	bcc.n	800f1c8 <UART_SetConfig+0x430>
 800f1b6:	6a3b      	ldr	r3, [r7, #32]
 800f1b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f1bc:	d204      	bcs.n	800f1c8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800f1be:	697b      	ldr	r3, [r7, #20]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	6a3a      	ldr	r2, [r7, #32]
 800f1c4:	60da      	str	r2, [r3, #12]
 800f1c6:	e0ce      	b.n	800f366 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800f1c8:	2301      	movs	r3, #1
 800f1ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f1ce:	e0ca      	b.n	800f366 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f1d0:	697b      	ldr	r3, [r7, #20]
 800f1d2:	69db      	ldr	r3, [r3, #28]
 800f1d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f1d8:	d166      	bne.n	800f2a8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800f1da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f1de:	2b08      	cmp	r3, #8
 800f1e0:	d827      	bhi.n	800f232 <UART_SetConfig+0x49a>
 800f1e2:	a201      	add	r2, pc, #4	@ (adr r2, 800f1e8 <UART_SetConfig+0x450>)
 800f1e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1e8:	0800f20d 	.word	0x0800f20d
 800f1ec:	0800f215 	.word	0x0800f215
 800f1f0:	0800f21d 	.word	0x0800f21d
 800f1f4:	0800f233 	.word	0x0800f233
 800f1f8:	0800f223 	.word	0x0800f223
 800f1fc:	0800f233 	.word	0x0800f233
 800f200:	0800f233 	.word	0x0800f233
 800f204:	0800f233 	.word	0x0800f233
 800f208:	0800f22b 	.word	0x0800f22b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f20c:	f7fa fabc 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800f210:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f212:	e014      	b.n	800f23e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f214:	f7fa face 	bl	80097b4 <HAL_RCC_GetPCLK2Freq>
 800f218:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f21a:	e010      	b.n	800f23e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f21c:	4b4e      	ldr	r3, [pc, #312]	@ (800f358 <UART_SetConfig+0x5c0>)
 800f21e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f220:	e00d      	b.n	800f23e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f222:	f7fa fa19 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800f226:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f228:	e009      	b.n	800f23e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f22a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f22e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f230:	e005      	b.n	800f23e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800f232:	2300      	movs	r3, #0
 800f234:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f236:	2301      	movs	r3, #1
 800f238:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f23c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f23e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f240:	2b00      	cmp	r3, #0
 800f242:	f000 8090 	beq.w	800f366 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f246:	697b      	ldr	r3, [r7, #20]
 800f248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f24a:	4a44      	ldr	r2, [pc, #272]	@ (800f35c <UART_SetConfig+0x5c4>)
 800f24c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f250:	461a      	mov	r2, r3
 800f252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f254:	fbb3 f3f2 	udiv	r3, r3, r2
 800f258:	005a      	lsls	r2, r3, #1
 800f25a:	697b      	ldr	r3, [r7, #20]
 800f25c:	685b      	ldr	r3, [r3, #4]
 800f25e:	085b      	lsrs	r3, r3, #1
 800f260:	441a      	add	r2, r3
 800f262:	697b      	ldr	r3, [r7, #20]
 800f264:	685b      	ldr	r3, [r3, #4]
 800f266:	fbb2 f3f3 	udiv	r3, r2, r3
 800f26a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f26c:	6a3b      	ldr	r3, [r7, #32]
 800f26e:	2b0f      	cmp	r3, #15
 800f270:	d916      	bls.n	800f2a0 <UART_SetConfig+0x508>
 800f272:	6a3b      	ldr	r3, [r7, #32]
 800f274:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f278:	d212      	bcs.n	800f2a0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f27a:	6a3b      	ldr	r3, [r7, #32]
 800f27c:	b29b      	uxth	r3, r3
 800f27e:	f023 030f 	bic.w	r3, r3, #15
 800f282:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f284:	6a3b      	ldr	r3, [r7, #32]
 800f286:	085b      	lsrs	r3, r3, #1
 800f288:	b29b      	uxth	r3, r3
 800f28a:	f003 0307 	and.w	r3, r3, #7
 800f28e:	b29a      	uxth	r2, r3
 800f290:	8bfb      	ldrh	r3, [r7, #30]
 800f292:	4313      	orrs	r3, r2
 800f294:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f296:	697b      	ldr	r3, [r7, #20]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	8bfa      	ldrh	r2, [r7, #30]
 800f29c:	60da      	str	r2, [r3, #12]
 800f29e:	e062      	b.n	800f366 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800f2a0:	2301      	movs	r3, #1
 800f2a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f2a6:	e05e      	b.n	800f366 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f2a8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f2ac:	2b08      	cmp	r3, #8
 800f2ae:	d828      	bhi.n	800f302 <UART_SetConfig+0x56a>
 800f2b0:	a201      	add	r2, pc, #4	@ (adr r2, 800f2b8 <UART_SetConfig+0x520>)
 800f2b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2b6:	bf00      	nop
 800f2b8:	0800f2dd 	.word	0x0800f2dd
 800f2bc:	0800f2e5 	.word	0x0800f2e5
 800f2c0:	0800f2ed 	.word	0x0800f2ed
 800f2c4:	0800f303 	.word	0x0800f303
 800f2c8:	0800f2f3 	.word	0x0800f2f3
 800f2cc:	0800f303 	.word	0x0800f303
 800f2d0:	0800f303 	.word	0x0800f303
 800f2d4:	0800f303 	.word	0x0800f303
 800f2d8:	0800f2fb 	.word	0x0800f2fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f2dc:	f7fa fa54 	bl	8009788 <HAL_RCC_GetPCLK1Freq>
 800f2e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f2e2:	e014      	b.n	800f30e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f2e4:	f7fa fa66 	bl	80097b4 <HAL_RCC_GetPCLK2Freq>
 800f2e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f2ea:	e010      	b.n	800f30e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f2ec:	4b1a      	ldr	r3, [pc, #104]	@ (800f358 <UART_SetConfig+0x5c0>)
 800f2ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f2f0:	e00d      	b.n	800f30e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f2f2:	f7fa f9b1 	bl	8009658 <HAL_RCC_GetSysClockFreq>
 800f2f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f2f8:	e009      	b.n	800f30e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f2fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f2fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f300:	e005      	b.n	800f30e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800f302:	2300      	movs	r3, #0
 800f304:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f306:	2301      	movs	r3, #1
 800f308:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f30c:	bf00      	nop
    }

    if (pclk != 0U)
 800f30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f310:	2b00      	cmp	r3, #0
 800f312:	d028      	beq.n	800f366 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f314:	697b      	ldr	r3, [r7, #20]
 800f316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f318:	4a10      	ldr	r2, [pc, #64]	@ (800f35c <UART_SetConfig+0x5c4>)
 800f31a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f31e:	461a      	mov	r2, r3
 800f320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f322:	fbb3 f2f2 	udiv	r2, r3, r2
 800f326:	697b      	ldr	r3, [r7, #20]
 800f328:	685b      	ldr	r3, [r3, #4]
 800f32a:	085b      	lsrs	r3, r3, #1
 800f32c:	441a      	add	r2, r3
 800f32e:	697b      	ldr	r3, [r7, #20]
 800f330:	685b      	ldr	r3, [r3, #4]
 800f332:	fbb2 f3f3 	udiv	r3, r2, r3
 800f336:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f338:	6a3b      	ldr	r3, [r7, #32]
 800f33a:	2b0f      	cmp	r3, #15
 800f33c:	d910      	bls.n	800f360 <UART_SetConfig+0x5c8>
 800f33e:	6a3b      	ldr	r3, [r7, #32]
 800f340:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f344:	d20c      	bcs.n	800f360 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f346:	6a3b      	ldr	r3, [r7, #32]
 800f348:	b29a      	uxth	r2, r3
 800f34a:	697b      	ldr	r3, [r7, #20]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	60da      	str	r2, [r3, #12]
 800f350:	e009      	b.n	800f366 <UART_SetConfig+0x5ce>
 800f352:	bf00      	nop
 800f354:	40008000 	.word	0x40008000
 800f358:	00f42400 	.word	0x00f42400
 800f35c:	08017ba8 	.word	0x08017ba8
      }
      else
      {
        ret = HAL_ERROR;
 800f360:	2301      	movs	r3, #1
 800f362:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f366:	697b      	ldr	r3, [r7, #20]
 800f368:	2201      	movs	r2, #1
 800f36a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f36e:	697b      	ldr	r3, [r7, #20]
 800f370:	2201      	movs	r2, #1
 800f372:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f376:	697b      	ldr	r3, [r7, #20]
 800f378:	2200      	movs	r2, #0
 800f37a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f37c:	697b      	ldr	r3, [r7, #20]
 800f37e:	2200      	movs	r2, #0
 800f380:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f382:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800f386:	4618      	mov	r0, r3
 800f388:	3730      	adds	r7, #48	@ 0x30
 800f38a:	46bd      	mov	sp, r7
 800f38c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800f390 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f390:	b480      	push	{r7}
 800f392:	b083      	sub	sp, #12
 800f394:	af00      	add	r7, sp, #0
 800f396:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f39c:	f003 0308 	and.w	r3, r3, #8
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d00a      	beq.n	800f3ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	685b      	ldr	r3, [r3, #4]
 800f3aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	430a      	orrs	r2, r1
 800f3b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3be:	f003 0301 	and.w	r3, r3, #1
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d00a      	beq.n	800f3dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	685b      	ldr	r3, [r3, #4]
 800f3cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	430a      	orrs	r2, r1
 800f3da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3e0:	f003 0302 	and.w	r3, r3, #2
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d00a      	beq.n	800f3fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	685b      	ldr	r3, [r3, #4]
 800f3ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	430a      	orrs	r2, r1
 800f3fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f402:	f003 0304 	and.w	r3, r3, #4
 800f406:	2b00      	cmp	r3, #0
 800f408:	d00a      	beq.n	800f420 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	685b      	ldr	r3, [r3, #4]
 800f410:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	430a      	orrs	r2, r1
 800f41e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f424:	f003 0310 	and.w	r3, r3, #16
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d00a      	beq.n	800f442 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	689b      	ldr	r3, [r3, #8]
 800f432:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	430a      	orrs	r2, r1
 800f440:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f446:	f003 0320 	and.w	r3, r3, #32
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d00a      	beq.n	800f464 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	689b      	ldr	r3, [r3, #8]
 800f454:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	430a      	orrs	r2, r1
 800f462:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d01a      	beq.n	800f4a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	685b      	ldr	r3, [r3, #4]
 800f476:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	430a      	orrs	r2, r1
 800f484:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f48a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f48e:	d10a      	bne.n	800f4a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	685b      	ldr	r3, [r3, #4]
 800f496:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	430a      	orrs	r2, r1
 800f4a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d00a      	beq.n	800f4c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	685b      	ldr	r3, [r3, #4]
 800f4b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	430a      	orrs	r2, r1
 800f4c6:	605a      	str	r2, [r3, #4]
  }
}
 800f4c8:	bf00      	nop
 800f4ca:	370c      	adds	r7, #12
 800f4cc:	46bd      	mov	sp, r7
 800f4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d2:	4770      	bx	lr

0800f4d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f4d4:	b580      	push	{r7, lr}
 800f4d6:	b098      	sub	sp, #96	@ 0x60
 800f4d8:	af02      	add	r7, sp, #8
 800f4da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	2200      	movs	r2, #0
 800f4e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f4e4:	f7f7 f852 	bl	800658c <HAL_GetTick>
 800f4e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	f003 0308 	and.w	r3, r3, #8
 800f4f4:	2b08      	cmp	r3, #8
 800f4f6:	d12f      	bne.n	800f558 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f4f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f4fc:	9300      	str	r3, [sp, #0]
 800f4fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f500:	2200      	movs	r2, #0
 800f502:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f506:	6878      	ldr	r0, [r7, #4]
 800f508:	f000 f88e 	bl	800f628 <UART_WaitOnFlagUntilTimeout>
 800f50c:	4603      	mov	r3, r0
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d022      	beq.n	800f558 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f51a:	e853 3f00 	ldrex	r3, [r3]
 800f51e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f522:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f526:	653b      	str	r3, [r7, #80]	@ 0x50
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	461a      	mov	r2, r3
 800f52e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f530:	647b      	str	r3, [r7, #68]	@ 0x44
 800f532:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f534:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f536:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f538:	e841 2300 	strex	r3, r2, [r1]
 800f53c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f53e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f540:	2b00      	cmp	r3, #0
 800f542:	d1e6      	bne.n	800f512 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	2220      	movs	r2, #32
 800f548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	2200      	movs	r2, #0
 800f550:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f554:	2303      	movs	r3, #3
 800f556:	e063      	b.n	800f620 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	f003 0304 	and.w	r3, r3, #4
 800f562:	2b04      	cmp	r3, #4
 800f564:	d149      	bne.n	800f5fa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f566:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f56a:	9300      	str	r3, [sp, #0]
 800f56c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f56e:	2200      	movs	r2, #0
 800f570:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f574:	6878      	ldr	r0, [r7, #4]
 800f576:	f000 f857 	bl	800f628 <UART_WaitOnFlagUntilTimeout>
 800f57a:	4603      	mov	r3, r0
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d03c      	beq.n	800f5fa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f588:	e853 3f00 	ldrex	r3, [r3]
 800f58c:	623b      	str	r3, [r7, #32]
   return(result);
 800f58e:	6a3b      	ldr	r3, [r7, #32]
 800f590:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f594:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	461a      	mov	r2, r3
 800f59c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f59e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f5a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f5a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f5a6:	e841 2300 	strex	r3, r2, [r1]
 800f5aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f5ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d1e6      	bne.n	800f580 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	3308      	adds	r3, #8
 800f5b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5ba:	693b      	ldr	r3, [r7, #16]
 800f5bc:	e853 3f00 	ldrex	r3, [r3]
 800f5c0:	60fb      	str	r3, [r7, #12]
   return(result);
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	f023 0301 	bic.w	r3, r3, #1
 800f5c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	3308      	adds	r3, #8
 800f5d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f5d2:	61fa      	str	r2, [r7, #28]
 800f5d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5d6:	69b9      	ldr	r1, [r7, #24]
 800f5d8:	69fa      	ldr	r2, [r7, #28]
 800f5da:	e841 2300 	strex	r3, r2, [r1]
 800f5de:	617b      	str	r3, [r7, #20]
   return(result);
 800f5e0:	697b      	ldr	r3, [r7, #20]
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d1e5      	bne.n	800f5b2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	2220      	movs	r2, #32
 800f5ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f5f6:	2303      	movs	r3, #3
 800f5f8:	e012      	b.n	800f620 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	2220      	movs	r2, #32
 800f5fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	2220      	movs	r2, #32
 800f606:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	2200      	movs	r2, #0
 800f60e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	2200      	movs	r2, #0
 800f614:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	2200      	movs	r2, #0
 800f61a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f61e:	2300      	movs	r3, #0
}
 800f620:	4618      	mov	r0, r3
 800f622:	3758      	adds	r7, #88	@ 0x58
 800f624:	46bd      	mov	sp, r7
 800f626:	bd80      	pop	{r7, pc}

0800f628 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f628:	b580      	push	{r7, lr}
 800f62a:	b084      	sub	sp, #16
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	60f8      	str	r0, [r7, #12]
 800f630:	60b9      	str	r1, [r7, #8]
 800f632:	603b      	str	r3, [r7, #0]
 800f634:	4613      	mov	r3, r2
 800f636:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f638:	e049      	b.n	800f6ce <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f63a:	69bb      	ldr	r3, [r7, #24]
 800f63c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f640:	d045      	beq.n	800f6ce <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f642:	f7f6 ffa3 	bl	800658c <HAL_GetTick>
 800f646:	4602      	mov	r2, r0
 800f648:	683b      	ldr	r3, [r7, #0]
 800f64a:	1ad3      	subs	r3, r2, r3
 800f64c:	69ba      	ldr	r2, [r7, #24]
 800f64e:	429a      	cmp	r2, r3
 800f650:	d302      	bcc.n	800f658 <UART_WaitOnFlagUntilTimeout+0x30>
 800f652:	69bb      	ldr	r3, [r7, #24]
 800f654:	2b00      	cmp	r3, #0
 800f656:	d101      	bne.n	800f65c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f658:	2303      	movs	r3, #3
 800f65a:	e048      	b.n	800f6ee <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	f003 0304 	and.w	r3, r3, #4
 800f666:	2b00      	cmp	r3, #0
 800f668:	d031      	beq.n	800f6ce <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	69db      	ldr	r3, [r3, #28]
 800f670:	f003 0308 	and.w	r3, r3, #8
 800f674:	2b08      	cmp	r3, #8
 800f676:	d110      	bne.n	800f69a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	2208      	movs	r2, #8
 800f67e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f680:	68f8      	ldr	r0, [r7, #12]
 800f682:	f000 f838 	bl	800f6f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	2208      	movs	r2, #8
 800f68a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	2200      	movs	r2, #0
 800f692:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f696:	2301      	movs	r3, #1
 800f698:	e029      	b.n	800f6ee <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	69db      	ldr	r3, [r3, #28]
 800f6a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f6a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f6a8:	d111      	bne.n	800f6ce <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f6b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f6b4:	68f8      	ldr	r0, [r7, #12]
 800f6b6:	f000 f81e 	bl	800f6f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	2220      	movs	r2, #32
 800f6be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	2200      	movs	r2, #0
 800f6c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f6ca:	2303      	movs	r3, #3
 800f6cc:	e00f      	b.n	800f6ee <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	69da      	ldr	r2, [r3, #28]
 800f6d4:	68bb      	ldr	r3, [r7, #8]
 800f6d6:	4013      	ands	r3, r2
 800f6d8:	68ba      	ldr	r2, [r7, #8]
 800f6da:	429a      	cmp	r2, r3
 800f6dc:	bf0c      	ite	eq
 800f6de:	2301      	moveq	r3, #1
 800f6e0:	2300      	movne	r3, #0
 800f6e2:	b2db      	uxtb	r3, r3
 800f6e4:	461a      	mov	r2, r3
 800f6e6:	79fb      	ldrb	r3, [r7, #7]
 800f6e8:	429a      	cmp	r2, r3
 800f6ea:	d0a6      	beq.n	800f63a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f6ec:	2300      	movs	r3, #0
}
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	3710      	adds	r7, #16
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}

0800f6f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f6f6:	b480      	push	{r7}
 800f6f8:	b095      	sub	sp, #84	@ 0x54
 800f6fa:	af00      	add	r7, sp, #0
 800f6fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f706:	e853 3f00 	ldrex	r3, [r3]
 800f70a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f70c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f70e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f712:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	461a      	mov	r2, r3
 800f71a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f71c:	643b      	str	r3, [r7, #64]	@ 0x40
 800f71e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f720:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f722:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f724:	e841 2300 	strex	r3, r2, [r1]
 800f728:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d1e6      	bne.n	800f6fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	3308      	adds	r3, #8
 800f736:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f738:	6a3b      	ldr	r3, [r7, #32]
 800f73a:	e853 3f00 	ldrex	r3, [r3]
 800f73e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f740:	69fb      	ldr	r3, [r7, #28]
 800f742:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f746:	f023 0301 	bic.w	r3, r3, #1
 800f74a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	3308      	adds	r3, #8
 800f752:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f754:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f756:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f758:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f75a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f75c:	e841 2300 	strex	r3, r2, [r1]
 800f760:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f764:	2b00      	cmp	r3, #0
 800f766:	d1e3      	bne.n	800f730 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f76c:	2b01      	cmp	r3, #1
 800f76e:	d118      	bne.n	800f7a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	e853 3f00 	ldrex	r3, [r3]
 800f77c:	60bb      	str	r3, [r7, #8]
   return(result);
 800f77e:	68bb      	ldr	r3, [r7, #8]
 800f780:	f023 0310 	bic.w	r3, r3, #16
 800f784:	647b      	str	r3, [r7, #68]	@ 0x44
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	461a      	mov	r2, r3
 800f78c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f78e:	61bb      	str	r3, [r7, #24]
 800f790:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f792:	6979      	ldr	r1, [r7, #20]
 800f794:	69ba      	ldr	r2, [r7, #24]
 800f796:	e841 2300 	strex	r3, r2, [r1]
 800f79a:	613b      	str	r3, [r7, #16]
   return(result);
 800f79c:	693b      	ldr	r3, [r7, #16]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d1e6      	bne.n	800f770 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	2220      	movs	r2, #32
 800f7a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	2200      	movs	r2, #0
 800f7ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	2200      	movs	r2, #0
 800f7b4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f7b6:	bf00      	nop
 800f7b8:	3754      	adds	r7, #84	@ 0x54
 800f7ba:	46bd      	mov	sp, r7
 800f7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7c0:	4770      	bx	lr

0800f7c2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f7c2:	b480      	push	{r7}
 800f7c4:	b085      	sub	sp, #20
 800f7c6:	af00      	add	r7, sp, #0
 800f7c8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f7d0:	2b01      	cmp	r3, #1
 800f7d2:	d101      	bne.n	800f7d8 <HAL_UARTEx_DisableFifoMode+0x16>
 800f7d4:	2302      	movs	r3, #2
 800f7d6:	e027      	b.n	800f828 <HAL_UARTEx_DisableFifoMode+0x66>
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	2201      	movs	r2, #1
 800f7dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	2224      	movs	r2, #36	@ 0x24
 800f7e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	681a      	ldr	r2, [r3, #0]
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	f022 0201 	bic.w	r2, r2, #1
 800f7fe:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f806:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	2200      	movs	r2, #0
 800f80c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	68fa      	ldr	r2, [r7, #12]
 800f814:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	2220      	movs	r2, #32
 800f81a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	2200      	movs	r2, #0
 800f822:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f826:	2300      	movs	r3, #0
}
 800f828:	4618      	mov	r0, r3
 800f82a:	3714      	adds	r7, #20
 800f82c:	46bd      	mov	sp, r7
 800f82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f832:	4770      	bx	lr

0800f834 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b084      	sub	sp, #16
 800f838:	af00      	add	r7, sp, #0
 800f83a:	6078      	str	r0, [r7, #4]
 800f83c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f844:	2b01      	cmp	r3, #1
 800f846:	d101      	bne.n	800f84c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f848:	2302      	movs	r3, #2
 800f84a:	e02d      	b.n	800f8a8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	2201      	movs	r2, #1
 800f850:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	2224      	movs	r2, #36	@ 0x24
 800f858:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	681a      	ldr	r2, [r3, #0]
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	f022 0201 	bic.w	r2, r2, #1
 800f872:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	689b      	ldr	r3, [r3, #8]
 800f87a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	683a      	ldr	r2, [r7, #0]
 800f884:	430a      	orrs	r2, r1
 800f886:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f888:	6878      	ldr	r0, [r7, #4]
 800f88a:	f000 f84f 	bl	800f92c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	68fa      	ldr	r2, [r7, #12]
 800f894:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	2220      	movs	r2, #32
 800f89a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	2200      	movs	r2, #0
 800f8a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f8a6:	2300      	movs	r3, #0
}
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	3710      	adds	r7, #16
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	bd80      	pop	{r7, pc}

0800f8b0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b084      	sub	sp, #16
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
 800f8b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f8c0:	2b01      	cmp	r3, #1
 800f8c2:	d101      	bne.n	800f8c8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f8c4:	2302      	movs	r3, #2
 800f8c6:	e02d      	b.n	800f924 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	2201      	movs	r2, #1
 800f8cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	2224      	movs	r2, #36	@ 0x24
 800f8d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	681a      	ldr	r2, [r3, #0]
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	f022 0201 	bic.w	r2, r2, #1
 800f8ee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	689b      	ldr	r3, [r3, #8]
 800f8f6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	683a      	ldr	r2, [r7, #0]
 800f900:	430a      	orrs	r2, r1
 800f902:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f904:	6878      	ldr	r0, [r7, #4]
 800f906:	f000 f811 	bl	800f92c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	68fa      	ldr	r2, [r7, #12]
 800f910:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	2220      	movs	r2, #32
 800f916:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	2200      	movs	r2, #0
 800f91e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f922:	2300      	movs	r3, #0
}
 800f924:	4618      	mov	r0, r3
 800f926:	3710      	adds	r7, #16
 800f928:	46bd      	mov	sp, r7
 800f92a:	bd80      	pop	{r7, pc}

0800f92c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f92c:	b480      	push	{r7}
 800f92e:	b085      	sub	sp, #20
 800f930:	af00      	add	r7, sp, #0
 800f932:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d108      	bne.n	800f94e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	2201      	movs	r2, #1
 800f940:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	2201      	movs	r2, #1
 800f948:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f94c:	e031      	b.n	800f9b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f94e:	2308      	movs	r3, #8
 800f950:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f952:	2308      	movs	r3, #8
 800f954:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	689b      	ldr	r3, [r3, #8]
 800f95c:	0e5b      	lsrs	r3, r3, #25
 800f95e:	b2db      	uxtb	r3, r3
 800f960:	f003 0307 	and.w	r3, r3, #7
 800f964:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	689b      	ldr	r3, [r3, #8]
 800f96c:	0f5b      	lsrs	r3, r3, #29
 800f96e:	b2db      	uxtb	r3, r3
 800f970:	f003 0307 	and.w	r3, r3, #7
 800f974:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f976:	7bbb      	ldrb	r3, [r7, #14]
 800f978:	7b3a      	ldrb	r2, [r7, #12]
 800f97a:	4911      	ldr	r1, [pc, #68]	@ (800f9c0 <UARTEx_SetNbDataToProcess+0x94>)
 800f97c:	5c8a      	ldrb	r2, [r1, r2]
 800f97e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f982:	7b3a      	ldrb	r2, [r7, #12]
 800f984:	490f      	ldr	r1, [pc, #60]	@ (800f9c4 <UARTEx_SetNbDataToProcess+0x98>)
 800f986:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f988:	fb93 f3f2 	sdiv	r3, r3, r2
 800f98c:	b29a      	uxth	r2, r3
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f994:	7bfb      	ldrb	r3, [r7, #15]
 800f996:	7b7a      	ldrb	r2, [r7, #13]
 800f998:	4909      	ldr	r1, [pc, #36]	@ (800f9c0 <UARTEx_SetNbDataToProcess+0x94>)
 800f99a:	5c8a      	ldrb	r2, [r1, r2]
 800f99c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f9a0:	7b7a      	ldrb	r2, [r7, #13]
 800f9a2:	4908      	ldr	r1, [pc, #32]	@ (800f9c4 <UARTEx_SetNbDataToProcess+0x98>)
 800f9a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f9a6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f9aa:	b29a      	uxth	r2, r3
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f9b2:	bf00      	nop
 800f9b4:	3714      	adds	r7, #20
 800f9b6:	46bd      	mov	sp, r7
 800f9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9bc:	4770      	bx	lr
 800f9be:	bf00      	nop
 800f9c0:	08017bc0 	.word	0x08017bc0
 800f9c4:	08017bc8 	.word	0x08017bc8

0800f9c8 <malloc>:
 800f9c8:	4b02      	ldr	r3, [pc, #8]	@ (800f9d4 <malloc+0xc>)
 800f9ca:	4601      	mov	r1, r0
 800f9cc:	6818      	ldr	r0, [r3, #0]
 800f9ce:	f000 b825 	b.w	800fa1c <_malloc_r>
 800f9d2:	bf00      	nop
 800f9d4:	20000038 	.word	0x20000038

0800f9d8 <sbrk_aligned>:
 800f9d8:	b570      	push	{r4, r5, r6, lr}
 800f9da:	4e0f      	ldr	r6, [pc, #60]	@ (800fa18 <sbrk_aligned+0x40>)
 800f9dc:	460c      	mov	r4, r1
 800f9de:	6831      	ldr	r1, [r6, #0]
 800f9e0:	4605      	mov	r5, r0
 800f9e2:	b911      	cbnz	r1, 800f9ea <sbrk_aligned+0x12>
 800f9e4:	f000 fe78 	bl	80106d8 <_sbrk_r>
 800f9e8:	6030      	str	r0, [r6, #0]
 800f9ea:	4621      	mov	r1, r4
 800f9ec:	4628      	mov	r0, r5
 800f9ee:	f000 fe73 	bl	80106d8 <_sbrk_r>
 800f9f2:	1c43      	adds	r3, r0, #1
 800f9f4:	d103      	bne.n	800f9fe <sbrk_aligned+0x26>
 800f9f6:	f04f 34ff 	mov.w	r4, #4294967295
 800f9fa:	4620      	mov	r0, r4
 800f9fc:	bd70      	pop	{r4, r5, r6, pc}
 800f9fe:	1cc4      	adds	r4, r0, #3
 800fa00:	f024 0403 	bic.w	r4, r4, #3
 800fa04:	42a0      	cmp	r0, r4
 800fa06:	d0f8      	beq.n	800f9fa <sbrk_aligned+0x22>
 800fa08:	1a21      	subs	r1, r4, r0
 800fa0a:	4628      	mov	r0, r5
 800fa0c:	f000 fe64 	bl	80106d8 <_sbrk_r>
 800fa10:	3001      	adds	r0, #1
 800fa12:	d1f2      	bne.n	800f9fa <sbrk_aligned+0x22>
 800fa14:	e7ef      	b.n	800f9f6 <sbrk_aligned+0x1e>
 800fa16:	bf00      	nop
 800fa18:	20000aa8 	.word	0x20000aa8

0800fa1c <_malloc_r>:
 800fa1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa20:	1ccd      	adds	r5, r1, #3
 800fa22:	f025 0503 	bic.w	r5, r5, #3
 800fa26:	3508      	adds	r5, #8
 800fa28:	2d0c      	cmp	r5, #12
 800fa2a:	bf38      	it	cc
 800fa2c:	250c      	movcc	r5, #12
 800fa2e:	2d00      	cmp	r5, #0
 800fa30:	4606      	mov	r6, r0
 800fa32:	db01      	blt.n	800fa38 <_malloc_r+0x1c>
 800fa34:	42a9      	cmp	r1, r5
 800fa36:	d904      	bls.n	800fa42 <_malloc_r+0x26>
 800fa38:	230c      	movs	r3, #12
 800fa3a:	6033      	str	r3, [r6, #0]
 800fa3c:	2000      	movs	r0, #0
 800fa3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fb18 <_malloc_r+0xfc>
 800fa46:	f000 f869 	bl	800fb1c <__malloc_lock>
 800fa4a:	f8d8 3000 	ldr.w	r3, [r8]
 800fa4e:	461c      	mov	r4, r3
 800fa50:	bb44      	cbnz	r4, 800faa4 <_malloc_r+0x88>
 800fa52:	4629      	mov	r1, r5
 800fa54:	4630      	mov	r0, r6
 800fa56:	f7ff ffbf 	bl	800f9d8 <sbrk_aligned>
 800fa5a:	1c43      	adds	r3, r0, #1
 800fa5c:	4604      	mov	r4, r0
 800fa5e:	d158      	bne.n	800fb12 <_malloc_r+0xf6>
 800fa60:	f8d8 4000 	ldr.w	r4, [r8]
 800fa64:	4627      	mov	r7, r4
 800fa66:	2f00      	cmp	r7, #0
 800fa68:	d143      	bne.n	800faf2 <_malloc_r+0xd6>
 800fa6a:	2c00      	cmp	r4, #0
 800fa6c:	d04b      	beq.n	800fb06 <_malloc_r+0xea>
 800fa6e:	6823      	ldr	r3, [r4, #0]
 800fa70:	4639      	mov	r1, r7
 800fa72:	4630      	mov	r0, r6
 800fa74:	eb04 0903 	add.w	r9, r4, r3
 800fa78:	f000 fe2e 	bl	80106d8 <_sbrk_r>
 800fa7c:	4581      	cmp	r9, r0
 800fa7e:	d142      	bne.n	800fb06 <_malloc_r+0xea>
 800fa80:	6821      	ldr	r1, [r4, #0]
 800fa82:	1a6d      	subs	r5, r5, r1
 800fa84:	4629      	mov	r1, r5
 800fa86:	4630      	mov	r0, r6
 800fa88:	f7ff ffa6 	bl	800f9d8 <sbrk_aligned>
 800fa8c:	3001      	adds	r0, #1
 800fa8e:	d03a      	beq.n	800fb06 <_malloc_r+0xea>
 800fa90:	6823      	ldr	r3, [r4, #0]
 800fa92:	442b      	add	r3, r5
 800fa94:	6023      	str	r3, [r4, #0]
 800fa96:	f8d8 3000 	ldr.w	r3, [r8]
 800fa9a:	685a      	ldr	r2, [r3, #4]
 800fa9c:	bb62      	cbnz	r2, 800faf8 <_malloc_r+0xdc>
 800fa9e:	f8c8 7000 	str.w	r7, [r8]
 800faa2:	e00f      	b.n	800fac4 <_malloc_r+0xa8>
 800faa4:	6822      	ldr	r2, [r4, #0]
 800faa6:	1b52      	subs	r2, r2, r5
 800faa8:	d420      	bmi.n	800faec <_malloc_r+0xd0>
 800faaa:	2a0b      	cmp	r2, #11
 800faac:	d917      	bls.n	800fade <_malloc_r+0xc2>
 800faae:	1961      	adds	r1, r4, r5
 800fab0:	42a3      	cmp	r3, r4
 800fab2:	6025      	str	r5, [r4, #0]
 800fab4:	bf18      	it	ne
 800fab6:	6059      	strne	r1, [r3, #4]
 800fab8:	6863      	ldr	r3, [r4, #4]
 800faba:	bf08      	it	eq
 800fabc:	f8c8 1000 	streq.w	r1, [r8]
 800fac0:	5162      	str	r2, [r4, r5]
 800fac2:	604b      	str	r3, [r1, #4]
 800fac4:	4630      	mov	r0, r6
 800fac6:	f000 f82f 	bl	800fb28 <__malloc_unlock>
 800faca:	f104 000b 	add.w	r0, r4, #11
 800face:	1d23      	adds	r3, r4, #4
 800fad0:	f020 0007 	bic.w	r0, r0, #7
 800fad4:	1ac2      	subs	r2, r0, r3
 800fad6:	bf1c      	itt	ne
 800fad8:	1a1b      	subne	r3, r3, r0
 800fada:	50a3      	strne	r3, [r4, r2]
 800fadc:	e7af      	b.n	800fa3e <_malloc_r+0x22>
 800fade:	6862      	ldr	r2, [r4, #4]
 800fae0:	42a3      	cmp	r3, r4
 800fae2:	bf0c      	ite	eq
 800fae4:	f8c8 2000 	streq.w	r2, [r8]
 800fae8:	605a      	strne	r2, [r3, #4]
 800faea:	e7eb      	b.n	800fac4 <_malloc_r+0xa8>
 800faec:	4623      	mov	r3, r4
 800faee:	6864      	ldr	r4, [r4, #4]
 800faf0:	e7ae      	b.n	800fa50 <_malloc_r+0x34>
 800faf2:	463c      	mov	r4, r7
 800faf4:	687f      	ldr	r7, [r7, #4]
 800faf6:	e7b6      	b.n	800fa66 <_malloc_r+0x4a>
 800faf8:	461a      	mov	r2, r3
 800fafa:	685b      	ldr	r3, [r3, #4]
 800fafc:	42a3      	cmp	r3, r4
 800fafe:	d1fb      	bne.n	800faf8 <_malloc_r+0xdc>
 800fb00:	2300      	movs	r3, #0
 800fb02:	6053      	str	r3, [r2, #4]
 800fb04:	e7de      	b.n	800fac4 <_malloc_r+0xa8>
 800fb06:	230c      	movs	r3, #12
 800fb08:	6033      	str	r3, [r6, #0]
 800fb0a:	4630      	mov	r0, r6
 800fb0c:	f000 f80c 	bl	800fb28 <__malloc_unlock>
 800fb10:	e794      	b.n	800fa3c <_malloc_r+0x20>
 800fb12:	6005      	str	r5, [r0, #0]
 800fb14:	e7d6      	b.n	800fac4 <_malloc_r+0xa8>
 800fb16:	bf00      	nop
 800fb18:	20000aac 	.word	0x20000aac

0800fb1c <__malloc_lock>:
 800fb1c:	4801      	ldr	r0, [pc, #4]	@ (800fb24 <__malloc_lock+0x8>)
 800fb1e:	f000 be28 	b.w	8010772 <__retarget_lock_acquire_recursive>
 800fb22:	bf00      	nop
 800fb24:	20000bf0 	.word	0x20000bf0

0800fb28 <__malloc_unlock>:
 800fb28:	4801      	ldr	r0, [pc, #4]	@ (800fb30 <__malloc_unlock+0x8>)
 800fb2a:	f000 be23 	b.w	8010774 <__retarget_lock_release_recursive>
 800fb2e:	bf00      	nop
 800fb30:	20000bf0 	.word	0x20000bf0

0800fb34 <__cvt>:
 800fb34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fb38:	ec57 6b10 	vmov	r6, r7, d0
 800fb3c:	2f00      	cmp	r7, #0
 800fb3e:	460c      	mov	r4, r1
 800fb40:	4619      	mov	r1, r3
 800fb42:	463b      	mov	r3, r7
 800fb44:	bfbb      	ittet	lt
 800fb46:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800fb4a:	461f      	movlt	r7, r3
 800fb4c:	2300      	movge	r3, #0
 800fb4e:	232d      	movlt	r3, #45	@ 0x2d
 800fb50:	700b      	strb	r3, [r1, #0]
 800fb52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fb54:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800fb58:	4691      	mov	r9, r2
 800fb5a:	f023 0820 	bic.w	r8, r3, #32
 800fb5e:	bfbc      	itt	lt
 800fb60:	4632      	movlt	r2, r6
 800fb62:	4616      	movlt	r6, r2
 800fb64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fb68:	d005      	beq.n	800fb76 <__cvt+0x42>
 800fb6a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800fb6e:	d100      	bne.n	800fb72 <__cvt+0x3e>
 800fb70:	3401      	adds	r4, #1
 800fb72:	2102      	movs	r1, #2
 800fb74:	e000      	b.n	800fb78 <__cvt+0x44>
 800fb76:	2103      	movs	r1, #3
 800fb78:	ab03      	add	r3, sp, #12
 800fb7a:	9301      	str	r3, [sp, #4]
 800fb7c:	ab02      	add	r3, sp, #8
 800fb7e:	9300      	str	r3, [sp, #0]
 800fb80:	ec47 6b10 	vmov	d0, r6, r7
 800fb84:	4653      	mov	r3, sl
 800fb86:	4622      	mov	r2, r4
 800fb88:	f000 fe8e 	bl	80108a8 <_dtoa_r>
 800fb8c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800fb90:	4605      	mov	r5, r0
 800fb92:	d119      	bne.n	800fbc8 <__cvt+0x94>
 800fb94:	f019 0f01 	tst.w	r9, #1
 800fb98:	d00e      	beq.n	800fbb8 <__cvt+0x84>
 800fb9a:	eb00 0904 	add.w	r9, r0, r4
 800fb9e:	2200      	movs	r2, #0
 800fba0:	2300      	movs	r3, #0
 800fba2:	4630      	mov	r0, r6
 800fba4:	4639      	mov	r1, r7
 800fba6:	f7f0 ffa7 	bl	8000af8 <__aeabi_dcmpeq>
 800fbaa:	b108      	cbz	r0, 800fbb0 <__cvt+0x7c>
 800fbac:	f8cd 900c 	str.w	r9, [sp, #12]
 800fbb0:	2230      	movs	r2, #48	@ 0x30
 800fbb2:	9b03      	ldr	r3, [sp, #12]
 800fbb4:	454b      	cmp	r3, r9
 800fbb6:	d31e      	bcc.n	800fbf6 <__cvt+0xc2>
 800fbb8:	9b03      	ldr	r3, [sp, #12]
 800fbba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fbbc:	1b5b      	subs	r3, r3, r5
 800fbbe:	4628      	mov	r0, r5
 800fbc0:	6013      	str	r3, [r2, #0]
 800fbc2:	b004      	add	sp, #16
 800fbc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbc8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fbcc:	eb00 0904 	add.w	r9, r0, r4
 800fbd0:	d1e5      	bne.n	800fb9e <__cvt+0x6a>
 800fbd2:	7803      	ldrb	r3, [r0, #0]
 800fbd4:	2b30      	cmp	r3, #48	@ 0x30
 800fbd6:	d10a      	bne.n	800fbee <__cvt+0xba>
 800fbd8:	2200      	movs	r2, #0
 800fbda:	2300      	movs	r3, #0
 800fbdc:	4630      	mov	r0, r6
 800fbde:	4639      	mov	r1, r7
 800fbe0:	f7f0 ff8a 	bl	8000af8 <__aeabi_dcmpeq>
 800fbe4:	b918      	cbnz	r0, 800fbee <__cvt+0xba>
 800fbe6:	f1c4 0401 	rsb	r4, r4, #1
 800fbea:	f8ca 4000 	str.w	r4, [sl]
 800fbee:	f8da 3000 	ldr.w	r3, [sl]
 800fbf2:	4499      	add	r9, r3
 800fbf4:	e7d3      	b.n	800fb9e <__cvt+0x6a>
 800fbf6:	1c59      	adds	r1, r3, #1
 800fbf8:	9103      	str	r1, [sp, #12]
 800fbfa:	701a      	strb	r2, [r3, #0]
 800fbfc:	e7d9      	b.n	800fbb2 <__cvt+0x7e>

0800fbfe <__exponent>:
 800fbfe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc00:	2900      	cmp	r1, #0
 800fc02:	bfba      	itte	lt
 800fc04:	4249      	neglt	r1, r1
 800fc06:	232d      	movlt	r3, #45	@ 0x2d
 800fc08:	232b      	movge	r3, #43	@ 0x2b
 800fc0a:	2909      	cmp	r1, #9
 800fc0c:	7002      	strb	r2, [r0, #0]
 800fc0e:	7043      	strb	r3, [r0, #1]
 800fc10:	dd29      	ble.n	800fc66 <__exponent+0x68>
 800fc12:	f10d 0307 	add.w	r3, sp, #7
 800fc16:	461d      	mov	r5, r3
 800fc18:	270a      	movs	r7, #10
 800fc1a:	461a      	mov	r2, r3
 800fc1c:	fbb1 f6f7 	udiv	r6, r1, r7
 800fc20:	fb07 1416 	mls	r4, r7, r6, r1
 800fc24:	3430      	adds	r4, #48	@ 0x30
 800fc26:	f802 4c01 	strb.w	r4, [r2, #-1]
 800fc2a:	460c      	mov	r4, r1
 800fc2c:	2c63      	cmp	r4, #99	@ 0x63
 800fc2e:	f103 33ff 	add.w	r3, r3, #4294967295
 800fc32:	4631      	mov	r1, r6
 800fc34:	dcf1      	bgt.n	800fc1a <__exponent+0x1c>
 800fc36:	3130      	adds	r1, #48	@ 0x30
 800fc38:	1e94      	subs	r4, r2, #2
 800fc3a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fc3e:	1c41      	adds	r1, r0, #1
 800fc40:	4623      	mov	r3, r4
 800fc42:	42ab      	cmp	r3, r5
 800fc44:	d30a      	bcc.n	800fc5c <__exponent+0x5e>
 800fc46:	f10d 0309 	add.w	r3, sp, #9
 800fc4a:	1a9b      	subs	r3, r3, r2
 800fc4c:	42ac      	cmp	r4, r5
 800fc4e:	bf88      	it	hi
 800fc50:	2300      	movhi	r3, #0
 800fc52:	3302      	adds	r3, #2
 800fc54:	4403      	add	r3, r0
 800fc56:	1a18      	subs	r0, r3, r0
 800fc58:	b003      	add	sp, #12
 800fc5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc5c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800fc60:	f801 6f01 	strb.w	r6, [r1, #1]!
 800fc64:	e7ed      	b.n	800fc42 <__exponent+0x44>
 800fc66:	2330      	movs	r3, #48	@ 0x30
 800fc68:	3130      	adds	r1, #48	@ 0x30
 800fc6a:	7083      	strb	r3, [r0, #2]
 800fc6c:	70c1      	strb	r1, [r0, #3]
 800fc6e:	1d03      	adds	r3, r0, #4
 800fc70:	e7f1      	b.n	800fc56 <__exponent+0x58>
	...

0800fc74 <_printf_float>:
 800fc74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc78:	b08d      	sub	sp, #52	@ 0x34
 800fc7a:	460c      	mov	r4, r1
 800fc7c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800fc80:	4616      	mov	r6, r2
 800fc82:	461f      	mov	r7, r3
 800fc84:	4605      	mov	r5, r0
 800fc86:	f000 fcef 	bl	8010668 <_localeconv_r>
 800fc8a:	6803      	ldr	r3, [r0, #0]
 800fc8c:	9304      	str	r3, [sp, #16]
 800fc8e:	4618      	mov	r0, r3
 800fc90:	f7f0 fb06 	bl	80002a0 <strlen>
 800fc94:	2300      	movs	r3, #0
 800fc96:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc98:	f8d8 3000 	ldr.w	r3, [r8]
 800fc9c:	9005      	str	r0, [sp, #20]
 800fc9e:	3307      	adds	r3, #7
 800fca0:	f023 0307 	bic.w	r3, r3, #7
 800fca4:	f103 0208 	add.w	r2, r3, #8
 800fca8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fcac:	f8d4 b000 	ldr.w	fp, [r4]
 800fcb0:	f8c8 2000 	str.w	r2, [r8]
 800fcb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fcb8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800fcbc:	9307      	str	r3, [sp, #28]
 800fcbe:	f8cd 8018 	str.w	r8, [sp, #24]
 800fcc2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800fcc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fcca:	4b9c      	ldr	r3, [pc, #624]	@ (800ff3c <_printf_float+0x2c8>)
 800fccc:	f04f 32ff 	mov.w	r2, #4294967295
 800fcd0:	f7f0 ff44 	bl	8000b5c <__aeabi_dcmpun>
 800fcd4:	bb70      	cbnz	r0, 800fd34 <_printf_float+0xc0>
 800fcd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fcda:	4b98      	ldr	r3, [pc, #608]	@ (800ff3c <_printf_float+0x2c8>)
 800fcdc:	f04f 32ff 	mov.w	r2, #4294967295
 800fce0:	f7f0 ff1e 	bl	8000b20 <__aeabi_dcmple>
 800fce4:	bb30      	cbnz	r0, 800fd34 <_printf_float+0xc0>
 800fce6:	2200      	movs	r2, #0
 800fce8:	2300      	movs	r3, #0
 800fcea:	4640      	mov	r0, r8
 800fcec:	4649      	mov	r1, r9
 800fcee:	f7f0 ff0d 	bl	8000b0c <__aeabi_dcmplt>
 800fcf2:	b110      	cbz	r0, 800fcfa <_printf_float+0x86>
 800fcf4:	232d      	movs	r3, #45	@ 0x2d
 800fcf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fcfa:	4a91      	ldr	r2, [pc, #580]	@ (800ff40 <_printf_float+0x2cc>)
 800fcfc:	4b91      	ldr	r3, [pc, #580]	@ (800ff44 <_printf_float+0x2d0>)
 800fcfe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fd02:	bf94      	ite	ls
 800fd04:	4690      	movls	r8, r2
 800fd06:	4698      	movhi	r8, r3
 800fd08:	2303      	movs	r3, #3
 800fd0a:	6123      	str	r3, [r4, #16]
 800fd0c:	f02b 0304 	bic.w	r3, fp, #4
 800fd10:	6023      	str	r3, [r4, #0]
 800fd12:	f04f 0900 	mov.w	r9, #0
 800fd16:	9700      	str	r7, [sp, #0]
 800fd18:	4633      	mov	r3, r6
 800fd1a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fd1c:	4621      	mov	r1, r4
 800fd1e:	4628      	mov	r0, r5
 800fd20:	f000 f9d2 	bl	80100c8 <_printf_common>
 800fd24:	3001      	adds	r0, #1
 800fd26:	f040 808d 	bne.w	800fe44 <_printf_float+0x1d0>
 800fd2a:	f04f 30ff 	mov.w	r0, #4294967295
 800fd2e:	b00d      	add	sp, #52	@ 0x34
 800fd30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd34:	4642      	mov	r2, r8
 800fd36:	464b      	mov	r3, r9
 800fd38:	4640      	mov	r0, r8
 800fd3a:	4649      	mov	r1, r9
 800fd3c:	f7f0 ff0e 	bl	8000b5c <__aeabi_dcmpun>
 800fd40:	b140      	cbz	r0, 800fd54 <_printf_float+0xe0>
 800fd42:	464b      	mov	r3, r9
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	bfbc      	itt	lt
 800fd48:	232d      	movlt	r3, #45	@ 0x2d
 800fd4a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fd4e:	4a7e      	ldr	r2, [pc, #504]	@ (800ff48 <_printf_float+0x2d4>)
 800fd50:	4b7e      	ldr	r3, [pc, #504]	@ (800ff4c <_printf_float+0x2d8>)
 800fd52:	e7d4      	b.n	800fcfe <_printf_float+0x8a>
 800fd54:	6863      	ldr	r3, [r4, #4]
 800fd56:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800fd5a:	9206      	str	r2, [sp, #24]
 800fd5c:	1c5a      	adds	r2, r3, #1
 800fd5e:	d13b      	bne.n	800fdd8 <_printf_float+0x164>
 800fd60:	2306      	movs	r3, #6
 800fd62:	6063      	str	r3, [r4, #4]
 800fd64:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800fd68:	2300      	movs	r3, #0
 800fd6a:	6022      	str	r2, [r4, #0]
 800fd6c:	9303      	str	r3, [sp, #12]
 800fd6e:	ab0a      	add	r3, sp, #40	@ 0x28
 800fd70:	e9cd a301 	strd	sl, r3, [sp, #4]
 800fd74:	ab09      	add	r3, sp, #36	@ 0x24
 800fd76:	9300      	str	r3, [sp, #0]
 800fd78:	6861      	ldr	r1, [r4, #4]
 800fd7a:	ec49 8b10 	vmov	d0, r8, r9
 800fd7e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fd82:	4628      	mov	r0, r5
 800fd84:	f7ff fed6 	bl	800fb34 <__cvt>
 800fd88:	9b06      	ldr	r3, [sp, #24]
 800fd8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fd8c:	2b47      	cmp	r3, #71	@ 0x47
 800fd8e:	4680      	mov	r8, r0
 800fd90:	d129      	bne.n	800fde6 <_printf_float+0x172>
 800fd92:	1cc8      	adds	r0, r1, #3
 800fd94:	db02      	blt.n	800fd9c <_printf_float+0x128>
 800fd96:	6863      	ldr	r3, [r4, #4]
 800fd98:	4299      	cmp	r1, r3
 800fd9a:	dd41      	ble.n	800fe20 <_printf_float+0x1ac>
 800fd9c:	f1aa 0a02 	sub.w	sl, sl, #2
 800fda0:	fa5f fa8a 	uxtb.w	sl, sl
 800fda4:	3901      	subs	r1, #1
 800fda6:	4652      	mov	r2, sl
 800fda8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fdac:	9109      	str	r1, [sp, #36]	@ 0x24
 800fdae:	f7ff ff26 	bl	800fbfe <__exponent>
 800fdb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fdb4:	1813      	adds	r3, r2, r0
 800fdb6:	2a01      	cmp	r2, #1
 800fdb8:	4681      	mov	r9, r0
 800fdba:	6123      	str	r3, [r4, #16]
 800fdbc:	dc02      	bgt.n	800fdc4 <_printf_float+0x150>
 800fdbe:	6822      	ldr	r2, [r4, #0]
 800fdc0:	07d2      	lsls	r2, r2, #31
 800fdc2:	d501      	bpl.n	800fdc8 <_printf_float+0x154>
 800fdc4:	3301      	adds	r3, #1
 800fdc6:	6123      	str	r3, [r4, #16]
 800fdc8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d0a2      	beq.n	800fd16 <_printf_float+0xa2>
 800fdd0:	232d      	movs	r3, #45	@ 0x2d
 800fdd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fdd6:	e79e      	b.n	800fd16 <_printf_float+0xa2>
 800fdd8:	9a06      	ldr	r2, [sp, #24]
 800fdda:	2a47      	cmp	r2, #71	@ 0x47
 800fddc:	d1c2      	bne.n	800fd64 <_printf_float+0xf0>
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d1c0      	bne.n	800fd64 <_printf_float+0xf0>
 800fde2:	2301      	movs	r3, #1
 800fde4:	e7bd      	b.n	800fd62 <_printf_float+0xee>
 800fde6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fdea:	d9db      	bls.n	800fda4 <_printf_float+0x130>
 800fdec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800fdf0:	d118      	bne.n	800fe24 <_printf_float+0x1b0>
 800fdf2:	2900      	cmp	r1, #0
 800fdf4:	6863      	ldr	r3, [r4, #4]
 800fdf6:	dd0b      	ble.n	800fe10 <_printf_float+0x19c>
 800fdf8:	6121      	str	r1, [r4, #16]
 800fdfa:	b913      	cbnz	r3, 800fe02 <_printf_float+0x18e>
 800fdfc:	6822      	ldr	r2, [r4, #0]
 800fdfe:	07d0      	lsls	r0, r2, #31
 800fe00:	d502      	bpl.n	800fe08 <_printf_float+0x194>
 800fe02:	3301      	adds	r3, #1
 800fe04:	440b      	add	r3, r1
 800fe06:	6123      	str	r3, [r4, #16]
 800fe08:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fe0a:	f04f 0900 	mov.w	r9, #0
 800fe0e:	e7db      	b.n	800fdc8 <_printf_float+0x154>
 800fe10:	b913      	cbnz	r3, 800fe18 <_printf_float+0x1a4>
 800fe12:	6822      	ldr	r2, [r4, #0]
 800fe14:	07d2      	lsls	r2, r2, #31
 800fe16:	d501      	bpl.n	800fe1c <_printf_float+0x1a8>
 800fe18:	3302      	adds	r3, #2
 800fe1a:	e7f4      	b.n	800fe06 <_printf_float+0x192>
 800fe1c:	2301      	movs	r3, #1
 800fe1e:	e7f2      	b.n	800fe06 <_printf_float+0x192>
 800fe20:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800fe24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fe26:	4299      	cmp	r1, r3
 800fe28:	db05      	blt.n	800fe36 <_printf_float+0x1c2>
 800fe2a:	6823      	ldr	r3, [r4, #0]
 800fe2c:	6121      	str	r1, [r4, #16]
 800fe2e:	07d8      	lsls	r0, r3, #31
 800fe30:	d5ea      	bpl.n	800fe08 <_printf_float+0x194>
 800fe32:	1c4b      	adds	r3, r1, #1
 800fe34:	e7e7      	b.n	800fe06 <_printf_float+0x192>
 800fe36:	2900      	cmp	r1, #0
 800fe38:	bfd4      	ite	le
 800fe3a:	f1c1 0202 	rsble	r2, r1, #2
 800fe3e:	2201      	movgt	r2, #1
 800fe40:	4413      	add	r3, r2
 800fe42:	e7e0      	b.n	800fe06 <_printf_float+0x192>
 800fe44:	6823      	ldr	r3, [r4, #0]
 800fe46:	055a      	lsls	r2, r3, #21
 800fe48:	d407      	bmi.n	800fe5a <_printf_float+0x1e6>
 800fe4a:	6923      	ldr	r3, [r4, #16]
 800fe4c:	4642      	mov	r2, r8
 800fe4e:	4631      	mov	r1, r6
 800fe50:	4628      	mov	r0, r5
 800fe52:	47b8      	blx	r7
 800fe54:	3001      	adds	r0, #1
 800fe56:	d12b      	bne.n	800feb0 <_printf_float+0x23c>
 800fe58:	e767      	b.n	800fd2a <_printf_float+0xb6>
 800fe5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fe5e:	f240 80dd 	bls.w	801001c <_printf_float+0x3a8>
 800fe62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fe66:	2200      	movs	r2, #0
 800fe68:	2300      	movs	r3, #0
 800fe6a:	f7f0 fe45 	bl	8000af8 <__aeabi_dcmpeq>
 800fe6e:	2800      	cmp	r0, #0
 800fe70:	d033      	beq.n	800feda <_printf_float+0x266>
 800fe72:	4a37      	ldr	r2, [pc, #220]	@ (800ff50 <_printf_float+0x2dc>)
 800fe74:	2301      	movs	r3, #1
 800fe76:	4631      	mov	r1, r6
 800fe78:	4628      	mov	r0, r5
 800fe7a:	47b8      	blx	r7
 800fe7c:	3001      	adds	r0, #1
 800fe7e:	f43f af54 	beq.w	800fd2a <_printf_float+0xb6>
 800fe82:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fe86:	4543      	cmp	r3, r8
 800fe88:	db02      	blt.n	800fe90 <_printf_float+0x21c>
 800fe8a:	6823      	ldr	r3, [r4, #0]
 800fe8c:	07d8      	lsls	r0, r3, #31
 800fe8e:	d50f      	bpl.n	800feb0 <_printf_float+0x23c>
 800fe90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe94:	4631      	mov	r1, r6
 800fe96:	4628      	mov	r0, r5
 800fe98:	47b8      	blx	r7
 800fe9a:	3001      	adds	r0, #1
 800fe9c:	f43f af45 	beq.w	800fd2a <_printf_float+0xb6>
 800fea0:	f04f 0900 	mov.w	r9, #0
 800fea4:	f108 38ff 	add.w	r8, r8, #4294967295
 800fea8:	f104 0a1a 	add.w	sl, r4, #26
 800feac:	45c8      	cmp	r8, r9
 800feae:	dc09      	bgt.n	800fec4 <_printf_float+0x250>
 800feb0:	6823      	ldr	r3, [r4, #0]
 800feb2:	079b      	lsls	r3, r3, #30
 800feb4:	f100 8103 	bmi.w	80100be <_printf_float+0x44a>
 800feb8:	68e0      	ldr	r0, [r4, #12]
 800feba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800febc:	4298      	cmp	r0, r3
 800febe:	bfb8      	it	lt
 800fec0:	4618      	movlt	r0, r3
 800fec2:	e734      	b.n	800fd2e <_printf_float+0xba>
 800fec4:	2301      	movs	r3, #1
 800fec6:	4652      	mov	r2, sl
 800fec8:	4631      	mov	r1, r6
 800feca:	4628      	mov	r0, r5
 800fecc:	47b8      	blx	r7
 800fece:	3001      	adds	r0, #1
 800fed0:	f43f af2b 	beq.w	800fd2a <_printf_float+0xb6>
 800fed4:	f109 0901 	add.w	r9, r9, #1
 800fed8:	e7e8      	b.n	800feac <_printf_float+0x238>
 800feda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fedc:	2b00      	cmp	r3, #0
 800fede:	dc39      	bgt.n	800ff54 <_printf_float+0x2e0>
 800fee0:	4a1b      	ldr	r2, [pc, #108]	@ (800ff50 <_printf_float+0x2dc>)
 800fee2:	2301      	movs	r3, #1
 800fee4:	4631      	mov	r1, r6
 800fee6:	4628      	mov	r0, r5
 800fee8:	47b8      	blx	r7
 800feea:	3001      	adds	r0, #1
 800feec:	f43f af1d 	beq.w	800fd2a <_printf_float+0xb6>
 800fef0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fef4:	ea59 0303 	orrs.w	r3, r9, r3
 800fef8:	d102      	bne.n	800ff00 <_printf_float+0x28c>
 800fefa:	6823      	ldr	r3, [r4, #0]
 800fefc:	07d9      	lsls	r1, r3, #31
 800fefe:	d5d7      	bpl.n	800feb0 <_printf_float+0x23c>
 800ff00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff04:	4631      	mov	r1, r6
 800ff06:	4628      	mov	r0, r5
 800ff08:	47b8      	blx	r7
 800ff0a:	3001      	adds	r0, #1
 800ff0c:	f43f af0d 	beq.w	800fd2a <_printf_float+0xb6>
 800ff10:	f04f 0a00 	mov.w	sl, #0
 800ff14:	f104 0b1a 	add.w	fp, r4, #26
 800ff18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff1a:	425b      	negs	r3, r3
 800ff1c:	4553      	cmp	r3, sl
 800ff1e:	dc01      	bgt.n	800ff24 <_printf_float+0x2b0>
 800ff20:	464b      	mov	r3, r9
 800ff22:	e793      	b.n	800fe4c <_printf_float+0x1d8>
 800ff24:	2301      	movs	r3, #1
 800ff26:	465a      	mov	r2, fp
 800ff28:	4631      	mov	r1, r6
 800ff2a:	4628      	mov	r0, r5
 800ff2c:	47b8      	blx	r7
 800ff2e:	3001      	adds	r0, #1
 800ff30:	f43f aefb 	beq.w	800fd2a <_printf_float+0xb6>
 800ff34:	f10a 0a01 	add.w	sl, sl, #1
 800ff38:	e7ee      	b.n	800ff18 <_printf_float+0x2a4>
 800ff3a:	bf00      	nop
 800ff3c:	7fefffff 	.word	0x7fefffff
 800ff40:	08017bd0 	.word	0x08017bd0
 800ff44:	08017bd4 	.word	0x08017bd4
 800ff48:	08017bd8 	.word	0x08017bd8
 800ff4c:	08017bdc 	.word	0x08017bdc
 800ff50:	08017be0 	.word	0x08017be0
 800ff54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ff56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ff5a:	4553      	cmp	r3, sl
 800ff5c:	bfa8      	it	ge
 800ff5e:	4653      	movge	r3, sl
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	4699      	mov	r9, r3
 800ff64:	dc36      	bgt.n	800ffd4 <_printf_float+0x360>
 800ff66:	f04f 0b00 	mov.w	fp, #0
 800ff6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ff6e:	f104 021a 	add.w	r2, r4, #26
 800ff72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ff74:	9306      	str	r3, [sp, #24]
 800ff76:	eba3 0309 	sub.w	r3, r3, r9
 800ff7a:	455b      	cmp	r3, fp
 800ff7c:	dc31      	bgt.n	800ffe2 <_printf_float+0x36e>
 800ff7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff80:	459a      	cmp	sl, r3
 800ff82:	dc3a      	bgt.n	800fffa <_printf_float+0x386>
 800ff84:	6823      	ldr	r3, [r4, #0]
 800ff86:	07da      	lsls	r2, r3, #31
 800ff88:	d437      	bmi.n	800fffa <_printf_float+0x386>
 800ff8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff8c:	ebaa 0903 	sub.w	r9, sl, r3
 800ff90:	9b06      	ldr	r3, [sp, #24]
 800ff92:	ebaa 0303 	sub.w	r3, sl, r3
 800ff96:	4599      	cmp	r9, r3
 800ff98:	bfa8      	it	ge
 800ff9a:	4699      	movge	r9, r3
 800ff9c:	f1b9 0f00 	cmp.w	r9, #0
 800ffa0:	dc33      	bgt.n	801000a <_printf_float+0x396>
 800ffa2:	f04f 0800 	mov.w	r8, #0
 800ffa6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ffaa:	f104 0b1a 	add.w	fp, r4, #26
 800ffae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffb0:	ebaa 0303 	sub.w	r3, sl, r3
 800ffb4:	eba3 0309 	sub.w	r3, r3, r9
 800ffb8:	4543      	cmp	r3, r8
 800ffba:	f77f af79 	ble.w	800feb0 <_printf_float+0x23c>
 800ffbe:	2301      	movs	r3, #1
 800ffc0:	465a      	mov	r2, fp
 800ffc2:	4631      	mov	r1, r6
 800ffc4:	4628      	mov	r0, r5
 800ffc6:	47b8      	blx	r7
 800ffc8:	3001      	adds	r0, #1
 800ffca:	f43f aeae 	beq.w	800fd2a <_printf_float+0xb6>
 800ffce:	f108 0801 	add.w	r8, r8, #1
 800ffd2:	e7ec      	b.n	800ffae <_printf_float+0x33a>
 800ffd4:	4642      	mov	r2, r8
 800ffd6:	4631      	mov	r1, r6
 800ffd8:	4628      	mov	r0, r5
 800ffda:	47b8      	blx	r7
 800ffdc:	3001      	adds	r0, #1
 800ffde:	d1c2      	bne.n	800ff66 <_printf_float+0x2f2>
 800ffe0:	e6a3      	b.n	800fd2a <_printf_float+0xb6>
 800ffe2:	2301      	movs	r3, #1
 800ffe4:	4631      	mov	r1, r6
 800ffe6:	4628      	mov	r0, r5
 800ffe8:	9206      	str	r2, [sp, #24]
 800ffea:	47b8      	blx	r7
 800ffec:	3001      	adds	r0, #1
 800ffee:	f43f ae9c 	beq.w	800fd2a <_printf_float+0xb6>
 800fff2:	9a06      	ldr	r2, [sp, #24]
 800fff4:	f10b 0b01 	add.w	fp, fp, #1
 800fff8:	e7bb      	b.n	800ff72 <_printf_float+0x2fe>
 800fffa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fffe:	4631      	mov	r1, r6
 8010000:	4628      	mov	r0, r5
 8010002:	47b8      	blx	r7
 8010004:	3001      	adds	r0, #1
 8010006:	d1c0      	bne.n	800ff8a <_printf_float+0x316>
 8010008:	e68f      	b.n	800fd2a <_printf_float+0xb6>
 801000a:	9a06      	ldr	r2, [sp, #24]
 801000c:	464b      	mov	r3, r9
 801000e:	4442      	add	r2, r8
 8010010:	4631      	mov	r1, r6
 8010012:	4628      	mov	r0, r5
 8010014:	47b8      	blx	r7
 8010016:	3001      	adds	r0, #1
 8010018:	d1c3      	bne.n	800ffa2 <_printf_float+0x32e>
 801001a:	e686      	b.n	800fd2a <_printf_float+0xb6>
 801001c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010020:	f1ba 0f01 	cmp.w	sl, #1
 8010024:	dc01      	bgt.n	801002a <_printf_float+0x3b6>
 8010026:	07db      	lsls	r3, r3, #31
 8010028:	d536      	bpl.n	8010098 <_printf_float+0x424>
 801002a:	2301      	movs	r3, #1
 801002c:	4642      	mov	r2, r8
 801002e:	4631      	mov	r1, r6
 8010030:	4628      	mov	r0, r5
 8010032:	47b8      	blx	r7
 8010034:	3001      	adds	r0, #1
 8010036:	f43f ae78 	beq.w	800fd2a <_printf_float+0xb6>
 801003a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801003e:	4631      	mov	r1, r6
 8010040:	4628      	mov	r0, r5
 8010042:	47b8      	blx	r7
 8010044:	3001      	adds	r0, #1
 8010046:	f43f ae70 	beq.w	800fd2a <_printf_float+0xb6>
 801004a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801004e:	2200      	movs	r2, #0
 8010050:	2300      	movs	r3, #0
 8010052:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010056:	f7f0 fd4f 	bl	8000af8 <__aeabi_dcmpeq>
 801005a:	b9c0      	cbnz	r0, 801008e <_printf_float+0x41a>
 801005c:	4653      	mov	r3, sl
 801005e:	f108 0201 	add.w	r2, r8, #1
 8010062:	4631      	mov	r1, r6
 8010064:	4628      	mov	r0, r5
 8010066:	47b8      	blx	r7
 8010068:	3001      	adds	r0, #1
 801006a:	d10c      	bne.n	8010086 <_printf_float+0x412>
 801006c:	e65d      	b.n	800fd2a <_printf_float+0xb6>
 801006e:	2301      	movs	r3, #1
 8010070:	465a      	mov	r2, fp
 8010072:	4631      	mov	r1, r6
 8010074:	4628      	mov	r0, r5
 8010076:	47b8      	blx	r7
 8010078:	3001      	adds	r0, #1
 801007a:	f43f ae56 	beq.w	800fd2a <_printf_float+0xb6>
 801007e:	f108 0801 	add.w	r8, r8, #1
 8010082:	45d0      	cmp	r8, sl
 8010084:	dbf3      	blt.n	801006e <_printf_float+0x3fa>
 8010086:	464b      	mov	r3, r9
 8010088:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801008c:	e6df      	b.n	800fe4e <_printf_float+0x1da>
 801008e:	f04f 0800 	mov.w	r8, #0
 8010092:	f104 0b1a 	add.w	fp, r4, #26
 8010096:	e7f4      	b.n	8010082 <_printf_float+0x40e>
 8010098:	2301      	movs	r3, #1
 801009a:	4642      	mov	r2, r8
 801009c:	e7e1      	b.n	8010062 <_printf_float+0x3ee>
 801009e:	2301      	movs	r3, #1
 80100a0:	464a      	mov	r2, r9
 80100a2:	4631      	mov	r1, r6
 80100a4:	4628      	mov	r0, r5
 80100a6:	47b8      	blx	r7
 80100a8:	3001      	adds	r0, #1
 80100aa:	f43f ae3e 	beq.w	800fd2a <_printf_float+0xb6>
 80100ae:	f108 0801 	add.w	r8, r8, #1
 80100b2:	68e3      	ldr	r3, [r4, #12]
 80100b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80100b6:	1a5b      	subs	r3, r3, r1
 80100b8:	4543      	cmp	r3, r8
 80100ba:	dcf0      	bgt.n	801009e <_printf_float+0x42a>
 80100bc:	e6fc      	b.n	800feb8 <_printf_float+0x244>
 80100be:	f04f 0800 	mov.w	r8, #0
 80100c2:	f104 0919 	add.w	r9, r4, #25
 80100c6:	e7f4      	b.n	80100b2 <_printf_float+0x43e>

080100c8 <_printf_common>:
 80100c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100cc:	4616      	mov	r6, r2
 80100ce:	4698      	mov	r8, r3
 80100d0:	688a      	ldr	r2, [r1, #8]
 80100d2:	690b      	ldr	r3, [r1, #16]
 80100d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80100d8:	4293      	cmp	r3, r2
 80100da:	bfb8      	it	lt
 80100dc:	4613      	movlt	r3, r2
 80100de:	6033      	str	r3, [r6, #0]
 80100e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80100e4:	4607      	mov	r7, r0
 80100e6:	460c      	mov	r4, r1
 80100e8:	b10a      	cbz	r2, 80100ee <_printf_common+0x26>
 80100ea:	3301      	adds	r3, #1
 80100ec:	6033      	str	r3, [r6, #0]
 80100ee:	6823      	ldr	r3, [r4, #0]
 80100f0:	0699      	lsls	r1, r3, #26
 80100f2:	bf42      	ittt	mi
 80100f4:	6833      	ldrmi	r3, [r6, #0]
 80100f6:	3302      	addmi	r3, #2
 80100f8:	6033      	strmi	r3, [r6, #0]
 80100fa:	6825      	ldr	r5, [r4, #0]
 80100fc:	f015 0506 	ands.w	r5, r5, #6
 8010100:	d106      	bne.n	8010110 <_printf_common+0x48>
 8010102:	f104 0a19 	add.w	sl, r4, #25
 8010106:	68e3      	ldr	r3, [r4, #12]
 8010108:	6832      	ldr	r2, [r6, #0]
 801010a:	1a9b      	subs	r3, r3, r2
 801010c:	42ab      	cmp	r3, r5
 801010e:	dc26      	bgt.n	801015e <_printf_common+0x96>
 8010110:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010114:	6822      	ldr	r2, [r4, #0]
 8010116:	3b00      	subs	r3, #0
 8010118:	bf18      	it	ne
 801011a:	2301      	movne	r3, #1
 801011c:	0692      	lsls	r2, r2, #26
 801011e:	d42b      	bmi.n	8010178 <_printf_common+0xb0>
 8010120:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010124:	4641      	mov	r1, r8
 8010126:	4638      	mov	r0, r7
 8010128:	47c8      	blx	r9
 801012a:	3001      	adds	r0, #1
 801012c:	d01e      	beq.n	801016c <_printf_common+0xa4>
 801012e:	6823      	ldr	r3, [r4, #0]
 8010130:	6922      	ldr	r2, [r4, #16]
 8010132:	f003 0306 	and.w	r3, r3, #6
 8010136:	2b04      	cmp	r3, #4
 8010138:	bf02      	ittt	eq
 801013a:	68e5      	ldreq	r5, [r4, #12]
 801013c:	6833      	ldreq	r3, [r6, #0]
 801013e:	1aed      	subeq	r5, r5, r3
 8010140:	68a3      	ldr	r3, [r4, #8]
 8010142:	bf0c      	ite	eq
 8010144:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010148:	2500      	movne	r5, #0
 801014a:	4293      	cmp	r3, r2
 801014c:	bfc4      	itt	gt
 801014e:	1a9b      	subgt	r3, r3, r2
 8010150:	18ed      	addgt	r5, r5, r3
 8010152:	2600      	movs	r6, #0
 8010154:	341a      	adds	r4, #26
 8010156:	42b5      	cmp	r5, r6
 8010158:	d11a      	bne.n	8010190 <_printf_common+0xc8>
 801015a:	2000      	movs	r0, #0
 801015c:	e008      	b.n	8010170 <_printf_common+0xa8>
 801015e:	2301      	movs	r3, #1
 8010160:	4652      	mov	r2, sl
 8010162:	4641      	mov	r1, r8
 8010164:	4638      	mov	r0, r7
 8010166:	47c8      	blx	r9
 8010168:	3001      	adds	r0, #1
 801016a:	d103      	bne.n	8010174 <_printf_common+0xac>
 801016c:	f04f 30ff 	mov.w	r0, #4294967295
 8010170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010174:	3501      	adds	r5, #1
 8010176:	e7c6      	b.n	8010106 <_printf_common+0x3e>
 8010178:	18e1      	adds	r1, r4, r3
 801017a:	1c5a      	adds	r2, r3, #1
 801017c:	2030      	movs	r0, #48	@ 0x30
 801017e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010182:	4422      	add	r2, r4
 8010184:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010188:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801018c:	3302      	adds	r3, #2
 801018e:	e7c7      	b.n	8010120 <_printf_common+0x58>
 8010190:	2301      	movs	r3, #1
 8010192:	4622      	mov	r2, r4
 8010194:	4641      	mov	r1, r8
 8010196:	4638      	mov	r0, r7
 8010198:	47c8      	blx	r9
 801019a:	3001      	adds	r0, #1
 801019c:	d0e6      	beq.n	801016c <_printf_common+0xa4>
 801019e:	3601      	adds	r6, #1
 80101a0:	e7d9      	b.n	8010156 <_printf_common+0x8e>
	...

080101a4 <_printf_i>:
 80101a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80101a8:	7e0f      	ldrb	r7, [r1, #24]
 80101aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80101ac:	2f78      	cmp	r7, #120	@ 0x78
 80101ae:	4691      	mov	r9, r2
 80101b0:	4680      	mov	r8, r0
 80101b2:	460c      	mov	r4, r1
 80101b4:	469a      	mov	sl, r3
 80101b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80101ba:	d807      	bhi.n	80101cc <_printf_i+0x28>
 80101bc:	2f62      	cmp	r7, #98	@ 0x62
 80101be:	d80a      	bhi.n	80101d6 <_printf_i+0x32>
 80101c0:	2f00      	cmp	r7, #0
 80101c2:	f000 80d2 	beq.w	801036a <_printf_i+0x1c6>
 80101c6:	2f58      	cmp	r7, #88	@ 0x58
 80101c8:	f000 80b9 	beq.w	801033e <_printf_i+0x19a>
 80101cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80101d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80101d4:	e03a      	b.n	801024c <_printf_i+0xa8>
 80101d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80101da:	2b15      	cmp	r3, #21
 80101dc:	d8f6      	bhi.n	80101cc <_printf_i+0x28>
 80101de:	a101      	add	r1, pc, #4	@ (adr r1, 80101e4 <_printf_i+0x40>)
 80101e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80101e4:	0801023d 	.word	0x0801023d
 80101e8:	08010251 	.word	0x08010251
 80101ec:	080101cd 	.word	0x080101cd
 80101f0:	080101cd 	.word	0x080101cd
 80101f4:	080101cd 	.word	0x080101cd
 80101f8:	080101cd 	.word	0x080101cd
 80101fc:	08010251 	.word	0x08010251
 8010200:	080101cd 	.word	0x080101cd
 8010204:	080101cd 	.word	0x080101cd
 8010208:	080101cd 	.word	0x080101cd
 801020c:	080101cd 	.word	0x080101cd
 8010210:	08010351 	.word	0x08010351
 8010214:	0801027b 	.word	0x0801027b
 8010218:	0801030b 	.word	0x0801030b
 801021c:	080101cd 	.word	0x080101cd
 8010220:	080101cd 	.word	0x080101cd
 8010224:	08010373 	.word	0x08010373
 8010228:	080101cd 	.word	0x080101cd
 801022c:	0801027b 	.word	0x0801027b
 8010230:	080101cd 	.word	0x080101cd
 8010234:	080101cd 	.word	0x080101cd
 8010238:	08010313 	.word	0x08010313
 801023c:	6833      	ldr	r3, [r6, #0]
 801023e:	1d1a      	adds	r2, r3, #4
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	6032      	str	r2, [r6, #0]
 8010244:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010248:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801024c:	2301      	movs	r3, #1
 801024e:	e09d      	b.n	801038c <_printf_i+0x1e8>
 8010250:	6833      	ldr	r3, [r6, #0]
 8010252:	6820      	ldr	r0, [r4, #0]
 8010254:	1d19      	adds	r1, r3, #4
 8010256:	6031      	str	r1, [r6, #0]
 8010258:	0606      	lsls	r6, r0, #24
 801025a:	d501      	bpl.n	8010260 <_printf_i+0xbc>
 801025c:	681d      	ldr	r5, [r3, #0]
 801025e:	e003      	b.n	8010268 <_printf_i+0xc4>
 8010260:	0645      	lsls	r5, r0, #25
 8010262:	d5fb      	bpl.n	801025c <_printf_i+0xb8>
 8010264:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010268:	2d00      	cmp	r5, #0
 801026a:	da03      	bge.n	8010274 <_printf_i+0xd0>
 801026c:	232d      	movs	r3, #45	@ 0x2d
 801026e:	426d      	negs	r5, r5
 8010270:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010274:	4859      	ldr	r0, [pc, #356]	@ (80103dc <_printf_i+0x238>)
 8010276:	230a      	movs	r3, #10
 8010278:	e011      	b.n	801029e <_printf_i+0xfa>
 801027a:	6821      	ldr	r1, [r4, #0]
 801027c:	6833      	ldr	r3, [r6, #0]
 801027e:	0608      	lsls	r0, r1, #24
 8010280:	f853 5b04 	ldr.w	r5, [r3], #4
 8010284:	d402      	bmi.n	801028c <_printf_i+0xe8>
 8010286:	0649      	lsls	r1, r1, #25
 8010288:	bf48      	it	mi
 801028a:	b2ad      	uxthmi	r5, r5
 801028c:	2f6f      	cmp	r7, #111	@ 0x6f
 801028e:	4853      	ldr	r0, [pc, #332]	@ (80103dc <_printf_i+0x238>)
 8010290:	6033      	str	r3, [r6, #0]
 8010292:	bf14      	ite	ne
 8010294:	230a      	movne	r3, #10
 8010296:	2308      	moveq	r3, #8
 8010298:	2100      	movs	r1, #0
 801029a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801029e:	6866      	ldr	r6, [r4, #4]
 80102a0:	60a6      	str	r6, [r4, #8]
 80102a2:	2e00      	cmp	r6, #0
 80102a4:	bfa2      	ittt	ge
 80102a6:	6821      	ldrge	r1, [r4, #0]
 80102a8:	f021 0104 	bicge.w	r1, r1, #4
 80102ac:	6021      	strge	r1, [r4, #0]
 80102ae:	b90d      	cbnz	r5, 80102b4 <_printf_i+0x110>
 80102b0:	2e00      	cmp	r6, #0
 80102b2:	d04b      	beq.n	801034c <_printf_i+0x1a8>
 80102b4:	4616      	mov	r6, r2
 80102b6:	fbb5 f1f3 	udiv	r1, r5, r3
 80102ba:	fb03 5711 	mls	r7, r3, r1, r5
 80102be:	5dc7      	ldrb	r7, [r0, r7]
 80102c0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80102c4:	462f      	mov	r7, r5
 80102c6:	42bb      	cmp	r3, r7
 80102c8:	460d      	mov	r5, r1
 80102ca:	d9f4      	bls.n	80102b6 <_printf_i+0x112>
 80102cc:	2b08      	cmp	r3, #8
 80102ce:	d10b      	bne.n	80102e8 <_printf_i+0x144>
 80102d0:	6823      	ldr	r3, [r4, #0]
 80102d2:	07df      	lsls	r7, r3, #31
 80102d4:	d508      	bpl.n	80102e8 <_printf_i+0x144>
 80102d6:	6923      	ldr	r3, [r4, #16]
 80102d8:	6861      	ldr	r1, [r4, #4]
 80102da:	4299      	cmp	r1, r3
 80102dc:	bfde      	ittt	le
 80102de:	2330      	movle	r3, #48	@ 0x30
 80102e0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80102e4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80102e8:	1b92      	subs	r2, r2, r6
 80102ea:	6122      	str	r2, [r4, #16]
 80102ec:	f8cd a000 	str.w	sl, [sp]
 80102f0:	464b      	mov	r3, r9
 80102f2:	aa03      	add	r2, sp, #12
 80102f4:	4621      	mov	r1, r4
 80102f6:	4640      	mov	r0, r8
 80102f8:	f7ff fee6 	bl	80100c8 <_printf_common>
 80102fc:	3001      	adds	r0, #1
 80102fe:	d14a      	bne.n	8010396 <_printf_i+0x1f2>
 8010300:	f04f 30ff 	mov.w	r0, #4294967295
 8010304:	b004      	add	sp, #16
 8010306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801030a:	6823      	ldr	r3, [r4, #0]
 801030c:	f043 0320 	orr.w	r3, r3, #32
 8010310:	6023      	str	r3, [r4, #0]
 8010312:	4833      	ldr	r0, [pc, #204]	@ (80103e0 <_printf_i+0x23c>)
 8010314:	2778      	movs	r7, #120	@ 0x78
 8010316:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801031a:	6823      	ldr	r3, [r4, #0]
 801031c:	6831      	ldr	r1, [r6, #0]
 801031e:	061f      	lsls	r7, r3, #24
 8010320:	f851 5b04 	ldr.w	r5, [r1], #4
 8010324:	d402      	bmi.n	801032c <_printf_i+0x188>
 8010326:	065f      	lsls	r7, r3, #25
 8010328:	bf48      	it	mi
 801032a:	b2ad      	uxthmi	r5, r5
 801032c:	6031      	str	r1, [r6, #0]
 801032e:	07d9      	lsls	r1, r3, #31
 8010330:	bf44      	itt	mi
 8010332:	f043 0320 	orrmi.w	r3, r3, #32
 8010336:	6023      	strmi	r3, [r4, #0]
 8010338:	b11d      	cbz	r5, 8010342 <_printf_i+0x19e>
 801033a:	2310      	movs	r3, #16
 801033c:	e7ac      	b.n	8010298 <_printf_i+0xf4>
 801033e:	4827      	ldr	r0, [pc, #156]	@ (80103dc <_printf_i+0x238>)
 8010340:	e7e9      	b.n	8010316 <_printf_i+0x172>
 8010342:	6823      	ldr	r3, [r4, #0]
 8010344:	f023 0320 	bic.w	r3, r3, #32
 8010348:	6023      	str	r3, [r4, #0]
 801034a:	e7f6      	b.n	801033a <_printf_i+0x196>
 801034c:	4616      	mov	r6, r2
 801034e:	e7bd      	b.n	80102cc <_printf_i+0x128>
 8010350:	6833      	ldr	r3, [r6, #0]
 8010352:	6825      	ldr	r5, [r4, #0]
 8010354:	6961      	ldr	r1, [r4, #20]
 8010356:	1d18      	adds	r0, r3, #4
 8010358:	6030      	str	r0, [r6, #0]
 801035a:	062e      	lsls	r6, r5, #24
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	d501      	bpl.n	8010364 <_printf_i+0x1c0>
 8010360:	6019      	str	r1, [r3, #0]
 8010362:	e002      	b.n	801036a <_printf_i+0x1c6>
 8010364:	0668      	lsls	r0, r5, #25
 8010366:	d5fb      	bpl.n	8010360 <_printf_i+0x1bc>
 8010368:	8019      	strh	r1, [r3, #0]
 801036a:	2300      	movs	r3, #0
 801036c:	6123      	str	r3, [r4, #16]
 801036e:	4616      	mov	r6, r2
 8010370:	e7bc      	b.n	80102ec <_printf_i+0x148>
 8010372:	6833      	ldr	r3, [r6, #0]
 8010374:	1d1a      	adds	r2, r3, #4
 8010376:	6032      	str	r2, [r6, #0]
 8010378:	681e      	ldr	r6, [r3, #0]
 801037a:	6862      	ldr	r2, [r4, #4]
 801037c:	2100      	movs	r1, #0
 801037e:	4630      	mov	r0, r6
 8010380:	f7ef ff3e 	bl	8000200 <memchr>
 8010384:	b108      	cbz	r0, 801038a <_printf_i+0x1e6>
 8010386:	1b80      	subs	r0, r0, r6
 8010388:	6060      	str	r0, [r4, #4]
 801038a:	6863      	ldr	r3, [r4, #4]
 801038c:	6123      	str	r3, [r4, #16]
 801038e:	2300      	movs	r3, #0
 8010390:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010394:	e7aa      	b.n	80102ec <_printf_i+0x148>
 8010396:	6923      	ldr	r3, [r4, #16]
 8010398:	4632      	mov	r2, r6
 801039a:	4649      	mov	r1, r9
 801039c:	4640      	mov	r0, r8
 801039e:	47d0      	blx	sl
 80103a0:	3001      	adds	r0, #1
 80103a2:	d0ad      	beq.n	8010300 <_printf_i+0x15c>
 80103a4:	6823      	ldr	r3, [r4, #0]
 80103a6:	079b      	lsls	r3, r3, #30
 80103a8:	d413      	bmi.n	80103d2 <_printf_i+0x22e>
 80103aa:	68e0      	ldr	r0, [r4, #12]
 80103ac:	9b03      	ldr	r3, [sp, #12]
 80103ae:	4298      	cmp	r0, r3
 80103b0:	bfb8      	it	lt
 80103b2:	4618      	movlt	r0, r3
 80103b4:	e7a6      	b.n	8010304 <_printf_i+0x160>
 80103b6:	2301      	movs	r3, #1
 80103b8:	4632      	mov	r2, r6
 80103ba:	4649      	mov	r1, r9
 80103bc:	4640      	mov	r0, r8
 80103be:	47d0      	blx	sl
 80103c0:	3001      	adds	r0, #1
 80103c2:	d09d      	beq.n	8010300 <_printf_i+0x15c>
 80103c4:	3501      	adds	r5, #1
 80103c6:	68e3      	ldr	r3, [r4, #12]
 80103c8:	9903      	ldr	r1, [sp, #12]
 80103ca:	1a5b      	subs	r3, r3, r1
 80103cc:	42ab      	cmp	r3, r5
 80103ce:	dcf2      	bgt.n	80103b6 <_printf_i+0x212>
 80103d0:	e7eb      	b.n	80103aa <_printf_i+0x206>
 80103d2:	2500      	movs	r5, #0
 80103d4:	f104 0619 	add.w	r6, r4, #25
 80103d8:	e7f5      	b.n	80103c6 <_printf_i+0x222>
 80103da:	bf00      	nop
 80103dc:	08017be2 	.word	0x08017be2
 80103e0:	08017bf3 	.word	0x08017bf3

080103e4 <std>:
 80103e4:	2300      	movs	r3, #0
 80103e6:	b510      	push	{r4, lr}
 80103e8:	4604      	mov	r4, r0
 80103ea:	e9c0 3300 	strd	r3, r3, [r0]
 80103ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80103f2:	6083      	str	r3, [r0, #8]
 80103f4:	8181      	strh	r1, [r0, #12]
 80103f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80103f8:	81c2      	strh	r2, [r0, #14]
 80103fa:	6183      	str	r3, [r0, #24]
 80103fc:	4619      	mov	r1, r3
 80103fe:	2208      	movs	r2, #8
 8010400:	305c      	adds	r0, #92	@ 0x5c
 8010402:	f000 f928 	bl	8010656 <memset>
 8010406:	4b0d      	ldr	r3, [pc, #52]	@ (801043c <std+0x58>)
 8010408:	6263      	str	r3, [r4, #36]	@ 0x24
 801040a:	4b0d      	ldr	r3, [pc, #52]	@ (8010440 <std+0x5c>)
 801040c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801040e:	4b0d      	ldr	r3, [pc, #52]	@ (8010444 <std+0x60>)
 8010410:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010412:	4b0d      	ldr	r3, [pc, #52]	@ (8010448 <std+0x64>)
 8010414:	6323      	str	r3, [r4, #48]	@ 0x30
 8010416:	4b0d      	ldr	r3, [pc, #52]	@ (801044c <std+0x68>)
 8010418:	6224      	str	r4, [r4, #32]
 801041a:	429c      	cmp	r4, r3
 801041c:	d006      	beq.n	801042c <std+0x48>
 801041e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010422:	4294      	cmp	r4, r2
 8010424:	d002      	beq.n	801042c <std+0x48>
 8010426:	33d0      	adds	r3, #208	@ 0xd0
 8010428:	429c      	cmp	r4, r3
 801042a:	d105      	bne.n	8010438 <std+0x54>
 801042c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010434:	f000 b99c 	b.w	8010770 <__retarget_lock_init_recursive>
 8010438:	bd10      	pop	{r4, pc}
 801043a:	bf00      	nop
 801043c:	080105d1 	.word	0x080105d1
 8010440:	080105f3 	.word	0x080105f3
 8010444:	0801062b 	.word	0x0801062b
 8010448:	0801064f 	.word	0x0801064f
 801044c:	20000ab0 	.word	0x20000ab0

08010450 <stdio_exit_handler>:
 8010450:	4a02      	ldr	r2, [pc, #8]	@ (801045c <stdio_exit_handler+0xc>)
 8010452:	4903      	ldr	r1, [pc, #12]	@ (8010460 <stdio_exit_handler+0x10>)
 8010454:	4803      	ldr	r0, [pc, #12]	@ (8010464 <stdio_exit_handler+0x14>)
 8010456:	f000 b869 	b.w	801052c <_fwalk_sglue>
 801045a:	bf00      	nop
 801045c:	2000002c 	.word	0x2000002c
 8010460:	08012205 	.word	0x08012205
 8010464:	2000003c 	.word	0x2000003c

08010468 <cleanup_stdio>:
 8010468:	6841      	ldr	r1, [r0, #4]
 801046a:	4b0c      	ldr	r3, [pc, #48]	@ (801049c <cleanup_stdio+0x34>)
 801046c:	4299      	cmp	r1, r3
 801046e:	b510      	push	{r4, lr}
 8010470:	4604      	mov	r4, r0
 8010472:	d001      	beq.n	8010478 <cleanup_stdio+0x10>
 8010474:	f001 fec6 	bl	8012204 <_fflush_r>
 8010478:	68a1      	ldr	r1, [r4, #8]
 801047a:	4b09      	ldr	r3, [pc, #36]	@ (80104a0 <cleanup_stdio+0x38>)
 801047c:	4299      	cmp	r1, r3
 801047e:	d002      	beq.n	8010486 <cleanup_stdio+0x1e>
 8010480:	4620      	mov	r0, r4
 8010482:	f001 febf 	bl	8012204 <_fflush_r>
 8010486:	68e1      	ldr	r1, [r4, #12]
 8010488:	4b06      	ldr	r3, [pc, #24]	@ (80104a4 <cleanup_stdio+0x3c>)
 801048a:	4299      	cmp	r1, r3
 801048c:	d004      	beq.n	8010498 <cleanup_stdio+0x30>
 801048e:	4620      	mov	r0, r4
 8010490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010494:	f001 beb6 	b.w	8012204 <_fflush_r>
 8010498:	bd10      	pop	{r4, pc}
 801049a:	bf00      	nop
 801049c:	20000ab0 	.word	0x20000ab0
 80104a0:	20000b18 	.word	0x20000b18
 80104a4:	20000b80 	.word	0x20000b80

080104a8 <global_stdio_init.part.0>:
 80104a8:	b510      	push	{r4, lr}
 80104aa:	4b0b      	ldr	r3, [pc, #44]	@ (80104d8 <global_stdio_init.part.0+0x30>)
 80104ac:	4c0b      	ldr	r4, [pc, #44]	@ (80104dc <global_stdio_init.part.0+0x34>)
 80104ae:	4a0c      	ldr	r2, [pc, #48]	@ (80104e0 <global_stdio_init.part.0+0x38>)
 80104b0:	601a      	str	r2, [r3, #0]
 80104b2:	4620      	mov	r0, r4
 80104b4:	2200      	movs	r2, #0
 80104b6:	2104      	movs	r1, #4
 80104b8:	f7ff ff94 	bl	80103e4 <std>
 80104bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80104c0:	2201      	movs	r2, #1
 80104c2:	2109      	movs	r1, #9
 80104c4:	f7ff ff8e 	bl	80103e4 <std>
 80104c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80104cc:	2202      	movs	r2, #2
 80104ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80104d2:	2112      	movs	r1, #18
 80104d4:	f7ff bf86 	b.w	80103e4 <std>
 80104d8:	20000be8 	.word	0x20000be8
 80104dc:	20000ab0 	.word	0x20000ab0
 80104e0:	08010451 	.word	0x08010451

080104e4 <__sfp_lock_acquire>:
 80104e4:	4801      	ldr	r0, [pc, #4]	@ (80104ec <__sfp_lock_acquire+0x8>)
 80104e6:	f000 b944 	b.w	8010772 <__retarget_lock_acquire_recursive>
 80104ea:	bf00      	nop
 80104ec:	20000bf1 	.word	0x20000bf1

080104f0 <__sfp_lock_release>:
 80104f0:	4801      	ldr	r0, [pc, #4]	@ (80104f8 <__sfp_lock_release+0x8>)
 80104f2:	f000 b93f 	b.w	8010774 <__retarget_lock_release_recursive>
 80104f6:	bf00      	nop
 80104f8:	20000bf1 	.word	0x20000bf1

080104fc <__sinit>:
 80104fc:	b510      	push	{r4, lr}
 80104fe:	4604      	mov	r4, r0
 8010500:	f7ff fff0 	bl	80104e4 <__sfp_lock_acquire>
 8010504:	6a23      	ldr	r3, [r4, #32]
 8010506:	b11b      	cbz	r3, 8010510 <__sinit+0x14>
 8010508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801050c:	f7ff bff0 	b.w	80104f0 <__sfp_lock_release>
 8010510:	4b04      	ldr	r3, [pc, #16]	@ (8010524 <__sinit+0x28>)
 8010512:	6223      	str	r3, [r4, #32]
 8010514:	4b04      	ldr	r3, [pc, #16]	@ (8010528 <__sinit+0x2c>)
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	2b00      	cmp	r3, #0
 801051a:	d1f5      	bne.n	8010508 <__sinit+0xc>
 801051c:	f7ff ffc4 	bl	80104a8 <global_stdio_init.part.0>
 8010520:	e7f2      	b.n	8010508 <__sinit+0xc>
 8010522:	bf00      	nop
 8010524:	08010469 	.word	0x08010469
 8010528:	20000be8 	.word	0x20000be8

0801052c <_fwalk_sglue>:
 801052c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010530:	4607      	mov	r7, r0
 8010532:	4688      	mov	r8, r1
 8010534:	4614      	mov	r4, r2
 8010536:	2600      	movs	r6, #0
 8010538:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801053c:	f1b9 0901 	subs.w	r9, r9, #1
 8010540:	d505      	bpl.n	801054e <_fwalk_sglue+0x22>
 8010542:	6824      	ldr	r4, [r4, #0]
 8010544:	2c00      	cmp	r4, #0
 8010546:	d1f7      	bne.n	8010538 <_fwalk_sglue+0xc>
 8010548:	4630      	mov	r0, r6
 801054a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801054e:	89ab      	ldrh	r3, [r5, #12]
 8010550:	2b01      	cmp	r3, #1
 8010552:	d907      	bls.n	8010564 <_fwalk_sglue+0x38>
 8010554:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010558:	3301      	adds	r3, #1
 801055a:	d003      	beq.n	8010564 <_fwalk_sglue+0x38>
 801055c:	4629      	mov	r1, r5
 801055e:	4638      	mov	r0, r7
 8010560:	47c0      	blx	r8
 8010562:	4306      	orrs	r6, r0
 8010564:	3568      	adds	r5, #104	@ 0x68
 8010566:	e7e9      	b.n	801053c <_fwalk_sglue+0x10>

08010568 <sniprintf>:
 8010568:	b40c      	push	{r2, r3}
 801056a:	b530      	push	{r4, r5, lr}
 801056c:	4b17      	ldr	r3, [pc, #92]	@ (80105cc <sniprintf+0x64>)
 801056e:	1e0c      	subs	r4, r1, #0
 8010570:	681d      	ldr	r5, [r3, #0]
 8010572:	b09d      	sub	sp, #116	@ 0x74
 8010574:	da08      	bge.n	8010588 <sniprintf+0x20>
 8010576:	238b      	movs	r3, #139	@ 0x8b
 8010578:	602b      	str	r3, [r5, #0]
 801057a:	f04f 30ff 	mov.w	r0, #4294967295
 801057e:	b01d      	add	sp, #116	@ 0x74
 8010580:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010584:	b002      	add	sp, #8
 8010586:	4770      	bx	lr
 8010588:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801058c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010590:	bf14      	ite	ne
 8010592:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010596:	4623      	moveq	r3, r4
 8010598:	9304      	str	r3, [sp, #16]
 801059a:	9307      	str	r3, [sp, #28]
 801059c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80105a0:	9002      	str	r0, [sp, #8]
 80105a2:	9006      	str	r0, [sp, #24]
 80105a4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80105a8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80105aa:	ab21      	add	r3, sp, #132	@ 0x84
 80105ac:	a902      	add	r1, sp, #8
 80105ae:	4628      	mov	r0, r5
 80105b0:	9301      	str	r3, [sp, #4]
 80105b2:	f001 fb65 	bl	8011c80 <_svfiprintf_r>
 80105b6:	1c43      	adds	r3, r0, #1
 80105b8:	bfbc      	itt	lt
 80105ba:	238b      	movlt	r3, #139	@ 0x8b
 80105bc:	602b      	strlt	r3, [r5, #0]
 80105be:	2c00      	cmp	r4, #0
 80105c0:	d0dd      	beq.n	801057e <sniprintf+0x16>
 80105c2:	9b02      	ldr	r3, [sp, #8]
 80105c4:	2200      	movs	r2, #0
 80105c6:	701a      	strb	r2, [r3, #0]
 80105c8:	e7d9      	b.n	801057e <sniprintf+0x16>
 80105ca:	bf00      	nop
 80105cc:	20000038 	.word	0x20000038

080105d0 <__sread>:
 80105d0:	b510      	push	{r4, lr}
 80105d2:	460c      	mov	r4, r1
 80105d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105d8:	f000 f86c 	bl	80106b4 <_read_r>
 80105dc:	2800      	cmp	r0, #0
 80105de:	bfab      	itete	ge
 80105e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80105e2:	89a3      	ldrhlt	r3, [r4, #12]
 80105e4:	181b      	addge	r3, r3, r0
 80105e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80105ea:	bfac      	ite	ge
 80105ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80105ee:	81a3      	strhlt	r3, [r4, #12]
 80105f0:	bd10      	pop	{r4, pc}

080105f2 <__swrite>:
 80105f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105f6:	461f      	mov	r7, r3
 80105f8:	898b      	ldrh	r3, [r1, #12]
 80105fa:	05db      	lsls	r3, r3, #23
 80105fc:	4605      	mov	r5, r0
 80105fe:	460c      	mov	r4, r1
 8010600:	4616      	mov	r6, r2
 8010602:	d505      	bpl.n	8010610 <__swrite+0x1e>
 8010604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010608:	2302      	movs	r3, #2
 801060a:	2200      	movs	r2, #0
 801060c:	f000 f840 	bl	8010690 <_lseek_r>
 8010610:	89a3      	ldrh	r3, [r4, #12]
 8010612:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010616:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801061a:	81a3      	strh	r3, [r4, #12]
 801061c:	4632      	mov	r2, r6
 801061e:	463b      	mov	r3, r7
 8010620:	4628      	mov	r0, r5
 8010622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010626:	f000 b867 	b.w	80106f8 <_write_r>

0801062a <__sseek>:
 801062a:	b510      	push	{r4, lr}
 801062c:	460c      	mov	r4, r1
 801062e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010632:	f000 f82d 	bl	8010690 <_lseek_r>
 8010636:	1c43      	adds	r3, r0, #1
 8010638:	89a3      	ldrh	r3, [r4, #12]
 801063a:	bf15      	itete	ne
 801063c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801063e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010642:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010646:	81a3      	strheq	r3, [r4, #12]
 8010648:	bf18      	it	ne
 801064a:	81a3      	strhne	r3, [r4, #12]
 801064c:	bd10      	pop	{r4, pc}

0801064e <__sclose>:
 801064e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010652:	f000 b80d 	b.w	8010670 <_close_r>

08010656 <memset>:
 8010656:	4402      	add	r2, r0
 8010658:	4603      	mov	r3, r0
 801065a:	4293      	cmp	r3, r2
 801065c:	d100      	bne.n	8010660 <memset+0xa>
 801065e:	4770      	bx	lr
 8010660:	f803 1b01 	strb.w	r1, [r3], #1
 8010664:	e7f9      	b.n	801065a <memset+0x4>
	...

08010668 <_localeconv_r>:
 8010668:	4800      	ldr	r0, [pc, #0]	@ (801066c <_localeconv_r+0x4>)
 801066a:	4770      	bx	lr
 801066c:	20000178 	.word	0x20000178

08010670 <_close_r>:
 8010670:	b538      	push	{r3, r4, r5, lr}
 8010672:	4d06      	ldr	r5, [pc, #24]	@ (801068c <_close_r+0x1c>)
 8010674:	2300      	movs	r3, #0
 8010676:	4604      	mov	r4, r0
 8010678:	4608      	mov	r0, r1
 801067a:	602b      	str	r3, [r5, #0]
 801067c:	f7f4 f886 	bl	800478c <_close>
 8010680:	1c43      	adds	r3, r0, #1
 8010682:	d102      	bne.n	801068a <_close_r+0x1a>
 8010684:	682b      	ldr	r3, [r5, #0]
 8010686:	b103      	cbz	r3, 801068a <_close_r+0x1a>
 8010688:	6023      	str	r3, [r4, #0]
 801068a:	bd38      	pop	{r3, r4, r5, pc}
 801068c:	20000bec 	.word	0x20000bec

08010690 <_lseek_r>:
 8010690:	b538      	push	{r3, r4, r5, lr}
 8010692:	4d07      	ldr	r5, [pc, #28]	@ (80106b0 <_lseek_r+0x20>)
 8010694:	4604      	mov	r4, r0
 8010696:	4608      	mov	r0, r1
 8010698:	4611      	mov	r1, r2
 801069a:	2200      	movs	r2, #0
 801069c:	602a      	str	r2, [r5, #0]
 801069e:	461a      	mov	r2, r3
 80106a0:	f7f4 f89b 	bl	80047da <_lseek>
 80106a4:	1c43      	adds	r3, r0, #1
 80106a6:	d102      	bne.n	80106ae <_lseek_r+0x1e>
 80106a8:	682b      	ldr	r3, [r5, #0]
 80106aa:	b103      	cbz	r3, 80106ae <_lseek_r+0x1e>
 80106ac:	6023      	str	r3, [r4, #0]
 80106ae:	bd38      	pop	{r3, r4, r5, pc}
 80106b0:	20000bec 	.word	0x20000bec

080106b4 <_read_r>:
 80106b4:	b538      	push	{r3, r4, r5, lr}
 80106b6:	4d07      	ldr	r5, [pc, #28]	@ (80106d4 <_read_r+0x20>)
 80106b8:	4604      	mov	r4, r0
 80106ba:	4608      	mov	r0, r1
 80106bc:	4611      	mov	r1, r2
 80106be:	2200      	movs	r2, #0
 80106c0:	602a      	str	r2, [r5, #0]
 80106c2:	461a      	mov	r2, r3
 80106c4:	f7f4 f829 	bl	800471a <_read>
 80106c8:	1c43      	adds	r3, r0, #1
 80106ca:	d102      	bne.n	80106d2 <_read_r+0x1e>
 80106cc:	682b      	ldr	r3, [r5, #0]
 80106ce:	b103      	cbz	r3, 80106d2 <_read_r+0x1e>
 80106d0:	6023      	str	r3, [r4, #0]
 80106d2:	bd38      	pop	{r3, r4, r5, pc}
 80106d4:	20000bec 	.word	0x20000bec

080106d8 <_sbrk_r>:
 80106d8:	b538      	push	{r3, r4, r5, lr}
 80106da:	4d06      	ldr	r5, [pc, #24]	@ (80106f4 <_sbrk_r+0x1c>)
 80106dc:	2300      	movs	r3, #0
 80106de:	4604      	mov	r4, r0
 80106e0:	4608      	mov	r0, r1
 80106e2:	602b      	str	r3, [r5, #0]
 80106e4:	f7f4 f886 	bl	80047f4 <_sbrk>
 80106e8:	1c43      	adds	r3, r0, #1
 80106ea:	d102      	bne.n	80106f2 <_sbrk_r+0x1a>
 80106ec:	682b      	ldr	r3, [r5, #0]
 80106ee:	b103      	cbz	r3, 80106f2 <_sbrk_r+0x1a>
 80106f0:	6023      	str	r3, [r4, #0]
 80106f2:	bd38      	pop	{r3, r4, r5, pc}
 80106f4:	20000bec 	.word	0x20000bec

080106f8 <_write_r>:
 80106f8:	b538      	push	{r3, r4, r5, lr}
 80106fa:	4d07      	ldr	r5, [pc, #28]	@ (8010718 <_write_r+0x20>)
 80106fc:	4604      	mov	r4, r0
 80106fe:	4608      	mov	r0, r1
 8010700:	4611      	mov	r1, r2
 8010702:	2200      	movs	r2, #0
 8010704:	602a      	str	r2, [r5, #0]
 8010706:	461a      	mov	r2, r3
 8010708:	f7f4 f824 	bl	8004754 <_write>
 801070c:	1c43      	adds	r3, r0, #1
 801070e:	d102      	bne.n	8010716 <_write_r+0x1e>
 8010710:	682b      	ldr	r3, [r5, #0]
 8010712:	b103      	cbz	r3, 8010716 <_write_r+0x1e>
 8010714:	6023      	str	r3, [r4, #0]
 8010716:	bd38      	pop	{r3, r4, r5, pc}
 8010718:	20000bec 	.word	0x20000bec

0801071c <__errno>:
 801071c:	4b01      	ldr	r3, [pc, #4]	@ (8010724 <__errno+0x8>)
 801071e:	6818      	ldr	r0, [r3, #0]
 8010720:	4770      	bx	lr
 8010722:	bf00      	nop
 8010724:	20000038 	.word	0x20000038

08010728 <__libc_init_array>:
 8010728:	b570      	push	{r4, r5, r6, lr}
 801072a:	4d0d      	ldr	r5, [pc, #52]	@ (8010760 <__libc_init_array+0x38>)
 801072c:	4c0d      	ldr	r4, [pc, #52]	@ (8010764 <__libc_init_array+0x3c>)
 801072e:	1b64      	subs	r4, r4, r5
 8010730:	10a4      	asrs	r4, r4, #2
 8010732:	2600      	movs	r6, #0
 8010734:	42a6      	cmp	r6, r4
 8010736:	d109      	bne.n	801074c <__libc_init_array+0x24>
 8010738:	4d0b      	ldr	r5, [pc, #44]	@ (8010768 <__libc_init_array+0x40>)
 801073a:	4c0c      	ldr	r4, [pc, #48]	@ (801076c <__libc_init_array+0x44>)
 801073c:	f001 ffa2 	bl	8012684 <_init>
 8010740:	1b64      	subs	r4, r4, r5
 8010742:	10a4      	asrs	r4, r4, #2
 8010744:	2600      	movs	r6, #0
 8010746:	42a6      	cmp	r6, r4
 8010748:	d105      	bne.n	8010756 <__libc_init_array+0x2e>
 801074a:	bd70      	pop	{r4, r5, r6, pc}
 801074c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010750:	4798      	blx	r3
 8010752:	3601      	adds	r6, #1
 8010754:	e7ee      	b.n	8010734 <__libc_init_array+0xc>
 8010756:	f855 3b04 	ldr.w	r3, [r5], #4
 801075a:	4798      	blx	r3
 801075c:	3601      	adds	r6, #1
 801075e:	e7f2      	b.n	8010746 <__libc_init_array+0x1e>
 8010760:	08017f48 	.word	0x08017f48
 8010764:	08017f48 	.word	0x08017f48
 8010768:	08017f48 	.word	0x08017f48
 801076c:	08017f4c 	.word	0x08017f4c

08010770 <__retarget_lock_init_recursive>:
 8010770:	4770      	bx	lr

08010772 <__retarget_lock_acquire_recursive>:
 8010772:	4770      	bx	lr

08010774 <__retarget_lock_release_recursive>:
 8010774:	4770      	bx	lr

08010776 <memcpy>:
 8010776:	440a      	add	r2, r1
 8010778:	4291      	cmp	r1, r2
 801077a:	f100 33ff 	add.w	r3, r0, #4294967295
 801077e:	d100      	bne.n	8010782 <memcpy+0xc>
 8010780:	4770      	bx	lr
 8010782:	b510      	push	{r4, lr}
 8010784:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010788:	f803 4f01 	strb.w	r4, [r3, #1]!
 801078c:	4291      	cmp	r1, r2
 801078e:	d1f9      	bne.n	8010784 <memcpy+0xe>
 8010790:	bd10      	pop	{r4, pc}

08010792 <quorem>:
 8010792:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010796:	6903      	ldr	r3, [r0, #16]
 8010798:	690c      	ldr	r4, [r1, #16]
 801079a:	42a3      	cmp	r3, r4
 801079c:	4607      	mov	r7, r0
 801079e:	db7e      	blt.n	801089e <quorem+0x10c>
 80107a0:	3c01      	subs	r4, #1
 80107a2:	f101 0814 	add.w	r8, r1, #20
 80107a6:	00a3      	lsls	r3, r4, #2
 80107a8:	f100 0514 	add.w	r5, r0, #20
 80107ac:	9300      	str	r3, [sp, #0]
 80107ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80107b2:	9301      	str	r3, [sp, #4]
 80107b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80107b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80107bc:	3301      	adds	r3, #1
 80107be:	429a      	cmp	r2, r3
 80107c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80107c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80107c8:	d32e      	bcc.n	8010828 <quorem+0x96>
 80107ca:	f04f 0a00 	mov.w	sl, #0
 80107ce:	46c4      	mov	ip, r8
 80107d0:	46ae      	mov	lr, r5
 80107d2:	46d3      	mov	fp, sl
 80107d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80107d8:	b298      	uxth	r0, r3
 80107da:	fb06 a000 	mla	r0, r6, r0, sl
 80107de:	0c02      	lsrs	r2, r0, #16
 80107e0:	0c1b      	lsrs	r3, r3, #16
 80107e2:	fb06 2303 	mla	r3, r6, r3, r2
 80107e6:	f8de 2000 	ldr.w	r2, [lr]
 80107ea:	b280      	uxth	r0, r0
 80107ec:	b292      	uxth	r2, r2
 80107ee:	1a12      	subs	r2, r2, r0
 80107f0:	445a      	add	r2, fp
 80107f2:	f8de 0000 	ldr.w	r0, [lr]
 80107f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80107fa:	b29b      	uxth	r3, r3
 80107fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010800:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010804:	b292      	uxth	r2, r2
 8010806:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801080a:	45e1      	cmp	r9, ip
 801080c:	f84e 2b04 	str.w	r2, [lr], #4
 8010810:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010814:	d2de      	bcs.n	80107d4 <quorem+0x42>
 8010816:	9b00      	ldr	r3, [sp, #0]
 8010818:	58eb      	ldr	r3, [r5, r3]
 801081a:	b92b      	cbnz	r3, 8010828 <quorem+0x96>
 801081c:	9b01      	ldr	r3, [sp, #4]
 801081e:	3b04      	subs	r3, #4
 8010820:	429d      	cmp	r5, r3
 8010822:	461a      	mov	r2, r3
 8010824:	d32f      	bcc.n	8010886 <quorem+0xf4>
 8010826:	613c      	str	r4, [r7, #16]
 8010828:	4638      	mov	r0, r7
 801082a:	f001 f8c5 	bl	80119b8 <__mcmp>
 801082e:	2800      	cmp	r0, #0
 8010830:	db25      	blt.n	801087e <quorem+0xec>
 8010832:	4629      	mov	r1, r5
 8010834:	2000      	movs	r0, #0
 8010836:	f858 2b04 	ldr.w	r2, [r8], #4
 801083a:	f8d1 c000 	ldr.w	ip, [r1]
 801083e:	fa1f fe82 	uxth.w	lr, r2
 8010842:	fa1f f38c 	uxth.w	r3, ip
 8010846:	eba3 030e 	sub.w	r3, r3, lr
 801084a:	4403      	add	r3, r0
 801084c:	0c12      	lsrs	r2, r2, #16
 801084e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010852:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010856:	b29b      	uxth	r3, r3
 8010858:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801085c:	45c1      	cmp	r9, r8
 801085e:	f841 3b04 	str.w	r3, [r1], #4
 8010862:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010866:	d2e6      	bcs.n	8010836 <quorem+0xa4>
 8010868:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801086c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010870:	b922      	cbnz	r2, 801087c <quorem+0xea>
 8010872:	3b04      	subs	r3, #4
 8010874:	429d      	cmp	r5, r3
 8010876:	461a      	mov	r2, r3
 8010878:	d30b      	bcc.n	8010892 <quorem+0x100>
 801087a:	613c      	str	r4, [r7, #16]
 801087c:	3601      	adds	r6, #1
 801087e:	4630      	mov	r0, r6
 8010880:	b003      	add	sp, #12
 8010882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010886:	6812      	ldr	r2, [r2, #0]
 8010888:	3b04      	subs	r3, #4
 801088a:	2a00      	cmp	r2, #0
 801088c:	d1cb      	bne.n	8010826 <quorem+0x94>
 801088e:	3c01      	subs	r4, #1
 8010890:	e7c6      	b.n	8010820 <quorem+0x8e>
 8010892:	6812      	ldr	r2, [r2, #0]
 8010894:	3b04      	subs	r3, #4
 8010896:	2a00      	cmp	r2, #0
 8010898:	d1ef      	bne.n	801087a <quorem+0xe8>
 801089a:	3c01      	subs	r4, #1
 801089c:	e7ea      	b.n	8010874 <quorem+0xe2>
 801089e:	2000      	movs	r0, #0
 80108a0:	e7ee      	b.n	8010880 <quorem+0xee>
 80108a2:	0000      	movs	r0, r0
 80108a4:	0000      	movs	r0, r0
	...

080108a8 <_dtoa_r>:
 80108a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108ac:	69c7      	ldr	r7, [r0, #28]
 80108ae:	b099      	sub	sp, #100	@ 0x64
 80108b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80108b4:	ec55 4b10 	vmov	r4, r5, d0
 80108b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80108ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80108bc:	4683      	mov	fp, r0
 80108be:	920e      	str	r2, [sp, #56]	@ 0x38
 80108c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80108c2:	b97f      	cbnz	r7, 80108e4 <_dtoa_r+0x3c>
 80108c4:	2010      	movs	r0, #16
 80108c6:	f7ff f87f 	bl	800f9c8 <malloc>
 80108ca:	4602      	mov	r2, r0
 80108cc:	f8cb 001c 	str.w	r0, [fp, #28]
 80108d0:	b920      	cbnz	r0, 80108dc <_dtoa_r+0x34>
 80108d2:	4ba7      	ldr	r3, [pc, #668]	@ (8010b70 <_dtoa_r+0x2c8>)
 80108d4:	21ef      	movs	r1, #239	@ 0xef
 80108d6:	48a7      	ldr	r0, [pc, #668]	@ (8010b74 <_dtoa_r+0x2cc>)
 80108d8:	f001 fd6a 	bl	80123b0 <__assert_func>
 80108dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80108e0:	6007      	str	r7, [r0, #0]
 80108e2:	60c7      	str	r7, [r0, #12]
 80108e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80108e8:	6819      	ldr	r1, [r3, #0]
 80108ea:	b159      	cbz	r1, 8010904 <_dtoa_r+0x5c>
 80108ec:	685a      	ldr	r2, [r3, #4]
 80108ee:	604a      	str	r2, [r1, #4]
 80108f0:	2301      	movs	r3, #1
 80108f2:	4093      	lsls	r3, r2
 80108f4:	608b      	str	r3, [r1, #8]
 80108f6:	4658      	mov	r0, fp
 80108f8:	f000 fe24 	bl	8011544 <_Bfree>
 80108fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010900:	2200      	movs	r2, #0
 8010902:	601a      	str	r2, [r3, #0]
 8010904:	1e2b      	subs	r3, r5, #0
 8010906:	bfb9      	ittee	lt
 8010908:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801090c:	9303      	strlt	r3, [sp, #12]
 801090e:	2300      	movge	r3, #0
 8010910:	6033      	strge	r3, [r6, #0]
 8010912:	9f03      	ldr	r7, [sp, #12]
 8010914:	4b98      	ldr	r3, [pc, #608]	@ (8010b78 <_dtoa_r+0x2d0>)
 8010916:	bfbc      	itt	lt
 8010918:	2201      	movlt	r2, #1
 801091a:	6032      	strlt	r2, [r6, #0]
 801091c:	43bb      	bics	r3, r7
 801091e:	d112      	bne.n	8010946 <_dtoa_r+0x9e>
 8010920:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010922:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010926:	6013      	str	r3, [r2, #0]
 8010928:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801092c:	4323      	orrs	r3, r4
 801092e:	f000 854d 	beq.w	80113cc <_dtoa_r+0xb24>
 8010932:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010934:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8010b8c <_dtoa_r+0x2e4>
 8010938:	2b00      	cmp	r3, #0
 801093a:	f000 854f 	beq.w	80113dc <_dtoa_r+0xb34>
 801093e:	f10a 0303 	add.w	r3, sl, #3
 8010942:	f000 bd49 	b.w	80113d8 <_dtoa_r+0xb30>
 8010946:	ed9d 7b02 	vldr	d7, [sp, #8]
 801094a:	2200      	movs	r2, #0
 801094c:	ec51 0b17 	vmov	r0, r1, d7
 8010950:	2300      	movs	r3, #0
 8010952:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8010956:	f7f0 f8cf 	bl	8000af8 <__aeabi_dcmpeq>
 801095a:	4680      	mov	r8, r0
 801095c:	b158      	cbz	r0, 8010976 <_dtoa_r+0xce>
 801095e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010960:	2301      	movs	r3, #1
 8010962:	6013      	str	r3, [r2, #0]
 8010964:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010966:	b113      	cbz	r3, 801096e <_dtoa_r+0xc6>
 8010968:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801096a:	4b84      	ldr	r3, [pc, #528]	@ (8010b7c <_dtoa_r+0x2d4>)
 801096c:	6013      	str	r3, [r2, #0]
 801096e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8010b90 <_dtoa_r+0x2e8>
 8010972:	f000 bd33 	b.w	80113dc <_dtoa_r+0xb34>
 8010976:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801097a:	aa16      	add	r2, sp, #88	@ 0x58
 801097c:	a917      	add	r1, sp, #92	@ 0x5c
 801097e:	4658      	mov	r0, fp
 8010980:	f001 f8ca 	bl	8011b18 <__d2b>
 8010984:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010988:	4681      	mov	r9, r0
 801098a:	2e00      	cmp	r6, #0
 801098c:	d077      	beq.n	8010a7e <_dtoa_r+0x1d6>
 801098e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010990:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8010994:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010998:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801099c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80109a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80109a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80109a8:	4619      	mov	r1, r3
 80109aa:	2200      	movs	r2, #0
 80109ac:	4b74      	ldr	r3, [pc, #464]	@ (8010b80 <_dtoa_r+0x2d8>)
 80109ae:	f7ef fc83 	bl	80002b8 <__aeabi_dsub>
 80109b2:	a369      	add	r3, pc, #420	@ (adr r3, 8010b58 <_dtoa_r+0x2b0>)
 80109b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109b8:	f7ef fe36 	bl	8000628 <__aeabi_dmul>
 80109bc:	a368      	add	r3, pc, #416	@ (adr r3, 8010b60 <_dtoa_r+0x2b8>)
 80109be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109c2:	f7ef fc7b 	bl	80002bc <__adddf3>
 80109c6:	4604      	mov	r4, r0
 80109c8:	4630      	mov	r0, r6
 80109ca:	460d      	mov	r5, r1
 80109cc:	f7ef fdc2 	bl	8000554 <__aeabi_i2d>
 80109d0:	a365      	add	r3, pc, #404	@ (adr r3, 8010b68 <_dtoa_r+0x2c0>)
 80109d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109d6:	f7ef fe27 	bl	8000628 <__aeabi_dmul>
 80109da:	4602      	mov	r2, r0
 80109dc:	460b      	mov	r3, r1
 80109de:	4620      	mov	r0, r4
 80109e0:	4629      	mov	r1, r5
 80109e2:	f7ef fc6b 	bl	80002bc <__adddf3>
 80109e6:	4604      	mov	r4, r0
 80109e8:	460d      	mov	r5, r1
 80109ea:	f7f0 f8cd 	bl	8000b88 <__aeabi_d2iz>
 80109ee:	2200      	movs	r2, #0
 80109f0:	4607      	mov	r7, r0
 80109f2:	2300      	movs	r3, #0
 80109f4:	4620      	mov	r0, r4
 80109f6:	4629      	mov	r1, r5
 80109f8:	f7f0 f888 	bl	8000b0c <__aeabi_dcmplt>
 80109fc:	b140      	cbz	r0, 8010a10 <_dtoa_r+0x168>
 80109fe:	4638      	mov	r0, r7
 8010a00:	f7ef fda8 	bl	8000554 <__aeabi_i2d>
 8010a04:	4622      	mov	r2, r4
 8010a06:	462b      	mov	r3, r5
 8010a08:	f7f0 f876 	bl	8000af8 <__aeabi_dcmpeq>
 8010a0c:	b900      	cbnz	r0, 8010a10 <_dtoa_r+0x168>
 8010a0e:	3f01      	subs	r7, #1
 8010a10:	2f16      	cmp	r7, #22
 8010a12:	d851      	bhi.n	8010ab8 <_dtoa_r+0x210>
 8010a14:	4b5b      	ldr	r3, [pc, #364]	@ (8010b84 <_dtoa_r+0x2dc>)
 8010a16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010a22:	f7f0 f873 	bl	8000b0c <__aeabi_dcmplt>
 8010a26:	2800      	cmp	r0, #0
 8010a28:	d048      	beq.n	8010abc <_dtoa_r+0x214>
 8010a2a:	3f01      	subs	r7, #1
 8010a2c:	2300      	movs	r3, #0
 8010a2e:	9312      	str	r3, [sp, #72]	@ 0x48
 8010a30:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010a32:	1b9b      	subs	r3, r3, r6
 8010a34:	1e5a      	subs	r2, r3, #1
 8010a36:	bf44      	itt	mi
 8010a38:	f1c3 0801 	rsbmi	r8, r3, #1
 8010a3c:	2300      	movmi	r3, #0
 8010a3e:	9208      	str	r2, [sp, #32]
 8010a40:	bf54      	ite	pl
 8010a42:	f04f 0800 	movpl.w	r8, #0
 8010a46:	9308      	strmi	r3, [sp, #32]
 8010a48:	2f00      	cmp	r7, #0
 8010a4a:	db39      	blt.n	8010ac0 <_dtoa_r+0x218>
 8010a4c:	9b08      	ldr	r3, [sp, #32]
 8010a4e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8010a50:	443b      	add	r3, r7
 8010a52:	9308      	str	r3, [sp, #32]
 8010a54:	2300      	movs	r3, #0
 8010a56:	930a      	str	r3, [sp, #40]	@ 0x28
 8010a58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a5a:	2b09      	cmp	r3, #9
 8010a5c:	d864      	bhi.n	8010b28 <_dtoa_r+0x280>
 8010a5e:	2b05      	cmp	r3, #5
 8010a60:	bfc4      	itt	gt
 8010a62:	3b04      	subgt	r3, #4
 8010a64:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8010a66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a68:	f1a3 0302 	sub.w	r3, r3, #2
 8010a6c:	bfcc      	ite	gt
 8010a6e:	2400      	movgt	r4, #0
 8010a70:	2401      	movle	r4, #1
 8010a72:	2b03      	cmp	r3, #3
 8010a74:	d863      	bhi.n	8010b3e <_dtoa_r+0x296>
 8010a76:	e8df f003 	tbb	[pc, r3]
 8010a7a:	372a      	.short	0x372a
 8010a7c:	5535      	.short	0x5535
 8010a7e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8010a82:	441e      	add	r6, r3
 8010a84:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010a88:	2b20      	cmp	r3, #32
 8010a8a:	bfc1      	itttt	gt
 8010a8c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010a90:	409f      	lslgt	r7, r3
 8010a92:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010a96:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010a9a:	bfd6      	itet	le
 8010a9c:	f1c3 0320 	rsble	r3, r3, #32
 8010aa0:	ea47 0003 	orrgt.w	r0, r7, r3
 8010aa4:	fa04 f003 	lslle.w	r0, r4, r3
 8010aa8:	f7ef fd44 	bl	8000534 <__aeabi_ui2d>
 8010aac:	2201      	movs	r2, #1
 8010aae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010ab2:	3e01      	subs	r6, #1
 8010ab4:	9214      	str	r2, [sp, #80]	@ 0x50
 8010ab6:	e777      	b.n	80109a8 <_dtoa_r+0x100>
 8010ab8:	2301      	movs	r3, #1
 8010aba:	e7b8      	b.n	8010a2e <_dtoa_r+0x186>
 8010abc:	9012      	str	r0, [sp, #72]	@ 0x48
 8010abe:	e7b7      	b.n	8010a30 <_dtoa_r+0x188>
 8010ac0:	427b      	negs	r3, r7
 8010ac2:	930a      	str	r3, [sp, #40]	@ 0x28
 8010ac4:	2300      	movs	r3, #0
 8010ac6:	eba8 0807 	sub.w	r8, r8, r7
 8010aca:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010acc:	e7c4      	b.n	8010a58 <_dtoa_r+0x1b0>
 8010ace:	2300      	movs	r3, #0
 8010ad0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010ad2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	dc35      	bgt.n	8010b44 <_dtoa_r+0x29c>
 8010ad8:	2301      	movs	r3, #1
 8010ada:	9300      	str	r3, [sp, #0]
 8010adc:	9307      	str	r3, [sp, #28]
 8010ade:	461a      	mov	r2, r3
 8010ae0:	920e      	str	r2, [sp, #56]	@ 0x38
 8010ae2:	e00b      	b.n	8010afc <_dtoa_r+0x254>
 8010ae4:	2301      	movs	r3, #1
 8010ae6:	e7f3      	b.n	8010ad0 <_dtoa_r+0x228>
 8010ae8:	2300      	movs	r3, #0
 8010aea:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010aec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010aee:	18fb      	adds	r3, r7, r3
 8010af0:	9300      	str	r3, [sp, #0]
 8010af2:	3301      	adds	r3, #1
 8010af4:	2b01      	cmp	r3, #1
 8010af6:	9307      	str	r3, [sp, #28]
 8010af8:	bfb8      	it	lt
 8010afa:	2301      	movlt	r3, #1
 8010afc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8010b00:	2100      	movs	r1, #0
 8010b02:	2204      	movs	r2, #4
 8010b04:	f102 0514 	add.w	r5, r2, #20
 8010b08:	429d      	cmp	r5, r3
 8010b0a:	d91f      	bls.n	8010b4c <_dtoa_r+0x2a4>
 8010b0c:	6041      	str	r1, [r0, #4]
 8010b0e:	4658      	mov	r0, fp
 8010b10:	f000 fcd8 	bl	80114c4 <_Balloc>
 8010b14:	4682      	mov	sl, r0
 8010b16:	2800      	cmp	r0, #0
 8010b18:	d13c      	bne.n	8010b94 <_dtoa_r+0x2ec>
 8010b1a:	4b1b      	ldr	r3, [pc, #108]	@ (8010b88 <_dtoa_r+0x2e0>)
 8010b1c:	4602      	mov	r2, r0
 8010b1e:	f240 11af 	movw	r1, #431	@ 0x1af
 8010b22:	e6d8      	b.n	80108d6 <_dtoa_r+0x2e>
 8010b24:	2301      	movs	r3, #1
 8010b26:	e7e0      	b.n	8010aea <_dtoa_r+0x242>
 8010b28:	2401      	movs	r4, #1
 8010b2a:	2300      	movs	r3, #0
 8010b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b2e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010b30:	f04f 33ff 	mov.w	r3, #4294967295
 8010b34:	9300      	str	r3, [sp, #0]
 8010b36:	9307      	str	r3, [sp, #28]
 8010b38:	2200      	movs	r2, #0
 8010b3a:	2312      	movs	r3, #18
 8010b3c:	e7d0      	b.n	8010ae0 <_dtoa_r+0x238>
 8010b3e:	2301      	movs	r3, #1
 8010b40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010b42:	e7f5      	b.n	8010b30 <_dtoa_r+0x288>
 8010b44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010b46:	9300      	str	r3, [sp, #0]
 8010b48:	9307      	str	r3, [sp, #28]
 8010b4a:	e7d7      	b.n	8010afc <_dtoa_r+0x254>
 8010b4c:	3101      	adds	r1, #1
 8010b4e:	0052      	lsls	r2, r2, #1
 8010b50:	e7d8      	b.n	8010b04 <_dtoa_r+0x25c>
 8010b52:	bf00      	nop
 8010b54:	f3af 8000 	nop.w
 8010b58:	636f4361 	.word	0x636f4361
 8010b5c:	3fd287a7 	.word	0x3fd287a7
 8010b60:	8b60c8b3 	.word	0x8b60c8b3
 8010b64:	3fc68a28 	.word	0x3fc68a28
 8010b68:	509f79fb 	.word	0x509f79fb
 8010b6c:	3fd34413 	.word	0x3fd34413
 8010b70:	08017c11 	.word	0x08017c11
 8010b74:	08017c28 	.word	0x08017c28
 8010b78:	7ff00000 	.word	0x7ff00000
 8010b7c:	08017be1 	.word	0x08017be1
 8010b80:	3ff80000 	.word	0x3ff80000
 8010b84:	08017d20 	.word	0x08017d20
 8010b88:	08017c80 	.word	0x08017c80
 8010b8c:	08017c0d 	.word	0x08017c0d
 8010b90:	08017be0 	.word	0x08017be0
 8010b94:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010b98:	6018      	str	r0, [r3, #0]
 8010b9a:	9b07      	ldr	r3, [sp, #28]
 8010b9c:	2b0e      	cmp	r3, #14
 8010b9e:	f200 80a4 	bhi.w	8010cea <_dtoa_r+0x442>
 8010ba2:	2c00      	cmp	r4, #0
 8010ba4:	f000 80a1 	beq.w	8010cea <_dtoa_r+0x442>
 8010ba8:	2f00      	cmp	r7, #0
 8010baa:	dd33      	ble.n	8010c14 <_dtoa_r+0x36c>
 8010bac:	4bad      	ldr	r3, [pc, #692]	@ (8010e64 <_dtoa_r+0x5bc>)
 8010bae:	f007 020f 	and.w	r2, r7, #15
 8010bb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010bb6:	ed93 7b00 	vldr	d7, [r3]
 8010bba:	05f8      	lsls	r0, r7, #23
 8010bbc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010bc0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010bc4:	d516      	bpl.n	8010bf4 <_dtoa_r+0x34c>
 8010bc6:	4ba8      	ldr	r3, [pc, #672]	@ (8010e68 <_dtoa_r+0x5c0>)
 8010bc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010bcc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010bd0:	f7ef fe54 	bl	800087c <__aeabi_ddiv>
 8010bd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010bd8:	f004 040f 	and.w	r4, r4, #15
 8010bdc:	2603      	movs	r6, #3
 8010bde:	4da2      	ldr	r5, [pc, #648]	@ (8010e68 <_dtoa_r+0x5c0>)
 8010be0:	b954      	cbnz	r4, 8010bf8 <_dtoa_r+0x350>
 8010be2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010be6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010bea:	f7ef fe47 	bl	800087c <__aeabi_ddiv>
 8010bee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010bf2:	e028      	b.n	8010c46 <_dtoa_r+0x39e>
 8010bf4:	2602      	movs	r6, #2
 8010bf6:	e7f2      	b.n	8010bde <_dtoa_r+0x336>
 8010bf8:	07e1      	lsls	r1, r4, #31
 8010bfa:	d508      	bpl.n	8010c0e <_dtoa_r+0x366>
 8010bfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010c04:	f7ef fd10 	bl	8000628 <__aeabi_dmul>
 8010c08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c0c:	3601      	adds	r6, #1
 8010c0e:	1064      	asrs	r4, r4, #1
 8010c10:	3508      	adds	r5, #8
 8010c12:	e7e5      	b.n	8010be0 <_dtoa_r+0x338>
 8010c14:	f000 80d2 	beq.w	8010dbc <_dtoa_r+0x514>
 8010c18:	427c      	negs	r4, r7
 8010c1a:	4b92      	ldr	r3, [pc, #584]	@ (8010e64 <_dtoa_r+0x5bc>)
 8010c1c:	4d92      	ldr	r5, [pc, #584]	@ (8010e68 <_dtoa_r+0x5c0>)
 8010c1e:	f004 020f 	and.w	r2, r4, #15
 8010c22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010c2e:	f7ef fcfb 	bl	8000628 <__aeabi_dmul>
 8010c32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010c36:	1124      	asrs	r4, r4, #4
 8010c38:	2300      	movs	r3, #0
 8010c3a:	2602      	movs	r6, #2
 8010c3c:	2c00      	cmp	r4, #0
 8010c3e:	f040 80b2 	bne.w	8010da6 <_dtoa_r+0x4fe>
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d1d3      	bne.n	8010bee <_dtoa_r+0x346>
 8010c46:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010c48:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	f000 80b7 	beq.w	8010dc0 <_dtoa_r+0x518>
 8010c52:	4b86      	ldr	r3, [pc, #536]	@ (8010e6c <_dtoa_r+0x5c4>)
 8010c54:	2200      	movs	r2, #0
 8010c56:	4620      	mov	r0, r4
 8010c58:	4629      	mov	r1, r5
 8010c5a:	f7ef ff57 	bl	8000b0c <__aeabi_dcmplt>
 8010c5e:	2800      	cmp	r0, #0
 8010c60:	f000 80ae 	beq.w	8010dc0 <_dtoa_r+0x518>
 8010c64:	9b07      	ldr	r3, [sp, #28]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	f000 80aa 	beq.w	8010dc0 <_dtoa_r+0x518>
 8010c6c:	9b00      	ldr	r3, [sp, #0]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	dd37      	ble.n	8010ce2 <_dtoa_r+0x43a>
 8010c72:	1e7b      	subs	r3, r7, #1
 8010c74:	9304      	str	r3, [sp, #16]
 8010c76:	4620      	mov	r0, r4
 8010c78:	4b7d      	ldr	r3, [pc, #500]	@ (8010e70 <_dtoa_r+0x5c8>)
 8010c7a:	2200      	movs	r2, #0
 8010c7c:	4629      	mov	r1, r5
 8010c7e:	f7ef fcd3 	bl	8000628 <__aeabi_dmul>
 8010c82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010c86:	9c00      	ldr	r4, [sp, #0]
 8010c88:	3601      	adds	r6, #1
 8010c8a:	4630      	mov	r0, r6
 8010c8c:	f7ef fc62 	bl	8000554 <__aeabi_i2d>
 8010c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010c94:	f7ef fcc8 	bl	8000628 <__aeabi_dmul>
 8010c98:	4b76      	ldr	r3, [pc, #472]	@ (8010e74 <_dtoa_r+0x5cc>)
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	f7ef fb0e 	bl	80002bc <__adddf3>
 8010ca0:	4605      	mov	r5, r0
 8010ca2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010ca6:	2c00      	cmp	r4, #0
 8010ca8:	f040 808d 	bne.w	8010dc6 <_dtoa_r+0x51e>
 8010cac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010cb0:	4b71      	ldr	r3, [pc, #452]	@ (8010e78 <_dtoa_r+0x5d0>)
 8010cb2:	2200      	movs	r2, #0
 8010cb4:	f7ef fb00 	bl	80002b8 <__aeabi_dsub>
 8010cb8:	4602      	mov	r2, r0
 8010cba:	460b      	mov	r3, r1
 8010cbc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010cc0:	462a      	mov	r2, r5
 8010cc2:	4633      	mov	r3, r6
 8010cc4:	f7ef ff40 	bl	8000b48 <__aeabi_dcmpgt>
 8010cc8:	2800      	cmp	r0, #0
 8010cca:	f040 828b 	bne.w	80111e4 <_dtoa_r+0x93c>
 8010cce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010cd2:	462a      	mov	r2, r5
 8010cd4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010cd8:	f7ef ff18 	bl	8000b0c <__aeabi_dcmplt>
 8010cdc:	2800      	cmp	r0, #0
 8010cde:	f040 8128 	bne.w	8010f32 <_dtoa_r+0x68a>
 8010ce2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8010ce6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8010cea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	f2c0 815a 	blt.w	8010fa6 <_dtoa_r+0x6fe>
 8010cf2:	2f0e      	cmp	r7, #14
 8010cf4:	f300 8157 	bgt.w	8010fa6 <_dtoa_r+0x6fe>
 8010cf8:	4b5a      	ldr	r3, [pc, #360]	@ (8010e64 <_dtoa_r+0x5bc>)
 8010cfa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010cfe:	ed93 7b00 	vldr	d7, [r3]
 8010d02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	ed8d 7b00 	vstr	d7, [sp]
 8010d0a:	da03      	bge.n	8010d14 <_dtoa_r+0x46c>
 8010d0c:	9b07      	ldr	r3, [sp, #28]
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	f340 8101 	ble.w	8010f16 <_dtoa_r+0x66e>
 8010d14:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8010d18:	4656      	mov	r6, sl
 8010d1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d1e:	4620      	mov	r0, r4
 8010d20:	4629      	mov	r1, r5
 8010d22:	f7ef fdab 	bl	800087c <__aeabi_ddiv>
 8010d26:	f7ef ff2f 	bl	8000b88 <__aeabi_d2iz>
 8010d2a:	4680      	mov	r8, r0
 8010d2c:	f7ef fc12 	bl	8000554 <__aeabi_i2d>
 8010d30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d34:	f7ef fc78 	bl	8000628 <__aeabi_dmul>
 8010d38:	4602      	mov	r2, r0
 8010d3a:	460b      	mov	r3, r1
 8010d3c:	4620      	mov	r0, r4
 8010d3e:	4629      	mov	r1, r5
 8010d40:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010d44:	f7ef fab8 	bl	80002b8 <__aeabi_dsub>
 8010d48:	f806 4b01 	strb.w	r4, [r6], #1
 8010d4c:	9d07      	ldr	r5, [sp, #28]
 8010d4e:	eba6 040a 	sub.w	r4, r6, sl
 8010d52:	42a5      	cmp	r5, r4
 8010d54:	4602      	mov	r2, r0
 8010d56:	460b      	mov	r3, r1
 8010d58:	f040 8117 	bne.w	8010f8a <_dtoa_r+0x6e2>
 8010d5c:	f7ef faae 	bl	80002bc <__adddf3>
 8010d60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d64:	4604      	mov	r4, r0
 8010d66:	460d      	mov	r5, r1
 8010d68:	f7ef feee 	bl	8000b48 <__aeabi_dcmpgt>
 8010d6c:	2800      	cmp	r0, #0
 8010d6e:	f040 80f9 	bne.w	8010f64 <_dtoa_r+0x6bc>
 8010d72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d76:	4620      	mov	r0, r4
 8010d78:	4629      	mov	r1, r5
 8010d7a:	f7ef febd 	bl	8000af8 <__aeabi_dcmpeq>
 8010d7e:	b118      	cbz	r0, 8010d88 <_dtoa_r+0x4e0>
 8010d80:	f018 0f01 	tst.w	r8, #1
 8010d84:	f040 80ee 	bne.w	8010f64 <_dtoa_r+0x6bc>
 8010d88:	4649      	mov	r1, r9
 8010d8a:	4658      	mov	r0, fp
 8010d8c:	f000 fbda 	bl	8011544 <_Bfree>
 8010d90:	2300      	movs	r3, #0
 8010d92:	7033      	strb	r3, [r6, #0]
 8010d94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010d96:	3701      	adds	r7, #1
 8010d98:	601f      	str	r7, [r3, #0]
 8010d9a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	f000 831d 	beq.w	80113dc <_dtoa_r+0xb34>
 8010da2:	601e      	str	r6, [r3, #0]
 8010da4:	e31a      	b.n	80113dc <_dtoa_r+0xb34>
 8010da6:	07e2      	lsls	r2, r4, #31
 8010da8:	d505      	bpl.n	8010db6 <_dtoa_r+0x50e>
 8010daa:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010dae:	f7ef fc3b 	bl	8000628 <__aeabi_dmul>
 8010db2:	3601      	adds	r6, #1
 8010db4:	2301      	movs	r3, #1
 8010db6:	1064      	asrs	r4, r4, #1
 8010db8:	3508      	adds	r5, #8
 8010dba:	e73f      	b.n	8010c3c <_dtoa_r+0x394>
 8010dbc:	2602      	movs	r6, #2
 8010dbe:	e742      	b.n	8010c46 <_dtoa_r+0x39e>
 8010dc0:	9c07      	ldr	r4, [sp, #28]
 8010dc2:	9704      	str	r7, [sp, #16]
 8010dc4:	e761      	b.n	8010c8a <_dtoa_r+0x3e2>
 8010dc6:	4b27      	ldr	r3, [pc, #156]	@ (8010e64 <_dtoa_r+0x5bc>)
 8010dc8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010dca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010dce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010dd2:	4454      	add	r4, sl
 8010dd4:	2900      	cmp	r1, #0
 8010dd6:	d053      	beq.n	8010e80 <_dtoa_r+0x5d8>
 8010dd8:	4928      	ldr	r1, [pc, #160]	@ (8010e7c <_dtoa_r+0x5d4>)
 8010dda:	2000      	movs	r0, #0
 8010ddc:	f7ef fd4e 	bl	800087c <__aeabi_ddiv>
 8010de0:	4633      	mov	r3, r6
 8010de2:	462a      	mov	r2, r5
 8010de4:	f7ef fa68 	bl	80002b8 <__aeabi_dsub>
 8010de8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010dec:	4656      	mov	r6, sl
 8010dee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010df2:	f7ef fec9 	bl	8000b88 <__aeabi_d2iz>
 8010df6:	4605      	mov	r5, r0
 8010df8:	f7ef fbac 	bl	8000554 <__aeabi_i2d>
 8010dfc:	4602      	mov	r2, r0
 8010dfe:	460b      	mov	r3, r1
 8010e00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e04:	f7ef fa58 	bl	80002b8 <__aeabi_dsub>
 8010e08:	3530      	adds	r5, #48	@ 0x30
 8010e0a:	4602      	mov	r2, r0
 8010e0c:	460b      	mov	r3, r1
 8010e0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010e12:	f806 5b01 	strb.w	r5, [r6], #1
 8010e16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010e1a:	f7ef fe77 	bl	8000b0c <__aeabi_dcmplt>
 8010e1e:	2800      	cmp	r0, #0
 8010e20:	d171      	bne.n	8010f06 <_dtoa_r+0x65e>
 8010e22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010e26:	4911      	ldr	r1, [pc, #68]	@ (8010e6c <_dtoa_r+0x5c4>)
 8010e28:	2000      	movs	r0, #0
 8010e2a:	f7ef fa45 	bl	80002b8 <__aeabi_dsub>
 8010e2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010e32:	f7ef fe6b 	bl	8000b0c <__aeabi_dcmplt>
 8010e36:	2800      	cmp	r0, #0
 8010e38:	f040 8095 	bne.w	8010f66 <_dtoa_r+0x6be>
 8010e3c:	42a6      	cmp	r6, r4
 8010e3e:	f43f af50 	beq.w	8010ce2 <_dtoa_r+0x43a>
 8010e42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010e46:	4b0a      	ldr	r3, [pc, #40]	@ (8010e70 <_dtoa_r+0x5c8>)
 8010e48:	2200      	movs	r2, #0
 8010e4a:	f7ef fbed 	bl	8000628 <__aeabi_dmul>
 8010e4e:	4b08      	ldr	r3, [pc, #32]	@ (8010e70 <_dtoa_r+0x5c8>)
 8010e50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010e54:	2200      	movs	r2, #0
 8010e56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e5a:	f7ef fbe5 	bl	8000628 <__aeabi_dmul>
 8010e5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010e62:	e7c4      	b.n	8010dee <_dtoa_r+0x546>
 8010e64:	08017d20 	.word	0x08017d20
 8010e68:	08017cf8 	.word	0x08017cf8
 8010e6c:	3ff00000 	.word	0x3ff00000
 8010e70:	40240000 	.word	0x40240000
 8010e74:	401c0000 	.word	0x401c0000
 8010e78:	40140000 	.word	0x40140000
 8010e7c:	3fe00000 	.word	0x3fe00000
 8010e80:	4631      	mov	r1, r6
 8010e82:	4628      	mov	r0, r5
 8010e84:	f7ef fbd0 	bl	8000628 <__aeabi_dmul>
 8010e88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010e8c:	9415      	str	r4, [sp, #84]	@ 0x54
 8010e8e:	4656      	mov	r6, sl
 8010e90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e94:	f7ef fe78 	bl	8000b88 <__aeabi_d2iz>
 8010e98:	4605      	mov	r5, r0
 8010e9a:	f7ef fb5b 	bl	8000554 <__aeabi_i2d>
 8010e9e:	4602      	mov	r2, r0
 8010ea0:	460b      	mov	r3, r1
 8010ea2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010ea6:	f7ef fa07 	bl	80002b8 <__aeabi_dsub>
 8010eaa:	3530      	adds	r5, #48	@ 0x30
 8010eac:	f806 5b01 	strb.w	r5, [r6], #1
 8010eb0:	4602      	mov	r2, r0
 8010eb2:	460b      	mov	r3, r1
 8010eb4:	42a6      	cmp	r6, r4
 8010eb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010eba:	f04f 0200 	mov.w	r2, #0
 8010ebe:	d124      	bne.n	8010f0a <_dtoa_r+0x662>
 8010ec0:	4bac      	ldr	r3, [pc, #688]	@ (8011174 <_dtoa_r+0x8cc>)
 8010ec2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010ec6:	f7ef f9f9 	bl	80002bc <__adddf3>
 8010eca:	4602      	mov	r2, r0
 8010ecc:	460b      	mov	r3, r1
 8010ece:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010ed2:	f7ef fe39 	bl	8000b48 <__aeabi_dcmpgt>
 8010ed6:	2800      	cmp	r0, #0
 8010ed8:	d145      	bne.n	8010f66 <_dtoa_r+0x6be>
 8010eda:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010ede:	49a5      	ldr	r1, [pc, #660]	@ (8011174 <_dtoa_r+0x8cc>)
 8010ee0:	2000      	movs	r0, #0
 8010ee2:	f7ef f9e9 	bl	80002b8 <__aeabi_dsub>
 8010ee6:	4602      	mov	r2, r0
 8010ee8:	460b      	mov	r3, r1
 8010eea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010eee:	f7ef fe0d 	bl	8000b0c <__aeabi_dcmplt>
 8010ef2:	2800      	cmp	r0, #0
 8010ef4:	f43f aef5 	beq.w	8010ce2 <_dtoa_r+0x43a>
 8010ef8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8010efa:	1e73      	subs	r3, r6, #1
 8010efc:	9315      	str	r3, [sp, #84]	@ 0x54
 8010efe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010f02:	2b30      	cmp	r3, #48	@ 0x30
 8010f04:	d0f8      	beq.n	8010ef8 <_dtoa_r+0x650>
 8010f06:	9f04      	ldr	r7, [sp, #16]
 8010f08:	e73e      	b.n	8010d88 <_dtoa_r+0x4e0>
 8010f0a:	4b9b      	ldr	r3, [pc, #620]	@ (8011178 <_dtoa_r+0x8d0>)
 8010f0c:	f7ef fb8c 	bl	8000628 <__aeabi_dmul>
 8010f10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010f14:	e7bc      	b.n	8010e90 <_dtoa_r+0x5e8>
 8010f16:	d10c      	bne.n	8010f32 <_dtoa_r+0x68a>
 8010f18:	4b98      	ldr	r3, [pc, #608]	@ (801117c <_dtoa_r+0x8d4>)
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010f20:	f7ef fb82 	bl	8000628 <__aeabi_dmul>
 8010f24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010f28:	f7ef fe04 	bl	8000b34 <__aeabi_dcmpge>
 8010f2c:	2800      	cmp	r0, #0
 8010f2e:	f000 8157 	beq.w	80111e0 <_dtoa_r+0x938>
 8010f32:	2400      	movs	r4, #0
 8010f34:	4625      	mov	r5, r4
 8010f36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010f38:	43db      	mvns	r3, r3
 8010f3a:	9304      	str	r3, [sp, #16]
 8010f3c:	4656      	mov	r6, sl
 8010f3e:	2700      	movs	r7, #0
 8010f40:	4621      	mov	r1, r4
 8010f42:	4658      	mov	r0, fp
 8010f44:	f000 fafe 	bl	8011544 <_Bfree>
 8010f48:	2d00      	cmp	r5, #0
 8010f4a:	d0dc      	beq.n	8010f06 <_dtoa_r+0x65e>
 8010f4c:	b12f      	cbz	r7, 8010f5a <_dtoa_r+0x6b2>
 8010f4e:	42af      	cmp	r7, r5
 8010f50:	d003      	beq.n	8010f5a <_dtoa_r+0x6b2>
 8010f52:	4639      	mov	r1, r7
 8010f54:	4658      	mov	r0, fp
 8010f56:	f000 faf5 	bl	8011544 <_Bfree>
 8010f5a:	4629      	mov	r1, r5
 8010f5c:	4658      	mov	r0, fp
 8010f5e:	f000 faf1 	bl	8011544 <_Bfree>
 8010f62:	e7d0      	b.n	8010f06 <_dtoa_r+0x65e>
 8010f64:	9704      	str	r7, [sp, #16]
 8010f66:	4633      	mov	r3, r6
 8010f68:	461e      	mov	r6, r3
 8010f6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010f6e:	2a39      	cmp	r2, #57	@ 0x39
 8010f70:	d107      	bne.n	8010f82 <_dtoa_r+0x6da>
 8010f72:	459a      	cmp	sl, r3
 8010f74:	d1f8      	bne.n	8010f68 <_dtoa_r+0x6c0>
 8010f76:	9a04      	ldr	r2, [sp, #16]
 8010f78:	3201      	adds	r2, #1
 8010f7a:	9204      	str	r2, [sp, #16]
 8010f7c:	2230      	movs	r2, #48	@ 0x30
 8010f7e:	f88a 2000 	strb.w	r2, [sl]
 8010f82:	781a      	ldrb	r2, [r3, #0]
 8010f84:	3201      	adds	r2, #1
 8010f86:	701a      	strb	r2, [r3, #0]
 8010f88:	e7bd      	b.n	8010f06 <_dtoa_r+0x65e>
 8010f8a:	4b7b      	ldr	r3, [pc, #492]	@ (8011178 <_dtoa_r+0x8d0>)
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	f7ef fb4b 	bl	8000628 <__aeabi_dmul>
 8010f92:	2200      	movs	r2, #0
 8010f94:	2300      	movs	r3, #0
 8010f96:	4604      	mov	r4, r0
 8010f98:	460d      	mov	r5, r1
 8010f9a:	f7ef fdad 	bl	8000af8 <__aeabi_dcmpeq>
 8010f9e:	2800      	cmp	r0, #0
 8010fa0:	f43f aebb 	beq.w	8010d1a <_dtoa_r+0x472>
 8010fa4:	e6f0      	b.n	8010d88 <_dtoa_r+0x4e0>
 8010fa6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010fa8:	2a00      	cmp	r2, #0
 8010faa:	f000 80db 	beq.w	8011164 <_dtoa_r+0x8bc>
 8010fae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010fb0:	2a01      	cmp	r2, #1
 8010fb2:	f300 80bf 	bgt.w	8011134 <_dtoa_r+0x88c>
 8010fb6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010fb8:	2a00      	cmp	r2, #0
 8010fba:	f000 80b7 	beq.w	801112c <_dtoa_r+0x884>
 8010fbe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010fc2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010fc4:	4646      	mov	r6, r8
 8010fc6:	9a08      	ldr	r2, [sp, #32]
 8010fc8:	2101      	movs	r1, #1
 8010fca:	441a      	add	r2, r3
 8010fcc:	4658      	mov	r0, fp
 8010fce:	4498      	add	r8, r3
 8010fd0:	9208      	str	r2, [sp, #32]
 8010fd2:	f000 fb6b 	bl	80116ac <__i2b>
 8010fd6:	4605      	mov	r5, r0
 8010fd8:	b15e      	cbz	r6, 8010ff2 <_dtoa_r+0x74a>
 8010fda:	9b08      	ldr	r3, [sp, #32]
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	dd08      	ble.n	8010ff2 <_dtoa_r+0x74a>
 8010fe0:	42b3      	cmp	r3, r6
 8010fe2:	9a08      	ldr	r2, [sp, #32]
 8010fe4:	bfa8      	it	ge
 8010fe6:	4633      	movge	r3, r6
 8010fe8:	eba8 0803 	sub.w	r8, r8, r3
 8010fec:	1af6      	subs	r6, r6, r3
 8010fee:	1ad3      	subs	r3, r2, r3
 8010ff0:	9308      	str	r3, [sp, #32]
 8010ff2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010ff4:	b1f3      	cbz	r3, 8011034 <_dtoa_r+0x78c>
 8010ff6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	f000 80b7 	beq.w	801116c <_dtoa_r+0x8c4>
 8010ffe:	b18c      	cbz	r4, 8011024 <_dtoa_r+0x77c>
 8011000:	4629      	mov	r1, r5
 8011002:	4622      	mov	r2, r4
 8011004:	4658      	mov	r0, fp
 8011006:	f000 fc11 	bl	801182c <__pow5mult>
 801100a:	464a      	mov	r2, r9
 801100c:	4601      	mov	r1, r0
 801100e:	4605      	mov	r5, r0
 8011010:	4658      	mov	r0, fp
 8011012:	f000 fb61 	bl	80116d8 <__multiply>
 8011016:	4649      	mov	r1, r9
 8011018:	9004      	str	r0, [sp, #16]
 801101a:	4658      	mov	r0, fp
 801101c:	f000 fa92 	bl	8011544 <_Bfree>
 8011020:	9b04      	ldr	r3, [sp, #16]
 8011022:	4699      	mov	r9, r3
 8011024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011026:	1b1a      	subs	r2, r3, r4
 8011028:	d004      	beq.n	8011034 <_dtoa_r+0x78c>
 801102a:	4649      	mov	r1, r9
 801102c:	4658      	mov	r0, fp
 801102e:	f000 fbfd 	bl	801182c <__pow5mult>
 8011032:	4681      	mov	r9, r0
 8011034:	2101      	movs	r1, #1
 8011036:	4658      	mov	r0, fp
 8011038:	f000 fb38 	bl	80116ac <__i2b>
 801103c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801103e:	4604      	mov	r4, r0
 8011040:	2b00      	cmp	r3, #0
 8011042:	f000 81cf 	beq.w	80113e4 <_dtoa_r+0xb3c>
 8011046:	461a      	mov	r2, r3
 8011048:	4601      	mov	r1, r0
 801104a:	4658      	mov	r0, fp
 801104c:	f000 fbee 	bl	801182c <__pow5mult>
 8011050:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011052:	2b01      	cmp	r3, #1
 8011054:	4604      	mov	r4, r0
 8011056:	f300 8095 	bgt.w	8011184 <_dtoa_r+0x8dc>
 801105a:	9b02      	ldr	r3, [sp, #8]
 801105c:	2b00      	cmp	r3, #0
 801105e:	f040 8087 	bne.w	8011170 <_dtoa_r+0x8c8>
 8011062:	9b03      	ldr	r3, [sp, #12]
 8011064:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011068:	2b00      	cmp	r3, #0
 801106a:	f040 8089 	bne.w	8011180 <_dtoa_r+0x8d8>
 801106e:	9b03      	ldr	r3, [sp, #12]
 8011070:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011074:	0d1b      	lsrs	r3, r3, #20
 8011076:	051b      	lsls	r3, r3, #20
 8011078:	b12b      	cbz	r3, 8011086 <_dtoa_r+0x7de>
 801107a:	9b08      	ldr	r3, [sp, #32]
 801107c:	3301      	adds	r3, #1
 801107e:	9308      	str	r3, [sp, #32]
 8011080:	f108 0801 	add.w	r8, r8, #1
 8011084:	2301      	movs	r3, #1
 8011086:	930a      	str	r3, [sp, #40]	@ 0x28
 8011088:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801108a:	2b00      	cmp	r3, #0
 801108c:	f000 81b0 	beq.w	80113f0 <_dtoa_r+0xb48>
 8011090:	6923      	ldr	r3, [r4, #16]
 8011092:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011096:	6918      	ldr	r0, [r3, #16]
 8011098:	f000 fabc 	bl	8011614 <__hi0bits>
 801109c:	f1c0 0020 	rsb	r0, r0, #32
 80110a0:	9b08      	ldr	r3, [sp, #32]
 80110a2:	4418      	add	r0, r3
 80110a4:	f010 001f 	ands.w	r0, r0, #31
 80110a8:	d077      	beq.n	801119a <_dtoa_r+0x8f2>
 80110aa:	f1c0 0320 	rsb	r3, r0, #32
 80110ae:	2b04      	cmp	r3, #4
 80110b0:	dd6b      	ble.n	801118a <_dtoa_r+0x8e2>
 80110b2:	9b08      	ldr	r3, [sp, #32]
 80110b4:	f1c0 001c 	rsb	r0, r0, #28
 80110b8:	4403      	add	r3, r0
 80110ba:	4480      	add	r8, r0
 80110bc:	4406      	add	r6, r0
 80110be:	9308      	str	r3, [sp, #32]
 80110c0:	f1b8 0f00 	cmp.w	r8, #0
 80110c4:	dd05      	ble.n	80110d2 <_dtoa_r+0x82a>
 80110c6:	4649      	mov	r1, r9
 80110c8:	4642      	mov	r2, r8
 80110ca:	4658      	mov	r0, fp
 80110cc:	f000 fc08 	bl	80118e0 <__lshift>
 80110d0:	4681      	mov	r9, r0
 80110d2:	9b08      	ldr	r3, [sp, #32]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	dd05      	ble.n	80110e4 <_dtoa_r+0x83c>
 80110d8:	4621      	mov	r1, r4
 80110da:	461a      	mov	r2, r3
 80110dc:	4658      	mov	r0, fp
 80110de:	f000 fbff 	bl	80118e0 <__lshift>
 80110e2:	4604      	mov	r4, r0
 80110e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d059      	beq.n	801119e <_dtoa_r+0x8f6>
 80110ea:	4621      	mov	r1, r4
 80110ec:	4648      	mov	r0, r9
 80110ee:	f000 fc63 	bl	80119b8 <__mcmp>
 80110f2:	2800      	cmp	r0, #0
 80110f4:	da53      	bge.n	801119e <_dtoa_r+0x8f6>
 80110f6:	1e7b      	subs	r3, r7, #1
 80110f8:	9304      	str	r3, [sp, #16]
 80110fa:	4649      	mov	r1, r9
 80110fc:	2300      	movs	r3, #0
 80110fe:	220a      	movs	r2, #10
 8011100:	4658      	mov	r0, fp
 8011102:	f000 fa41 	bl	8011588 <__multadd>
 8011106:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011108:	4681      	mov	r9, r0
 801110a:	2b00      	cmp	r3, #0
 801110c:	f000 8172 	beq.w	80113f4 <_dtoa_r+0xb4c>
 8011110:	2300      	movs	r3, #0
 8011112:	4629      	mov	r1, r5
 8011114:	220a      	movs	r2, #10
 8011116:	4658      	mov	r0, fp
 8011118:	f000 fa36 	bl	8011588 <__multadd>
 801111c:	9b00      	ldr	r3, [sp, #0]
 801111e:	2b00      	cmp	r3, #0
 8011120:	4605      	mov	r5, r0
 8011122:	dc67      	bgt.n	80111f4 <_dtoa_r+0x94c>
 8011124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011126:	2b02      	cmp	r3, #2
 8011128:	dc41      	bgt.n	80111ae <_dtoa_r+0x906>
 801112a:	e063      	b.n	80111f4 <_dtoa_r+0x94c>
 801112c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801112e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011132:	e746      	b.n	8010fc2 <_dtoa_r+0x71a>
 8011134:	9b07      	ldr	r3, [sp, #28]
 8011136:	1e5c      	subs	r4, r3, #1
 8011138:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801113a:	42a3      	cmp	r3, r4
 801113c:	bfbf      	itttt	lt
 801113e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8011140:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8011142:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8011144:	1ae3      	sublt	r3, r4, r3
 8011146:	bfb4      	ite	lt
 8011148:	18d2      	addlt	r2, r2, r3
 801114a:	1b1c      	subge	r4, r3, r4
 801114c:	9b07      	ldr	r3, [sp, #28]
 801114e:	bfbc      	itt	lt
 8011150:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8011152:	2400      	movlt	r4, #0
 8011154:	2b00      	cmp	r3, #0
 8011156:	bfb5      	itete	lt
 8011158:	eba8 0603 	sublt.w	r6, r8, r3
 801115c:	9b07      	ldrge	r3, [sp, #28]
 801115e:	2300      	movlt	r3, #0
 8011160:	4646      	movge	r6, r8
 8011162:	e730      	b.n	8010fc6 <_dtoa_r+0x71e>
 8011164:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8011166:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8011168:	4646      	mov	r6, r8
 801116a:	e735      	b.n	8010fd8 <_dtoa_r+0x730>
 801116c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801116e:	e75c      	b.n	801102a <_dtoa_r+0x782>
 8011170:	2300      	movs	r3, #0
 8011172:	e788      	b.n	8011086 <_dtoa_r+0x7de>
 8011174:	3fe00000 	.word	0x3fe00000
 8011178:	40240000 	.word	0x40240000
 801117c:	40140000 	.word	0x40140000
 8011180:	9b02      	ldr	r3, [sp, #8]
 8011182:	e780      	b.n	8011086 <_dtoa_r+0x7de>
 8011184:	2300      	movs	r3, #0
 8011186:	930a      	str	r3, [sp, #40]	@ 0x28
 8011188:	e782      	b.n	8011090 <_dtoa_r+0x7e8>
 801118a:	d099      	beq.n	80110c0 <_dtoa_r+0x818>
 801118c:	9a08      	ldr	r2, [sp, #32]
 801118e:	331c      	adds	r3, #28
 8011190:	441a      	add	r2, r3
 8011192:	4498      	add	r8, r3
 8011194:	441e      	add	r6, r3
 8011196:	9208      	str	r2, [sp, #32]
 8011198:	e792      	b.n	80110c0 <_dtoa_r+0x818>
 801119a:	4603      	mov	r3, r0
 801119c:	e7f6      	b.n	801118c <_dtoa_r+0x8e4>
 801119e:	9b07      	ldr	r3, [sp, #28]
 80111a0:	9704      	str	r7, [sp, #16]
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	dc20      	bgt.n	80111e8 <_dtoa_r+0x940>
 80111a6:	9300      	str	r3, [sp, #0]
 80111a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111aa:	2b02      	cmp	r3, #2
 80111ac:	dd1e      	ble.n	80111ec <_dtoa_r+0x944>
 80111ae:	9b00      	ldr	r3, [sp, #0]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	f47f aec0 	bne.w	8010f36 <_dtoa_r+0x68e>
 80111b6:	4621      	mov	r1, r4
 80111b8:	2205      	movs	r2, #5
 80111ba:	4658      	mov	r0, fp
 80111bc:	f000 f9e4 	bl	8011588 <__multadd>
 80111c0:	4601      	mov	r1, r0
 80111c2:	4604      	mov	r4, r0
 80111c4:	4648      	mov	r0, r9
 80111c6:	f000 fbf7 	bl	80119b8 <__mcmp>
 80111ca:	2800      	cmp	r0, #0
 80111cc:	f77f aeb3 	ble.w	8010f36 <_dtoa_r+0x68e>
 80111d0:	4656      	mov	r6, sl
 80111d2:	2331      	movs	r3, #49	@ 0x31
 80111d4:	f806 3b01 	strb.w	r3, [r6], #1
 80111d8:	9b04      	ldr	r3, [sp, #16]
 80111da:	3301      	adds	r3, #1
 80111dc:	9304      	str	r3, [sp, #16]
 80111de:	e6ae      	b.n	8010f3e <_dtoa_r+0x696>
 80111e0:	9c07      	ldr	r4, [sp, #28]
 80111e2:	9704      	str	r7, [sp, #16]
 80111e4:	4625      	mov	r5, r4
 80111e6:	e7f3      	b.n	80111d0 <_dtoa_r+0x928>
 80111e8:	9b07      	ldr	r3, [sp, #28]
 80111ea:	9300      	str	r3, [sp, #0]
 80111ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	f000 8104 	beq.w	80113fc <_dtoa_r+0xb54>
 80111f4:	2e00      	cmp	r6, #0
 80111f6:	dd05      	ble.n	8011204 <_dtoa_r+0x95c>
 80111f8:	4629      	mov	r1, r5
 80111fa:	4632      	mov	r2, r6
 80111fc:	4658      	mov	r0, fp
 80111fe:	f000 fb6f 	bl	80118e0 <__lshift>
 8011202:	4605      	mov	r5, r0
 8011204:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011206:	2b00      	cmp	r3, #0
 8011208:	d05a      	beq.n	80112c0 <_dtoa_r+0xa18>
 801120a:	6869      	ldr	r1, [r5, #4]
 801120c:	4658      	mov	r0, fp
 801120e:	f000 f959 	bl	80114c4 <_Balloc>
 8011212:	4606      	mov	r6, r0
 8011214:	b928      	cbnz	r0, 8011222 <_dtoa_r+0x97a>
 8011216:	4b84      	ldr	r3, [pc, #528]	@ (8011428 <_dtoa_r+0xb80>)
 8011218:	4602      	mov	r2, r0
 801121a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801121e:	f7ff bb5a 	b.w	80108d6 <_dtoa_r+0x2e>
 8011222:	692a      	ldr	r2, [r5, #16]
 8011224:	3202      	adds	r2, #2
 8011226:	0092      	lsls	r2, r2, #2
 8011228:	f105 010c 	add.w	r1, r5, #12
 801122c:	300c      	adds	r0, #12
 801122e:	f7ff faa2 	bl	8010776 <memcpy>
 8011232:	2201      	movs	r2, #1
 8011234:	4631      	mov	r1, r6
 8011236:	4658      	mov	r0, fp
 8011238:	f000 fb52 	bl	80118e0 <__lshift>
 801123c:	f10a 0301 	add.w	r3, sl, #1
 8011240:	9307      	str	r3, [sp, #28]
 8011242:	9b00      	ldr	r3, [sp, #0]
 8011244:	4453      	add	r3, sl
 8011246:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011248:	9b02      	ldr	r3, [sp, #8]
 801124a:	f003 0301 	and.w	r3, r3, #1
 801124e:	462f      	mov	r7, r5
 8011250:	930a      	str	r3, [sp, #40]	@ 0x28
 8011252:	4605      	mov	r5, r0
 8011254:	9b07      	ldr	r3, [sp, #28]
 8011256:	4621      	mov	r1, r4
 8011258:	3b01      	subs	r3, #1
 801125a:	4648      	mov	r0, r9
 801125c:	9300      	str	r3, [sp, #0]
 801125e:	f7ff fa98 	bl	8010792 <quorem>
 8011262:	4639      	mov	r1, r7
 8011264:	9002      	str	r0, [sp, #8]
 8011266:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801126a:	4648      	mov	r0, r9
 801126c:	f000 fba4 	bl	80119b8 <__mcmp>
 8011270:	462a      	mov	r2, r5
 8011272:	9008      	str	r0, [sp, #32]
 8011274:	4621      	mov	r1, r4
 8011276:	4658      	mov	r0, fp
 8011278:	f000 fbba 	bl	80119f0 <__mdiff>
 801127c:	68c2      	ldr	r2, [r0, #12]
 801127e:	4606      	mov	r6, r0
 8011280:	bb02      	cbnz	r2, 80112c4 <_dtoa_r+0xa1c>
 8011282:	4601      	mov	r1, r0
 8011284:	4648      	mov	r0, r9
 8011286:	f000 fb97 	bl	80119b8 <__mcmp>
 801128a:	4602      	mov	r2, r0
 801128c:	4631      	mov	r1, r6
 801128e:	4658      	mov	r0, fp
 8011290:	920e      	str	r2, [sp, #56]	@ 0x38
 8011292:	f000 f957 	bl	8011544 <_Bfree>
 8011296:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011298:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801129a:	9e07      	ldr	r6, [sp, #28]
 801129c:	ea43 0102 	orr.w	r1, r3, r2
 80112a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80112a2:	4319      	orrs	r1, r3
 80112a4:	d110      	bne.n	80112c8 <_dtoa_r+0xa20>
 80112a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80112aa:	d029      	beq.n	8011300 <_dtoa_r+0xa58>
 80112ac:	9b08      	ldr	r3, [sp, #32]
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	dd02      	ble.n	80112b8 <_dtoa_r+0xa10>
 80112b2:	9b02      	ldr	r3, [sp, #8]
 80112b4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80112b8:	9b00      	ldr	r3, [sp, #0]
 80112ba:	f883 8000 	strb.w	r8, [r3]
 80112be:	e63f      	b.n	8010f40 <_dtoa_r+0x698>
 80112c0:	4628      	mov	r0, r5
 80112c2:	e7bb      	b.n	801123c <_dtoa_r+0x994>
 80112c4:	2201      	movs	r2, #1
 80112c6:	e7e1      	b.n	801128c <_dtoa_r+0x9e4>
 80112c8:	9b08      	ldr	r3, [sp, #32]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	db04      	blt.n	80112d8 <_dtoa_r+0xa30>
 80112ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80112d0:	430b      	orrs	r3, r1
 80112d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80112d4:	430b      	orrs	r3, r1
 80112d6:	d120      	bne.n	801131a <_dtoa_r+0xa72>
 80112d8:	2a00      	cmp	r2, #0
 80112da:	dded      	ble.n	80112b8 <_dtoa_r+0xa10>
 80112dc:	4649      	mov	r1, r9
 80112de:	2201      	movs	r2, #1
 80112e0:	4658      	mov	r0, fp
 80112e2:	f000 fafd 	bl	80118e0 <__lshift>
 80112e6:	4621      	mov	r1, r4
 80112e8:	4681      	mov	r9, r0
 80112ea:	f000 fb65 	bl	80119b8 <__mcmp>
 80112ee:	2800      	cmp	r0, #0
 80112f0:	dc03      	bgt.n	80112fa <_dtoa_r+0xa52>
 80112f2:	d1e1      	bne.n	80112b8 <_dtoa_r+0xa10>
 80112f4:	f018 0f01 	tst.w	r8, #1
 80112f8:	d0de      	beq.n	80112b8 <_dtoa_r+0xa10>
 80112fa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80112fe:	d1d8      	bne.n	80112b2 <_dtoa_r+0xa0a>
 8011300:	9a00      	ldr	r2, [sp, #0]
 8011302:	2339      	movs	r3, #57	@ 0x39
 8011304:	7013      	strb	r3, [r2, #0]
 8011306:	4633      	mov	r3, r6
 8011308:	461e      	mov	r6, r3
 801130a:	3b01      	subs	r3, #1
 801130c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011310:	2a39      	cmp	r2, #57	@ 0x39
 8011312:	d052      	beq.n	80113ba <_dtoa_r+0xb12>
 8011314:	3201      	adds	r2, #1
 8011316:	701a      	strb	r2, [r3, #0]
 8011318:	e612      	b.n	8010f40 <_dtoa_r+0x698>
 801131a:	2a00      	cmp	r2, #0
 801131c:	dd07      	ble.n	801132e <_dtoa_r+0xa86>
 801131e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8011322:	d0ed      	beq.n	8011300 <_dtoa_r+0xa58>
 8011324:	9a00      	ldr	r2, [sp, #0]
 8011326:	f108 0301 	add.w	r3, r8, #1
 801132a:	7013      	strb	r3, [r2, #0]
 801132c:	e608      	b.n	8010f40 <_dtoa_r+0x698>
 801132e:	9b07      	ldr	r3, [sp, #28]
 8011330:	9a07      	ldr	r2, [sp, #28]
 8011332:	f803 8c01 	strb.w	r8, [r3, #-1]
 8011336:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011338:	4293      	cmp	r3, r2
 801133a:	d028      	beq.n	801138e <_dtoa_r+0xae6>
 801133c:	4649      	mov	r1, r9
 801133e:	2300      	movs	r3, #0
 8011340:	220a      	movs	r2, #10
 8011342:	4658      	mov	r0, fp
 8011344:	f000 f920 	bl	8011588 <__multadd>
 8011348:	42af      	cmp	r7, r5
 801134a:	4681      	mov	r9, r0
 801134c:	f04f 0300 	mov.w	r3, #0
 8011350:	f04f 020a 	mov.w	r2, #10
 8011354:	4639      	mov	r1, r7
 8011356:	4658      	mov	r0, fp
 8011358:	d107      	bne.n	801136a <_dtoa_r+0xac2>
 801135a:	f000 f915 	bl	8011588 <__multadd>
 801135e:	4607      	mov	r7, r0
 8011360:	4605      	mov	r5, r0
 8011362:	9b07      	ldr	r3, [sp, #28]
 8011364:	3301      	adds	r3, #1
 8011366:	9307      	str	r3, [sp, #28]
 8011368:	e774      	b.n	8011254 <_dtoa_r+0x9ac>
 801136a:	f000 f90d 	bl	8011588 <__multadd>
 801136e:	4629      	mov	r1, r5
 8011370:	4607      	mov	r7, r0
 8011372:	2300      	movs	r3, #0
 8011374:	220a      	movs	r2, #10
 8011376:	4658      	mov	r0, fp
 8011378:	f000 f906 	bl	8011588 <__multadd>
 801137c:	4605      	mov	r5, r0
 801137e:	e7f0      	b.n	8011362 <_dtoa_r+0xaba>
 8011380:	9b00      	ldr	r3, [sp, #0]
 8011382:	2b00      	cmp	r3, #0
 8011384:	bfcc      	ite	gt
 8011386:	461e      	movgt	r6, r3
 8011388:	2601      	movle	r6, #1
 801138a:	4456      	add	r6, sl
 801138c:	2700      	movs	r7, #0
 801138e:	4649      	mov	r1, r9
 8011390:	2201      	movs	r2, #1
 8011392:	4658      	mov	r0, fp
 8011394:	f000 faa4 	bl	80118e0 <__lshift>
 8011398:	4621      	mov	r1, r4
 801139a:	4681      	mov	r9, r0
 801139c:	f000 fb0c 	bl	80119b8 <__mcmp>
 80113a0:	2800      	cmp	r0, #0
 80113a2:	dcb0      	bgt.n	8011306 <_dtoa_r+0xa5e>
 80113a4:	d102      	bne.n	80113ac <_dtoa_r+0xb04>
 80113a6:	f018 0f01 	tst.w	r8, #1
 80113aa:	d1ac      	bne.n	8011306 <_dtoa_r+0xa5e>
 80113ac:	4633      	mov	r3, r6
 80113ae:	461e      	mov	r6, r3
 80113b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80113b4:	2a30      	cmp	r2, #48	@ 0x30
 80113b6:	d0fa      	beq.n	80113ae <_dtoa_r+0xb06>
 80113b8:	e5c2      	b.n	8010f40 <_dtoa_r+0x698>
 80113ba:	459a      	cmp	sl, r3
 80113bc:	d1a4      	bne.n	8011308 <_dtoa_r+0xa60>
 80113be:	9b04      	ldr	r3, [sp, #16]
 80113c0:	3301      	adds	r3, #1
 80113c2:	9304      	str	r3, [sp, #16]
 80113c4:	2331      	movs	r3, #49	@ 0x31
 80113c6:	f88a 3000 	strb.w	r3, [sl]
 80113ca:	e5b9      	b.n	8010f40 <_dtoa_r+0x698>
 80113cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80113ce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801142c <_dtoa_r+0xb84>
 80113d2:	b11b      	cbz	r3, 80113dc <_dtoa_r+0xb34>
 80113d4:	f10a 0308 	add.w	r3, sl, #8
 80113d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80113da:	6013      	str	r3, [r2, #0]
 80113dc:	4650      	mov	r0, sl
 80113de:	b019      	add	sp, #100	@ 0x64
 80113e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113e6:	2b01      	cmp	r3, #1
 80113e8:	f77f ae37 	ble.w	801105a <_dtoa_r+0x7b2>
 80113ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80113ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80113f0:	2001      	movs	r0, #1
 80113f2:	e655      	b.n	80110a0 <_dtoa_r+0x7f8>
 80113f4:	9b00      	ldr	r3, [sp, #0]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	f77f aed6 	ble.w	80111a8 <_dtoa_r+0x900>
 80113fc:	4656      	mov	r6, sl
 80113fe:	4621      	mov	r1, r4
 8011400:	4648      	mov	r0, r9
 8011402:	f7ff f9c6 	bl	8010792 <quorem>
 8011406:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801140a:	f806 8b01 	strb.w	r8, [r6], #1
 801140e:	9b00      	ldr	r3, [sp, #0]
 8011410:	eba6 020a 	sub.w	r2, r6, sl
 8011414:	4293      	cmp	r3, r2
 8011416:	ddb3      	ble.n	8011380 <_dtoa_r+0xad8>
 8011418:	4649      	mov	r1, r9
 801141a:	2300      	movs	r3, #0
 801141c:	220a      	movs	r2, #10
 801141e:	4658      	mov	r0, fp
 8011420:	f000 f8b2 	bl	8011588 <__multadd>
 8011424:	4681      	mov	r9, r0
 8011426:	e7ea      	b.n	80113fe <_dtoa_r+0xb56>
 8011428:	08017c80 	.word	0x08017c80
 801142c:	08017c04 	.word	0x08017c04

08011430 <_free_r>:
 8011430:	b538      	push	{r3, r4, r5, lr}
 8011432:	4605      	mov	r5, r0
 8011434:	2900      	cmp	r1, #0
 8011436:	d041      	beq.n	80114bc <_free_r+0x8c>
 8011438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801143c:	1f0c      	subs	r4, r1, #4
 801143e:	2b00      	cmp	r3, #0
 8011440:	bfb8      	it	lt
 8011442:	18e4      	addlt	r4, r4, r3
 8011444:	f7fe fb6a 	bl	800fb1c <__malloc_lock>
 8011448:	4a1d      	ldr	r2, [pc, #116]	@ (80114c0 <_free_r+0x90>)
 801144a:	6813      	ldr	r3, [r2, #0]
 801144c:	b933      	cbnz	r3, 801145c <_free_r+0x2c>
 801144e:	6063      	str	r3, [r4, #4]
 8011450:	6014      	str	r4, [r2, #0]
 8011452:	4628      	mov	r0, r5
 8011454:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011458:	f7fe bb66 	b.w	800fb28 <__malloc_unlock>
 801145c:	42a3      	cmp	r3, r4
 801145e:	d908      	bls.n	8011472 <_free_r+0x42>
 8011460:	6820      	ldr	r0, [r4, #0]
 8011462:	1821      	adds	r1, r4, r0
 8011464:	428b      	cmp	r3, r1
 8011466:	bf01      	itttt	eq
 8011468:	6819      	ldreq	r1, [r3, #0]
 801146a:	685b      	ldreq	r3, [r3, #4]
 801146c:	1809      	addeq	r1, r1, r0
 801146e:	6021      	streq	r1, [r4, #0]
 8011470:	e7ed      	b.n	801144e <_free_r+0x1e>
 8011472:	461a      	mov	r2, r3
 8011474:	685b      	ldr	r3, [r3, #4]
 8011476:	b10b      	cbz	r3, 801147c <_free_r+0x4c>
 8011478:	42a3      	cmp	r3, r4
 801147a:	d9fa      	bls.n	8011472 <_free_r+0x42>
 801147c:	6811      	ldr	r1, [r2, #0]
 801147e:	1850      	adds	r0, r2, r1
 8011480:	42a0      	cmp	r0, r4
 8011482:	d10b      	bne.n	801149c <_free_r+0x6c>
 8011484:	6820      	ldr	r0, [r4, #0]
 8011486:	4401      	add	r1, r0
 8011488:	1850      	adds	r0, r2, r1
 801148a:	4283      	cmp	r3, r0
 801148c:	6011      	str	r1, [r2, #0]
 801148e:	d1e0      	bne.n	8011452 <_free_r+0x22>
 8011490:	6818      	ldr	r0, [r3, #0]
 8011492:	685b      	ldr	r3, [r3, #4]
 8011494:	6053      	str	r3, [r2, #4]
 8011496:	4408      	add	r0, r1
 8011498:	6010      	str	r0, [r2, #0]
 801149a:	e7da      	b.n	8011452 <_free_r+0x22>
 801149c:	d902      	bls.n	80114a4 <_free_r+0x74>
 801149e:	230c      	movs	r3, #12
 80114a0:	602b      	str	r3, [r5, #0]
 80114a2:	e7d6      	b.n	8011452 <_free_r+0x22>
 80114a4:	6820      	ldr	r0, [r4, #0]
 80114a6:	1821      	adds	r1, r4, r0
 80114a8:	428b      	cmp	r3, r1
 80114aa:	bf04      	itt	eq
 80114ac:	6819      	ldreq	r1, [r3, #0]
 80114ae:	685b      	ldreq	r3, [r3, #4]
 80114b0:	6063      	str	r3, [r4, #4]
 80114b2:	bf04      	itt	eq
 80114b4:	1809      	addeq	r1, r1, r0
 80114b6:	6021      	streq	r1, [r4, #0]
 80114b8:	6054      	str	r4, [r2, #4]
 80114ba:	e7ca      	b.n	8011452 <_free_r+0x22>
 80114bc:	bd38      	pop	{r3, r4, r5, pc}
 80114be:	bf00      	nop
 80114c0:	20000aac 	.word	0x20000aac

080114c4 <_Balloc>:
 80114c4:	b570      	push	{r4, r5, r6, lr}
 80114c6:	69c6      	ldr	r6, [r0, #28]
 80114c8:	4604      	mov	r4, r0
 80114ca:	460d      	mov	r5, r1
 80114cc:	b976      	cbnz	r6, 80114ec <_Balloc+0x28>
 80114ce:	2010      	movs	r0, #16
 80114d0:	f7fe fa7a 	bl	800f9c8 <malloc>
 80114d4:	4602      	mov	r2, r0
 80114d6:	61e0      	str	r0, [r4, #28]
 80114d8:	b920      	cbnz	r0, 80114e4 <_Balloc+0x20>
 80114da:	4b18      	ldr	r3, [pc, #96]	@ (801153c <_Balloc+0x78>)
 80114dc:	4818      	ldr	r0, [pc, #96]	@ (8011540 <_Balloc+0x7c>)
 80114de:	216b      	movs	r1, #107	@ 0x6b
 80114e0:	f000 ff66 	bl	80123b0 <__assert_func>
 80114e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80114e8:	6006      	str	r6, [r0, #0]
 80114ea:	60c6      	str	r6, [r0, #12]
 80114ec:	69e6      	ldr	r6, [r4, #28]
 80114ee:	68f3      	ldr	r3, [r6, #12]
 80114f0:	b183      	cbz	r3, 8011514 <_Balloc+0x50>
 80114f2:	69e3      	ldr	r3, [r4, #28]
 80114f4:	68db      	ldr	r3, [r3, #12]
 80114f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80114fa:	b9b8      	cbnz	r0, 801152c <_Balloc+0x68>
 80114fc:	2101      	movs	r1, #1
 80114fe:	fa01 f605 	lsl.w	r6, r1, r5
 8011502:	1d72      	adds	r2, r6, #5
 8011504:	0092      	lsls	r2, r2, #2
 8011506:	4620      	mov	r0, r4
 8011508:	f000 ff70 	bl	80123ec <_calloc_r>
 801150c:	b160      	cbz	r0, 8011528 <_Balloc+0x64>
 801150e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011512:	e00e      	b.n	8011532 <_Balloc+0x6e>
 8011514:	2221      	movs	r2, #33	@ 0x21
 8011516:	2104      	movs	r1, #4
 8011518:	4620      	mov	r0, r4
 801151a:	f000 ff67 	bl	80123ec <_calloc_r>
 801151e:	69e3      	ldr	r3, [r4, #28]
 8011520:	60f0      	str	r0, [r6, #12]
 8011522:	68db      	ldr	r3, [r3, #12]
 8011524:	2b00      	cmp	r3, #0
 8011526:	d1e4      	bne.n	80114f2 <_Balloc+0x2e>
 8011528:	2000      	movs	r0, #0
 801152a:	bd70      	pop	{r4, r5, r6, pc}
 801152c:	6802      	ldr	r2, [r0, #0]
 801152e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011532:	2300      	movs	r3, #0
 8011534:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011538:	e7f7      	b.n	801152a <_Balloc+0x66>
 801153a:	bf00      	nop
 801153c:	08017c11 	.word	0x08017c11
 8011540:	08017c91 	.word	0x08017c91

08011544 <_Bfree>:
 8011544:	b570      	push	{r4, r5, r6, lr}
 8011546:	69c6      	ldr	r6, [r0, #28]
 8011548:	4605      	mov	r5, r0
 801154a:	460c      	mov	r4, r1
 801154c:	b976      	cbnz	r6, 801156c <_Bfree+0x28>
 801154e:	2010      	movs	r0, #16
 8011550:	f7fe fa3a 	bl	800f9c8 <malloc>
 8011554:	4602      	mov	r2, r0
 8011556:	61e8      	str	r0, [r5, #28]
 8011558:	b920      	cbnz	r0, 8011564 <_Bfree+0x20>
 801155a:	4b09      	ldr	r3, [pc, #36]	@ (8011580 <_Bfree+0x3c>)
 801155c:	4809      	ldr	r0, [pc, #36]	@ (8011584 <_Bfree+0x40>)
 801155e:	218f      	movs	r1, #143	@ 0x8f
 8011560:	f000 ff26 	bl	80123b0 <__assert_func>
 8011564:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011568:	6006      	str	r6, [r0, #0]
 801156a:	60c6      	str	r6, [r0, #12]
 801156c:	b13c      	cbz	r4, 801157e <_Bfree+0x3a>
 801156e:	69eb      	ldr	r3, [r5, #28]
 8011570:	6862      	ldr	r2, [r4, #4]
 8011572:	68db      	ldr	r3, [r3, #12]
 8011574:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011578:	6021      	str	r1, [r4, #0]
 801157a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801157e:	bd70      	pop	{r4, r5, r6, pc}
 8011580:	08017c11 	.word	0x08017c11
 8011584:	08017c91 	.word	0x08017c91

08011588 <__multadd>:
 8011588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801158c:	690d      	ldr	r5, [r1, #16]
 801158e:	4607      	mov	r7, r0
 8011590:	460c      	mov	r4, r1
 8011592:	461e      	mov	r6, r3
 8011594:	f101 0c14 	add.w	ip, r1, #20
 8011598:	2000      	movs	r0, #0
 801159a:	f8dc 3000 	ldr.w	r3, [ip]
 801159e:	b299      	uxth	r1, r3
 80115a0:	fb02 6101 	mla	r1, r2, r1, r6
 80115a4:	0c1e      	lsrs	r6, r3, #16
 80115a6:	0c0b      	lsrs	r3, r1, #16
 80115a8:	fb02 3306 	mla	r3, r2, r6, r3
 80115ac:	b289      	uxth	r1, r1
 80115ae:	3001      	adds	r0, #1
 80115b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80115b4:	4285      	cmp	r5, r0
 80115b6:	f84c 1b04 	str.w	r1, [ip], #4
 80115ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80115be:	dcec      	bgt.n	801159a <__multadd+0x12>
 80115c0:	b30e      	cbz	r6, 8011606 <__multadd+0x7e>
 80115c2:	68a3      	ldr	r3, [r4, #8]
 80115c4:	42ab      	cmp	r3, r5
 80115c6:	dc19      	bgt.n	80115fc <__multadd+0x74>
 80115c8:	6861      	ldr	r1, [r4, #4]
 80115ca:	4638      	mov	r0, r7
 80115cc:	3101      	adds	r1, #1
 80115ce:	f7ff ff79 	bl	80114c4 <_Balloc>
 80115d2:	4680      	mov	r8, r0
 80115d4:	b928      	cbnz	r0, 80115e2 <__multadd+0x5a>
 80115d6:	4602      	mov	r2, r0
 80115d8:	4b0c      	ldr	r3, [pc, #48]	@ (801160c <__multadd+0x84>)
 80115da:	480d      	ldr	r0, [pc, #52]	@ (8011610 <__multadd+0x88>)
 80115dc:	21ba      	movs	r1, #186	@ 0xba
 80115de:	f000 fee7 	bl	80123b0 <__assert_func>
 80115e2:	6922      	ldr	r2, [r4, #16]
 80115e4:	3202      	adds	r2, #2
 80115e6:	f104 010c 	add.w	r1, r4, #12
 80115ea:	0092      	lsls	r2, r2, #2
 80115ec:	300c      	adds	r0, #12
 80115ee:	f7ff f8c2 	bl	8010776 <memcpy>
 80115f2:	4621      	mov	r1, r4
 80115f4:	4638      	mov	r0, r7
 80115f6:	f7ff ffa5 	bl	8011544 <_Bfree>
 80115fa:	4644      	mov	r4, r8
 80115fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011600:	3501      	adds	r5, #1
 8011602:	615e      	str	r6, [r3, #20]
 8011604:	6125      	str	r5, [r4, #16]
 8011606:	4620      	mov	r0, r4
 8011608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801160c:	08017c80 	.word	0x08017c80
 8011610:	08017c91 	.word	0x08017c91

08011614 <__hi0bits>:
 8011614:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011618:	4603      	mov	r3, r0
 801161a:	bf36      	itet	cc
 801161c:	0403      	lslcc	r3, r0, #16
 801161e:	2000      	movcs	r0, #0
 8011620:	2010      	movcc	r0, #16
 8011622:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011626:	bf3c      	itt	cc
 8011628:	021b      	lslcc	r3, r3, #8
 801162a:	3008      	addcc	r0, #8
 801162c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011630:	bf3c      	itt	cc
 8011632:	011b      	lslcc	r3, r3, #4
 8011634:	3004      	addcc	r0, #4
 8011636:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801163a:	bf3c      	itt	cc
 801163c:	009b      	lslcc	r3, r3, #2
 801163e:	3002      	addcc	r0, #2
 8011640:	2b00      	cmp	r3, #0
 8011642:	db05      	blt.n	8011650 <__hi0bits+0x3c>
 8011644:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011648:	f100 0001 	add.w	r0, r0, #1
 801164c:	bf08      	it	eq
 801164e:	2020      	moveq	r0, #32
 8011650:	4770      	bx	lr

08011652 <__lo0bits>:
 8011652:	6803      	ldr	r3, [r0, #0]
 8011654:	4602      	mov	r2, r0
 8011656:	f013 0007 	ands.w	r0, r3, #7
 801165a:	d00b      	beq.n	8011674 <__lo0bits+0x22>
 801165c:	07d9      	lsls	r1, r3, #31
 801165e:	d421      	bmi.n	80116a4 <__lo0bits+0x52>
 8011660:	0798      	lsls	r0, r3, #30
 8011662:	bf49      	itett	mi
 8011664:	085b      	lsrmi	r3, r3, #1
 8011666:	089b      	lsrpl	r3, r3, #2
 8011668:	2001      	movmi	r0, #1
 801166a:	6013      	strmi	r3, [r2, #0]
 801166c:	bf5c      	itt	pl
 801166e:	6013      	strpl	r3, [r2, #0]
 8011670:	2002      	movpl	r0, #2
 8011672:	4770      	bx	lr
 8011674:	b299      	uxth	r1, r3
 8011676:	b909      	cbnz	r1, 801167c <__lo0bits+0x2a>
 8011678:	0c1b      	lsrs	r3, r3, #16
 801167a:	2010      	movs	r0, #16
 801167c:	b2d9      	uxtb	r1, r3
 801167e:	b909      	cbnz	r1, 8011684 <__lo0bits+0x32>
 8011680:	3008      	adds	r0, #8
 8011682:	0a1b      	lsrs	r3, r3, #8
 8011684:	0719      	lsls	r1, r3, #28
 8011686:	bf04      	itt	eq
 8011688:	091b      	lsreq	r3, r3, #4
 801168a:	3004      	addeq	r0, #4
 801168c:	0799      	lsls	r1, r3, #30
 801168e:	bf04      	itt	eq
 8011690:	089b      	lsreq	r3, r3, #2
 8011692:	3002      	addeq	r0, #2
 8011694:	07d9      	lsls	r1, r3, #31
 8011696:	d403      	bmi.n	80116a0 <__lo0bits+0x4e>
 8011698:	085b      	lsrs	r3, r3, #1
 801169a:	f100 0001 	add.w	r0, r0, #1
 801169e:	d003      	beq.n	80116a8 <__lo0bits+0x56>
 80116a0:	6013      	str	r3, [r2, #0]
 80116a2:	4770      	bx	lr
 80116a4:	2000      	movs	r0, #0
 80116a6:	4770      	bx	lr
 80116a8:	2020      	movs	r0, #32
 80116aa:	4770      	bx	lr

080116ac <__i2b>:
 80116ac:	b510      	push	{r4, lr}
 80116ae:	460c      	mov	r4, r1
 80116b0:	2101      	movs	r1, #1
 80116b2:	f7ff ff07 	bl	80114c4 <_Balloc>
 80116b6:	4602      	mov	r2, r0
 80116b8:	b928      	cbnz	r0, 80116c6 <__i2b+0x1a>
 80116ba:	4b05      	ldr	r3, [pc, #20]	@ (80116d0 <__i2b+0x24>)
 80116bc:	4805      	ldr	r0, [pc, #20]	@ (80116d4 <__i2b+0x28>)
 80116be:	f240 1145 	movw	r1, #325	@ 0x145
 80116c2:	f000 fe75 	bl	80123b0 <__assert_func>
 80116c6:	2301      	movs	r3, #1
 80116c8:	6144      	str	r4, [r0, #20]
 80116ca:	6103      	str	r3, [r0, #16]
 80116cc:	bd10      	pop	{r4, pc}
 80116ce:	bf00      	nop
 80116d0:	08017c80 	.word	0x08017c80
 80116d4:	08017c91 	.word	0x08017c91

080116d8 <__multiply>:
 80116d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116dc:	4614      	mov	r4, r2
 80116de:	690a      	ldr	r2, [r1, #16]
 80116e0:	6923      	ldr	r3, [r4, #16]
 80116e2:	429a      	cmp	r2, r3
 80116e4:	bfa8      	it	ge
 80116e6:	4623      	movge	r3, r4
 80116e8:	460f      	mov	r7, r1
 80116ea:	bfa4      	itt	ge
 80116ec:	460c      	movge	r4, r1
 80116ee:	461f      	movge	r7, r3
 80116f0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80116f4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80116f8:	68a3      	ldr	r3, [r4, #8]
 80116fa:	6861      	ldr	r1, [r4, #4]
 80116fc:	eb0a 0609 	add.w	r6, sl, r9
 8011700:	42b3      	cmp	r3, r6
 8011702:	b085      	sub	sp, #20
 8011704:	bfb8      	it	lt
 8011706:	3101      	addlt	r1, #1
 8011708:	f7ff fedc 	bl	80114c4 <_Balloc>
 801170c:	b930      	cbnz	r0, 801171c <__multiply+0x44>
 801170e:	4602      	mov	r2, r0
 8011710:	4b44      	ldr	r3, [pc, #272]	@ (8011824 <__multiply+0x14c>)
 8011712:	4845      	ldr	r0, [pc, #276]	@ (8011828 <__multiply+0x150>)
 8011714:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011718:	f000 fe4a 	bl	80123b0 <__assert_func>
 801171c:	f100 0514 	add.w	r5, r0, #20
 8011720:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011724:	462b      	mov	r3, r5
 8011726:	2200      	movs	r2, #0
 8011728:	4543      	cmp	r3, r8
 801172a:	d321      	bcc.n	8011770 <__multiply+0x98>
 801172c:	f107 0114 	add.w	r1, r7, #20
 8011730:	f104 0214 	add.w	r2, r4, #20
 8011734:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011738:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801173c:	9302      	str	r3, [sp, #8]
 801173e:	1b13      	subs	r3, r2, r4
 8011740:	3b15      	subs	r3, #21
 8011742:	f023 0303 	bic.w	r3, r3, #3
 8011746:	3304      	adds	r3, #4
 8011748:	f104 0715 	add.w	r7, r4, #21
 801174c:	42ba      	cmp	r2, r7
 801174e:	bf38      	it	cc
 8011750:	2304      	movcc	r3, #4
 8011752:	9301      	str	r3, [sp, #4]
 8011754:	9b02      	ldr	r3, [sp, #8]
 8011756:	9103      	str	r1, [sp, #12]
 8011758:	428b      	cmp	r3, r1
 801175a:	d80c      	bhi.n	8011776 <__multiply+0x9e>
 801175c:	2e00      	cmp	r6, #0
 801175e:	dd03      	ble.n	8011768 <__multiply+0x90>
 8011760:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011764:	2b00      	cmp	r3, #0
 8011766:	d05b      	beq.n	8011820 <__multiply+0x148>
 8011768:	6106      	str	r6, [r0, #16]
 801176a:	b005      	add	sp, #20
 801176c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011770:	f843 2b04 	str.w	r2, [r3], #4
 8011774:	e7d8      	b.n	8011728 <__multiply+0x50>
 8011776:	f8b1 a000 	ldrh.w	sl, [r1]
 801177a:	f1ba 0f00 	cmp.w	sl, #0
 801177e:	d024      	beq.n	80117ca <__multiply+0xf2>
 8011780:	f104 0e14 	add.w	lr, r4, #20
 8011784:	46a9      	mov	r9, r5
 8011786:	f04f 0c00 	mov.w	ip, #0
 801178a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801178e:	f8d9 3000 	ldr.w	r3, [r9]
 8011792:	fa1f fb87 	uxth.w	fp, r7
 8011796:	b29b      	uxth	r3, r3
 8011798:	fb0a 330b 	mla	r3, sl, fp, r3
 801179c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80117a0:	f8d9 7000 	ldr.w	r7, [r9]
 80117a4:	4463      	add	r3, ip
 80117a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80117aa:	fb0a c70b 	mla	r7, sl, fp, ip
 80117ae:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80117b2:	b29b      	uxth	r3, r3
 80117b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80117b8:	4572      	cmp	r2, lr
 80117ba:	f849 3b04 	str.w	r3, [r9], #4
 80117be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80117c2:	d8e2      	bhi.n	801178a <__multiply+0xb2>
 80117c4:	9b01      	ldr	r3, [sp, #4]
 80117c6:	f845 c003 	str.w	ip, [r5, r3]
 80117ca:	9b03      	ldr	r3, [sp, #12]
 80117cc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80117d0:	3104      	adds	r1, #4
 80117d2:	f1b9 0f00 	cmp.w	r9, #0
 80117d6:	d021      	beq.n	801181c <__multiply+0x144>
 80117d8:	682b      	ldr	r3, [r5, #0]
 80117da:	f104 0c14 	add.w	ip, r4, #20
 80117de:	46ae      	mov	lr, r5
 80117e0:	f04f 0a00 	mov.w	sl, #0
 80117e4:	f8bc b000 	ldrh.w	fp, [ip]
 80117e8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80117ec:	fb09 770b 	mla	r7, r9, fp, r7
 80117f0:	4457      	add	r7, sl
 80117f2:	b29b      	uxth	r3, r3
 80117f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80117f8:	f84e 3b04 	str.w	r3, [lr], #4
 80117fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011800:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011804:	f8be 3000 	ldrh.w	r3, [lr]
 8011808:	fb09 330a 	mla	r3, r9, sl, r3
 801180c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011810:	4562      	cmp	r2, ip
 8011812:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011816:	d8e5      	bhi.n	80117e4 <__multiply+0x10c>
 8011818:	9f01      	ldr	r7, [sp, #4]
 801181a:	51eb      	str	r3, [r5, r7]
 801181c:	3504      	adds	r5, #4
 801181e:	e799      	b.n	8011754 <__multiply+0x7c>
 8011820:	3e01      	subs	r6, #1
 8011822:	e79b      	b.n	801175c <__multiply+0x84>
 8011824:	08017c80 	.word	0x08017c80
 8011828:	08017c91 	.word	0x08017c91

0801182c <__pow5mult>:
 801182c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011830:	4615      	mov	r5, r2
 8011832:	f012 0203 	ands.w	r2, r2, #3
 8011836:	4607      	mov	r7, r0
 8011838:	460e      	mov	r6, r1
 801183a:	d007      	beq.n	801184c <__pow5mult+0x20>
 801183c:	4c25      	ldr	r4, [pc, #148]	@ (80118d4 <__pow5mult+0xa8>)
 801183e:	3a01      	subs	r2, #1
 8011840:	2300      	movs	r3, #0
 8011842:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011846:	f7ff fe9f 	bl	8011588 <__multadd>
 801184a:	4606      	mov	r6, r0
 801184c:	10ad      	asrs	r5, r5, #2
 801184e:	d03d      	beq.n	80118cc <__pow5mult+0xa0>
 8011850:	69fc      	ldr	r4, [r7, #28]
 8011852:	b97c      	cbnz	r4, 8011874 <__pow5mult+0x48>
 8011854:	2010      	movs	r0, #16
 8011856:	f7fe f8b7 	bl	800f9c8 <malloc>
 801185a:	4602      	mov	r2, r0
 801185c:	61f8      	str	r0, [r7, #28]
 801185e:	b928      	cbnz	r0, 801186c <__pow5mult+0x40>
 8011860:	4b1d      	ldr	r3, [pc, #116]	@ (80118d8 <__pow5mult+0xac>)
 8011862:	481e      	ldr	r0, [pc, #120]	@ (80118dc <__pow5mult+0xb0>)
 8011864:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011868:	f000 fda2 	bl	80123b0 <__assert_func>
 801186c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011870:	6004      	str	r4, [r0, #0]
 8011872:	60c4      	str	r4, [r0, #12]
 8011874:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011878:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801187c:	b94c      	cbnz	r4, 8011892 <__pow5mult+0x66>
 801187e:	f240 2171 	movw	r1, #625	@ 0x271
 8011882:	4638      	mov	r0, r7
 8011884:	f7ff ff12 	bl	80116ac <__i2b>
 8011888:	2300      	movs	r3, #0
 801188a:	f8c8 0008 	str.w	r0, [r8, #8]
 801188e:	4604      	mov	r4, r0
 8011890:	6003      	str	r3, [r0, #0]
 8011892:	f04f 0900 	mov.w	r9, #0
 8011896:	07eb      	lsls	r3, r5, #31
 8011898:	d50a      	bpl.n	80118b0 <__pow5mult+0x84>
 801189a:	4631      	mov	r1, r6
 801189c:	4622      	mov	r2, r4
 801189e:	4638      	mov	r0, r7
 80118a0:	f7ff ff1a 	bl	80116d8 <__multiply>
 80118a4:	4631      	mov	r1, r6
 80118a6:	4680      	mov	r8, r0
 80118a8:	4638      	mov	r0, r7
 80118aa:	f7ff fe4b 	bl	8011544 <_Bfree>
 80118ae:	4646      	mov	r6, r8
 80118b0:	106d      	asrs	r5, r5, #1
 80118b2:	d00b      	beq.n	80118cc <__pow5mult+0xa0>
 80118b4:	6820      	ldr	r0, [r4, #0]
 80118b6:	b938      	cbnz	r0, 80118c8 <__pow5mult+0x9c>
 80118b8:	4622      	mov	r2, r4
 80118ba:	4621      	mov	r1, r4
 80118bc:	4638      	mov	r0, r7
 80118be:	f7ff ff0b 	bl	80116d8 <__multiply>
 80118c2:	6020      	str	r0, [r4, #0]
 80118c4:	f8c0 9000 	str.w	r9, [r0]
 80118c8:	4604      	mov	r4, r0
 80118ca:	e7e4      	b.n	8011896 <__pow5mult+0x6a>
 80118cc:	4630      	mov	r0, r6
 80118ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80118d2:	bf00      	nop
 80118d4:	08017cec 	.word	0x08017cec
 80118d8:	08017c11 	.word	0x08017c11
 80118dc:	08017c91 	.word	0x08017c91

080118e0 <__lshift>:
 80118e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80118e4:	460c      	mov	r4, r1
 80118e6:	6849      	ldr	r1, [r1, #4]
 80118e8:	6923      	ldr	r3, [r4, #16]
 80118ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80118ee:	68a3      	ldr	r3, [r4, #8]
 80118f0:	4607      	mov	r7, r0
 80118f2:	4691      	mov	r9, r2
 80118f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80118f8:	f108 0601 	add.w	r6, r8, #1
 80118fc:	42b3      	cmp	r3, r6
 80118fe:	db0b      	blt.n	8011918 <__lshift+0x38>
 8011900:	4638      	mov	r0, r7
 8011902:	f7ff fddf 	bl	80114c4 <_Balloc>
 8011906:	4605      	mov	r5, r0
 8011908:	b948      	cbnz	r0, 801191e <__lshift+0x3e>
 801190a:	4602      	mov	r2, r0
 801190c:	4b28      	ldr	r3, [pc, #160]	@ (80119b0 <__lshift+0xd0>)
 801190e:	4829      	ldr	r0, [pc, #164]	@ (80119b4 <__lshift+0xd4>)
 8011910:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011914:	f000 fd4c 	bl	80123b0 <__assert_func>
 8011918:	3101      	adds	r1, #1
 801191a:	005b      	lsls	r3, r3, #1
 801191c:	e7ee      	b.n	80118fc <__lshift+0x1c>
 801191e:	2300      	movs	r3, #0
 8011920:	f100 0114 	add.w	r1, r0, #20
 8011924:	f100 0210 	add.w	r2, r0, #16
 8011928:	4618      	mov	r0, r3
 801192a:	4553      	cmp	r3, sl
 801192c:	db33      	blt.n	8011996 <__lshift+0xb6>
 801192e:	6920      	ldr	r0, [r4, #16]
 8011930:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011934:	f104 0314 	add.w	r3, r4, #20
 8011938:	f019 091f 	ands.w	r9, r9, #31
 801193c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011940:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011944:	d02b      	beq.n	801199e <__lshift+0xbe>
 8011946:	f1c9 0e20 	rsb	lr, r9, #32
 801194a:	468a      	mov	sl, r1
 801194c:	2200      	movs	r2, #0
 801194e:	6818      	ldr	r0, [r3, #0]
 8011950:	fa00 f009 	lsl.w	r0, r0, r9
 8011954:	4310      	orrs	r0, r2
 8011956:	f84a 0b04 	str.w	r0, [sl], #4
 801195a:	f853 2b04 	ldr.w	r2, [r3], #4
 801195e:	459c      	cmp	ip, r3
 8011960:	fa22 f20e 	lsr.w	r2, r2, lr
 8011964:	d8f3      	bhi.n	801194e <__lshift+0x6e>
 8011966:	ebac 0304 	sub.w	r3, ip, r4
 801196a:	3b15      	subs	r3, #21
 801196c:	f023 0303 	bic.w	r3, r3, #3
 8011970:	3304      	adds	r3, #4
 8011972:	f104 0015 	add.w	r0, r4, #21
 8011976:	4584      	cmp	ip, r0
 8011978:	bf38      	it	cc
 801197a:	2304      	movcc	r3, #4
 801197c:	50ca      	str	r2, [r1, r3]
 801197e:	b10a      	cbz	r2, 8011984 <__lshift+0xa4>
 8011980:	f108 0602 	add.w	r6, r8, #2
 8011984:	3e01      	subs	r6, #1
 8011986:	4638      	mov	r0, r7
 8011988:	612e      	str	r6, [r5, #16]
 801198a:	4621      	mov	r1, r4
 801198c:	f7ff fdda 	bl	8011544 <_Bfree>
 8011990:	4628      	mov	r0, r5
 8011992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011996:	f842 0f04 	str.w	r0, [r2, #4]!
 801199a:	3301      	adds	r3, #1
 801199c:	e7c5      	b.n	801192a <__lshift+0x4a>
 801199e:	3904      	subs	r1, #4
 80119a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80119a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80119a8:	459c      	cmp	ip, r3
 80119aa:	d8f9      	bhi.n	80119a0 <__lshift+0xc0>
 80119ac:	e7ea      	b.n	8011984 <__lshift+0xa4>
 80119ae:	bf00      	nop
 80119b0:	08017c80 	.word	0x08017c80
 80119b4:	08017c91 	.word	0x08017c91

080119b8 <__mcmp>:
 80119b8:	690a      	ldr	r2, [r1, #16]
 80119ba:	4603      	mov	r3, r0
 80119bc:	6900      	ldr	r0, [r0, #16]
 80119be:	1a80      	subs	r0, r0, r2
 80119c0:	b530      	push	{r4, r5, lr}
 80119c2:	d10e      	bne.n	80119e2 <__mcmp+0x2a>
 80119c4:	3314      	adds	r3, #20
 80119c6:	3114      	adds	r1, #20
 80119c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80119cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80119d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80119d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80119d8:	4295      	cmp	r5, r2
 80119da:	d003      	beq.n	80119e4 <__mcmp+0x2c>
 80119dc:	d205      	bcs.n	80119ea <__mcmp+0x32>
 80119de:	f04f 30ff 	mov.w	r0, #4294967295
 80119e2:	bd30      	pop	{r4, r5, pc}
 80119e4:	42a3      	cmp	r3, r4
 80119e6:	d3f3      	bcc.n	80119d0 <__mcmp+0x18>
 80119e8:	e7fb      	b.n	80119e2 <__mcmp+0x2a>
 80119ea:	2001      	movs	r0, #1
 80119ec:	e7f9      	b.n	80119e2 <__mcmp+0x2a>
	...

080119f0 <__mdiff>:
 80119f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119f4:	4689      	mov	r9, r1
 80119f6:	4606      	mov	r6, r0
 80119f8:	4611      	mov	r1, r2
 80119fa:	4648      	mov	r0, r9
 80119fc:	4614      	mov	r4, r2
 80119fe:	f7ff ffdb 	bl	80119b8 <__mcmp>
 8011a02:	1e05      	subs	r5, r0, #0
 8011a04:	d112      	bne.n	8011a2c <__mdiff+0x3c>
 8011a06:	4629      	mov	r1, r5
 8011a08:	4630      	mov	r0, r6
 8011a0a:	f7ff fd5b 	bl	80114c4 <_Balloc>
 8011a0e:	4602      	mov	r2, r0
 8011a10:	b928      	cbnz	r0, 8011a1e <__mdiff+0x2e>
 8011a12:	4b3f      	ldr	r3, [pc, #252]	@ (8011b10 <__mdiff+0x120>)
 8011a14:	f240 2137 	movw	r1, #567	@ 0x237
 8011a18:	483e      	ldr	r0, [pc, #248]	@ (8011b14 <__mdiff+0x124>)
 8011a1a:	f000 fcc9 	bl	80123b0 <__assert_func>
 8011a1e:	2301      	movs	r3, #1
 8011a20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011a24:	4610      	mov	r0, r2
 8011a26:	b003      	add	sp, #12
 8011a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a2c:	bfbc      	itt	lt
 8011a2e:	464b      	movlt	r3, r9
 8011a30:	46a1      	movlt	r9, r4
 8011a32:	4630      	mov	r0, r6
 8011a34:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011a38:	bfba      	itte	lt
 8011a3a:	461c      	movlt	r4, r3
 8011a3c:	2501      	movlt	r5, #1
 8011a3e:	2500      	movge	r5, #0
 8011a40:	f7ff fd40 	bl	80114c4 <_Balloc>
 8011a44:	4602      	mov	r2, r0
 8011a46:	b918      	cbnz	r0, 8011a50 <__mdiff+0x60>
 8011a48:	4b31      	ldr	r3, [pc, #196]	@ (8011b10 <__mdiff+0x120>)
 8011a4a:	f240 2145 	movw	r1, #581	@ 0x245
 8011a4e:	e7e3      	b.n	8011a18 <__mdiff+0x28>
 8011a50:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011a54:	6926      	ldr	r6, [r4, #16]
 8011a56:	60c5      	str	r5, [r0, #12]
 8011a58:	f109 0310 	add.w	r3, r9, #16
 8011a5c:	f109 0514 	add.w	r5, r9, #20
 8011a60:	f104 0e14 	add.w	lr, r4, #20
 8011a64:	f100 0b14 	add.w	fp, r0, #20
 8011a68:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011a6c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011a70:	9301      	str	r3, [sp, #4]
 8011a72:	46d9      	mov	r9, fp
 8011a74:	f04f 0c00 	mov.w	ip, #0
 8011a78:	9b01      	ldr	r3, [sp, #4]
 8011a7a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011a7e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011a82:	9301      	str	r3, [sp, #4]
 8011a84:	fa1f f38a 	uxth.w	r3, sl
 8011a88:	4619      	mov	r1, r3
 8011a8a:	b283      	uxth	r3, r0
 8011a8c:	1acb      	subs	r3, r1, r3
 8011a8e:	0c00      	lsrs	r0, r0, #16
 8011a90:	4463      	add	r3, ip
 8011a92:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011a96:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011a9a:	b29b      	uxth	r3, r3
 8011a9c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011aa0:	4576      	cmp	r6, lr
 8011aa2:	f849 3b04 	str.w	r3, [r9], #4
 8011aa6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011aaa:	d8e5      	bhi.n	8011a78 <__mdiff+0x88>
 8011aac:	1b33      	subs	r3, r6, r4
 8011aae:	3b15      	subs	r3, #21
 8011ab0:	f023 0303 	bic.w	r3, r3, #3
 8011ab4:	3415      	adds	r4, #21
 8011ab6:	3304      	adds	r3, #4
 8011ab8:	42a6      	cmp	r6, r4
 8011aba:	bf38      	it	cc
 8011abc:	2304      	movcc	r3, #4
 8011abe:	441d      	add	r5, r3
 8011ac0:	445b      	add	r3, fp
 8011ac2:	461e      	mov	r6, r3
 8011ac4:	462c      	mov	r4, r5
 8011ac6:	4544      	cmp	r4, r8
 8011ac8:	d30e      	bcc.n	8011ae8 <__mdiff+0xf8>
 8011aca:	f108 0103 	add.w	r1, r8, #3
 8011ace:	1b49      	subs	r1, r1, r5
 8011ad0:	f021 0103 	bic.w	r1, r1, #3
 8011ad4:	3d03      	subs	r5, #3
 8011ad6:	45a8      	cmp	r8, r5
 8011ad8:	bf38      	it	cc
 8011ada:	2100      	movcc	r1, #0
 8011adc:	440b      	add	r3, r1
 8011ade:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011ae2:	b191      	cbz	r1, 8011b0a <__mdiff+0x11a>
 8011ae4:	6117      	str	r7, [r2, #16]
 8011ae6:	e79d      	b.n	8011a24 <__mdiff+0x34>
 8011ae8:	f854 1b04 	ldr.w	r1, [r4], #4
 8011aec:	46e6      	mov	lr, ip
 8011aee:	0c08      	lsrs	r0, r1, #16
 8011af0:	fa1c fc81 	uxtah	ip, ip, r1
 8011af4:	4471      	add	r1, lr
 8011af6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011afa:	b289      	uxth	r1, r1
 8011afc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011b00:	f846 1b04 	str.w	r1, [r6], #4
 8011b04:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011b08:	e7dd      	b.n	8011ac6 <__mdiff+0xd6>
 8011b0a:	3f01      	subs	r7, #1
 8011b0c:	e7e7      	b.n	8011ade <__mdiff+0xee>
 8011b0e:	bf00      	nop
 8011b10:	08017c80 	.word	0x08017c80
 8011b14:	08017c91 	.word	0x08017c91

08011b18 <__d2b>:
 8011b18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011b1c:	460f      	mov	r7, r1
 8011b1e:	2101      	movs	r1, #1
 8011b20:	ec59 8b10 	vmov	r8, r9, d0
 8011b24:	4616      	mov	r6, r2
 8011b26:	f7ff fccd 	bl	80114c4 <_Balloc>
 8011b2a:	4604      	mov	r4, r0
 8011b2c:	b930      	cbnz	r0, 8011b3c <__d2b+0x24>
 8011b2e:	4602      	mov	r2, r0
 8011b30:	4b23      	ldr	r3, [pc, #140]	@ (8011bc0 <__d2b+0xa8>)
 8011b32:	4824      	ldr	r0, [pc, #144]	@ (8011bc4 <__d2b+0xac>)
 8011b34:	f240 310f 	movw	r1, #783	@ 0x30f
 8011b38:	f000 fc3a 	bl	80123b0 <__assert_func>
 8011b3c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011b40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011b44:	b10d      	cbz	r5, 8011b4a <__d2b+0x32>
 8011b46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011b4a:	9301      	str	r3, [sp, #4]
 8011b4c:	f1b8 0300 	subs.w	r3, r8, #0
 8011b50:	d023      	beq.n	8011b9a <__d2b+0x82>
 8011b52:	4668      	mov	r0, sp
 8011b54:	9300      	str	r3, [sp, #0]
 8011b56:	f7ff fd7c 	bl	8011652 <__lo0bits>
 8011b5a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011b5e:	b1d0      	cbz	r0, 8011b96 <__d2b+0x7e>
 8011b60:	f1c0 0320 	rsb	r3, r0, #32
 8011b64:	fa02 f303 	lsl.w	r3, r2, r3
 8011b68:	430b      	orrs	r3, r1
 8011b6a:	40c2      	lsrs	r2, r0
 8011b6c:	6163      	str	r3, [r4, #20]
 8011b6e:	9201      	str	r2, [sp, #4]
 8011b70:	9b01      	ldr	r3, [sp, #4]
 8011b72:	61a3      	str	r3, [r4, #24]
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	bf0c      	ite	eq
 8011b78:	2201      	moveq	r2, #1
 8011b7a:	2202      	movne	r2, #2
 8011b7c:	6122      	str	r2, [r4, #16]
 8011b7e:	b1a5      	cbz	r5, 8011baa <__d2b+0x92>
 8011b80:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011b84:	4405      	add	r5, r0
 8011b86:	603d      	str	r5, [r7, #0]
 8011b88:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011b8c:	6030      	str	r0, [r6, #0]
 8011b8e:	4620      	mov	r0, r4
 8011b90:	b003      	add	sp, #12
 8011b92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011b96:	6161      	str	r1, [r4, #20]
 8011b98:	e7ea      	b.n	8011b70 <__d2b+0x58>
 8011b9a:	a801      	add	r0, sp, #4
 8011b9c:	f7ff fd59 	bl	8011652 <__lo0bits>
 8011ba0:	9b01      	ldr	r3, [sp, #4]
 8011ba2:	6163      	str	r3, [r4, #20]
 8011ba4:	3020      	adds	r0, #32
 8011ba6:	2201      	movs	r2, #1
 8011ba8:	e7e8      	b.n	8011b7c <__d2b+0x64>
 8011baa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011bae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011bb2:	6038      	str	r0, [r7, #0]
 8011bb4:	6918      	ldr	r0, [r3, #16]
 8011bb6:	f7ff fd2d 	bl	8011614 <__hi0bits>
 8011bba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011bbe:	e7e5      	b.n	8011b8c <__d2b+0x74>
 8011bc0:	08017c80 	.word	0x08017c80
 8011bc4:	08017c91 	.word	0x08017c91

08011bc8 <__ssputs_r>:
 8011bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011bcc:	688e      	ldr	r6, [r1, #8]
 8011bce:	461f      	mov	r7, r3
 8011bd0:	42be      	cmp	r6, r7
 8011bd2:	680b      	ldr	r3, [r1, #0]
 8011bd4:	4682      	mov	sl, r0
 8011bd6:	460c      	mov	r4, r1
 8011bd8:	4690      	mov	r8, r2
 8011bda:	d82d      	bhi.n	8011c38 <__ssputs_r+0x70>
 8011bdc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011be0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011be4:	d026      	beq.n	8011c34 <__ssputs_r+0x6c>
 8011be6:	6965      	ldr	r5, [r4, #20]
 8011be8:	6909      	ldr	r1, [r1, #16]
 8011bea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011bee:	eba3 0901 	sub.w	r9, r3, r1
 8011bf2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011bf6:	1c7b      	adds	r3, r7, #1
 8011bf8:	444b      	add	r3, r9
 8011bfa:	106d      	asrs	r5, r5, #1
 8011bfc:	429d      	cmp	r5, r3
 8011bfe:	bf38      	it	cc
 8011c00:	461d      	movcc	r5, r3
 8011c02:	0553      	lsls	r3, r2, #21
 8011c04:	d527      	bpl.n	8011c56 <__ssputs_r+0x8e>
 8011c06:	4629      	mov	r1, r5
 8011c08:	f7fd ff08 	bl	800fa1c <_malloc_r>
 8011c0c:	4606      	mov	r6, r0
 8011c0e:	b360      	cbz	r0, 8011c6a <__ssputs_r+0xa2>
 8011c10:	6921      	ldr	r1, [r4, #16]
 8011c12:	464a      	mov	r2, r9
 8011c14:	f7fe fdaf 	bl	8010776 <memcpy>
 8011c18:	89a3      	ldrh	r3, [r4, #12]
 8011c1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011c1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c22:	81a3      	strh	r3, [r4, #12]
 8011c24:	6126      	str	r6, [r4, #16]
 8011c26:	6165      	str	r5, [r4, #20]
 8011c28:	444e      	add	r6, r9
 8011c2a:	eba5 0509 	sub.w	r5, r5, r9
 8011c2e:	6026      	str	r6, [r4, #0]
 8011c30:	60a5      	str	r5, [r4, #8]
 8011c32:	463e      	mov	r6, r7
 8011c34:	42be      	cmp	r6, r7
 8011c36:	d900      	bls.n	8011c3a <__ssputs_r+0x72>
 8011c38:	463e      	mov	r6, r7
 8011c3a:	6820      	ldr	r0, [r4, #0]
 8011c3c:	4632      	mov	r2, r6
 8011c3e:	4641      	mov	r1, r8
 8011c40:	f000 fb9c 	bl	801237c <memmove>
 8011c44:	68a3      	ldr	r3, [r4, #8]
 8011c46:	1b9b      	subs	r3, r3, r6
 8011c48:	60a3      	str	r3, [r4, #8]
 8011c4a:	6823      	ldr	r3, [r4, #0]
 8011c4c:	4433      	add	r3, r6
 8011c4e:	6023      	str	r3, [r4, #0]
 8011c50:	2000      	movs	r0, #0
 8011c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c56:	462a      	mov	r2, r5
 8011c58:	f000 fbee 	bl	8012438 <_realloc_r>
 8011c5c:	4606      	mov	r6, r0
 8011c5e:	2800      	cmp	r0, #0
 8011c60:	d1e0      	bne.n	8011c24 <__ssputs_r+0x5c>
 8011c62:	6921      	ldr	r1, [r4, #16]
 8011c64:	4650      	mov	r0, sl
 8011c66:	f7ff fbe3 	bl	8011430 <_free_r>
 8011c6a:	230c      	movs	r3, #12
 8011c6c:	f8ca 3000 	str.w	r3, [sl]
 8011c70:	89a3      	ldrh	r3, [r4, #12]
 8011c72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c76:	81a3      	strh	r3, [r4, #12]
 8011c78:	f04f 30ff 	mov.w	r0, #4294967295
 8011c7c:	e7e9      	b.n	8011c52 <__ssputs_r+0x8a>
	...

08011c80 <_svfiprintf_r>:
 8011c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c84:	4698      	mov	r8, r3
 8011c86:	898b      	ldrh	r3, [r1, #12]
 8011c88:	061b      	lsls	r3, r3, #24
 8011c8a:	b09d      	sub	sp, #116	@ 0x74
 8011c8c:	4607      	mov	r7, r0
 8011c8e:	460d      	mov	r5, r1
 8011c90:	4614      	mov	r4, r2
 8011c92:	d510      	bpl.n	8011cb6 <_svfiprintf_r+0x36>
 8011c94:	690b      	ldr	r3, [r1, #16]
 8011c96:	b973      	cbnz	r3, 8011cb6 <_svfiprintf_r+0x36>
 8011c98:	2140      	movs	r1, #64	@ 0x40
 8011c9a:	f7fd febf 	bl	800fa1c <_malloc_r>
 8011c9e:	6028      	str	r0, [r5, #0]
 8011ca0:	6128      	str	r0, [r5, #16]
 8011ca2:	b930      	cbnz	r0, 8011cb2 <_svfiprintf_r+0x32>
 8011ca4:	230c      	movs	r3, #12
 8011ca6:	603b      	str	r3, [r7, #0]
 8011ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8011cac:	b01d      	add	sp, #116	@ 0x74
 8011cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cb2:	2340      	movs	r3, #64	@ 0x40
 8011cb4:	616b      	str	r3, [r5, #20]
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8011cba:	2320      	movs	r3, #32
 8011cbc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011cc0:	f8cd 800c 	str.w	r8, [sp, #12]
 8011cc4:	2330      	movs	r3, #48	@ 0x30
 8011cc6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011e64 <_svfiprintf_r+0x1e4>
 8011cca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011cce:	f04f 0901 	mov.w	r9, #1
 8011cd2:	4623      	mov	r3, r4
 8011cd4:	469a      	mov	sl, r3
 8011cd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011cda:	b10a      	cbz	r2, 8011ce0 <_svfiprintf_r+0x60>
 8011cdc:	2a25      	cmp	r2, #37	@ 0x25
 8011cde:	d1f9      	bne.n	8011cd4 <_svfiprintf_r+0x54>
 8011ce0:	ebba 0b04 	subs.w	fp, sl, r4
 8011ce4:	d00b      	beq.n	8011cfe <_svfiprintf_r+0x7e>
 8011ce6:	465b      	mov	r3, fp
 8011ce8:	4622      	mov	r2, r4
 8011cea:	4629      	mov	r1, r5
 8011cec:	4638      	mov	r0, r7
 8011cee:	f7ff ff6b 	bl	8011bc8 <__ssputs_r>
 8011cf2:	3001      	adds	r0, #1
 8011cf4:	f000 80a7 	beq.w	8011e46 <_svfiprintf_r+0x1c6>
 8011cf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011cfa:	445a      	add	r2, fp
 8011cfc:	9209      	str	r2, [sp, #36]	@ 0x24
 8011cfe:	f89a 3000 	ldrb.w	r3, [sl]
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	f000 809f 	beq.w	8011e46 <_svfiprintf_r+0x1c6>
 8011d08:	2300      	movs	r3, #0
 8011d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8011d0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011d12:	f10a 0a01 	add.w	sl, sl, #1
 8011d16:	9304      	str	r3, [sp, #16]
 8011d18:	9307      	str	r3, [sp, #28]
 8011d1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011d1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8011d20:	4654      	mov	r4, sl
 8011d22:	2205      	movs	r2, #5
 8011d24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d28:	484e      	ldr	r0, [pc, #312]	@ (8011e64 <_svfiprintf_r+0x1e4>)
 8011d2a:	f7ee fa69 	bl	8000200 <memchr>
 8011d2e:	9a04      	ldr	r2, [sp, #16]
 8011d30:	b9d8      	cbnz	r0, 8011d6a <_svfiprintf_r+0xea>
 8011d32:	06d0      	lsls	r0, r2, #27
 8011d34:	bf44      	itt	mi
 8011d36:	2320      	movmi	r3, #32
 8011d38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011d3c:	0711      	lsls	r1, r2, #28
 8011d3e:	bf44      	itt	mi
 8011d40:	232b      	movmi	r3, #43	@ 0x2b
 8011d42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011d46:	f89a 3000 	ldrb.w	r3, [sl]
 8011d4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8011d4c:	d015      	beq.n	8011d7a <_svfiprintf_r+0xfa>
 8011d4e:	9a07      	ldr	r2, [sp, #28]
 8011d50:	4654      	mov	r4, sl
 8011d52:	2000      	movs	r0, #0
 8011d54:	f04f 0c0a 	mov.w	ip, #10
 8011d58:	4621      	mov	r1, r4
 8011d5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011d5e:	3b30      	subs	r3, #48	@ 0x30
 8011d60:	2b09      	cmp	r3, #9
 8011d62:	d94b      	bls.n	8011dfc <_svfiprintf_r+0x17c>
 8011d64:	b1b0      	cbz	r0, 8011d94 <_svfiprintf_r+0x114>
 8011d66:	9207      	str	r2, [sp, #28]
 8011d68:	e014      	b.n	8011d94 <_svfiprintf_r+0x114>
 8011d6a:	eba0 0308 	sub.w	r3, r0, r8
 8011d6e:	fa09 f303 	lsl.w	r3, r9, r3
 8011d72:	4313      	orrs	r3, r2
 8011d74:	9304      	str	r3, [sp, #16]
 8011d76:	46a2      	mov	sl, r4
 8011d78:	e7d2      	b.n	8011d20 <_svfiprintf_r+0xa0>
 8011d7a:	9b03      	ldr	r3, [sp, #12]
 8011d7c:	1d19      	adds	r1, r3, #4
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	9103      	str	r1, [sp, #12]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	bfbb      	ittet	lt
 8011d86:	425b      	neglt	r3, r3
 8011d88:	f042 0202 	orrlt.w	r2, r2, #2
 8011d8c:	9307      	strge	r3, [sp, #28]
 8011d8e:	9307      	strlt	r3, [sp, #28]
 8011d90:	bfb8      	it	lt
 8011d92:	9204      	strlt	r2, [sp, #16]
 8011d94:	7823      	ldrb	r3, [r4, #0]
 8011d96:	2b2e      	cmp	r3, #46	@ 0x2e
 8011d98:	d10a      	bne.n	8011db0 <_svfiprintf_r+0x130>
 8011d9a:	7863      	ldrb	r3, [r4, #1]
 8011d9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8011d9e:	d132      	bne.n	8011e06 <_svfiprintf_r+0x186>
 8011da0:	9b03      	ldr	r3, [sp, #12]
 8011da2:	1d1a      	adds	r2, r3, #4
 8011da4:	681b      	ldr	r3, [r3, #0]
 8011da6:	9203      	str	r2, [sp, #12]
 8011da8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011dac:	3402      	adds	r4, #2
 8011dae:	9305      	str	r3, [sp, #20]
 8011db0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011e74 <_svfiprintf_r+0x1f4>
 8011db4:	7821      	ldrb	r1, [r4, #0]
 8011db6:	2203      	movs	r2, #3
 8011db8:	4650      	mov	r0, sl
 8011dba:	f7ee fa21 	bl	8000200 <memchr>
 8011dbe:	b138      	cbz	r0, 8011dd0 <_svfiprintf_r+0x150>
 8011dc0:	9b04      	ldr	r3, [sp, #16]
 8011dc2:	eba0 000a 	sub.w	r0, r0, sl
 8011dc6:	2240      	movs	r2, #64	@ 0x40
 8011dc8:	4082      	lsls	r2, r0
 8011dca:	4313      	orrs	r3, r2
 8011dcc:	3401      	adds	r4, #1
 8011dce:	9304      	str	r3, [sp, #16]
 8011dd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011dd4:	4824      	ldr	r0, [pc, #144]	@ (8011e68 <_svfiprintf_r+0x1e8>)
 8011dd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011dda:	2206      	movs	r2, #6
 8011ddc:	f7ee fa10 	bl	8000200 <memchr>
 8011de0:	2800      	cmp	r0, #0
 8011de2:	d036      	beq.n	8011e52 <_svfiprintf_r+0x1d2>
 8011de4:	4b21      	ldr	r3, [pc, #132]	@ (8011e6c <_svfiprintf_r+0x1ec>)
 8011de6:	bb1b      	cbnz	r3, 8011e30 <_svfiprintf_r+0x1b0>
 8011de8:	9b03      	ldr	r3, [sp, #12]
 8011dea:	3307      	adds	r3, #7
 8011dec:	f023 0307 	bic.w	r3, r3, #7
 8011df0:	3308      	adds	r3, #8
 8011df2:	9303      	str	r3, [sp, #12]
 8011df4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011df6:	4433      	add	r3, r6
 8011df8:	9309      	str	r3, [sp, #36]	@ 0x24
 8011dfa:	e76a      	b.n	8011cd2 <_svfiprintf_r+0x52>
 8011dfc:	fb0c 3202 	mla	r2, ip, r2, r3
 8011e00:	460c      	mov	r4, r1
 8011e02:	2001      	movs	r0, #1
 8011e04:	e7a8      	b.n	8011d58 <_svfiprintf_r+0xd8>
 8011e06:	2300      	movs	r3, #0
 8011e08:	3401      	adds	r4, #1
 8011e0a:	9305      	str	r3, [sp, #20]
 8011e0c:	4619      	mov	r1, r3
 8011e0e:	f04f 0c0a 	mov.w	ip, #10
 8011e12:	4620      	mov	r0, r4
 8011e14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011e18:	3a30      	subs	r2, #48	@ 0x30
 8011e1a:	2a09      	cmp	r2, #9
 8011e1c:	d903      	bls.n	8011e26 <_svfiprintf_r+0x1a6>
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d0c6      	beq.n	8011db0 <_svfiprintf_r+0x130>
 8011e22:	9105      	str	r1, [sp, #20]
 8011e24:	e7c4      	b.n	8011db0 <_svfiprintf_r+0x130>
 8011e26:	fb0c 2101 	mla	r1, ip, r1, r2
 8011e2a:	4604      	mov	r4, r0
 8011e2c:	2301      	movs	r3, #1
 8011e2e:	e7f0      	b.n	8011e12 <_svfiprintf_r+0x192>
 8011e30:	ab03      	add	r3, sp, #12
 8011e32:	9300      	str	r3, [sp, #0]
 8011e34:	462a      	mov	r2, r5
 8011e36:	4b0e      	ldr	r3, [pc, #56]	@ (8011e70 <_svfiprintf_r+0x1f0>)
 8011e38:	a904      	add	r1, sp, #16
 8011e3a:	4638      	mov	r0, r7
 8011e3c:	f7fd ff1a 	bl	800fc74 <_printf_float>
 8011e40:	1c42      	adds	r2, r0, #1
 8011e42:	4606      	mov	r6, r0
 8011e44:	d1d6      	bne.n	8011df4 <_svfiprintf_r+0x174>
 8011e46:	89ab      	ldrh	r3, [r5, #12]
 8011e48:	065b      	lsls	r3, r3, #25
 8011e4a:	f53f af2d 	bmi.w	8011ca8 <_svfiprintf_r+0x28>
 8011e4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011e50:	e72c      	b.n	8011cac <_svfiprintf_r+0x2c>
 8011e52:	ab03      	add	r3, sp, #12
 8011e54:	9300      	str	r3, [sp, #0]
 8011e56:	462a      	mov	r2, r5
 8011e58:	4b05      	ldr	r3, [pc, #20]	@ (8011e70 <_svfiprintf_r+0x1f0>)
 8011e5a:	a904      	add	r1, sp, #16
 8011e5c:	4638      	mov	r0, r7
 8011e5e:	f7fe f9a1 	bl	80101a4 <_printf_i>
 8011e62:	e7ed      	b.n	8011e40 <_svfiprintf_r+0x1c0>
 8011e64:	08017de8 	.word	0x08017de8
 8011e68:	08017df2 	.word	0x08017df2
 8011e6c:	0800fc75 	.word	0x0800fc75
 8011e70:	08011bc9 	.word	0x08011bc9
 8011e74:	08017dee 	.word	0x08017dee

08011e78 <__sfputc_r>:
 8011e78:	6893      	ldr	r3, [r2, #8]
 8011e7a:	3b01      	subs	r3, #1
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	b410      	push	{r4}
 8011e80:	6093      	str	r3, [r2, #8]
 8011e82:	da08      	bge.n	8011e96 <__sfputc_r+0x1e>
 8011e84:	6994      	ldr	r4, [r2, #24]
 8011e86:	42a3      	cmp	r3, r4
 8011e88:	db01      	blt.n	8011e8e <__sfputc_r+0x16>
 8011e8a:	290a      	cmp	r1, #10
 8011e8c:	d103      	bne.n	8011e96 <__sfputc_r+0x1e>
 8011e8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e92:	f000 b9df 	b.w	8012254 <__swbuf_r>
 8011e96:	6813      	ldr	r3, [r2, #0]
 8011e98:	1c58      	adds	r0, r3, #1
 8011e9a:	6010      	str	r0, [r2, #0]
 8011e9c:	7019      	strb	r1, [r3, #0]
 8011e9e:	4608      	mov	r0, r1
 8011ea0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ea4:	4770      	bx	lr

08011ea6 <__sfputs_r>:
 8011ea6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ea8:	4606      	mov	r6, r0
 8011eaa:	460f      	mov	r7, r1
 8011eac:	4614      	mov	r4, r2
 8011eae:	18d5      	adds	r5, r2, r3
 8011eb0:	42ac      	cmp	r4, r5
 8011eb2:	d101      	bne.n	8011eb8 <__sfputs_r+0x12>
 8011eb4:	2000      	movs	r0, #0
 8011eb6:	e007      	b.n	8011ec8 <__sfputs_r+0x22>
 8011eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ebc:	463a      	mov	r2, r7
 8011ebe:	4630      	mov	r0, r6
 8011ec0:	f7ff ffda 	bl	8011e78 <__sfputc_r>
 8011ec4:	1c43      	adds	r3, r0, #1
 8011ec6:	d1f3      	bne.n	8011eb0 <__sfputs_r+0xa>
 8011ec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011ecc <_vfiprintf_r>:
 8011ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ed0:	460d      	mov	r5, r1
 8011ed2:	b09d      	sub	sp, #116	@ 0x74
 8011ed4:	4614      	mov	r4, r2
 8011ed6:	4698      	mov	r8, r3
 8011ed8:	4606      	mov	r6, r0
 8011eda:	b118      	cbz	r0, 8011ee4 <_vfiprintf_r+0x18>
 8011edc:	6a03      	ldr	r3, [r0, #32]
 8011ede:	b90b      	cbnz	r3, 8011ee4 <_vfiprintf_r+0x18>
 8011ee0:	f7fe fb0c 	bl	80104fc <__sinit>
 8011ee4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ee6:	07d9      	lsls	r1, r3, #31
 8011ee8:	d405      	bmi.n	8011ef6 <_vfiprintf_r+0x2a>
 8011eea:	89ab      	ldrh	r3, [r5, #12]
 8011eec:	059a      	lsls	r2, r3, #22
 8011eee:	d402      	bmi.n	8011ef6 <_vfiprintf_r+0x2a>
 8011ef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011ef2:	f7fe fc3e 	bl	8010772 <__retarget_lock_acquire_recursive>
 8011ef6:	89ab      	ldrh	r3, [r5, #12]
 8011ef8:	071b      	lsls	r3, r3, #28
 8011efa:	d501      	bpl.n	8011f00 <_vfiprintf_r+0x34>
 8011efc:	692b      	ldr	r3, [r5, #16]
 8011efe:	b99b      	cbnz	r3, 8011f28 <_vfiprintf_r+0x5c>
 8011f00:	4629      	mov	r1, r5
 8011f02:	4630      	mov	r0, r6
 8011f04:	f000 f9e4 	bl	80122d0 <__swsetup_r>
 8011f08:	b170      	cbz	r0, 8011f28 <_vfiprintf_r+0x5c>
 8011f0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011f0c:	07dc      	lsls	r4, r3, #31
 8011f0e:	d504      	bpl.n	8011f1a <_vfiprintf_r+0x4e>
 8011f10:	f04f 30ff 	mov.w	r0, #4294967295
 8011f14:	b01d      	add	sp, #116	@ 0x74
 8011f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f1a:	89ab      	ldrh	r3, [r5, #12]
 8011f1c:	0598      	lsls	r0, r3, #22
 8011f1e:	d4f7      	bmi.n	8011f10 <_vfiprintf_r+0x44>
 8011f20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011f22:	f7fe fc27 	bl	8010774 <__retarget_lock_release_recursive>
 8011f26:	e7f3      	b.n	8011f10 <_vfiprintf_r+0x44>
 8011f28:	2300      	movs	r3, #0
 8011f2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f2c:	2320      	movs	r3, #32
 8011f2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011f32:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f36:	2330      	movs	r3, #48	@ 0x30
 8011f38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80120e8 <_vfiprintf_r+0x21c>
 8011f3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011f40:	f04f 0901 	mov.w	r9, #1
 8011f44:	4623      	mov	r3, r4
 8011f46:	469a      	mov	sl, r3
 8011f48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f4c:	b10a      	cbz	r2, 8011f52 <_vfiprintf_r+0x86>
 8011f4e:	2a25      	cmp	r2, #37	@ 0x25
 8011f50:	d1f9      	bne.n	8011f46 <_vfiprintf_r+0x7a>
 8011f52:	ebba 0b04 	subs.w	fp, sl, r4
 8011f56:	d00b      	beq.n	8011f70 <_vfiprintf_r+0xa4>
 8011f58:	465b      	mov	r3, fp
 8011f5a:	4622      	mov	r2, r4
 8011f5c:	4629      	mov	r1, r5
 8011f5e:	4630      	mov	r0, r6
 8011f60:	f7ff ffa1 	bl	8011ea6 <__sfputs_r>
 8011f64:	3001      	adds	r0, #1
 8011f66:	f000 80a7 	beq.w	80120b8 <_vfiprintf_r+0x1ec>
 8011f6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011f6c:	445a      	add	r2, fp
 8011f6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8011f70:	f89a 3000 	ldrb.w	r3, [sl]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	f000 809f 	beq.w	80120b8 <_vfiprintf_r+0x1ec>
 8011f7a:	2300      	movs	r3, #0
 8011f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8011f80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011f84:	f10a 0a01 	add.w	sl, sl, #1
 8011f88:	9304      	str	r3, [sp, #16]
 8011f8a:	9307      	str	r3, [sp, #28]
 8011f8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011f90:	931a      	str	r3, [sp, #104]	@ 0x68
 8011f92:	4654      	mov	r4, sl
 8011f94:	2205      	movs	r2, #5
 8011f96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f9a:	4853      	ldr	r0, [pc, #332]	@ (80120e8 <_vfiprintf_r+0x21c>)
 8011f9c:	f7ee f930 	bl	8000200 <memchr>
 8011fa0:	9a04      	ldr	r2, [sp, #16]
 8011fa2:	b9d8      	cbnz	r0, 8011fdc <_vfiprintf_r+0x110>
 8011fa4:	06d1      	lsls	r1, r2, #27
 8011fa6:	bf44      	itt	mi
 8011fa8:	2320      	movmi	r3, #32
 8011faa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011fae:	0713      	lsls	r3, r2, #28
 8011fb0:	bf44      	itt	mi
 8011fb2:	232b      	movmi	r3, #43	@ 0x2b
 8011fb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011fb8:	f89a 3000 	ldrb.w	r3, [sl]
 8011fbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8011fbe:	d015      	beq.n	8011fec <_vfiprintf_r+0x120>
 8011fc0:	9a07      	ldr	r2, [sp, #28]
 8011fc2:	4654      	mov	r4, sl
 8011fc4:	2000      	movs	r0, #0
 8011fc6:	f04f 0c0a 	mov.w	ip, #10
 8011fca:	4621      	mov	r1, r4
 8011fcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011fd0:	3b30      	subs	r3, #48	@ 0x30
 8011fd2:	2b09      	cmp	r3, #9
 8011fd4:	d94b      	bls.n	801206e <_vfiprintf_r+0x1a2>
 8011fd6:	b1b0      	cbz	r0, 8012006 <_vfiprintf_r+0x13a>
 8011fd8:	9207      	str	r2, [sp, #28]
 8011fda:	e014      	b.n	8012006 <_vfiprintf_r+0x13a>
 8011fdc:	eba0 0308 	sub.w	r3, r0, r8
 8011fe0:	fa09 f303 	lsl.w	r3, r9, r3
 8011fe4:	4313      	orrs	r3, r2
 8011fe6:	9304      	str	r3, [sp, #16]
 8011fe8:	46a2      	mov	sl, r4
 8011fea:	e7d2      	b.n	8011f92 <_vfiprintf_r+0xc6>
 8011fec:	9b03      	ldr	r3, [sp, #12]
 8011fee:	1d19      	adds	r1, r3, #4
 8011ff0:	681b      	ldr	r3, [r3, #0]
 8011ff2:	9103      	str	r1, [sp, #12]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	bfbb      	ittet	lt
 8011ff8:	425b      	neglt	r3, r3
 8011ffa:	f042 0202 	orrlt.w	r2, r2, #2
 8011ffe:	9307      	strge	r3, [sp, #28]
 8012000:	9307      	strlt	r3, [sp, #28]
 8012002:	bfb8      	it	lt
 8012004:	9204      	strlt	r2, [sp, #16]
 8012006:	7823      	ldrb	r3, [r4, #0]
 8012008:	2b2e      	cmp	r3, #46	@ 0x2e
 801200a:	d10a      	bne.n	8012022 <_vfiprintf_r+0x156>
 801200c:	7863      	ldrb	r3, [r4, #1]
 801200e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012010:	d132      	bne.n	8012078 <_vfiprintf_r+0x1ac>
 8012012:	9b03      	ldr	r3, [sp, #12]
 8012014:	1d1a      	adds	r2, r3, #4
 8012016:	681b      	ldr	r3, [r3, #0]
 8012018:	9203      	str	r2, [sp, #12]
 801201a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801201e:	3402      	adds	r4, #2
 8012020:	9305      	str	r3, [sp, #20]
 8012022:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80120f8 <_vfiprintf_r+0x22c>
 8012026:	7821      	ldrb	r1, [r4, #0]
 8012028:	2203      	movs	r2, #3
 801202a:	4650      	mov	r0, sl
 801202c:	f7ee f8e8 	bl	8000200 <memchr>
 8012030:	b138      	cbz	r0, 8012042 <_vfiprintf_r+0x176>
 8012032:	9b04      	ldr	r3, [sp, #16]
 8012034:	eba0 000a 	sub.w	r0, r0, sl
 8012038:	2240      	movs	r2, #64	@ 0x40
 801203a:	4082      	lsls	r2, r0
 801203c:	4313      	orrs	r3, r2
 801203e:	3401      	adds	r4, #1
 8012040:	9304      	str	r3, [sp, #16]
 8012042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012046:	4829      	ldr	r0, [pc, #164]	@ (80120ec <_vfiprintf_r+0x220>)
 8012048:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801204c:	2206      	movs	r2, #6
 801204e:	f7ee f8d7 	bl	8000200 <memchr>
 8012052:	2800      	cmp	r0, #0
 8012054:	d03f      	beq.n	80120d6 <_vfiprintf_r+0x20a>
 8012056:	4b26      	ldr	r3, [pc, #152]	@ (80120f0 <_vfiprintf_r+0x224>)
 8012058:	bb1b      	cbnz	r3, 80120a2 <_vfiprintf_r+0x1d6>
 801205a:	9b03      	ldr	r3, [sp, #12]
 801205c:	3307      	adds	r3, #7
 801205e:	f023 0307 	bic.w	r3, r3, #7
 8012062:	3308      	adds	r3, #8
 8012064:	9303      	str	r3, [sp, #12]
 8012066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012068:	443b      	add	r3, r7
 801206a:	9309      	str	r3, [sp, #36]	@ 0x24
 801206c:	e76a      	b.n	8011f44 <_vfiprintf_r+0x78>
 801206e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012072:	460c      	mov	r4, r1
 8012074:	2001      	movs	r0, #1
 8012076:	e7a8      	b.n	8011fca <_vfiprintf_r+0xfe>
 8012078:	2300      	movs	r3, #0
 801207a:	3401      	adds	r4, #1
 801207c:	9305      	str	r3, [sp, #20]
 801207e:	4619      	mov	r1, r3
 8012080:	f04f 0c0a 	mov.w	ip, #10
 8012084:	4620      	mov	r0, r4
 8012086:	f810 2b01 	ldrb.w	r2, [r0], #1
 801208a:	3a30      	subs	r2, #48	@ 0x30
 801208c:	2a09      	cmp	r2, #9
 801208e:	d903      	bls.n	8012098 <_vfiprintf_r+0x1cc>
 8012090:	2b00      	cmp	r3, #0
 8012092:	d0c6      	beq.n	8012022 <_vfiprintf_r+0x156>
 8012094:	9105      	str	r1, [sp, #20]
 8012096:	e7c4      	b.n	8012022 <_vfiprintf_r+0x156>
 8012098:	fb0c 2101 	mla	r1, ip, r1, r2
 801209c:	4604      	mov	r4, r0
 801209e:	2301      	movs	r3, #1
 80120a0:	e7f0      	b.n	8012084 <_vfiprintf_r+0x1b8>
 80120a2:	ab03      	add	r3, sp, #12
 80120a4:	9300      	str	r3, [sp, #0]
 80120a6:	462a      	mov	r2, r5
 80120a8:	4b12      	ldr	r3, [pc, #72]	@ (80120f4 <_vfiprintf_r+0x228>)
 80120aa:	a904      	add	r1, sp, #16
 80120ac:	4630      	mov	r0, r6
 80120ae:	f7fd fde1 	bl	800fc74 <_printf_float>
 80120b2:	4607      	mov	r7, r0
 80120b4:	1c78      	adds	r0, r7, #1
 80120b6:	d1d6      	bne.n	8012066 <_vfiprintf_r+0x19a>
 80120b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120ba:	07d9      	lsls	r1, r3, #31
 80120bc:	d405      	bmi.n	80120ca <_vfiprintf_r+0x1fe>
 80120be:	89ab      	ldrh	r3, [r5, #12]
 80120c0:	059a      	lsls	r2, r3, #22
 80120c2:	d402      	bmi.n	80120ca <_vfiprintf_r+0x1fe>
 80120c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80120c6:	f7fe fb55 	bl	8010774 <__retarget_lock_release_recursive>
 80120ca:	89ab      	ldrh	r3, [r5, #12]
 80120cc:	065b      	lsls	r3, r3, #25
 80120ce:	f53f af1f 	bmi.w	8011f10 <_vfiprintf_r+0x44>
 80120d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80120d4:	e71e      	b.n	8011f14 <_vfiprintf_r+0x48>
 80120d6:	ab03      	add	r3, sp, #12
 80120d8:	9300      	str	r3, [sp, #0]
 80120da:	462a      	mov	r2, r5
 80120dc:	4b05      	ldr	r3, [pc, #20]	@ (80120f4 <_vfiprintf_r+0x228>)
 80120de:	a904      	add	r1, sp, #16
 80120e0:	4630      	mov	r0, r6
 80120e2:	f7fe f85f 	bl	80101a4 <_printf_i>
 80120e6:	e7e4      	b.n	80120b2 <_vfiprintf_r+0x1e6>
 80120e8:	08017de8 	.word	0x08017de8
 80120ec:	08017df2 	.word	0x08017df2
 80120f0:	0800fc75 	.word	0x0800fc75
 80120f4:	08011ea7 	.word	0x08011ea7
 80120f8:	08017dee 	.word	0x08017dee

080120fc <__sflush_r>:
 80120fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012104:	0716      	lsls	r6, r2, #28
 8012106:	4605      	mov	r5, r0
 8012108:	460c      	mov	r4, r1
 801210a:	d454      	bmi.n	80121b6 <__sflush_r+0xba>
 801210c:	684b      	ldr	r3, [r1, #4]
 801210e:	2b00      	cmp	r3, #0
 8012110:	dc02      	bgt.n	8012118 <__sflush_r+0x1c>
 8012112:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012114:	2b00      	cmp	r3, #0
 8012116:	dd48      	ble.n	80121aa <__sflush_r+0xae>
 8012118:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801211a:	2e00      	cmp	r6, #0
 801211c:	d045      	beq.n	80121aa <__sflush_r+0xae>
 801211e:	2300      	movs	r3, #0
 8012120:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012124:	682f      	ldr	r7, [r5, #0]
 8012126:	6a21      	ldr	r1, [r4, #32]
 8012128:	602b      	str	r3, [r5, #0]
 801212a:	d030      	beq.n	801218e <__sflush_r+0x92>
 801212c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801212e:	89a3      	ldrh	r3, [r4, #12]
 8012130:	0759      	lsls	r1, r3, #29
 8012132:	d505      	bpl.n	8012140 <__sflush_r+0x44>
 8012134:	6863      	ldr	r3, [r4, #4]
 8012136:	1ad2      	subs	r2, r2, r3
 8012138:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801213a:	b10b      	cbz	r3, 8012140 <__sflush_r+0x44>
 801213c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801213e:	1ad2      	subs	r2, r2, r3
 8012140:	2300      	movs	r3, #0
 8012142:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012144:	6a21      	ldr	r1, [r4, #32]
 8012146:	4628      	mov	r0, r5
 8012148:	47b0      	blx	r6
 801214a:	1c43      	adds	r3, r0, #1
 801214c:	89a3      	ldrh	r3, [r4, #12]
 801214e:	d106      	bne.n	801215e <__sflush_r+0x62>
 8012150:	6829      	ldr	r1, [r5, #0]
 8012152:	291d      	cmp	r1, #29
 8012154:	d82b      	bhi.n	80121ae <__sflush_r+0xb2>
 8012156:	4a2a      	ldr	r2, [pc, #168]	@ (8012200 <__sflush_r+0x104>)
 8012158:	410a      	asrs	r2, r1
 801215a:	07d6      	lsls	r6, r2, #31
 801215c:	d427      	bmi.n	80121ae <__sflush_r+0xb2>
 801215e:	2200      	movs	r2, #0
 8012160:	6062      	str	r2, [r4, #4]
 8012162:	04d9      	lsls	r1, r3, #19
 8012164:	6922      	ldr	r2, [r4, #16]
 8012166:	6022      	str	r2, [r4, #0]
 8012168:	d504      	bpl.n	8012174 <__sflush_r+0x78>
 801216a:	1c42      	adds	r2, r0, #1
 801216c:	d101      	bne.n	8012172 <__sflush_r+0x76>
 801216e:	682b      	ldr	r3, [r5, #0]
 8012170:	b903      	cbnz	r3, 8012174 <__sflush_r+0x78>
 8012172:	6560      	str	r0, [r4, #84]	@ 0x54
 8012174:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012176:	602f      	str	r7, [r5, #0]
 8012178:	b1b9      	cbz	r1, 80121aa <__sflush_r+0xae>
 801217a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801217e:	4299      	cmp	r1, r3
 8012180:	d002      	beq.n	8012188 <__sflush_r+0x8c>
 8012182:	4628      	mov	r0, r5
 8012184:	f7ff f954 	bl	8011430 <_free_r>
 8012188:	2300      	movs	r3, #0
 801218a:	6363      	str	r3, [r4, #52]	@ 0x34
 801218c:	e00d      	b.n	80121aa <__sflush_r+0xae>
 801218e:	2301      	movs	r3, #1
 8012190:	4628      	mov	r0, r5
 8012192:	47b0      	blx	r6
 8012194:	4602      	mov	r2, r0
 8012196:	1c50      	adds	r0, r2, #1
 8012198:	d1c9      	bne.n	801212e <__sflush_r+0x32>
 801219a:	682b      	ldr	r3, [r5, #0]
 801219c:	2b00      	cmp	r3, #0
 801219e:	d0c6      	beq.n	801212e <__sflush_r+0x32>
 80121a0:	2b1d      	cmp	r3, #29
 80121a2:	d001      	beq.n	80121a8 <__sflush_r+0xac>
 80121a4:	2b16      	cmp	r3, #22
 80121a6:	d11e      	bne.n	80121e6 <__sflush_r+0xea>
 80121a8:	602f      	str	r7, [r5, #0]
 80121aa:	2000      	movs	r0, #0
 80121ac:	e022      	b.n	80121f4 <__sflush_r+0xf8>
 80121ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80121b2:	b21b      	sxth	r3, r3
 80121b4:	e01b      	b.n	80121ee <__sflush_r+0xf2>
 80121b6:	690f      	ldr	r7, [r1, #16]
 80121b8:	2f00      	cmp	r7, #0
 80121ba:	d0f6      	beq.n	80121aa <__sflush_r+0xae>
 80121bc:	0793      	lsls	r3, r2, #30
 80121be:	680e      	ldr	r6, [r1, #0]
 80121c0:	bf08      	it	eq
 80121c2:	694b      	ldreq	r3, [r1, #20]
 80121c4:	600f      	str	r7, [r1, #0]
 80121c6:	bf18      	it	ne
 80121c8:	2300      	movne	r3, #0
 80121ca:	eba6 0807 	sub.w	r8, r6, r7
 80121ce:	608b      	str	r3, [r1, #8]
 80121d0:	f1b8 0f00 	cmp.w	r8, #0
 80121d4:	dde9      	ble.n	80121aa <__sflush_r+0xae>
 80121d6:	6a21      	ldr	r1, [r4, #32]
 80121d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80121da:	4643      	mov	r3, r8
 80121dc:	463a      	mov	r2, r7
 80121de:	4628      	mov	r0, r5
 80121e0:	47b0      	blx	r6
 80121e2:	2800      	cmp	r0, #0
 80121e4:	dc08      	bgt.n	80121f8 <__sflush_r+0xfc>
 80121e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80121ee:	81a3      	strh	r3, [r4, #12]
 80121f0:	f04f 30ff 	mov.w	r0, #4294967295
 80121f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121f8:	4407      	add	r7, r0
 80121fa:	eba8 0800 	sub.w	r8, r8, r0
 80121fe:	e7e7      	b.n	80121d0 <__sflush_r+0xd4>
 8012200:	dfbffffe 	.word	0xdfbffffe

08012204 <_fflush_r>:
 8012204:	b538      	push	{r3, r4, r5, lr}
 8012206:	690b      	ldr	r3, [r1, #16]
 8012208:	4605      	mov	r5, r0
 801220a:	460c      	mov	r4, r1
 801220c:	b913      	cbnz	r3, 8012214 <_fflush_r+0x10>
 801220e:	2500      	movs	r5, #0
 8012210:	4628      	mov	r0, r5
 8012212:	bd38      	pop	{r3, r4, r5, pc}
 8012214:	b118      	cbz	r0, 801221e <_fflush_r+0x1a>
 8012216:	6a03      	ldr	r3, [r0, #32]
 8012218:	b90b      	cbnz	r3, 801221e <_fflush_r+0x1a>
 801221a:	f7fe f96f 	bl	80104fc <__sinit>
 801221e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012222:	2b00      	cmp	r3, #0
 8012224:	d0f3      	beq.n	801220e <_fflush_r+0xa>
 8012226:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012228:	07d0      	lsls	r0, r2, #31
 801222a:	d404      	bmi.n	8012236 <_fflush_r+0x32>
 801222c:	0599      	lsls	r1, r3, #22
 801222e:	d402      	bmi.n	8012236 <_fflush_r+0x32>
 8012230:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012232:	f7fe fa9e 	bl	8010772 <__retarget_lock_acquire_recursive>
 8012236:	4628      	mov	r0, r5
 8012238:	4621      	mov	r1, r4
 801223a:	f7ff ff5f 	bl	80120fc <__sflush_r>
 801223e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012240:	07da      	lsls	r2, r3, #31
 8012242:	4605      	mov	r5, r0
 8012244:	d4e4      	bmi.n	8012210 <_fflush_r+0xc>
 8012246:	89a3      	ldrh	r3, [r4, #12]
 8012248:	059b      	lsls	r3, r3, #22
 801224a:	d4e1      	bmi.n	8012210 <_fflush_r+0xc>
 801224c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801224e:	f7fe fa91 	bl	8010774 <__retarget_lock_release_recursive>
 8012252:	e7dd      	b.n	8012210 <_fflush_r+0xc>

08012254 <__swbuf_r>:
 8012254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012256:	460e      	mov	r6, r1
 8012258:	4614      	mov	r4, r2
 801225a:	4605      	mov	r5, r0
 801225c:	b118      	cbz	r0, 8012266 <__swbuf_r+0x12>
 801225e:	6a03      	ldr	r3, [r0, #32]
 8012260:	b90b      	cbnz	r3, 8012266 <__swbuf_r+0x12>
 8012262:	f7fe f94b 	bl	80104fc <__sinit>
 8012266:	69a3      	ldr	r3, [r4, #24]
 8012268:	60a3      	str	r3, [r4, #8]
 801226a:	89a3      	ldrh	r3, [r4, #12]
 801226c:	071a      	lsls	r2, r3, #28
 801226e:	d501      	bpl.n	8012274 <__swbuf_r+0x20>
 8012270:	6923      	ldr	r3, [r4, #16]
 8012272:	b943      	cbnz	r3, 8012286 <__swbuf_r+0x32>
 8012274:	4621      	mov	r1, r4
 8012276:	4628      	mov	r0, r5
 8012278:	f000 f82a 	bl	80122d0 <__swsetup_r>
 801227c:	b118      	cbz	r0, 8012286 <__swbuf_r+0x32>
 801227e:	f04f 37ff 	mov.w	r7, #4294967295
 8012282:	4638      	mov	r0, r7
 8012284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012286:	6823      	ldr	r3, [r4, #0]
 8012288:	6922      	ldr	r2, [r4, #16]
 801228a:	1a98      	subs	r0, r3, r2
 801228c:	6963      	ldr	r3, [r4, #20]
 801228e:	b2f6      	uxtb	r6, r6
 8012290:	4283      	cmp	r3, r0
 8012292:	4637      	mov	r7, r6
 8012294:	dc05      	bgt.n	80122a2 <__swbuf_r+0x4e>
 8012296:	4621      	mov	r1, r4
 8012298:	4628      	mov	r0, r5
 801229a:	f7ff ffb3 	bl	8012204 <_fflush_r>
 801229e:	2800      	cmp	r0, #0
 80122a0:	d1ed      	bne.n	801227e <__swbuf_r+0x2a>
 80122a2:	68a3      	ldr	r3, [r4, #8]
 80122a4:	3b01      	subs	r3, #1
 80122a6:	60a3      	str	r3, [r4, #8]
 80122a8:	6823      	ldr	r3, [r4, #0]
 80122aa:	1c5a      	adds	r2, r3, #1
 80122ac:	6022      	str	r2, [r4, #0]
 80122ae:	701e      	strb	r6, [r3, #0]
 80122b0:	6962      	ldr	r2, [r4, #20]
 80122b2:	1c43      	adds	r3, r0, #1
 80122b4:	429a      	cmp	r2, r3
 80122b6:	d004      	beq.n	80122c2 <__swbuf_r+0x6e>
 80122b8:	89a3      	ldrh	r3, [r4, #12]
 80122ba:	07db      	lsls	r3, r3, #31
 80122bc:	d5e1      	bpl.n	8012282 <__swbuf_r+0x2e>
 80122be:	2e0a      	cmp	r6, #10
 80122c0:	d1df      	bne.n	8012282 <__swbuf_r+0x2e>
 80122c2:	4621      	mov	r1, r4
 80122c4:	4628      	mov	r0, r5
 80122c6:	f7ff ff9d 	bl	8012204 <_fflush_r>
 80122ca:	2800      	cmp	r0, #0
 80122cc:	d0d9      	beq.n	8012282 <__swbuf_r+0x2e>
 80122ce:	e7d6      	b.n	801227e <__swbuf_r+0x2a>

080122d0 <__swsetup_r>:
 80122d0:	b538      	push	{r3, r4, r5, lr}
 80122d2:	4b29      	ldr	r3, [pc, #164]	@ (8012378 <__swsetup_r+0xa8>)
 80122d4:	4605      	mov	r5, r0
 80122d6:	6818      	ldr	r0, [r3, #0]
 80122d8:	460c      	mov	r4, r1
 80122da:	b118      	cbz	r0, 80122e4 <__swsetup_r+0x14>
 80122dc:	6a03      	ldr	r3, [r0, #32]
 80122de:	b90b      	cbnz	r3, 80122e4 <__swsetup_r+0x14>
 80122e0:	f7fe f90c 	bl	80104fc <__sinit>
 80122e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80122e8:	0719      	lsls	r1, r3, #28
 80122ea:	d422      	bmi.n	8012332 <__swsetup_r+0x62>
 80122ec:	06da      	lsls	r2, r3, #27
 80122ee:	d407      	bmi.n	8012300 <__swsetup_r+0x30>
 80122f0:	2209      	movs	r2, #9
 80122f2:	602a      	str	r2, [r5, #0]
 80122f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80122f8:	81a3      	strh	r3, [r4, #12]
 80122fa:	f04f 30ff 	mov.w	r0, #4294967295
 80122fe:	e033      	b.n	8012368 <__swsetup_r+0x98>
 8012300:	0758      	lsls	r0, r3, #29
 8012302:	d512      	bpl.n	801232a <__swsetup_r+0x5a>
 8012304:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012306:	b141      	cbz	r1, 801231a <__swsetup_r+0x4a>
 8012308:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801230c:	4299      	cmp	r1, r3
 801230e:	d002      	beq.n	8012316 <__swsetup_r+0x46>
 8012310:	4628      	mov	r0, r5
 8012312:	f7ff f88d 	bl	8011430 <_free_r>
 8012316:	2300      	movs	r3, #0
 8012318:	6363      	str	r3, [r4, #52]	@ 0x34
 801231a:	89a3      	ldrh	r3, [r4, #12]
 801231c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012320:	81a3      	strh	r3, [r4, #12]
 8012322:	2300      	movs	r3, #0
 8012324:	6063      	str	r3, [r4, #4]
 8012326:	6923      	ldr	r3, [r4, #16]
 8012328:	6023      	str	r3, [r4, #0]
 801232a:	89a3      	ldrh	r3, [r4, #12]
 801232c:	f043 0308 	orr.w	r3, r3, #8
 8012330:	81a3      	strh	r3, [r4, #12]
 8012332:	6923      	ldr	r3, [r4, #16]
 8012334:	b94b      	cbnz	r3, 801234a <__swsetup_r+0x7a>
 8012336:	89a3      	ldrh	r3, [r4, #12]
 8012338:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801233c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012340:	d003      	beq.n	801234a <__swsetup_r+0x7a>
 8012342:	4621      	mov	r1, r4
 8012344:	4628      	mov	r0, r5
 8012346:	f000 f8eb 	bl	8012520 <__smakebuf_r>
 801234a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801234e:	f013 0201 	ands.w	r2, r3, #1
 8012352:	d00a      	beq.n	801236a <__swsetup_r+0x9a>
 8012354:	2200      	movs	r2, #0
 8012356:	60a2      	str	r2, [r4, #8]
 8012358:	6962      	ldr	r2, [r4, #20]
 801235a:	4252      	negs	r2, r2
 801235c:	61a2      	str	r2, [r4, #24]
 801235e:	6922      	ldr	r2, [r4, #16]
 8012360:	b942      	cbnz	r2, 8012374 <__swsetup_r+0xa4>
 8012362:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012366:	d1c5      	bne.n	80122f4 <__swsetup_r+0x24>
 8012368:	bd38      	pop	{r3, r4, r5, pc}
 801236a:	0799      	lsls	r1, r3, #30
 801236c:	bf58      	it	pl
 801236e:	6962      	ldrpl	r2, [r4, #20]
 8012370:	60a2      	str	r2, [r4, #8]
 8012372:	e7f4      	b.n	801235e <__swsetup_r+0x8e>
 8012374:	2000      	movs	r0, #0
 8012376:	e7f7      	b.n	8012368 <__swsetup_r+0x98>
 8012378:	20000038 	.word	0x20000038

0801237c <memmove>:
 801237c:	4288      	cmp	r0, r1
 801237e:	b510      	push	{r4, lr}
 8012380:	eb01 0402 	add.w	r4, r1, r2
 8012384:	d902      	bls.n	801238c <memmove+0x10>
 8012386:	4284      	cmp	r4, r0
 8012388:	4623      	mov	r3, r4
 801238a:	d807      	bhi.n	801239c <memmove+0x20>
 801238c:	1e43      	subs	r3, r0, #1
 801238e:	42a1      	cmp	r1, r4
 8012390:	d008      	beq.n	80123a4 <memmove+0x28>
 8012392:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012396:	f803 2f01 	strb.w	r2, [r3, #1]!
 801239a:	e7f8      	b.n	801238e <memmove+0x12>
 801239c:	4402      	add	r2, r0
 801239e:	4601      	mov	r1, r0
 80123a0:	428a      	cmp	r2, r1
 80123a2:	d100      	bne.n	80123a6 <memmove+0x2a>
 80123a4:	bd10      	pop	{r4, pc}
 80123a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80123aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80123ae:	e7f7      	b.n	80123a0 <memmove+0x24>

080123b0 <__assert_func>:
 80123b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80123b2:	4614      	mov	r4, r2
 80123b4:	461a      	mov	r2, r3
 80123b6:	4b09      	ldr	r3, [pc, #36]	@ (80123dc <__assert_func+0x2c>)
 80123b8:	681b      	ldr	r3, [r3, #0]
 80123ba:	4605      	mov	r5, r0
 80123bc:	68d8      	ldr	r0, [r3, #12]
 80123be:	b954      	cbnz	r4, 80123d6 <__assert_func+0x26>
 80123c0:	4b07      	ldr	r3, [pc, #28]	@ (80123e0 <__assert_func+0x30>)
 80123c2:	461c      	mov	r4, r3
 80123c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80123c8:	9100      	str	r1, [sp, #0]
 80123ca:	462b      	mov	r3, r5
 80123cc:	4905      	ldr	r1, [pc, #20]	@ (80123e4 <__assert_func+0x34>)
 80123ce:	f000 f86f 	bl	80124b0 <fiprintf>
 80123d2:	f000 f903 	bl	80125dc <abort>
 80123d6:	4b04      	ldr	r3, [pc, #16]	@ (80123e8 <__assert_func+0x38>)
 80123d8:	e7f4      	b.n	80123c4 <__assert_func+0x14>
 80123da:	bf00      	nop
 80123dc:	20000038 	.word	0x20000038
 80123e0:	08017e3e 	.word	0x08017e3e
 80123e4:	08017e10 	.word	0x08017e10
 80123e8:	08017e03 	.word	0x08017e03

080123ec <_calloc_r>:
 80123ec:	b570      	push	{r4, r5, r6, lr}
 80123ee:	fba1 5402 	umull	r5, r4, r1, r2
 80123f2:	b93c      	cbnz	r4, 8012404 <_calloc_r+0x18>
 80123f4:	4629      	mov	r1, r5
 80123f6:	f7fd fb11 	bl	800fa1c <_malloc_r>
 80123fa:	4606      	mov	r6, r0
 80123fc:	b928      	cbnz	r0, 801240a <_calloc_r+0x1e>
 80123fe:	2600      	movs	r6, #0
 8012400:	4630      	mov	r0, r6
 8012402:	bd70      	pop	{r4, r5, r6, pc}
 8012404:	220c      	movs	r2, #12
 8012406:	6002      	str	r2, [r0, #0]
 8012408:	e7f9      	b.n	80123fe <_calloc_r+0x12>
 801240a:	462a      	mov	r2, r5
 801240c:	4621      	mov	r1, r4
 801240e:	f7fe f922 	bl	8010656 <memset>
 8012412:	e7f5      	b.n	8012400 <_calloc_r+0x14>

08012414 <__ascii_mbtowc>:
 8012414:	b082      	sub	sp, #8
 8012416:	b901      	cbnz	r1, 801241a <__ascii_mbtowc+0x6>
 8012418:	a901      	add	r1, sp, #4
 801241a:	b142      	cbz	r2, 801242e <__ascii_mbtowc+0x1a>
 801241c:	b14b      	cbz	r3, 8012432 <__ascii_mbtowc+0x1e>
 801241e:	7813      	ldrb	r3, [r2, #0]
 8012420:	600b      	str	r3, [r1, #0]
 8012422:	7812      	ldrb	r2, [r2, #0]
 8012424:	1e10      	subs	r0, r2, #0
 8012426:	bf18      	it	ne
 8012428:	2001      	movne	r0, #1
 801242a:	b002      	add	sp, #8
 801242c:	4770      	bx	lr
 801242e:	4610      	mov	r0, r2
 8012430:	e7fb      	b.n	801242a <__ascii_mbtowc+0x16>
 8012432:	f06f 0001 	mvn.w	r0, #1
 8012436:	e7f8      	b.n	801242a <__ascii_mbtowc+0x16>

08012438 <_realloc_r>:
 8012438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801243c:	4680      	mov	r8, r0
 801243e:	4615      	mov	r5, r2
 8012440:	460c      	mov	r4, r1
 8012442:	b921      	cbnz	r1, 801244e <_realloc_r+0x16>
 8012444:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012448:	4611      	mov	r1, r2
 801244a:	f7fd bae7 	b.w	800fa1c <_malloc_r>
 801244e:	b92a      	cbnz	r2, 801245c <_realloc_r+0x24>
 8012450:	f7fe ffee 	bl	8011430 <_free_r>
 8012454:	2400      	movs	r4, #0
 8012456:	4620      	mov	r0, r4
 8012458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801245c:	f000 f8c5 	bl	80125ea <_malloc_usable_size_r>
 8012460:	4285      	cmp	r5, r0
 8012462:	4606      	mov	r6, r0
 8012464:	d802      	bhi.n	801246c <_realloc_r+0x34>
 8012466:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801246a:	d8f4      	bhi.n	8012456 <_realloc_r+0x1e>
 801246c:	4629      	mov	r1, r5
 801246e:	4640      	mov	r0, r8
 8012470:	f7fd fad4 	bl	800fa1c <_malloc_r>
 8012474:	4607      	mov	r7, r0
 8012476:	2800      	cmp	r0, #0
 8012478:	d0ec      	beq.n	8012454 <_realloc_r+0x1c>
 801247a:	42b5      	cmp	r5, r6
 801247c:	462a      	mov	r2, r5
 801247e:	4621      	mov	r1, r4
 8012480:	bf28      	it	cs
 8012482:	4632      	movcs	r2, r6
 8012484:	f7fe f977 	bl	8010776 <memcpy>
 8012488:	4621      	mov	r1, r4
 801248a:	4640      	mov	r0, r8
 801248c:	f7fe ffd0 	bl	8011430 <_free_r>
 8012490:	463c      	mov	r4, r7
 8012492:	e7e0      	b.n	8012456 <_realloc_r+0x1e>

08012494 <__ascii_wctomb>:
 8012494:	4603      	mov	r3, r0
 8012496:	4608      	mov	r0, r1
 8012498:	b141      	cbz	r1, 80124ac <__ascii_wctomb+0x18>
 801249a:	2aff      	cmp	r2, #255	@ 0xff
 801249c:	d904      	bls.n	80124a8 <__ascii_wctomb+0x14>
 801249e:	228a      	movs	r2, #138	@ 0x8a
 80124a0:	601a      	str	r2, [r3, #0]
 80124a2:	f04f 30ff 	mov.w	r0, #4294967295
 80124a6:	4770      	bx	lr
 80124a8:	700a      	strb	r2, [r1, #0]
 80124aa:	2001      	movs	r0, #1
 80124ac:	4770      	bx	lr
	...

080124b0 <fiprintf>:
 80124b0:	b40e      	push	{r1, r2, r3}
 80124b2:	b503      	push	{r0, r1, lr}
 80124b4:	4601      	mov	r1, r0
 80124b6:	ab03      	add	r3, sp, #12
 80124b8:	4805      	ldr	r0, [pc, #20]	@ (80124d0 <fiprintf+0x20>)
 80124ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80124be:	6800      	ldr	r0, [r0, #0]
 80124c0:	9301      	str	r3, [sp, #4]
 80124c2:	f7ff fd03 	bl	8011ecc <_vfiprintf_r>
 80124c6:	b002      	add	sp, #8
 80124c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80124cc:	b003      	add	sp, #12
 80124ce:	4770      	bx	lr
 80124d0:	20000038 	.word	0x20000038

080124d4 <__swhatbuf_r>:
 80124d4:	b570      	push	{r4, r5, r6, lr}
 80124d6:	460c      	mov	r4, r1
 80124d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124dc:	2900      	cmp	r1, #0
 80124de:	b096      	sub	sp, #88	@ 0x58
 80124e0:	4615      	mov	r5, r2
 80124e2:	461e      	mov	r6, r3
 80124e4:	da0d      	bge.n	8012502 <__swhatbuf_r+0x2e>
 80124e6:	89a3      	ldrh	r3, [r4, #12]
 80124e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80124ec:	f04f 0100 	mov.w	r1, #0
 80124f0:	bf14      	ite	ne
 80124f2:	2340      	movne	r3, #64	@ 0x40
 80124f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80124f8:	2000      	movs	r0, #0
 80124fa:	6031      	str	r1, [r6, #0]
 80124fc:	602b      	str	r3, [r5, #0]
 80124fe:	b016      	add	sp, #88	@ 0x58
 8012500:	bd70      	pop	{r4, r5, r6, pc}
 8012502:	466a      	mov	r2, sp
 8012504:	f000 f848 	bl	8012598 <_fstat_r>
 8012508:	2800      	cmp	r0, #0
 801250a:	dbec      	blt.n	80124e6 <__swhatbuf_r+0x12>
 801250c:	9901      	ldr	r1, [sp, #4]
 801250e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012512:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012516:	4259      	negs	r1, r3
 8012518:	4159      	adcs	r1, r3
 801251a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801251e:	e7eb      	b.n	80124f8 <__swhatbuf_r+0x24>

08012520 <__smakebuf_r>:
 8012520:	898b      	ldrh	r3, [r1, #12]
 8012522:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012524:	079d      	lsls	r5, r3, #30
 8012526:	4606      	mov	r6, r0
 8012528:	460c      	mov	r4, r1
 801252a:	d507      	bpl.n	801253c <__smakebuf_r+0x1c>
 801252c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012530:	6023      	str	r3, [r4, #0]
 8012532:	6123      	str	r3, [r4, #16]
 8012534:	2301      	movs	r3, #1
 8012536:	6163      	str	r3, [r4, #20]
 8012538:	b003      	add	sp, #12
 801253a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801253c:	ab01      	add	r3, sp, #4
 801253e:	466a      	mov	r2, sp
 8012540:	f7ff ffc8 	bl	80124d4 <__swhatbuf_r>
 8012544:	9f00      	ldr	r7, [sp, #0]
 8012546:	4605      	mov	r5, r0
 8012548:	4639      	mov	r1, r7
 801254a:	4630      	mov	r0, r6
 801254c:	f7fd fa66 	bl	800fa1c <_malloc_r>
 8012550:	b948      	cbnz	r0, 8012566 <__smakebuf_r+0x46>
 8012552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012556:	059a      	lsls	r2, r3, #22
 8012558:	d4ee      	bmi.n	8012538 <__smakebuf_r+0x18>
 801255a:	f023 0303 	bic.w	r3, r3, #3
 801255e:	f043 0302 	orr.w	r3, r3, #2
 8012562:	81a3      	strh	r3, [r4, #12]
 8012564:	e7e2      	b.n	801252c <__smakebuf_r+0xc>
 8012566:	89a3      	ldrh	r3, [r4, #12]
 8012568:	6020      	str	r0, [r4, #0]
 801256a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801256e:	81a3      	strh	r3, [r4, #12]
 8012570:	9b01      	ldr	r3, [sp, #4]
 8012572:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012576:	b15b      	cbz	r3, 8012590 <__smakebuf_r+0x70>
 8012578:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801257c:	4630      	mov	r0, r6
 801257e:	f000 f81d 	bl	80125bc <_isatty_r>
 8012582:	b128      	cbz	r0, 8012590 <__smakebuf_r+0x70>
 8012584:	89a3      	ldrh	r3, [r4, #12]
 8012586:	f023 0303 	bic.w	r3, r3, #3
 801258a:	f043 0301 	orr.w	r3, r3, #1
 801258e:	81a3      	strh	r3, [r4, #12]
 8012590:	89a3      	ldrh	r3, [r4, #12]
 8012592:	431d      	orrs	r5, r3
 8012594:	81a5      	strh	r5, [r4, #12]
 8012596:	e7cf      	b.n	8012538 <__smakebuf_r+0x18>

08012598 <_fstat_r>:
 8012598:	b538      	push	{r3, r4, r5, lr}
 801259a:	4d07      	ldr	r5, [pc, #28]	@ (80125b8 <_fstat_r+0x20>)
 801259c:	2300      	movs	r3, #0
 801259e:	4604      	mov	r4, r0
 80125a0:	4608      	mov	r0, r1
 80125a2:	4611      	mov	r1, r2
 80125a4:	602b      	str	r3, [r5, #0]
 80125a6:	f7f2 f8fd 	bl	80047a4 <_fstat>
 80125aa:	1c43      	adds	r3, r0, #1
 80125ac:	d102      	bne.n	80125b4 <_fstat_r+0x1c>
 80125ae:	682b      	ldr	r3, [r5, #0]
 80125b0:	b103      	cbz	r3, 80125b4 <_fstat_r+0x1c>
 80125b2:	6023      	str	r3, [r4, #0]
 80125b4:	bd38      	pop	{r3, r4, r5, pc}
 80125b6:	bf00      	nop
 80125b8:	20000bec 	.word	0x20000bec

080125bc <_isatty_r>:
 80125bc:	b538      	push	{r3, r4, r5, lr}
 80125be:	4d06      	ldr	r5, [pc, #24]	@ (80125d8 <_isatty_r+0x1c>)
 80125c0:	2300      	movs	r3, #0
 80125c2:	4604      	mov	r4, r0
 80125c4:	4608      	mov	r0, r1
 80125c6:	602b      	str	r3, [r5, #0]
 80125c8:	f7f2 f8fc 	bl	80047c4 <_isatty>
 80125cc:	1c43      	adds	r3, r0, #1
 80125ce:	d102      	bne.n	80125d6 <_isatty_r+0x1a>
 80125d0:	682b      	ldr	r3, [r5, #0]
 80125d2:	b103      	cbz	r3, 80125d6 <_isatty_r+0x1a>
 80125d4:	6023      	str	r3, [r4, #0]
 80125d6:	bd38      	pop	{r3, r4, r5, pc}
 80125d8:	20000bec 	.word	0x20000bec

080125dc <abort>:
 80125dc:	b508      	push	{r3, lr}
 80125de:	2006      	movs	r0, #6
 80125e0:	f000 f834 	bl	801264c <raise>
 80125e4:	2001      	movs	r0, #1
 80125e6:	f7f2 f88d 	bl	8004704 <_exit>

080125ea <_malloc_usable_size_r>:
 80125ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80125ee:	1f18      	subs	r0, r3, #4
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	bfbc      	itt	lt
 80125f4:	580b      	ldrlt	r3, [r1, r0]
 80125f6:	18c0      	addlt	r0, r0, r3
 80125f8:	4770      	bx	lr

080125fa <_raise_r>:
 80125fa:	291f      	cmp	r1, #31
 80125fc:	b538      	push	{r3, r4, r5, lr}
 80125fe:	4605      	mov	r5, r0
 8012600:	460c      	mov	r4, r1
 8012602:	d904      	bls.n	801260e <_raise_r+0x14>
 8012604:	2316      	movs	r3, #22
 8012606:	6003      	str	r3, [r0, #0]
 8012608:	f04f 30ff 	mov.w	r0, #4294967295
 801260c:	bd38      	pop	{r3, r4, r5, pc}
 801260e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012610:	b112      	cbz	r2, 8012618 <_raise_r+0x1e>
 8012612:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012616:	b94b      	cbnz	r3, 801262c <_raise_r+0x32>
 8012618:	4628      	mov	r0, r5
 801261a:	f000 f831 	bl	8012680 <_getpid_r>
 801261e:	4622      	mov	r2, r4
 8012620:	4601      	mov	r1, r0
 8012622:	4628      	mov	r0, r5
 8012624:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012628:	f000 b818 	b.w	801265c <_kill_r>
 801262c:	2b01      	cmp	r3, #1
 801262e:	d00a      	beq.n	8012646 <_raise_r+0x4c>
 8012630:	1c59      	adds	r1, r3, #1
 8012632:	d103      	bne.n	801263c <_raise_r+0x42>
 8012634:	2316      	movs	r3, #22
 8012636:	6003      	str	r3, [r0, #0]
 8012638:	2001      	movs	r0, #1
 801263a:	e7e7      	b.n	801260c <_raise_r+0x12>
 801263c:	2100      	movs	r1, #0
 801263e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012642:	4620      	mov	r0, r4
 8012644:	4798      	blx	r3
 8012646:	2000      	movs	r0, #0
 8012648:	e7e0      	b.n	801260c <_raise_r+0x12>
	...

0801264c <raise>:
 801264c:	4b02      	ldr	r3, [pc, #8]	@ (8012658 <raise+0xc>)
 801264e:	4601      	mov	r1, r0
 8012650:	6818      	ldr	r0, [r3, #0]
 8012652:	f7ff bfd2 	b.w	80125fa <_raise_r>
 8012656:	bf00      	nop
 8012658:	20000038 	.word	0x20000038

0801265c <_kill_r>:
 801265c:	b538      	push	{r3, r4, r5, lr}
 801265e:	4d07      	ldr	r5, [pc, #28]	@ (801267c <_kill_r+0x20>)
 8012660:	2300      	movs	r3, #0
 8012662:	4604      	mov	r4, r0
 8012664:	4608      	mov	r0, r1
 8012666:	4611      	mov	r1, r2
 8012668:	602b      	str	r3, [r5, #0]
 801266a:	f7f2 f83b 	bl	80046e4 <_kill>
 801266e:	1c43      	adds	r3, r0, #1
 8012670:	d102      	bne.n	8012678 <_kill_r+0x1c>
 8012672:	682b      	ldr	r3, [r5, #0]
 8012674:	b103      	cbz	r3, 8012678 <_kill_r+0x1c>
 8012676:	6023      	str	r3, [r4, #0]
 8012678:	bd38      	pop	{r3, r4, r5, pc}
 801267a:	bf00      	nop
 801267c:	20000bec 	.word	0x20000bec

08012680 <_getpid_r>:
 8012680:	f7f2 b828 	b.w	80046d4 <_getpid>

08012684 <_init>:
 8012684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012686:	bf00      	nop
 8012688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801268a:	bc08      	pop	{r3}
 801268c:	469e      	mov	lr, r3
 801268e:	4770      	bx	lr

08012690 <_fini>:
 8012690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012692:	bf00      	nop
 8012694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012696:	bc08      	pop	{r3}
 8012698:	469e      	mov	lr, r3
 801269a:	4770      	bx	lr
