OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 20140 22400
[INFO GPL-0005] CoreAreaUxUy: 789640 789600
[INFO GPL-0006] NumInstances: 28012
[INFO GPL-0007] NumPlaceInstances: 27050
[INFO GPL-0008] NumFixedInstances: 962
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 27104
[INFO GPL-0011] NumPins: 84033
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 800000 800000
[INFO GPL-0014] CoreAreaLxLy: 20140 22400
[INFO GPL-0015] CoreAreaUxUy: 789640 789600
[INFO GPL-0016] CoreArea: 590360400000
[INFO GPL-0017] NonPlaceInstsArea: 1023568000
[INFO GPL-0018] PlaceInstsArea: 155437632000
[INFO GPL-0019] Util(%): 26.38
[INFO GPL-0020] StdInstsArea: 155437632000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00389320 HPWL: 156319760
[InitialPlace]  Iter: 2 CG residual: 0.00485268 HPWL: 167181968
[InitialPlace]  Iter: 3 CG residual: 0.00515945 HPWL: 163108493
[InitialPlace]  Iter: 4 CG residual: 0.00304565 HPWL: 158647058
[InitialPlace]  Iter: 5 CG residual: 0.00773982 HPWL: 158199971
[InitialPlace]  Iter: 6 CG residual: 0.00318107 HPWL: 154400743
[InitialPlace]  Iter: 7 CG residual: 0.00511409 HPWL: 153782750
[InitialPlace]  Iter: 8 CG residual: 0.00604134 HPWL: 151442712
[InitialPlace]  Iter: 9 CG residual: 0.00377449 HPWL: 150525609
[InitialPlace]  Iter: 10 CG residual: 0.00316652 HPWL: 149454206
[InitialPlace]  Iter: 11 CG residual: 0.00108867 HPWL: 147997553
[InitialPlace]  Iter: 12 CG residual: 0.00026600 HPWL: 147291383
[InitialPlace]  Iter: 13 CG residual: 0.00002100 HPWL: 147315995
[InitialPlace]  Iter: 14 CG residual: 0.00004297 HPWL: 147156082
[InitialPlace]  Iter: 15 CG residual: 0.00013031 HPWL: 147231244
[InitialPlace]  Iter: 16 CG residual: 0.00002687 HPWL: 147174936
[InitialPlace]  Iter: 17 CG residual: 0.00001855 HPWL: 147253807
[InitialPlace]  Iter: 18 CG residual: 0.00005784 HPWL: 147173409
[InitialPlace]  Iter: 19 CG residual: 0.00004914 HPWL: 147266423
[InitialPlace]  Iter: 20 CG residual: 0.00008329 HPWL: 147176991
[INFO GPL-0031] FillerInit: NumGCells: 30840
[INFO GPL-0032] FillerInit: NumGNets: 27104
[INFO GPL-0033] FillerInit: NumGPins: 84033
[INFO GPL-0023] TargetDensity: 0.30
[INFO GPL-0024] AveragePlaceInstArea: 5746308
[INFO GPL-0025] IdealBinArea: 19154360
[INFO GPL-0026] IdealBinCnt: 30821
[INFO GPL-0027] TotalBinArea: 590360400000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 6012 5994
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.998996 HPWL: 14578078
[NesterovSolve] Iter: 10 overflow: 0.999219 HPWL: 8481223
[NesterovSolve] Iter: 20 overflow: 0.999212 HPWL: 7413415
[NesterovSolve] Iter: 30 overflow: 0.999222 HPWL: 6786857
[NesterovSolve] Iter: 40 overflow: 0.999234 HPWL: 6390528
[NesterovSolve] Iter: 50 overflow: 0.999234 HPWL: 6094904
[NesterovSolve] Iter: 60 overflow: 0.999234 HPWL: 5864663
[NesterovSolve] Iter: 70 overflow: 0.99911 HPWL: 5684251
[NesterovSolve] Iter: 80 overflow: 0.999156 HPWL: 5548895
[NesterovSolve] Iter: 90 overflow: 0.999156 HPWL: 5431664
[NesterovSolve] Iter: 100 overflow: 0.999156 HPWL: 5310471
[NesterovSolve] Iter: 110 overflow: 0.999155 HPWL: 5202535
[NesterovSolve] Iter: 120 overflow: 0.999154 HPWL: 5147368
[NesterovSolve] Iter: 130 overflow: 0.999153 HPWL: 5219302
[NesterovSolve] Iter: 140 overflow: 0.99915 HPWL: 5520297
[NesterovSolve] Iter: 150 overflow: 0.999131 HPWL: 6179023
[NesterovSolve] Iter: 160 overflow: 0.999072 HPWL: 7326654
[NesterovSolve] Iter: 170 overflow: 0.998884 HPWL: 9283537
[NesterovSolve] Iter: 180 overflow: 0.998652 HPWL: 13175570
[NesterovSolve] Iter: 190 overflow: 0.99839 HPWL: 20794896
[NesterovSolve] Iter: 200 overflow: 0.997765 HPWL: 33046126
[NesterovSolve] Iter: 210 overflow: 0.996533 HPWL: 46714743
[NesterovSolve] Iter: 220 overflow: 0.994268 HPWL: 62116442
[NesterovSolve] Iter: 230 overflow: 0.990141 HPWL: 83532035
[NesterovSolve] Iter: 240 overflow: 0.982041 HPWL: 107987636
[NesterovSolve] Iter: 250 overflow: 0.971699 HPWL: 132652550
[NesterovSolve] Iter: 260 overflow: 0.960563 HPWL: 158142098
[NesterovSolve] Iter: 270 overflow: 0.946451 HPWL: 188046751
[NesterovSolve] Iter: 280 overflow: 0.926654 HPWL: 225170278
[NesterovSolve] Iter: 290 overflow: 0.900613 HPWL: 267873856
[NesterovSolve] Iter: 300 overflow: 0.870203 HPWL: 306393095
[NesterovSolve] Iter: 310 overflow: 0.841285 HPWL: 338018610
[NesterovSolve] Iter: 320 overflow: 0.806324 HPWL: 365606634
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3201 nets.
[NesterovSolve] Iter: 330 overflow: 0.786266 HPWL: 376531837
[NesterovSolve] Iter: 340 overflow: 0.77402 HPWL: 405007450
[NesterovSolve] Iter: 350 overflow: 0.725615 HPWL: 456203879
[NesterovSolve] Iter: 360 overflow: 0.700659 HPWL: 449560793
[NesterovSolve] Iter: 370 overflow: 0.656165 HPWL: 439760046
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3201 nets.
[NesterovSolve] Iter: 380 overflow: 0.619255 HPWL: 481818467
[NesterovSolve] Snapshot saved at iter = 384
[NesterovSolve] Iter: 390 overflow: 0.571954 HPWL: 463998764
[NesterovSolve] Iter: 400 overflow: 0.529506 HPWL: 498166458
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3198 nets.
[NesterovSolve] Iter: 410 overflow: 0.478974 HPWL: 485309935
[NesterovSolve] Iter: 420 overflow: 0.422418 HPWL: 477103278
[NesterovSolve] Iter: 430 overflow: 0.365257 HPWL: 474928297
[NesterovSolve] Iter: 440 overflow: 0.320681 HPWL: 459476352
[NesterovSolve] Iter: 450 overflow: 0.28656 HPWL: 447280500
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3200 nets.
[NesterovSolve] Iter: 460 overflow: 0.251075 HPWL: 437586171
[NesterovSolve] Iter: 470 overflow: 0.221809 HPWL: 430150977
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3198 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 190 190
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 36100
[INFO GPL-0063] TotalRouteOverflowH2: 0.14285719394683838
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 1
[INFO GPL-0066] 0.5%RC: 1.0002736727853387
[INFO GPL-0067] 1.0%RC: 1.0001368363926695
[INFO GPL-0068] 2.0%RC: 1.0000684509793707
[INFO GPL-0069] 5.0%RC: 1.0000273882657107
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0002053
[NesterovSolve] Iter: 480 overflow: 0.193962 HPWL: 424448967
[NesterovSolve] Iter: 490 overflow: 0.169614 HPWL: 420513851
[NesterovSolve] Iter: 500 overflow: 0.147728 HPWL: 417755992
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3202 nets.
[NesterovSolve] Iter: 510 overflow: 0.129554 HPWL: 415984959
[NesterovSolve] Iter: 520 overflow: 0.112924 HPWL: 415034125
[NesterovSolve] Finished with Overflow: 0.098677

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_47252_/CK ^
   0.13
_47252_/CK ^
   0.08      0.00       0.05


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47256_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.39                           rst_ni (net)
                  0.00    0.00  100.00 ^ _47256_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _47256_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                 99.82   slack (MET)


Startpoint: _40724_ (negative level-sensitive latch clocked by clk)
Endpoint: _37969_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _40724_/GN (DLL_X1)
                  0.01    0.04  500.04 ^ _40724_/Q (DLL_X1)
     1    0.98                           gen_sub_units_scm[14].sub_unit_i.gen_cg_word_iter[18].cg_i.en_latch (net)
                  0.01    0.00  500.04 ^ _37969_/A2 (AND2_X1)
                                500.04   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _37969_/A1 (AND2_X1)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -500.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _47261_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47261_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47261_/CK (DFFR_X1)
                  0.81    0.87    0.87 v _47261_/Q (DFFR_X1)
   513  854.10                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[9] (net)
                  0.81    0.00    0.87 v _38918_/A (MUX2_X1)
                  0.01    0.28    1.15 v _38918_/Z (MUX2_X1)
     1    1.20                           _00538_ (net)
                  0.01    0.00    1.15 v _47261_/D (DFFR_X1)
                                  1.15   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _47261_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47252_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.39                           rst_ni (net)
                  0.00    0.00  100.00 ^ _47252_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _47252_/CK (DFFR_X1)
                          0.05 1000.05   library recovery time
                               1000.05   data required time
-----------------------------------------------------------------------------
                               1000.05   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                900.05   slack (MET)


Startpoint: _42355_ (negative level-sensitive latch clocked by clk)
Endpoint: _38184_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _42355_/GN (DLL_X1)
                  0.01    0.08  500.08 v _42355_/Q (DLL_X1)
     1    4.33                           gen_sub_units_scm[1].sub_unit_i.gen_cg_word_iter[22].cg_i.en_latch (net)
                  0.01    0.00  500.08 v _38184_/A2 (AND2_X1)
                                500.08   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _38184_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.08   data arrival time
-----------------------------------------------------------------------------
                                499.92   slack (MET)


Startpoint: _47253_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46371_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47253_/CK (DFFR_X1)
                  1.91    2.04    2.04 ^ _47253_/Q (DFFR_X1)
   513  898.18                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[1] (net)
                  1.98    0.45    2.49 ^ _46371_/D (DLH_X1)
                                  2.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _46371_/G (DLH_X1)
                          2.49    2.49   time borrowed from endpoint
                                  2.49   data required time
-----------------------------------------------------------------------------
                                  2.49   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.21
--------------------------------------------
max time borrow                       499.79
actual time borrow                      2.49
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47252_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
    16   36.39                           rst_ni (net)
                  0.00    0.00  100.00 ^ _47252_/RN (DFFR_X1)
                                100.00   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _47252_/CK (DFFR_X1)
                          0.05 1000.05   library recovery time
                               1000.05   data required time
-----------------------------------------------------------------------------
                               1000.05   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                900.05   slack (MET)


Startpoint: _42355_ (negative level-sensitive latch clocked by clk)
Endpoint: _38184_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _42355_/GN (DLL_X1)
                  0.01    0.08  500.08 v _42355_/Q (DLL_X1)
     1    4.33                           gen_sub_units_scm[1].sub_unit_i.gen_cg_word_iter[22].cg_i.en_latch (net)
                  0.01    0.00  500.08 v _38184_/A2 (AND2_X1)
                                500.08   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _38184_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.08   data arrival time
-----------------------------------------------------------------------------
                                499.92   slack (MET)


Startpoint: _47253_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46371_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47253_/CK (DFFR_X1)
                  1.91    2.04    2.04 ^ _47253_/Q (DFFR_X1)
   513  898.18                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[1] (net)
                  1.98    0.45    2.49 ^ _46371_/D (DLH_X1)
                                  2.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _46371_/G (DLH_X1)
                          2.49    2.49   time borrowed from endpoint
                                  2.49   data required time
-----------------------------------------------------------------------------
                                  2.49   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.21
--------------------------------------------
max time borrow                       499.79
actual time borrow                      2.49
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.01e-05   2.20e-06   2.68e-04   3.01e-04  44.8%
Combinational          7.65e-06   2.06e-05   3.41e-04   3.70e-04  55.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.77e-05   2.28e-05   6.10e-04   6.70e-04 100.0%
                           5.6%       3.4%      91.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 39115 u^2 27% utilization.
Core area = 590360400000

Elapsed time: 1:06.04[h:]min:sec. CPU time: user 65.85 sys 0.15 (99%). Peak memory: 418444KB.
