Running in Lattice mode

                               Synplify Pro (R) 

                Version U-2023.03L-SP1 for win64 - Aug 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    D:\LatticeDiamond\diamond\3.13\synpbase\bin64\mbin\synbatch.exe
Install:     D:\LatticeDiamond\diamond\3.13\synpbase
Hostname:    ADMINISTRATOR
Date:        Tue Sep  3 21:46:24 2024
Version:     U-2023.03L-SP1

Arguments:   -product synplify_base -batch FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\jarsul\Desktop\fpga\impl_1280x1024\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.srr"
Running: impl_1280x1024 in foreground

Running proj_1|impl_1280x1024

Running Flow: compile (Compile) on proj_1|impl_1280x1024
# Tue Sep  3 21:46:24 2024

Running Flow: compile_flow (Compile Process) on proj_1|impl_1280x1024
# Tue Sep  3 21:46:24 2024

Running: compiler (Compile Input) on proj_1|impl_1280x1024
# Tue Sep  3 21:46:24 2024
Copied C:\Users\jarsul\Desktop\fpga\impl_1280x1024\synwork\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_comp.srs to C:\Users\jarsul\Desktop\fpga\impl_1280x1024\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.srs

compiler completed
# Tue Sep  3 21:46:25 2024

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl_1280x1024
# Tue Sep  3 21:46:25 2024

multi_srs_gen completed
# Tue Sep  3 21:46:25 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\jarsul\Desktop\fpga\impl_1280x1024\synwork\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_mult.srs to C:\Users\jarsul\Desktop\fpga\impl_1280x1024\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.srs
Copied C:\Users\jarsul\Desktop\fpga\impl_1280x1024\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.srr to C:\Users\jarsul\Desktop\fpga\impl_1280x1024\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.srf
Complete: Compile Process on proj_1|impl_1280x1024

Running: premap (Premap) on proj_1|impl_1280x1024
# Tue Sep  3 21:46:26 2024

premap completed with warnings
# Tue Sep  3 21:46:27 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|impl_1280x1024

Running Flow: map (Map) on proj_1|impl_1280x1024
# Tue Sep  3 21:46:27 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl_1280x1024
# Tue Sep  3 21:46:27 2024
Copied C:\Users\jarsul\Desktop\fpga\impl_1280x1024\synwork\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_m.srm to C:\Users\jarsul\Desktop\fpga\impl_1280x1024\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.srm

fpga_mapper completed with warnings
# Tue Sep  3 21:46:30 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|impl_1280x1024
Copied C:\Users\jarsul\Desktop\fpga\impl_1280x1024\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.srr to C:\Users\jarsul\Desktop\fpga\impl_1280x1024\FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024.srf
Complete: Logic Synthesis on proj_1|impl_1280x1024
TCL script complete: "FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_1280x1024_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\jarsul\Desktop\fpga\impl_1280x1024\proj_1.prj
batch mode default:no
