m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vM68kDramController_Verilog
Z0 !s110 1738814386
!i10b 1
!s100 1?X4;1@:jDO8>Z`hX?mC@3
INO:0;g`Q0[X?6=hn1Ae6V1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/M68K_CPEN412/Modelsim
w1738814382
8C:/M68K_CPEN412/M68kDramController_Verilog.v
FC:/M68K_CPEN412/M68kDramController_Verilog.v
L0 14
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1738814386.000000
!s107 C:/M68K_CPEN412/M68kDramController_Verilog.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/M68K_CPEN412/M68kDramController_Verilog.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@m68k@dram@controller_@verilog
vtb_M68kDramController
R0
!i10b 1
!s100 1OUKDm[i8hP4[6:TMIV;n0
Io0XO7>F]gQZ_BP1No]iLW1
R1
R2
w1738795780
8C:/M68K_CPEN412/M68kDramController_Verilog_tb.v
FC:/M68K_CPEN412/M68kDramController_Verilog_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:/M68K_CPEN412/M68kDramController_Verilog_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/M68K_CPEN412/M68kDramController_Verilog_tb.v|
!i113 1
R5
R6
ntb_@m68k@dram@controller
