
*** Running vivado
    with args -log design_1_hash_func_top_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hash_func_top_0_2.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_hash_func_top_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kimyou94/Feb_22_proj/hash_func_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_hash_func_top_0_2 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5812 
WARNING: [Synth 8-1958] event expressions must result in a singular type [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/hash_func_S_AXI.v:692]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 489.582 ; gain = 113.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hash_func_top_0_2' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ip/design_1_hash_func_top_0_2/synth/design_1_hash_func_top_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'hash_func_top' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/hash_func_top.v:23]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hash_func_S_AXI' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/hash_func_S_AXI.v:4]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hash_func_S_AXI' (1#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/hash_func_S_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'hash_func_pipe' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/hash_func_pipe.v:23]
INFO: [Synth 8-6157] synthesizing module 'md5' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:23]
	Parameter A0 bound to: 1732584193 - type: integer 
	Parameter B0 bound to: -271733879 - type: integer 
	Parameter C0 bound to: -1732584194 - type: integer 
	Parameter D0 bound to: 271733878 - type: integer 
	Parameter PAD_INIT bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
INFO: [Synth 8-6157] synthesizing module 'first_16' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:425]
INFO: [Synth 8-6157] synthesizing module 'leftrotate_first' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:481]
INFO: [Synth 8-226] default block is never used [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:487]
INFO: [Synth 8-6155] done synthesizing module 'leftrotate_first' (2#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:481]
INFO: [Synth 8-6155] done synthesizing module 'first_16' (3#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:425]
INFO: [Synth 8-6157] synthesizing module 'second_16' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:510]
INFO: [Synth 8-6157] synthesizing module 'leftrotate_second' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:568]
INFO: [Synth 8-226] default block is never used [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:574]
INFO: [Synth 8-6155] done synthesizing module 'leftrotate_second' (4#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:568]
INFO: [Synth 8-6155] done synthesizing module 'second_16' (5#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:510]
INFO: [Synth 8-6157] synthesizing module 'third_16' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:597]
INFO: [Synth 8-6157] synthesizing module 'leftrotate_third' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:654]
INFO: [Synth 8-226] default block is never used [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:660]
INFO: [Synth 8-6155] done synthesizing module 'leftrotate_third' (6#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:654]
INFO: [Synth 8-6155] done synthesizing module 'third_16' (7#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:597]
INFO: [Synth 8-6157] synthesizing module 'fourth_16' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:683]
INFO: [Synth 8-6157] synthesizing module 'leftrotate_fourth' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:740]
INFO: [Synth 8-226] default block is never used [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:746]
INFO: [Synth 8-6155] done synthesizing module 'leftrotate_fourth' (8#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:740]
INFO: [Synth 8-6155] done synthesizing module 'fourth_16' (9#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:683]
WARNING: [Synth 8-6014] Unused sequential element r_start_reg was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:68]
INFO: [Synth 8-6155] done synthesizing module 'md5' (10#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/md5.v:23]
INFO: [Synth 8-6157] synthesizing module 'mur3' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:23]
INFO: [Synth 8-6157] synthesizing module 'mur3_pipe' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:218]
INFO: [Synth 8-6155] done synthesizing module 'mur3_pipe' (11#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:218]
WARNING: [Synth 8-6014] Unused sequential element hash_a_reg[0] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:133]
WARNING: [Synth 8-6014] Unused sequential element hash_a_reg[1] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:133]
WARNING: [Synth 8-6014] Unused sequential element hash_a_reg[2] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:133]
WARNING: [Synth 8-6014] Unused sequential element hash_b_reg[1] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:134]
WARNING: [Synth 8-6014] Unused sequential element hash_b_reg[2] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:134]
WARNING: [Synth 8-6014] Unused sequential element hash_c_reg[2] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:135]
INFO: [Synth 8-6155] done synthesizing module 'mur3' (12#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hash_func_pipe' (13#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/hash_func_pipe.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/fifo.v:23]
	Parameter FIFO_DEPTH bound to: 150 - type: integer 
	Parameter FIFO_WIDTH bound to: 17 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (14#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hash_func_top' (15#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/hash_func_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hash_func_top_0_2' (16#1) [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ip/design_1_hash_func_top_0_2/synth/design_1_hash_func_top_0_2.v:57]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWLOCK
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWCACHE[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWCACHE[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWCACHE[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWCACHE[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWQOS[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWQOS[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWQOS[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWQOS[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWREGION[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWREGION[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWREGION[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWREGION[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWUSER[-1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_WUSER[-1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARSIZE[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARSIZE[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARSIZE[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARLOCK
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARCACHE[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARCACHE[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARCACHE[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARCACHE[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARQOS[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARQOS[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARQOS[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARQOS[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARREGION[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARREGION[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARREGION[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARREGION[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARUSER[-1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 599.016 ; gain = 222.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 599.016 ; gain = 222.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 599.016 ; gain = 222.961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1079.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1079.836 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.790 . Memory (MB): peak = 1111.734 ; gain = 31.898
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1111.734 ; gain = 735.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1111.734 ; gain = 735.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1111.734 ; gain = 735.680
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'axi_ruser_reg[-1:0]' into 'axi_buser_reg[-1:0]' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/hash_func_S_AXI.v:242]
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:83]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:81]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:77]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:184]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:200]
INFO: [Synth 8-5546] ROM "FIFO_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1111.734 ; gain = 735.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |md5__GB0            |           1|     27605|
|2     |md5__GB1            |           1|     22994|
|3     |md5__GB2            |           1|     24871|
|4     |md5__GB3            |           1|     24808|
|5     |hash_func_pipe__GC0 |           1|      2178|
|6     |hash_func_top__GC0  |           1|     43429|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 79    
	   4 Input     32 Bit       Adders := 64    
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 16    
	   2 Input     32 Bit         XORs := 24    
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 65    
	              416 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 280   
	               18 Bit    Registers := 12    
	               17 Bit    Registers := 150   
	               16 Bit    Registers := 11    
	                8 Bit    Registers := 309   
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 88    
+---Multipliers : 
	                 3x32  Multipliers := 4     
	                29x32  Multipliers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 64    
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 450   
	   2 Input      8 Bit        Muxes := 28    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 715   
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module leftrotate_third__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_fourth 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module fourth_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_third 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module third_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_second 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module second_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module leftrotate_first 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module first_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
Module md5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	              512 Bit    Registers := 1     
	              416 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mur3_pipe__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 3x32  Multipliers := 1     
Module mur3_pipe__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 3x32  Multipliers := 1     
Module mur3_pipe__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 3x32  Multipliers := 1     
Module mur3_pipe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 3x32  Multipliers := 1     
Module mur3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 15    
	               18 Bit    Registers := 12    
	               16 Bit    Registers := 11    
	                1 Bit    Registers := 10    
+---Multipliers : 
	                29x32  Multipliers := 4     
Module hash_func_pipe 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module hash_func_S_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 309   
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 99    
	   4 Input      1 Bit        Muxes := 2     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 150   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 450   
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 615   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:120]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:119]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:118]
WARNING: [Synth 8-6014] Unused sequential element mur3_i/partial_hash_d_1_reg was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:114]
WARNING: [Synth 8-6014] Unused sequential element mur3_i/hash_d_reg[0] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:136]
WARNING: [Synth 8-6014] Unused sequential element mur3_i/partial_hash_d_1_reg was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:114]
WARNING: [Synth 8-6014] Unused sequential element mur3_i/hash_d_reg[0] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:136]
WARNING: [Synth 8-6014] Unused sequential element mur3_i/hash_d_reg[1] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:136]
WARNING: [Synth 8-6014] Unused sequential element mur3_i/hash_d_reg[2] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:136]
WARNING: [Synth 8-6014] Unused sequential element mur3_i/partial_hash_c_1_reg was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:113]
WARNING: [Synth 8-6014] Unused sequential element mur3_i/partial_hash_c_1_reg was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:113]
WARNING: [Synth 8-6014] Unused sequential element mur3_i/hash_c_reg[0] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:135]
WARNING: [Synth 8-6014] Unused sequential element mur3_i/hash_c_reg[1] was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:135]
WARNING: [Synth 8-6014] Unused sequential element mur3_i/partial_hash_c_1_reg was removed.  [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/mur3.v:113]
DSP Report: Generating DSP mur3_i/partial_hash_d0, operation Mode is: A2*(B:0x2d51).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_d0.
DSP Report: operator mur3_i/partial_hash_d0 is absorbed into DSP mur3_i/partial_hash_d0.
DSP Report: operator mur3_i/partial_hash_d0 is absorbed into DSP mur3_i/partial_hash_d0.
DSP Report: Generating DSP mur3_i/partial_hash_d0, operation Mode is: A2*(B:0x2d51).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_d0.
DSP Report: operator mur3_i/partial_hash_d0 is absorbed into DSP mur3_i/partial_hash_d0.
DSP Report: operator mur3_i/partial_hash_d0 is absorbed into DSP mur3_i/partial_hash_d0.
DSP Report: Generating DSP mur3_i/partial_hash_d0, operation Mode is: (PCIN>>17)+A2*(B:0x664f).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_d0.
DSP Report: operator mur3_i/partial_hash_d0 is absorbed into DSP mur3_i/partial_hash_d0.
DSP Report: operator mur3_i/partial_hash_d0 is absorbed into DSP mur3_i/partial_hash_d0.
DSP Report: Generating DSP mur3_i/partial_hash_d_1_reg, operation Mode is: (A2*(B:0x13593))'.
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_d_1_reg.
DSP Report: register mur3_i/partial_hash_d_1_reg is absorbed into DSP mur3_i/partial_hash_d_1_reg.
DSP Report: operator mur3_i/partial_hash_d_10 is absorbed into DSP mur3_i/partial_hash_d_1_reg.
DSP Report: operator mur3_i/partial_hash_d_10 is absorbed into DSP mur3_i/partial_hash_d_1_reg.
DSP Report: Generating DSP mur3_i/hash_d_reg[0], operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP mur3_i/hash_d_reg[0].
DSP Report: register mur3_i/hash_d_reg[0] is absorbed into DSP mur3_i/hash_d_reg[0].
DSP Report: register mur3_i/partial_hash_d_1_reg is absorbed into DSP mur3_i/hash_d_reg[0].
DSP Report: operator mur3_i/partial_hash_d_10 is absorbed into DSP mur3_i/hash_d_reg[0].
DSP Report: operator mur3_i/partial_hash_d_10 is absorbed into DSP mur3_i/hash_d_reg[0].
DSP Report: Generating DSP mur3_i/hash_d_reg[1], operation Mode is: (PCIN+((A:0x13593)'*B'')')'.
DSP Report: register B is absorbed into DSP mur3_i/hash_d_reg[1].
DSP Report: register mur3_i/partial_hash_d_1_reg is absorbed into DSP mur3_i/hash_d_reg[1].
DSP Report: register mur3_i/partial_hash_d_1_reg is absorbed into DSP mur3_i/hash_d_reg[1].
DSP Report: register mur3_i/hash_d_reg[1] is absorbed into DSP mur3_i/hash_d_reg[1].
DSP Report: register mur3_i/hash_d_reg[0] is absorbed into DSP mur3_i/hash_d_reg[1].
DSP Report: operator mur3_i/partial_hash_d_10 is absorbed into DSP mur3_i/hash_d_reg[1].
DSP Report: operator mur3_i/partial_hash_d_10 is absorbed into DSP mur3_i/hash_d_reg[1].
DSP Report: Generating DSP mur3_i/partial_hash_c0, operation Mode is: A2*(B:0x2d51).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_c0.
DSP Report: operator mur3_i/partial_hash_c0 is absorbed into DSP mur3_i/partial_hash_c0.
DSP Report: operator mur3_i/partial_hash_c0 is absorbed into DSP mur3_i/partial_hash_c0.
DSP Report: Generating DSP mur3_i/partial_hash_c0, operation Mode is: A2*(B:0x2d51).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_c0.
DSP Report: operator mur3_i/partial_hash_c0 is absorbed into DSP mur3_i/partial_hash_c0.
DSP Report: operator mur3_i/partial_hash_c0 is absorbed into DSP mur3_i/partial_hash_c0.
DSP Report: Generating DSP mur3_i/partial_hash_c0, operation Mode is: (PCIN>>17)+A2*(B:0x664f).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_c0.
DSP Report: operator mur3_i/partial_hash_c0 is absorbed into DSP mur3_i/partial_hash_c0.
DSP Report: operator mur3_i/partial_hash_c0 is absorbed into DSP mur3_i/partial_hash_c0.
DSP Report: Generating DSP mur3_i/partial_hash_c_1_reg, operation Mode is: (A2*(B:0x13593))'.
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_c_1_reg.
DSP Report: register mur3_i/partial_hash_c_1_reg is absorbed into DSP mur3_i/partial_hash_c_1_reg.
DSP Report: operator mur3_i/partial_hash_c_10 is absorbed into DSP mur3_i/partial_hash_c_1_reg.
DSP Report: operator mur3_i/partial_hash_c_10 is absorbed into DSP mur3_i/partial_hash_c_1_reg.
DSP Report: Generating DSP mur3_i/hash_c_reg[0], operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP mur3_i/hash_c_reg[0].
DSP Report: register mur3_i/hash_c_reg[0] is absorbed into DSP mur3_i/hash_c_reg[0].
DSP Report: register mur3_i/partial_hash_c_1_reg is absorbed into DSP mur3_i/hash_c_reg[0].
DSP Report: operator mur3_i/partial_hash_c_10 is absorbed into DSP mur3_i/hash_c_reg[0].
DSP Report: operator mur3_i/partial_hash_c_10 is absorbed into DSP mur3_i/hash_c_reg[0].
DSP Report: Generating DSP mur3_i/hash_c_reg[1], operation Mode is: (PCIN+((A:0x13593)'*B'')')'.
DSP Report: register B is absorbed into DSP mur3_i/hash_c_reg[1].
DSP Report: register mur3_i/partial_hash_c_1_reg is absorbed into DSP mur3_i/hash_c_reg[1].
DSP Report: register mur3_i/partial_hash_d_1_reg is absorbed into DSP mur3_i/hash_c_reg[1].
DSP Report: register mur3_i/hash_c_reg[1] is absorbed into DSP mur3_i/hash_c_reg[1].
DSP Report: register mur3_i/hash_c_reg[0] is absorbed into DSP mur3_i/hash_c_reg[1].
DSP Report: operator mur3_i/partial_hash_c_10 is absorbed into DSP mur3_i/hash_c_reg[1].
DSP Report: operator mur3_i/partial_hash_c_10 is absorbed into DSP mur3_i/hash_c_reg[1].
DSP Report: Generating DSP mur3_i/partial_hash_b0, operation Mode is: A2*(B:0x2d51).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_b0.
DSP Report: operator mur3_i/partial_hash_b0 is absorbed into DSP mur3_i/partial_hash_b0.
DSP Report: operator mur3_i/partial_hash_b0 is absorbed into DSP mur3_i/partial_hash_b0.
DSP Report: Generating DSP mur3_i/partial_hash_b0, operation Mode is: A2*(B:0x2d51).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_b0.
DSP Report: operator mur3_i/partial_hash_b0 is absorbed into DSP mur3_i/partial_hash_b0.
DSP Report: operator mur3_i/partial_hash_b0 is absorbed into DSP mur3_i/partial_hash_b0.
DSP Report: Generating DSP mur3_i/partial_hash_b0, operation Mode is: (PCIN>>17)+A2*(B:0x664f).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_b0.
DSP Report: operator mur3_i/partial_hash_b0 is absorbed into DSP mur3_i/partial_hash_b0.
DSP Report: operator mur3_i/partial_hash_b0 is absorbed into DSP mur3_i/partial_hash_b0.
DSP Report: Generating DSP mur3_i/partial_hash_b_10, operation Mode is: (A:0x13593)*B2.
DSP Report: register B is absorbed into DSP mur3_i/partial_hash_b_10.
DSP Report: operator mur3_i/partial_hash_b_10 is absorbed into DSP mur3_i/partial_hash_b_10.
DSP Report: operator mur3_i/partial_hash_b_10 is absorbed into DSP mur3_i/partial_hash_b_10.
DSP Report: Generating DSP mur3_i/partial_hash_b_1_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_b_1_reg.
DSP Report: register mur3_i/partial_hash_b_1_reg is absorbed into DSP mur3_i/partial_hash_b_1_reg.
DSP Report: operator mur3_i/partial_hash_b_10 is absorbed into DSP mur3_i/partial_hash_b_1_reg.
DSP Report: operator mur3_i/partial_hash_b_10 is absorbed into DSP mur3_i/partial_hash_b_1_reg.
DSP Report: Generating DSP mur3_i/partial_hash_b_10, operation Mode is: A2*(B:0x13593).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_b_10.
DSP Report: operator mur3_i/partial_hash_b_10 is absorbed into DSP mur3_i/partial_hash_b_10.
DSP Report: operator mur3_i/partial_hash_b_10 is absorbed into DSP mur3_i/partial_hash_b_10.
DSP Report: Generating DSP mur3_i/partial_hash_b_1_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_b_1_reg.
DSP Report: register mur3_i/partial_hash_b_1_reg is absorbed into DSP mur3_i/partial_hash_b_1_reg.
DSP Report: operator mur3_i/partial_hash_b_10 is absorbed into DSP mur3_i/partial_hash_b_1_reg.
DSP Report: operator mur3_i/partial_hash_b_10 is absorbed into DSP mur3_i/partial_hash_b_1_reg.
DSP Report: Generating DSP mur3_i/partial_hash_a0, operation Mode is: A2*(B:0x2d51).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_a0.
DSP Report: operator mur3_i/partial_hash_a0 is absorbed into DSP mur3_i/partial_hash_a0.
DSP Report: operator mur3_i/partial_hash_a0 is absorbed into DSP mur3_i/partial_hash_a0.
DSP Report: Generating DSP mur3_i/partial_hash_a0, operation Mode is: A2*(B:0x2d51).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_a0.
DSP Report: operator mur3_i/partial_hash_a0 is absorbed into DSP mur3_i/partial_hash_a0.
DSP Report: operator mur3_i/partial_hash_a0 is absorbed into DSP mur3_i/partial_hash_a0.
DSP Report: Generating DSP mur3_i/partial_hash_a0, operation Mode is: (PCIN>>17)+A2*(B:0x664f).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_a0.
DSP Report: operator mur3_i/partial_hash_a0 is absorbed into DSP mur3_i/partial_hash_a0.
DSP Report: operator mur3_i/partial_hash_a0 is absorbed into DSP mur3_i/partial_hash_a0.
DSP Report: Generating DSP mur3_i/partial_hash_a_10, operation Mode is: (A:0x13593)*B2.
DSP Report: register B is absorbed into DSP mur3_i/partial_hash_a_10.
DSP Report: operator mur3_i/partial_hash_a_10 is absorbed into DSP mur3_i/partial_hash_a_10.
DSP Report: operator mur3_i/partial_hash_a_10 is absorbed into DSP mur3_i/partial_hash_a_10.
DSP Report: Generating DSP mur3_i/partial_hash_a_1_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_a_1_reg.
DSP Report: register mur3_i/partial_hash_a_1_reg is absorbed into DSP mur3_i/partial_hash_a_1_reg.
DSP Report: operator mur3_i/partial_hash_a_10 is absorbed into DSP mur3_i/partial_hash_a_1_reg.
DSP Report: operator mur3_i/partial_hash_a_10 is absorbed into DSP mur3_i/partial_hash_a_1_reg.
DSP Report: Generating DSP mur3_i/partial_hash_a_10, operation Mode is: A2*(B:0x13593).
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_a_10.
DSP Report: operator mur3_i/partial_hash_a_10 is absorbed into DSP mur3_i/partial_hash_a_10.
DSP Report: operator mur3_i/partial_hash_a_10 is absorbed into DSP mur3_i/partial_hash_a_10.
DSP Report: Generating DSP mur3_i/partial_hash_a_1_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP mur3_i/partial_hash_a_1_reg.
DSP Report: register mur3_i/partial_hash_a_1_reg is absorbed into DSP mur3_i/partial_hash_a_1_reg.
DSP Report: operator mur3_i/partial_hash_a_10 is absorbed into DSP mur3_i/partial_hash_a_1_reg.
DSP Report: operator mur3_i/partial_hash_a_10 is absorbed into DSP mur3_i/partial_hash_a_1_reg.
DSP Report: Generating DSP mur3_i/partial_key_11, operation Mode is: A2*(B:0x4a6b).
DSP Report: register B is absorbed into DSP mur3_i/partial_key_11.
DSP Report: operator mur3_i/partial_key_11 is absorbed into DSP mur3_i/partial_key_11.
DSP Report: operator mur3_i/partial_key_11 is absorbed into DSP mur3_i/partial_key_11.
DSP Report: Generating DSP mur3_i/partial_key_11, operation Mode is: A2*(B:0x1ca6b).
DSP Report: register A is absorbed into DSP mur3_i/partial_key_11.
DSP Report: operator mur3_i/partial_key_11 is absorbed into DSP mur3_i/partial_key_11.
DSP Report: operator mur3_i/partial_key_11 is absorbed into DSP mur3_i/partial_key_11.
DSP Report: Generating DSP mur3_i/partial_key_11, operation Mode is: (PCIN>>17)+A2*(B:0x42f5).
DSP Report: register A is absorbed into DSP mur3_i/partial_key_11.
DSP Report: operator mur3_i/partial_key_11 is absorbed into DSP mur3_i/partial_key_11.
DSP Report: operator mur3_i/partial_key_11 is absorbed into DSP mur3_i/partial_key_11.
DSP Report: Generating DSP mur3_i/partial_key_21, operation Mode is: A2*(B:0x2e35).
DSP Report: register B is absorbed into DSP mur3_i/partial_key_21.
DSP Report: operator mur3_i/partial_key_21 is absorbed into DSP mur3_i/partial_key_21.
DSP Report: operator mur3_i/partial_key_21 is absorbed into DSP mur3_i/partial_key_21.
DSP Report: Generating DSP mur3_i/partial_key_21, operation Mode is: A2*(B:0xae35).
DSP Report: register A is absorbed into DSP mur3_i/partial_key_21.
DSP Report: operator mur3_i/partial_key_21 is absorbed into DSP mur3_i/partial_key_21.
DSP Report: operator mur3_i/partial_key_21 is absorbed into DSP mur3_i/partial_key_21.
DSP Report: Generating DSP mur3_i/partial_key_21, operation Mode is: (PCIN>>17)+A2*(B:0x6159).
DSP Report: register A is absorbed into DSP mur3_i/partial_key_21.
DSP Report: operator mur3_i/partial_key_21 is absorbed into DSP mur3_i/partial_key_21.
DSP Report: operator mur3_i/partial_key_21 is absorbed into DSP mur3_i/partial_key_21.
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[0]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[1]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[2]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[32]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[33]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[34]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[35]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[36]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[37]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[38]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[39]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[40]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[41]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[42]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[43]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[44]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[45]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[46]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[47]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[48]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[49]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[50]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[51]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[52]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[53]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[54]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[55]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[56]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[57]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[58]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[59]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[60]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[61]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[62]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[63]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[64]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[65]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[66]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[67]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[68]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[69]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[70]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[71]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[72]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[73]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[74]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[75]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[76]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[77]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[78]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[79]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[80]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[81]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[82]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[83]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[84]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[85]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[86]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[87]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[88]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[89]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[90]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[91]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[92]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'r_padded_data_reg[93]' (FDRE) to 'r_padded_data_reg[94]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_padded_data_reg[94] )
INFO: [Synth 8-3886] merging instance 'a_data_reg[31]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_data_reg[31]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'd_data_reg[31]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'b_data_reg[31]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_data_reg[26]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'd_data_reg[26]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'b_data_reg[26]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'a_data_reg[26]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_data_reg[27]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'd_data_reg[27]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'b_data_reg[27]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'a_data_reg[27]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_data_reg[28]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'd_data_reg[28]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'b_data_reg[28]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'a_data_reg[28]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_data_reg[29]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'd_data_reg[29]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'b_data_reg[29]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'a_data_reg[29]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'a_data_reg[30]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_data_reg[30]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'd_data_reg[30]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'b_data_reg[30]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_data_reg[0]' (FDRE) to 'd_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'd_data_reg[0]' (FDRE) to 'd_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'b_data_reg[0]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'a_data_reg[0]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_data_reg[1]' (FDSE) to 'd_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'd_data_reg[1]' (FDSE) to 'd_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'b_data_reg[1]' (FDRE) to 'd_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'a_data_reg[1]' (FDRE) to 'd_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_data_reg[2]' (FDSE) to 'd_data_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\b_data_reg[25] )
INFO: [Synth 8-4471] merging register 'axi_awlen_reg[7:0]' into 'axi_awlen_reg[7:0]' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/hash_func_S_AXI.v:246]
INFO: [Synth 8-4471] merging register 'axi_arlen_reg[7:0]' into 'axi_arlen_reg[7:0]' [c:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/ipshared/d201/src/hash_func_S_AXI.v:454]
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWLOCK
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWCACHE[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWCACHE[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWCACHE[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWCACHE[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWQOS[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWQOS[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWQOS[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWQOS[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWREGION[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWREGION[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWREGION[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWREGION[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWUSER[-1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_WUSER[-1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARSIZE[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARSIZE[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARSIZE[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARLOCK
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARCACHE[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARCACHE[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARCACHE[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARCACHE[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARQOS[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARQOS[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARQOS[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARQOS[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARREGION[3]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARREGION[2]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARREGION[1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARREGION[0]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARUSER[-1]
WARNING: [Synth 8-3331] design hash_func_S_AXI has unconnected port S_AXI_ARUSER[0]
INFO: [Synth 8-3886] merging instance 'hash_func_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'hash_func_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hash_func_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'hash_func_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'hash_func_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hash_func_S_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:36 . Memory (MB): peak = 1111.734 ; gain = 735.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mur3                       | A2*(B:0x2d51)               | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | A2*(B:0x2d51)               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | (PCIN>>17)+A2*(B:0x664f)    | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_hash_func_top_0_2 | (A2*(B:0x13593))'           | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|design_1_hash_func_top_0_2 | (PCIN>>17)+(A2*B)'          | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|design_1_hash_func_top_0_2 | (PCIN+((A:0x13593)'*B'')')' | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|mur3                       | A2*(B:0x2d51)               | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | A2*(B:0x2d51)               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | (PCIN>>17)+A2*(B:0x664f)    | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_hash_func_top_0_2 | (A2*(B:0x13593))'           | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|design_1_hash_func_top_0_2 | (PCIN>>17)+(A2*B)'          | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|design_1_hash_func_top_0_2 | (PCIN+((A:0x13593)'*B'')')' | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|mur3                       | A2*(B:0x2d51)               | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | A2*(B:0x2d51)               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | (PCIN>>17)+A2*(B:0x664f)    | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_hash_func_top_0_2 | (A:0x13593)*B2              | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_hash_func_top_0_2 | (PCIN>>17)+A2*B             | 16     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_hash_func_top_0_2 | A2*(B:0x13593)              | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_hash_func_top_0_2 | (PCIN>>17)+A2*B             | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mur3                       | A2*(B:0x2d51)               | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | A2*(B:0x2d51)               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | (PCIN>>17)+A2*(B:0x664f)    | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_hash_func_top_0_2 | (A:0x13593)*B2              | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_hash_func_top_0_2 | (PCIN>>17)+A2*B             | 16     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_hash_func_top_0_2 | A2*(B:0x13593)              | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_hash_func_top_0_2 | (PCIN>>17)+A2*B             | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mur3                       | A2*(B:0x4a6b)               | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | A2*(B:0x1ca6b)              | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | (PCIN>>17)+A2*(B:0x42f5)    | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | A2*(B:0x2e35)               | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | A2*(B:0xae35)               | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mur3                       | (PCIN>>17)+A2*(B:0x6159)    | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |md5__GB0            |           1|     18489|
|2     |md5__GB1            |           1|     19002|
|3     |md5__GB2            |           1|     20486|
|4     |md5__GB3            |           1|     14439|
|5     |hash_func_pipe__GC0 |           1|       962|
|6     |hash_func_top__GC0  |           1|     15398|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:49 . Memory (MB): peak = 1111.734 ; gain = 735.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_ii_0/\r_init_data_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_ii_2/f_12/\o_data_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_ii_3/\r_padded_data_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_ii_1/G_13/\o_data_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_ii_0/H_13/\o_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_ii_2/f_12/\o_data_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_ii_1/G_13/\o_data_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_ii_0/H_13/\o_data_reg[123] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:08 . Memory (MB): peak = 1111.734 ; gain = 735.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |md5__GB0            |           1|     14210|
|2     |md5__GB1            |           1|     15014|
|3     |md5__GB2            |           1|     16138|
|4     |md5__GB3            |           1|     12282|
|5     |hash_func_pipe__GC0 |           1|       962|
|6     |hash_func_top__GC0  |           1|     15395|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:02:25 . Memory (MB): peak = 1111.734 ; gain = 735.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |md5__GB0            |           1|      7870|
|2     |md5__GB1            |           1|      9426|
|3     |md5__GB2            |           1|      9988|
|4     |md5__GB3            |           1|      7879|
|5     |hash_func_pipe__GC0 |           1|       928|
|6     |hash_func_top__GC0  |           1|     10865|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:02:31 . Memory (MB): peak = 1115.391 ; gain = 739.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:02:31 . Memory (MB): peak = 1115.391 ; gain = 739.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:34 . Memory (MB): peak = 1115.391 ; gain = 739.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:35 . Memory (MB): peak = 1115.391 ; gain = 739.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:02:36 . Memory (MB): peak = 1115.391 ; gain = 739.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:02:36 . Memory (MB): peak = 1115.391 ; gain = 739.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_14/o_data_reg[31]     | 16     | 29    | YES          | NO                 | YES               | 29     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_14/o_data_reg[31]     | 16     | 29    | YES          | NO                 | YES               | 29     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_12/o_data_reg[95]     | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_11/o_data_reg[127]    | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_10/o_data_reg[159]    | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_9/o_data_reg[191]     | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_8/o_data_reg[223]     | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_7/o_data_reg[255]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_6/o_data_reg[287]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_5/o_data_reg[319]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_4/o_data_reg[351]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_3/o_data_reg[383]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_2/o_data_reg[415]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_1/o_data_reg[447]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/I_0/o_data_reg[479]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_15/o_data_reg[511]    | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_12/o_data_reg[95]     | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_11/o_data_reg[127]    | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_10/o_data_reg[159]    | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_9/o_data_reg[191]     | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_8/o_data_reg[223]     | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_7/o_data_reg[255]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_6/o_data_reg[287]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_14/o_data_reg[31]     | 16     | 29    | YES          | NO                 | YES               | 29     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_15/o_data_reg[511]    | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_0/o_data_reg[479]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_1/o_data_reg[447]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_2/o_data_reg[415]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_3/o_data_reg[383]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_4/o_data_reg[351]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/H_5/o_data_reg[319]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_12/o_data_reg[95]     | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_11/o_data_reg[127]    | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_10/o_data_reg[159]    | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_9/o_data_reg[191]     | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_8/o_data_reg[223]     | 16     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_7/o_data_reg[255]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_6/o_data_reg[287]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_5/o_data_reg[319]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_4/o_data_reg[351]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_3/o_data_reg[383]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_2/o_data_reg[415]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_1/o_data_reg[447]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/G_0/o_data_reg[479]     | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_15/o_data_reg[511]    | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_14/o_data_reg[31]     | 16     | 29    | YES          | NO                 | YES               | 29     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_12/o_data_reg[95]     | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_11/o_data_reg[127]    | 13     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_10/o_data_reg[159]    | 12     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_9/o_data_reg[191]     | 11     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_8/o_data_reg[223]     | 10     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_7/o_data_reg[255]     | 9      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_6/o_data_reg[287]     | 8      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_5/o_data_reg[319]     | 7      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_4/o_data_reg[351]     | 6      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_3/o_data_reg[383]     | 5      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/md5_i/f_2/o_data_reg[415]     | 4      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|design_1_hash_func_top_0_2 | inst/hash/mur3_i/valid_propagate_reg[9] | 77     | 1     | YES          | NO                 | YES               | 0      | 3       | 
+---------------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1168|
|2     |DSP48E1   |     7|
|3     |DSP48E1_3 |     2|
|4     |DSP48E1_4 |     2|
|5     |DSP48E1_6 |    13|
|6     |DSP48E1_7 |     2|
|7     |DSP48E1_8 |     2|
|8     |DSP48E1_9 |     2|
|9     |LUT1      |   209|
|10    |LUT2      |  4109|
|11    |LUT3      |  2191|
|12    |LUT4      |  1677|
|13    |LUT5      |  2487|
|14    |LUT6      |  3765|
|15    |MUXF7     |   570|
|16    |MUXF8     |   277|
|17    |SRL16E    |  1240|
|18    |SRLC32E   |     3|
|19    |FDRE      | 16464|
|20    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------+----------------+------+
|      |Instance                 |Module          |Cells |
+------+-------------------------+----------------+------+
|1     |top                      |                | 34191|
|2     |  inst                   |hash_func_top   | 34191|
|3     |    fifo_inst            |fifo            |  5159|
|4     |    hash                 |hash_func_pipe  | 25118|
|5     |      md5_i              |md5             | 22350|
|6     |        G_0              |second_16       |   397|
|7     |        G_1              |second_16_3     |   397|
|8     |        G_10             |second_16_4     |   259|
|9     |        G_11             |second_16_5     |   252|
|10    |        G_12             |second_16_6     |   270|
|11    |        G_13             |second_16_7     |   331|
|12    |        G_14             |second_16_8     |   392|
|13    |        G_15             |second_16_9     |   397|
|14    |        G_2              |second_16_10    |   397|
|15    |        G_3              |second_16_11    |   397|
|16    |        G_4              |second_16_12    |   397|
|17    |        G_5              |second_16_13    |   397|
|18    |        G_6              |second_16_14    |   369|
|19    |        G_7              |second_16_15    |   313|
|20    |        G_8              |second_16_16    |   260|
|21    |        G_9              |second_16_17    |   261|
|22    |        H_0              |third_16        |   397|
|23    |        H_1              |third_16_18     |   397|
|24    |        H_10             |third_16_19     |   257|
|25    |        H_11             |third_16_20     |   252|
|26    |        H_12             |third_16_21     |   271|
|27    |        H_13             |third_16_22     |   330|
|28    |        H_14             |third_16_23     |   394|
|29    |        H_15             |third_16_24     |   397|
|30    |        H_2              |third_16_25     |   397|
|31    |        H_3              |third_16_26     |   397|
|32    |        H_4              |third_16_27     |   397|
|33    |        H_5              |third_16_28     |   397|
|34    |        H_6              |third_16_29     |   369|
|35    |        H_7              |third_16_30     |   313|
|36    |        H_8              |third_16_31     |   260|
|37    |        H_9              |third_16_32     |   261|
|38    |        I_0              |fourth_16       |   397|
|39    |        I_1              |fourth_16_33    |   397|
|40    |        I_10             |fourth_16_34    |   257|
|41    |        I_11             |fourth_16_35    |   251|
|42    |        I_12             |fourth_16_36    |   271|
|43    |        I_13             |fourth_16_37    |   299|
|44    |        I_14             |fourth_16_38    |   297|
|45    |        I_15             |fourth_16_39    |   224|
|46    |        I_2              |fourth_16_40    |   397|
|47    |        I_3              |fourth_16_41    |   397|
|48    |        I_4              |fourth_16_42    |   397|
|49    |        I_5              |fourth_16_43    |   397|
|50    |        I_6              |fourth_16_44    |   369|
|51    |        I_7              |fourth_16_45    |   313|
|52    |        I_8              |fourth_16_46    |   261|
|53    |        I_9              |fourth_16_47    |   260|
|54    |        f_0              |first_16        |   306|
|55    |        f_1              |first_16_48     |   354|
|56    |        f_10             |first_16_49     |   259|
|57    |        f_11             |first_16_50     |   249|
|58    |        f_12             |first_16_51     |   271|
|59    |        f_13             |first_16_52     |   330|
|60    |        f_14             |first_16_53     |   393|
|61    |        f_15             |first_16_54     |   397|
|62    |        f_2              |first_16_55     |   401|
|63    |        f_3              |first_16_56     |   439|
|64    |        f_4              |first_16_57     |   476|
|65    |        f_5              |first_16_58     |   437|
|66    |        f_6              |first_16_59     |   376|
|67    |        f_7              |first_16_60     |   319|
|68    |        f_8              |first_16_61     |   267|
|69    |        f_9              |first_16_62     |   268|
|70    |      mur3_i             |mur3            |  2768|
|71    |        a1               |mur3_pipe       |   170|
|72    |        a2               |mur3_pipe_0     |   125|
|73    |        a3               |mur3_pipe_1     |   125|
|74    |        a4               |mur3_pipe_2     |    65|
|75    |    hash_func_S_AXI_inst |hash_func_S_AXI |  3914|
+------+-------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:02:36 . Memory (MB): peak = 1115.391 ; gain = 739.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:02:23 . Memory (MB): peak = 1115.391 ; gain = 226.617
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:02:37 . Memory (MB): peak = 1115.391 ; gain = 739.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2045 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1131.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
280 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:45 . Memory (MB): peak = 1131.523 ; gain = 766.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1131.523 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.runs/design_1_hash_func_top_0_2_synth_1/design_1_hash_func_top_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hash_func_top_0_2, cache-ID = f7e6e1898d681dc0
INFO: [Coretcl 2-1174] Renamed 74 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1131.523 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kimyou94/Feb_22_proj/client_proj/client_proj.runs/design_1_hash_func_top_0_2_synth_1/design_1_hash_func_top_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hash_func_top_0_2_utilization_synth.rpt -pb design_1_hash_func_top_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 22 17:06:34 2022...
