vhdl work "../spikes_monitor/DualPortRAM.vhd"
vhdl work "../../../Source/basic_timer_control.vhd"
vhdl work "../../../Source/basic_timer.vhd"
vhdl work "../spikes_monitor/ramfifo.vhd"
vhdl work "../spikes_monitor/handsakeOut.vhd"
vhdl work "../../../Source/timer.vhd"
vhdl work "../../../Source/subtractor.vhd"
vhdl work "../../../Source/spikes_generator_unsigned_bw.vhd"
vhdl work "../../../Source/shift_register.vhd"
vhdl work "../../../Source/generic_register.vhd"
vhdl work "../../../Source/adder.vhd"
vhdl work "../spikes_monitor/AER_OUT.vhd"
vhdl work "../spikes_monitor/AER_DISTRIBUTED_MONITOR_MODULE.vhd"
vhdl work "../../../Source/tde.vhd"
vhdl work "../spikes_monitor/AER_DISTRIBUTED_MONITOR.vhd"
vhdl work "../fpga_test_top.vhd"
