This is a single cycle MISP processor implementation for your reference in Phase II. Of course, you can also use you own work from Phase I in this Phase. 