Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jul 18 00:07:41 2020
| Host         : tkrasnoperov-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -92.129    -3019.709                    400                 3138        0.066        0.000                      0                 3138        3.000        0.000                       0                   911  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
m_clk/inst/clk_in1    {0.000 5.000}      10.000          100.000         
  axis_clk_clk_wiz_0  {0.000 22.134}     44.267          22.590          
  clkfbout_clk_wiz_0  {0.000 30.000}     60.000          16.667          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
m_clk/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  axis_clk_clk_wiz_0       30.469        0.000                      0                  707        0.106        0.000                      0                  707       21.634        0.000                       0                   226  
  clkfbout_clk_wiz_0                                                                                                                                                   40.000        0.000                       0                     3  
sys_clk_pin               -92.129    -2701.036                    319                 2359        0.066        0.000                      0                 2359        4.500        0.000                       0                   681  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         axis_clk_clk_wiz_0       -5.407      -63.233                     12                   12        0.283        0.000                      0                   12  
axis_clk_clk_wiz_0  sys_clk_pin              -5.372     -255.440                     69                   69        0.074        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  m_clk/inst/clk_in1
  To Clock:  m_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.469ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][44]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.378ns  (logic 7.352ns (54.954%)  route 6.026ns (45.046%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 45.708 - 44.267 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.661     1.663    m_vc/clk
    DSP48_X1Y1           DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.672 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.661     7.333    m_vc/unamedDSP__0_n_58
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[43]_P[6])
                                                      1.820     9.153 r  m_vc/unamedDSP__1/P[6]
                         net (fo=2, routed)           1.406    10.559    m_vc/unamedDSP__1_n_99
    SLICE_X54Y15         LUT3 (Prop_lut3_I1_O)        0.148    10.707 r  m_vc/unamedDSP_i_33/O
                         net (fo=2, routed)           0.857    11.564    m_vc/unamedDSP_i_33_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.328    11.892 r  m_vc/unamedDSP_i_37/O
                         net (fo=1, routed)           0.000    11.892    m_vc/unamedDSP_i_37_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.425 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.425    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.644 r  m_vc/unamedDSP_i_20/O[0]
                         net (fo=1, routed)           0.938    13.582    m_vc/unamedDSP_i_20_n_7
    SLICE_X54Y17         LUT4 (Prop_lut4_I3_O)        0.295    13.877 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           1.164    15.041    m_vc/unamedDSP_i_5_n_0
    SLICE_X54Y26         FDRE                                         r  m_vc/data_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.437    45.708    m_vc/clk
    SLICE_X54Y26         FDRE                                         r  m_vc/data_reg[0][44]/C
                         clock pessimism              0.079    45.787    
                         clock uncertainty           -0.213    45.573    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)       -0.063    45.510    m_vc/data_reg[0][44]
  -------------------------------------------------------------------
                         required time                         45.510    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 30.469    

Slack (MET) :             30.608ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][47]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.231ns  (logic 7.248ns (54.780%)  route 5.983ns (45.220%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 45.708 - 44.267 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.661     1.663    m_vc/clk
    DSP48_X1Y1           DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.672 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.661     7.333    m_vc/unamedDSP__0_n_58
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[43]_P[9])
                                                      1.820     9.153 r  m_vc/unamedDSP__1/P[9]
                         net (fo=2, routed)           1.481    10.635    m_vc/unamedDSP__1_n_96
    SLICE_X54Y15         LUT3 (Prop_lut3_I1_O)        0.149    10.784 r  m_vc/unamedDSP_i_26/O
                         net (fo=2, routed)           1.005    11.789    m_vc/unamedDSP_i_26_n_0
    SLICE_X54Y16         LUT4 (Prop_lut4_I3_O)        0.355    12.144 r  m_vc/unamedDSP_i_30/O
                         net (fo=1, routed)           0.000    12.144    m_vc/unamedDSP_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.752 r  m_vc/unamedDSP_i_20/O[3]
                         net (fo=1, routed)           0.419    13.171    m_vc/unamedDSP_i_20_n_4
    SLICE_X54Y17         LUT4 (Prop_lut4_I3_O)        0.307    13.478 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           1.416    14.894    m_vc/unamedDSP_i_2_n_0
    SLICE_X54Y26         FDRE                                         r  m_vc/data_reg[0][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.437    45.708    m_vc/clk
    SLICE_X54Y26         FDRE                                         r  m_vc/data_reg[0][47]/C
                         clock pessimism              0.079    45.787    
                         clock uncertainty           -0.213    45.573    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)       -0.071    45.502    m_vc/data_reg[0][47]
  -------------------------------------------------------------------
                         required time                         45.502    
                         arrival time                         -14.894    
  -------------------------------------------------------------------
                         slack                                 30.608    

Slack (MET) :             30.803ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.766ns  (logic 7.483ns (58.615%)  route 5.283ns (41.385%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 45.802 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.538     7.196    m_vc/unamedDSP__7_n_58
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[37]_P[22])
                                                      1.820     9.016 r  m_vc/unamedDSP__8/P[22]
                         net (fo=2, routed)           1.383    10.398    m_vc/unamedDSP__8_n_83
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.157    10.555 r  m_vc/unamedDSP__4_i_30/O
                         net (fo=2, routed)           0.862    11.417    m_vc/unamedDSP__4_i_30_n_0
    SLICE_X54Y29         LUT4 (Prop_lut4_I3_O)        0.355    11.772 r  m_vc/unamedDSP__4_i_34/O
                         net (fo=1, routed)           0.000    11.772    m_vc/unamedDSP__4_i_34_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.285 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.285    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.608 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.640    13.248    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.306    13.554 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.861    14.415    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X1Y12          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.532    45.802    m_vc/clk
    DSP48_X1Y12          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.079    45.881    
                         clock uncertainty           -0.213    45.668    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    45.218    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         45.218    
                         arrival time                         -14.415    
  -------------------------------------------------------------------
                         slack                                 30.803    

Slack (MET) :             30.812ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.760ns  (logic 7.352ns (57.619%)  route 5.408ns (42.381%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 45.805 - 44.267 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.661     1.663    m_vc/clk
    DSP48_X1Y1           DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.672 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.661     7.333    m_vc/unamedDSP__0_n_58
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[43]_P[6])
                                                      1.820     9.153 r  m_vc/unamedDSP__1/P[6]
                         net (fo=2, routed)           1.406    10.559    m_vc/unamedDSP__1_n_99
    SLICE_X54Y15         LUT3 (Prop_lut3_I1_O)        0.148    10.707 r  m_vc/unamedDSP_i_33/O
                         net (fo=2, routed)           0.857    11.564    m_vc/unamedDSP_i_33_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.328    11.892 r  m_vc/unamedDSP_i_37/O
                         net (fo=1, routed)           0.000    11.892    m_vc/unamedDSP_i_37_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.425 r  m_vc/unamedDSP_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.425    m_vc/unamedDSP_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.644 r  m_vc/unamedDSP_i_20/O[0]
                         net (fo=1, routed)           0.938    13.582    m_vc/unamedDSP_i_20_n_7
    SLICE_X54Y17         LUT4 (Prop_lut4_I3_O)        0.295    13.877 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           0.546    14.423    m_vc/unamedDSP_i_5_n_0
    DSP48_X1Y6           DSP48E1                                      r  m_vc/unamedDSP/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.535    45.805    m_vc/clk
    DSP48_X1Y6           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.093    45.898    
                         clock uncertainty           -0.213    45.685    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    45.235    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         45.235    
                         arrival time                         -14.423    
  -------------------------------------------------------------------
                         slack                                 30.812    

Slack (MET) :             30.878ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[1][42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.946ns  (logic 7.376ns (56.976%)  route 5.570ns (43.024%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 45.712 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.538     7.196    m_vc/unamedDSP__7_n_58
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[37]_P[19])
                                                      1.820     9.016 r  m_vc/unamedDSP__8/P[19]
                         net (fo=2, routed)           1.225    10.241    m_vc/unamedDSP__8_n_86
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.146    10.387 r  m_vc/unamedDSP__4_i_37/O
                         net (fo=2, routed)           0.857    11.243    m_vc/unamedDSP__4_i_37_n_0
    SLICE_X54Y28         LUT4 (Prop_lut4_I3_O)        0.328    11.571 r  m_vc/unamedDSP__4_i_41/O
                         net (fo=1, routed)           0.000    11.571    m_vc/unamedDSP__4_i_41_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.104 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.104    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.344 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.853    13.197    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X55Y29         LUT4 (Prop_lut4_I3_O)        0.301    13.498 r  m_vc/unamedDSP__4_i_7/O
                         net (fo=2, routed)           1.097    14.595    m_vc/unamedDSP__4_i_7_n_0
    SLICE_X53Y30         FDRE                                         r  m_vc/data_reg[1][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441    45.712    m_vc/clk
    SLICE_X53Y30         FDRE                                         r  m_vc/data_reg[1][42]/C
                         clock pessimism              0.079    45.791    
                         clock uncertainty           -0.213    45.577    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)       -0.105    45.472    m_vc/data_reg[1][42]
  -------------------------------------------------------------------
                         required time                         45.472    
                         arrival time                         -14.595    
  -------------------------------------------------------------------
                         slack                                 30.878    

Slack (MET) :             30.907ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][42]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.945ns  (logic 7.306ns (56.441%)  route 5.639ns (43.559%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 45.708 - 44.267 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.661     1.663    m_vc/clk
    DSP48_X1Y1           DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.672 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.661     7.333    m_vc/unamedDSP__0_n_58
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820     9.153 r  m_vc/unamedDSP__1/P[1]
                         net (fo=3, routed)           1.618    10.771    m_vc/unamedDSP__1_n_104
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.156    10.927 r  m_vc/unamedDSP_i_42/O
                         net (fo=2, routed)           0.532    11.459    m_vc/unamedDSP_i_42_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    12.240 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.240    m_vc/unamedDSP_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.479 r  m_vc/unamedDSP_i_21/O[2]
                         net (fo=1, routed)           0.609    13.088    m_vc/unamedDSP_i_21_n_5
    SLICE_X54Y17         LUT4 (Prop_lut4_I3_O)        0.301    13.389 r  m_vc/unamedDSP_i_7/O
                         net (fo=2, routed)           1.218    14.607    m_vc/unamedDSP_i_7_n_0
    SLICE_X54Y26         FDRE                                         r  m_vc/data_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.437    45.708    m_vc/clk
    SLICE_X54Y26         FDRE                                         r  m_vc/data_reg[0][42]/C
                         clock pessimism              0.079    45.787    
                         clock uncertainty           -0.213    45.573    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)       -0.059    45.514    m_vc/data_reg[0][42]
  -------------------------------------------------------------------
                         required time                         45.514    
                         arrival time                         -14.607    
  -------------------------------------------------------------------
                         slack                                 30.907    

Slack (MET) :             30.911ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.658ns  (logic 7.376ns (58.271%)  route 5.282ns (41.729%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 45.802 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.538     7.196    m_vc/unamedDSP__7_n_58
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[37]_P[19])
                                                      1.820     9.016 r  m_vc/unamedDSP__8/P[19]
                         net (fo=2, routed)           1.225    10.241    m_vc/unamedDSP__8_n_86
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.146    10.387 r  m_vc/unamedDSP__4_i_37/O
                         net (fo=2, routed)           0.857    11.243    m_vc/unamedDSP__4_i_37_n_0
    SLICE_X54Y28         LUT4 (Prop_lut4_I3_O)        0.328    11.571 r  m_vc/unamedDSP__4_i_41/O
                         net (fo=1, routed)           0.000    11.571    m_vc/unamedDSP__4_i_41_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.104 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.104    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.344 r  m_vc/unamedDSP__4_i_17/O[2]
                         net (fo=1, routed)           0.853    13.197    m_vc/unamedDSP__4_i_17_n_5
    SLICE_X55Y29         LUT4 (Prop_lut4_I3_O)        0.301    13.498 r  m_vc/unamedDSP__4_i_7/O
                         net (fo=2, routed)           0.809    14.307    m_vc/unamedDSP__4_i_7_n_0
    DSP48_X1Y12          DSP48E1                                      r  m_vc/unamedDSP__4/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.532    45.802    m_vc/clk
    DSP48_X1Y12          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.079    45.881    
                         clock uncertainty           -0.213    45.668    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    45.218    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         45.218    
                         arrival time                         -14.307    
  -------------------------------------------------------------------
                         slack                                 30.911    

Slack (MET) :             30.919ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.650ns  (logic 7.476ns (59.099%)  route 5.174ns (40.901%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 45.802 - 44.267 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.647     1.649    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.658 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.538     7.196    m_vc/unamedDSP__7_n_58
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_C[37]_P[22])
                                                      1.820     9.016 r  m_vc/unamedDSP__8/P[22]
                         net (fo=2, routed)           1.383    10.398    m_vc/unamedDSP__8_n_83
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.157    10.555 r  m_vc/unamedDSP__4_i_30/O
                         net (fo=2, routed)           0.862    11.417    m_vc/unamedDSP__4_i_30_n_0
    SLICE_X54Y29         LUT4 (Prop_lut4_I3_O)        0.355    11.772 r  m_vc/unamedDSP__4_i_34/O
                         net (fo=1, routed)           0.000    11.772    m_vc/unamedDSP__4_i_34_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.285 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.285    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.600 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.659    13.260    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.307    13.567 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.732    14.299    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X1Y12          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.532    45.802    m_vc/clk
    DSP48_X1Y12          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.079    45.881    
                         clock uncertainty           -0.213    45.668    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    45.218    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         45.218    
                         arrival time                         -14.299    
  -------------------------------------------------------------------
                         slack                                 30.919    

Slack (MET) :             30.931ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.922ns  (logic 7.388ns (57.174%)  route 5.534ns (42.826%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 45.708 - 44.267 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.661     1.663    m_vc/clk
    DSP48_X1Y1           DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.672 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.661     7.333    m_vc/unamedDSP__0_n_58
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820     9.153 r  m_vc/unamedDSP__1/P[1]
                         net (fo=3, routed)           1.618    10.771    m_vc/unamedDSP__1_n_104
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.156    10.927 r  m_vc/unamedDSP_i_42/O
                         net (fo=2, routed)           0.532    11.459    m_vc/unamedDSP_i_42_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    12.240 r  m_vc/unamedDSP_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.240    m_vc/unamedDSP_i_22_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.555 r  m_vc/unamedDSP_i_21/O[3]
                         net (fo=1, routed)           0.808    13.363    m_vc/unamedDSP_i_21_n_4
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.307    13.670 r  m_vc/unamedDSP_i_6/O
                         net (fo=2, routed)           0.915    14.585    m_vc/unamedDSP_i_6_n_0
    SLICE_X55Y26         FDRE                                         r  m_vc/data_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.437    45.708    m_vc/clk
    SLICE_X55Y26         FDRE                                         r  m_vc/data_reg[0][43]/C
                         clock pessimism              0.079    45.787    
                         clock uncertainty           -0.213    45.573    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)       -0.058    45.515    m_vc/data_reg[0][43]
  -------------------------------------------------------------------
                         required time                         45.515    
                         arrival time                         -14.585    
  -------------------------------------------------------------------
                         slack                                 30.931    

Slack (MET) :             30.943ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_vc/data_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.267ns  (axis_clk_clk_wiz_0 rise@44.267ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.887ns  (logic 7.165ns (55.599%)  route 5.722ns (44.401%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 45.708 - 44.267 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577     1.577    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.661     1.663    m_vc/clk
    DSP48_X1Y1           DSP48E1                                      r  m_vc/unamedDSP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     5.672 r  m_vc/unamedDSP__0/P[47]
                         net (fo=18, routed)          1.661     7.333    m_vc/unamedDSP__0_n_58
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_C[43]_P[1])
                                                      1.820     9.153 r  m_vc/unamedDSP__1/P[1]
                         net (fo=3, routed)           1.618    10.771    m_vc/unamedDSP__1_n_104
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.156    10.927 r  m_vc/unamedDSP_i_42/O
                         net (fo=2, routed)           0.532    11.459    m_vc/unamedDSP_i_42_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873    12.332 r  m_vc/unamedDSP_i_22/O[3]
                         net (fo=1, routed)           0.797    13.129    m_vc/unamedDSP_i_22_n_4
    SLICE_X55Y15         LUT4 (Prop_lut4_I3_O)        0.307    13.436 r  m_vc/unamedDSP_i_10/O
                         net (fo=2, routed)           1.114    14.550    m_vc/unamedDSP_i_10_n_0
    SLICE_X55Y26         FDRE                                         r  m_vc/data_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.267    44.267 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    44.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460    45.728    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    42.598 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.179    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.270 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.437    45.708    m_vc/clk
    SLICE_X55Y26         FDRE                                         r  m_vc/data_reg[0][39]/C
                         clock pessimism              0.079    45.787    
                         clock uncertainty           -0.213    45.573    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)       -0.081    45.492    m_vc/data_reg[0][39]
  -------------------------------------------------------------------
                         required time                         45.492    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                 30.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            x_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.558     0.560    m_vc/clk
    SLICE_X53Y30         FDRE                                         r  m_vc/data_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m_vc/data_reg[1][44]/Q
                         net (fo=1, routed)           0.054     0.755    m_vc/data_reg_n_0_[1][44]
    SLICE_X52Y30         LUT4 (Prop_lut4_I3_O)        0.045     0.800 r  m_vc/m_axis_data[20]_INST_0/O
                         net (fo=1, routed)           0.000     0.800    axis_tx_data[20]
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.827     0.829    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[8]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.121     0.694    x_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            x_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.558     0.560    m_vc/clk
    SLICE_X53Y30         FDRE                                         r  m_vc/data_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m_vc/data_reg[1][42]/Q
                         net (fo=1, routed)           0.087     0.788    m_vc/data_reg_n_0_[1][42]
    SLICE_X52Y30         LUT4 (Prop_lut4_I3_O)        0.045     0.833 r  m_vc/m_axis_data[18]_INST_0/O
                         net (fo=1, routed)           0.000     0.833    axis_tx_data[18]
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.827     0.829    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[6]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.120     0.693    x_frame_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][45]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            x_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.558     0.560    m_vc/clk
    SLICE_X53Y30         FDRE                                         r  m_vc/data_reg[1][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m_vc/data_reg[1][45]/Q
                         net (fo=1, routed)           0.089     0.790    m_vc/data_reg_n_0_[1][45]
    SLICE_X52Y30         LUT4 (Prop_lut4_I3_O)        0.045     0.835 r  m_vc/m_axis_data[21]_INST_0/O
                         net (fo=1, routed)           0.000     0.835    axis_tx_data[21]
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.827     0.829    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[9]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.121     0.694    x_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.553     0.555    m_i2s2/axis_clk
    SLICE_X51Y24         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  m_i2s2/rx_data_r_shift_reg[23]/Q
                         net (fo=1, routed)           0.110     0.806    m_i2s2/rx_data_r_shift_reg_n_0_[23]
    SLICE_X51Y23         FDRE                                         r  m_i2s2/rx_data_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.822     0.824    m_i2s2/axis_clk
    SLICE_X51Y23         FDRE                                         r  m_i2s2/rx_data_r_reg[23]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.078     0.647    m_i2s2/rx_data_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.073%)  route 0.130ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.553     0.555    m_i2s2/axis_clk
    SLICE_X51Y24         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  m_i2s2/rx_data_r_shift_reg[18]/Q
                         net (fo=2, routed)           0.130     0.825    m_i2s2/rx_data_r_shift_reg_n_0_[18]
    SLICE_X49Y24         FDRE                                         r  m_i2s2/rx_data_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.820     0.822    m_i2s2/axis_clk
    SLICE_X49Y24         FDRE                                         r  m_i2s2/rx_data_r_reg[18]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X49Y24         FDRE (Hold_fdre_C_D)         0.071     0.659    m_i2s2/rx_data_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.248%)  route 0.108ns (36.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.558     0.560    m_i2s2/axis_clk
    SLICE_X43Y87         FDRE                                         r  m_i2s2/tx_data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m_i2s2/tx_data_r_reg[17]/Q
                         net (fo=1, routed)           0.108     0.809    m_i2s2/tx_data_r_reg_n_0_[17]
    SLICE_X45Y87         LUT3 (Prop_lut3_I0_O)        0.045     0.854 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000     0.854    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.827     0.829    m_i2s2/axis_clk
    SLICE_X45Y87         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.091     0.687    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.558     0.560    m_i2s2/axis_clk
    SLICE_X44Y84         FDRE                                         r  m_i2s2/tx_data_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  m_i2s2/tx_data_r_reg[13]/Q
                         net (fo=1, routed)           0.086     0.786    m_i2s2/tx_data_r_reg_n_0_[13]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.045     0.831 r  m_i2s2/tx_data_r_shift[13]_i_1/O
                         net (fo=1, routed)           0.000     0.831    m_i2s2/tx_data_r_shift[13]_i_1_n_0
    SLICE_X45Y84         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.826     0.827    m_i2s2/axis_clk
    SLICE_X45Y84         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[13]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X45Y84         FDRE (Hold_fdre_C_D)         0.091     0.664    m_i2s2/tx_data_r_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 m_i2s2/din_sync_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.873%)  route 0.131ns (48.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.556     0.558    m_i2s2/axis_clk
    SLICE_X48Y27         FDRE                                         r  m_i2s2/din_sync_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  m_i2s2/din_sync_shift_reg[2]/Q
                         net (fo=2, routed)           0.131     0.829    m_i2s2/din_sync
    SLICE_X51Y26         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.822     0.824    m_i2s2/axis_clk
    SLICE_X51Y26         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[0]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X51Y26         FDRE (Hold_fdre_C_D)         0.070     0.660    m_i2s2/rx_data_r_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.554     0.556    m_i2s2/axis_clk
    SLICE_X51Y26         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  m_i2s2/rx_data_r_shift_reg[0]/Q
                         net (fo=2, routed)           0.119     0.816    m_i2s2/rx_data_r_shift_reg_n_0_[0]
    SLICE_X50Y25         FDRE                                         r  m_i2s2/rx_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.821     0.823    m_i2s2/axis_clk
    SLICE_X50Y25         FDRE                                         r  m_i2s2/rx_data_r_reg[0]/C
                         clock pessimism             -0.255     0.568    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)         0.076     0.644    m_i2s2/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 m_i2s2/rx_data_r_shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            m_i2s2/rx_data_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.960%)  route 0.120ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.551     0.551    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.554     0.556    m_i2s2/axis_clk
    SLICE_X51Y26         FDRE                                         r  m_i2s2/rx_data_r_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  m_i2s2/rx_data_r_shift_reg[14]/Q
                         net (fo=2, routed)           0.120     0.817    m_i2s2/rx_data_r_shift_reg_n_0_[14]
    SLICE_X50Y25         FDRE                                         r  m_i2s2/rx_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.821     0.823    m_i2s2/axis_clk
    SLICE_X50Y25         FDRE                                         r  m_i2s2/rx_data_r_reg[14]/C
                         clock pessimism             -0.255     0.568    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)         0.076     0.644    m_i2s2/rx_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.134 }
Period(ns):         44.267
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.267      42.112     BUFGCTRL_X0Y0    m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.267      43.018     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X53Y29     x_frame_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X52Y30     x_frame_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X51Y31     x_frame_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X53Y29     x_frame_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X53Y29     x_frame_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X53Y29     x_frame_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X52Y29     x_frame_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.267      43.267     SLICE_X52Y29     x_frame_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.267      169.093    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y29     x_frame_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y30     x_frame_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y29     x_frame_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y29     x_frame_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y29     x_frame_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y29     x_frame_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y29     x_frame_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y30     x_frame_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y29     x_frame_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y30     x_frame_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y29     x_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y30     x_frame_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y30     x_frame_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X51Y31     x_frame_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X51Y31     x_frame_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y29     x_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y29     x_frame_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X53Y29     x_frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y29     x_frame_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.134      21.634     SLICE_X52Y29     x_frame_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y1    m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          319  Failing Endpoints,  Worst Slack      -92.129ns,  Total Violation    -2701.036ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -92.129ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        101.981ns  (logic 65.002ns (63.739%)  route 36.979ns (36.261%))
  Logic Levels:           329  (CARRY4=290 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.653     5.204    wavelet_resampler_1/CLK100MHZ
    DSP48_X0Y6           DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.638 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.517     6.156    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X13Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.280 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.475     6.755    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.350 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.350    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.467 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.467    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.584 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.584    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.701    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.818 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.818    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.935 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.935    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.052 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.000     8.052    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.169 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.169    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           0.719     9.005    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.129    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.642 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000     9.642    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.009     9.768    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.997 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.673    10.670    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.310    10.980 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    10.980    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.530 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    11.530    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    11.644    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.009    11.767    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.038 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.873    12.911    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.373    13.284 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.284    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.834 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    13.834    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    13.948    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.062    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.219 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.724    14.943    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.329    15.272 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.272    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.822 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.822    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    15.936    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000    16.050    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.278 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.687    16.965    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.313    17.278 r  wavelet_resampler_1/y_reg[11]_i_903/O
                         net (fo=1, routed)           0.000    17.278    wavelet_resampler_1/y_reg[11]_i_903_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.676 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.676    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.000    17.790    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    17.904    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.168    19.186    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.310 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.310    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.843 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.843    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.960 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.960    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.077 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.077    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.194 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.009    20.203    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.457 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.890    21.347    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.367    21.714 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.714    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.264 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.264    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.378 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.378    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.492 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.492    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.606 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.606    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.763 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          0.900    23.664    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.329    23.993 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    23.993    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.526 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.526    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.643 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.000    24.643    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.760 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.760    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.877 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    24.877    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.106 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.757    25.863    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.310    26.173 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.173    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.723    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.837    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.951    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.065    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.173    28.353    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    28.477 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.477    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.010 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    29.010    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.127    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.244    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.009    29.370    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.487 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.487    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.741 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.992    30.733    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.367    31.100 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.100    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.633 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.633    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.750 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.750    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.867 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    31.867    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.984 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.009    31.993    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.110 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.110    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          1.066    33.333    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.332    33.665 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.665    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.215 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.215    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.329 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.329    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.443 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.443    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.557 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.009    34.566    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.680 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.680    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.908 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          0.786    35.694    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.313    36.007 r  wavelet_resampler_1/y_reg[11]_i_716/O
                         net (fo=1, routed)           0.000    36.007    wavelet_resampler_1/y_reg[11]_i_716_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.557 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.557    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.671    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.785    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.009    36.908    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.022 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    37.022    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.136 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.046    38.182    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    38.306 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.306    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.856 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.856    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.970 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.970    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.084 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    39.084    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.198 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.198    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.312 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.009    39.321    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.435    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.706 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.722    40.427    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.373    40.800 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.800    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.350 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.350    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.464 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.464    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.578 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.578    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.692 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.692    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.806 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.806    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.920 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    41.920    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.077 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.880    42.958    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.329    43.287 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.287    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.820 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.820    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.937 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    43.937    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.054 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.054    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.171 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.171    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.288 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.288    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.405 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.405    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.634 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.890    45.523    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.310    45.833 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.833    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.383 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.383    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.497 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.497    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.611 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.611    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.725 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.725    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.839 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.839    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.953 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.953    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.067 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.342    48.409    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124    48.533 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.533    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.066 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    49.066    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.183 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    49.183    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.300 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.300    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.417 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.417    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.534 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.534    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.651 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.651    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.768 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.768    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.022 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.892    50.914    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.367    51.281 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    51.281    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.831 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.831    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.945 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.945    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.059 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    52.059    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.000    52.173    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    52.287    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.401 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.401    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.515 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.515    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.672 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          1.078    53.750    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.329    54.079 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    54.079    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.629 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    54.629    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.743 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.743    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.857 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.857    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.971    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    55.085    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    55.199    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    55.313    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.541 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          1.016    56.557    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.313    56.870 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.870    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.403 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    57.403    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.520 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    57.520    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.637 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    57.637    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.754 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    57.754    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.871 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.871    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.988 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.988    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.105 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    58.105    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.222 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.205    59.426    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    59.550 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    59.550    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.100 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    60.100    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.214 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    60.214    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.328 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    60.328    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.442 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    60.442    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.556 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    60.556    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.670    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.784    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.898    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.169 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.886    62.055    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.373    62.428 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    62.428    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.961 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.961    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.078 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    63.078    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.195 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    63.195    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.312 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.001    63.313    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.430 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    63.430    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.547 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.547    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.664 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.664    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.781 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    63.781    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.938 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.902    64.840    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.332    65.172 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    65.172    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.722 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    65.722    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.836    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.950    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.064    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000    66.178    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.292    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    66.406    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.520 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.520    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.748 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          1.007    67.755    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.313    68.068 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    68.068    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.601 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    68.601    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.718 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    68.718    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.835 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    68.835    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.952 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    68.952    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.069 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    69.069    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.186 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.186    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.303 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    69.303    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.420 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.420    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.537 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.355    70.892    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    71.016 r  wavelet_resampler_1/y_reg[11]_i_310/O
                         net (fo=1, routed)           0.000    71.016    wavelet_resampler_1/y_reg[11]_i_310_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    71.566    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.680 r  wavelet_resampler_1/y_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    71.680    wavelet_resampler_1/y_reg_reg[11]_i_206_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.794 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    71.794    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.908 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    71.908    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.022 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    72.022    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.136 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    72.136    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.250 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.250    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.364 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.364    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.478 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.478    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.749 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.996    73.745    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.373    74.118 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    74.118    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.651 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    74.651    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.768 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    74.768    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.885 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    74.885    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.002 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    75.002    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.119 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.119    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.236 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.236    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.353 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    75.353    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.470 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.470    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.587 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.587    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.744 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.945    76.689    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.332    77.021 r  wavelet_resampler_1/y_reg[11]_i_300/O
                         net (fo=1, routed)           0.000    77.021    wavelet_resampler_1/y_reg[11]_i_300_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.554 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    77.554    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.671 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    77.671    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.788 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    77.788    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.905 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    77.905    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.022 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    78.022    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.139 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.139    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.256 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    78.256    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.373 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.373    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.602 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.789    79.391    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.310    79.701 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    79.701    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.251 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    80.251    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.365 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.365    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.479 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    80.479    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.593 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.593    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.707 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    80.707    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.821 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    80.821    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.935 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.935    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.049    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.163    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.391 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          1.005    82.396    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.313    82.709 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    82.709    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.259 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    83.259    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.373 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    83.373    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.487 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    83.487    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.601 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.601    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.715 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.715    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.829 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.829    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    83.943    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.057    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.171    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.399 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.859    85.258    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.313    85.571 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    85.571    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.104 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    86.104    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.221 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.221    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.338 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    86.338    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.455 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    86.455    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.572 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.572    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.689 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    86.689    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.806 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.009    86.815    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.932 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    86.932    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.049 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.049    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.278 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.860    88.138    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.310    88.448 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    88.448    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.981 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    88.981    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.098 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    89.098    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.215 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.009    89.224    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.341 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    89.341    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.458 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.458    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.575 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    89.575    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.692 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    89.692    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.809 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.809    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.926 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.926    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.155 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          1.011    91.166    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.310    91.476 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    91.476    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.026 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    92.026    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.140 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.009    92.149    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.263 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.263    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.377 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.377    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.491 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.491    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.605 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.605    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.719 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.719    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.833 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    92.833    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.947 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.947    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.175 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.949    94.124    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.313    94.437 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    94.437    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.987 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    94.987    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.101 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    95.101    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.215 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    95.215    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.329 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    95.329    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.443 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    95.443    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.557 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.557    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.671 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.671    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.785 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.785    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.899 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.899    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.127 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          0.777    96.904    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X10Y82         LUT5 (Prop_lut5_I0_O)        0.313    97.217 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    97.217    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.750 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    97.750    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.867 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    97.867    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.984 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    97.984    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.101 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    98.101    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.218 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    98.218    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.335 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    98.335    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.452 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.452    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.569 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.569    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.686 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.686    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.915 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          1.029    99.945    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.310   100.255 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000   100.255    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.805 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.805    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000   100.919    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.033    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000   101.147    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   101.261    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.375    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.489    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.603 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.603    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.717 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.717    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.945 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          1.109   103.053    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.313   103.366 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   103.366    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   103.879 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   103.879    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.996 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   103.996    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.113 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   104.113    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.230 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   104.230    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.347 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   104.347    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.464 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.464    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.581 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.581    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.698 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   104.698    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.815 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.815    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.972 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.928   105.900    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X12Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.232 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   106.232    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   106.745 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.745    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.862 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.862    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   107.185 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.000   107.185    wavelet_resampler_1/y_reg_reg[11]_i_2_n_6
    SLICE_X12Y86         FDRE                                         r  wavelet_resampler_1/y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.432    14.803    wavelet_resampler_1/CLK100MHZ
    SLICE_X12Y86         FDRE                                         r  wavelet_resampler_1/y_reg_reg[9]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)        0.109    15.057    wavelet_resampler_1/y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                        -107.185    
  -------------------------------------------------------------------
                         slack                                -92.129    

Slack (VIOLATED) :        -92.121ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        101.973ns  (logic 64.994ns (63.736%)  route 36.979ns (36.264%))
  Logic Levels:           329  (CARRY4=290 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.653     5.204    wavelet_resampler_1/CLK100MHZ
    DSP48_X0Y6           DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.638 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.517     6.156    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X13Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.280 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.475     6.755    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.350 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.350    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.467 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.467    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.584 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.584    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.701    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.818 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.818    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.935 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.935    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.052 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.000     8.052    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.169 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.169    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           0.719     9.005    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.129    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.642 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000     9.642    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.009     9.768    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.997 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.673    10.670    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.310    10.980 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    10.980    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.530 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    11.530    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    11.644    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.009    11.767    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.038 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.873    12.911    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.373    13.284 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.284    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.834 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    13.834    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    13.948    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.062    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.219 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.724    14.943    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.329    15.272 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.272    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.822 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.822    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    15.936    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000    16.050    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.278 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.687    16.965    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.313    17.278 r  wavelet_resampler_1/y_reg[11]_i_903/O
                         net (fo=1, routed)           0.000    17.278    wavelet_resampler_1/y_reg[11]_i_903_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.676 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.676    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.000    17.790    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    17.904    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.168    19.186    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.310 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.310    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.843 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.843    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.960 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.960    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.077 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.077    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.194 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.009    20.203    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.457 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.890    21.347    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.367    21.714 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.714    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.264 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.264    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.378 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.378    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.492 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.492    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.606 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.606    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.763 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          0.900    23.664    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.329    23.993 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    23.993    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.526 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.526    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.643 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.000    24.643    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.760 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.760    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.877 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    24.877    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.106 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.757    25.863    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.310    26.173 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.173    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.723    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.837    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.951    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.065    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.173    28.353    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    28.477 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.477    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.010 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    29.010    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.127    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.244    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.009    29.370    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.487 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.487    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.741 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.992    30.733    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.367    31.100 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.100    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.633 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.633    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.750 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.750    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.867 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    31.867    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.984 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.009    31.993    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.110 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.110    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          1.066    33.333    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.332    33.665 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.665    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.215 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.215    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.329 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.329    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.443 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.443    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.557 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.009    34.566    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.680 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.680    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.908 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          0.786    35.694    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.313    36.007 r  wavelet_resampler_1/y_reg[11]_i_716/O
                         net (fo=1, routed)           0.000    36.007    wavelet_resampler_1/y_reg[11]_i_716_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.557 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.557    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.671    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.785    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.009    36.908    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.022 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    37.022    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.136 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.046    38.182    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    38.306 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.306    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.856 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.856    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.970 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.970    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.084 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    39.084    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.198 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.198    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.312 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.009    39.321    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.435    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.706 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.722    40.427    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.373    40.800 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.800    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.350 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.350    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.464 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.464    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.578 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.578    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.692 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.692    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.806 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.806    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.920 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    41.920    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.077 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.880    42.958    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.329    43.287 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.287    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.820 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.820    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.937 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    43.937    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.054 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.054    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.171 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.171    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.288 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.288    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.405 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.405    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.634 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.890    45.523    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.310    45.833 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.833    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.383 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.383    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.497 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.497    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.611 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.611    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.725 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.725    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.839 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.839    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.953 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.953    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.067 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.342    48.409    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124    48.533 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.533    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.066 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    49.066    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.183 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    49.183    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.300 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.300    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.417 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.417    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.534 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.534    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.651 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.651    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.768 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.768    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.022 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.892    50.914    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.367    51.281 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    51.281    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.831 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.831    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.945 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.945    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.059 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    52.059    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.000    52.173    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    52.287    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.401 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.401    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.515 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.515    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.672 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          1.078    53.750    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.329    54.079 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    54.079    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.629 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    54.629    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.743 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.743    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.857 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.857    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.971    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    55.085    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    55.199    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    55.313    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.541 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          1.016    56.557    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.313    56.870 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.870    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.403 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    57.403    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.520 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    57.520    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.637 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    57.637    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.754 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    57.754    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.871 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.871    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.988 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.988    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.105 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    58.105    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.222 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.205    59.426    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    59.550 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    59.550    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.100 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    60.100    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.214 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    60.214    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.328 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    60.328    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.442 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    60.442    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.556 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    60.556    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.670    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.784    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.898    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.169 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.886    62.055    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.373    62.428 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    62.428    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.961 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.961    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.078 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    63.078    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.195 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    63.195    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.312 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.001    63.313    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.430 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    63.430    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.547 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.547    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.664 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.664    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.781 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    63.781    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.938 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.902    64.840    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.332    65.172 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    65.172    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.722 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    65.722    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.836    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.950    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.064    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000    66.178    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.292    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    66.406    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.520 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.520    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.748 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          1.007    67.755    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.313    68.068 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    68.068    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.601 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    68.601    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.718 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    68.718    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.835 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    68.835    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.952 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    68.952    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.069 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    69.069    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.186 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.186    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.303 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    69.303    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.420 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.420    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.537 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.355    70.892    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    71.016 r  wavelet_resampler_1/y_reg[11]_i_310/O
                         net (fo=1, routed)           0.000    71.016    wavelet_resampler_1/y_reg[11]_i_310_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    71.566    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.680 r  wavelet_resampler_1/y_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    71.680    wavelet_resampler_1/y_reg_reg[11]_i_206_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.794 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    71.794    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.908 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    71.908    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.022 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    72.022    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.136 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    72.136    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.250 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.250    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.364 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.364    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.478 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.478    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.749 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.996    73.745    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.373    74.118 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    74.118    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.651 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    74.651    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.768 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    74.768    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.885 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    74.885    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.002 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    75.002    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.119 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.119    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.236 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.236    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.353 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    75.353    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.470 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.470    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.587 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.587    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.744 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.945    76.689    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.332    77.021 r  wavelet_resampler_1/y_reg[11]_i_300/O
                         net (fo=1, routed)           0.000    77.021    wavelet_resampler_1/y_reg[11]_i_300_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.554 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    77.554    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.671 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    77.671    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.788 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    77.788    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.905 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    77.905    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.022 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    78.022    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.139 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.139    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.256 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    78.256    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.373 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.373    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.602 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.789    79.391    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.310    79.701 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    79.701    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.251 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    80.251    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.365 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.365    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.479 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    80.479    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.593 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.593    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.707 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    80.707    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.821 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    80.821    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.935 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.935    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.049    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.163    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.391 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          1.005    82.396    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.313    82.709 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    82.709    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.259 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    83.259    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.373 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    83.373    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.487 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    83.487    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.601 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.601    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.715 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.715    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.829 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.829    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    83.943    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.057    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.171    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.399 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.859    85.258    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.313    85.571 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    85.571    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.104 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    86.104    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.221 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.221    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.338 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    86.338    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.455 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    86.455    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.572 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.572    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.689 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    86.689    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.806 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.009    86.815    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.932 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    86.932    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.049 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.049    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.278 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.860    88.138    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.310    88.448 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    88.448    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.981 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    88.981    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.098 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    89.098    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.215 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.009    89.224    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.341 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    89.341    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.458 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.458    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.575 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    89.575    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.692 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    89.692    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.809 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.809    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.926 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.926    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.155 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          1.011    91.166    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.310    91.476 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    91.476    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.026 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    92.026    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.140 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.009    92.149    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.263 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.263    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.377 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.377    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.491 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.491    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.605 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.605    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.719 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.719    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.833 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    92.833    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.947 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.947    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.175 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.949    94.124    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.313    94.437 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    94.437    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.987 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    94.987    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.101 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    95.101    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.215 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    95.215    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.329 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    95.329    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.443 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    95.443    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.557 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.557    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.671 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.671    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.785 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.785    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.899 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.899    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.127 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          0.777    96.904    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X10Y82         LUT5 (Prop_lut5_I0_O)        0.313    97.217 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    97.217    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.750 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    97.750    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.867 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    97.867    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.984 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    97.984    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.101 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    98.101    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.218 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    98.218    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.335 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    98.335    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.452 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.452    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.569 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.569    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.686 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.686    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.915 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          1.029    99.945    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.310   100.255 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000   100.255    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.805 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.805    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000   100.919    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.033    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000   101.147    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   101.261    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.375    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.489    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.603 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.603    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.717 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.717    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.945 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          1.109   103.053    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.313   103.366 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   103.366    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   103.879 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   103.879    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.996 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   103.996    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.113 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   104.113    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.230 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   104.230    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.347 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   104.347    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.464 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.464    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.581 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.581    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.698 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   104.698    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.815 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.815    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.972 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.928   105.900    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X12Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.232 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   106.232    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   106.745 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.745    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.862 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.862    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   107.177 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.000   107.177    wavelet_resampler_1/y_reg_reg[11]_i_2_n_4
    SLICE_X12Y86         FDRE                                         r  wavelet_resampler_1/y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.432    14.803    wavelet_resampler_1/CLK100MHZ
    SLICE_X12Y86         FDRE                                         r  wavelet_resampler_1/y_reg_reg[11]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)        0.109    15.057    wavelet_resampler_1/y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                        -107.177    
  -------------------------------------------------------------------
                         slack                                -92.121    

Slack (VIOLATED) :        -92.045ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        101.897ns  (logic 64.918ns (63.709%)  route 36.979ns (36.291%))
  Logic Levels:           329  (CARRY4=290 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.653     5.204    wavelet_resampler_1/CLK100MHZ
    DSP48_X0Y6           DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.638 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.517     6.156    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X13Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.280 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.475     6.755    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.350 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.350    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.467 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.467    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.584 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.584    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.701    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.818 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.818    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.935 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.935    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.052 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.000     8.052    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.169 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.169    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           0.719     9.005    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.129    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.642 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000     9.642    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.009     9.768    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.997 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.673    10.670    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.310    10.980 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    10.980    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.530 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    11.530    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    11.644    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.009    11.767    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.038 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.873    12.911    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.373    13.284 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.284    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.834 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    13.834    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    13.948    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.062    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.219 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.724    14.943    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.329    15.272 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.272    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.822 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.822    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    15.936    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000    16.050    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.278 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.687    16.965    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.313    17.278 r  wavelet_resampler_1/y_reg[11]_i_903/O
                         net (fo=1, routed)           0.000    17.278    wavelet_resampler_1/y_reg[11]_i_903_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.676 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.676    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.000    17.790    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    17.904    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.168    19.186    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.310 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.310    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.843 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.843    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.960 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.960    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.077 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.077    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.194 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.009    20.203    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.457 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.890    21.347    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.367    21.714 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.714    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.264 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.264    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.378 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.378    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.492 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.492    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.606 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.606    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.763 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          0.900    23.664    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.329    23.993 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    23.993    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.526 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.526    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.643 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.000    24.643    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.760 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.760    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.877 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    24.877    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.106 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.757    25.863    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.310    26.173 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.173    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.723    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.837    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.951    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.065    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.173    28.353    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    28.477 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.477    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.010 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    29.010    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.127    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.244    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.009    29.370    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.487 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.487    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.741 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.992    30.733    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.367    31.100 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.100    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.633 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.633    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.750 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.750    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.867 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    31.867    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.984 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.009    31.993    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.110 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.110    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          1.066    33.333    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.332    33.665 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.665    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.215 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.215    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.329 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.329    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.443 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.443    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.557 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.009    34.566    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.680 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.680    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.908 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          0.786    35.694    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.313    36.007 r  wavelet_resampler_1/y_reg[11]_i_716/O
                         net (fo=1, routed)           0.000    36.007    wavelet_resampler_1/y_reg[11]_i_716_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.557 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.557    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.671    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.785    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.009    36.908    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.022 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    37.022    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.136 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.046    38.182    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    38.306 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.306    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.856 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.856    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.970 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.970    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.084 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    39.084    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.198 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.198    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.312 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.009    39.321    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.435    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.706 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.722    40.427    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.373    40.800 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.800    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.350 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.350    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.464 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.464    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.578 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.578    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.692 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.692    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.806 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.806    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.920 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    41.920    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.077 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.880    42.958    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.329    43.287 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.287    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.820 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.820    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.937 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    43.937    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.054 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.054    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.171 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.171    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.288 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.288    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.405 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.405    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.634 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.890    45.523    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.310    45.833 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.833    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.383 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.383    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.497 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.497    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.611 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.611    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.725 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.725    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.839 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.839    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.953 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.953    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.067 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.342    48.409    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124    48.533 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.533    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.066 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    49.066    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.183 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    49.183    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.300 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.300    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.417 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.417    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.534 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.534    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.651 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.651    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.768 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.768    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.022 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.892    50.914    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.367    51.281 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    51.281    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.831 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.831    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.945 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.945    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.059 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    52.059    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.000    52.173    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    52.287    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.401 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.401    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.515 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.515    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.672 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          1.078    53.750    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.329    54.079 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    54.079    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.629 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    54.629    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.743 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.743    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.857 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.857    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.971    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    55.085    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    55.199    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    55.313    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.541 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          1.016    56.557    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.313    56.870 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.870    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.403 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    57.403    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.520 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    57.520    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.637 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    57.637    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.754 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    57.754    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.871 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.871    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.988 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.988    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.105 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    58.105    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.222 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.205    59.426    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    59.550 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    59.550    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.100 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    60.100    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.214 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    60.214    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.328 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    60.328    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.442 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    60.442    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.556 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    60.556    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.670    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.784    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.898    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.169 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.886    62.055    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.373    62.428 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    62.428    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.961 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.961    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.078 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    63.078    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.195 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    63.195    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.312 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.001    63.313    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.430 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    63.430    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.547 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.547    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.664 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.664    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.781 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    63.781    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.938 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.902    64.840    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.332    65.172 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    65.172    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.722 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    65.722    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.836    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.950    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.064    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000    66.178    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.292    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    66.406    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.520 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.520    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.748 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          1.007    67.755    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.313    68.068 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    68.068    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.601 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    68.601    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.718 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    68.718    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.835 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    68.835    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.952 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    68.952    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.069 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    69.069    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.186 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.186    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.303 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    69.303    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.420 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.420    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.537 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.355    70.892    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    71.016 r  wavelet_resampler_1/y_reg[11]_i_310/O
                         net (fo=1, routed)           0.000    71.016    wavelet_resampler_1/y_reg[11]_i_310_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    71.566    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.680 r  wavelet_resampler_1/y_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    71.680    wavelet_resampler_1/y_reg_reg[11]_i_206_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.794 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    71.794    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.908 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    71.908    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.022 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    72.022    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.136 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    72.136    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.250 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.250    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.364 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.364    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.478 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.478    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.749 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.996    73.745    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.373    74.118 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    74.118    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.651 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    74.651    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.768 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    74.768    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.885 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    74.885    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.002 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    75.002    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.119 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.119    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.236 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.236    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.353 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    75.353    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.470 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.470    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.587 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.587    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.744 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.945    76.689    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.332    77.021 r  wavelet_resampler_1/y_reg[11]_i_300/O
                         net (fo=1, routed)           0.000    77.021    wavelet_resampler_1/y_reg[11]_i_300_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.554 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    77.554    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.671 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    77.671    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.788 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    77.788    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.905 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    77.905    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.022 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    78.022    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.139 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.139    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.256 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    78.256    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.373 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.373    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.602 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.789    79.391    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.310    79.701 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    79.701    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.251 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    80.251    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.365 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.365    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.479 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    80.479    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.593 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.593    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.707 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    80.707    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.821 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    80.821    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.935 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.935    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.049    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.163    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.391 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          1.005    82.396    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.313    82.709 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    82.709    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.259 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    83.259    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.373 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    83.373    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.487 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    83.487    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.601 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.601    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.715 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.715    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.829 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.829    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    83.943    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.057    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.171    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.399 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.859    85.258    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.313    85.571 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    85.571    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.104 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    86.104    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.221 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.221    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.338 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    86.338    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.455 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    86.455    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.572 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.572    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.689 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    86.689    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.806 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.009    86.815    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.932 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    86.932    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.049 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.049    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.278 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.860    88.138    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.310    88.448 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    88.448    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.981 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    88.981    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.098 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    89.098    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.215 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.009    89.224    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.341 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    89.341    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.458 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.458    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.575 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    89.575    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.692 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    89.692    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.809 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.809    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.926 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.926    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.155 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          1.011    91.166    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.310    91.476 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    91.476    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.026 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    92.026    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.140 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.009    92.149    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.263 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.263    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.377 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.377    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.491 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.491    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.605 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.605    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.719 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.719    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.833 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    92.833    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.947 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.947    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.175 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.949    94.124    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.313    94.437 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    94.437    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.987 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    94.987    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.101 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    95.101    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.215 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    95.215    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.329 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    95.329    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.443 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    95.443    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.557 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.557    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.671 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.671    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.785 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.785    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.899 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.899    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.127 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          0.777    96.904    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X10Y82         LUT5 (Prop_lut5_I0_O)        0.313    97.217 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    97.217    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.750 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    97.750    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.867 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    97.867    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.984 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    97.984    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.101 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    98.101    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.218 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    98.218    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.335 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    98.335    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.452 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.452    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.569 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.569    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.686 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.686    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.915 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          1.029    99.945    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.310   100.255 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000   100.255    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.805 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.805    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000   100.919    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.033    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000   101.147    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   101.261    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.375    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.489    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.603 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.603    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.717 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.717    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.945 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          1.109   103.053    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.313   103.366 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   103.366    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   103.879 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   103.879    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.996 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   103.996    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.113 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   104.113    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.230 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   104.230    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.347 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   104.347    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.464 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.464    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.581 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.581    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.698 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   104.698    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.815 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.815    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.972 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.928   105.900    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X12Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.232 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   106.232    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   106.745 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.745    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.862 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.862    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.101 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000   107.101    wavelet_resampler_1/y_reg_reg[11]_i_2_n_5
    SLICE_X12Y86         FDRE                                         r  wavelet_resampler_1/y_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.432    14.803    wavelet_resampler_1/CLK100MHZ
    SLICE_X12Y86         FDRE                                         r  wavelet_resampler_1/y_reg_reg[10]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)        0.109    15.057    wavelet_resampler_1/y_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                        -107.101    
  -------------------------------------------------------------------
                         slack                                -92.045    

Slack (VIOLATED) :        -92.025ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        101.877ns  (logic 64.898ns (63.702%)  route 36.979ns (36.298%))
  Logic Levels:           329  (CARRY4=290 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.653     5.204    wavelet_resampler_1/CLK100MHZ
    DSP48_X0Y6           DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.638 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.517     6.156    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X13Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.280 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.475     6.755    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.350 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.350    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.467 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.467    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.584 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.584    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.701    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.818 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.818    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.935 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.935    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.052 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.000     8.052    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.169 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.169    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           0.719     9.005    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.129    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.642 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000     9.642    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.009     9.768    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.997 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.673    10.670    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.310    10.980 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    10.980    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.530 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    11.530    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    11.644    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.009    11.767    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.038 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.873    12.911    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.373    13.284 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.284    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.834 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    13.834    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    13.948    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.062    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.219 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.724    14.943    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.329    15.272 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.272    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.822 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.822    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    15.936    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000    16.050    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.278 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.687    16.965    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.313    17.278 r  wavelet_resampler_1/y_reg[11]_i_903/O
                         net (fo=1, routed)           0.000    17.278    wavelet_resampler_1/y_reg[11]_i_903_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.676 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.676    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.000    17.790    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    17.904    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.168    19.186    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.310 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.310    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.843 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.843    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.960 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.960    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.077 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.077    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.194 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.009    20.203    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.457 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.890    21.347    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.367    21.714 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.714    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.264 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.264    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.378 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.378    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.492 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.492    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.606 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.606    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.763 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          0.900    23.664    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.329    23.993 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    23.993    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.526 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.526    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.643 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.000    24.643    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.760 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.760    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.877 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    24.877    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.106 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.757    25.863    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.310    26.173 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.173    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.723    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.837    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.951    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.065    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.173    28.353    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    28.477 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.477    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.010 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    29.010    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.127    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.244    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.009    29.370    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.487 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.487    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.741 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.992    30.733    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.367    31.100 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.100    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.633 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.633    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.750 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.750    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.867 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    31.867    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.984 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.009    31.993    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.110 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.110    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          1.066    33.333    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.332    33.665 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.665    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.215 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.215    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.329 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.329    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.443 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.443    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.557 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.009    34.566    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.680 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.680    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.908 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          0.786    35.694    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.313    36.007 r  wavelet_resampler_1/y_reg[11]_i_716/O
                         net (fo=1, routed)           0.000    36.007    wavelet_resampler_1/y_reg[11]_i_716_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.557 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.557    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.671    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.785    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.009    36.908    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.022 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    37.022    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.136 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.046    38.182    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    38.306 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.306    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.856 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.856    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.970 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.970    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.084 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    39.084    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.198 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.198    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.312 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.009    39.321    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.435    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.706 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.722    40.427    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.373    40.800 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.800    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.350 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.350    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.464 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.464    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.578 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.578    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.692 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.692    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.806 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.806    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.920 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    41.920    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.077 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.880    42.958    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.329    43.287 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.287    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.820 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.820    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.937 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    43.937    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.054 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.054    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.171 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.171    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.288 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.288    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.405 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.405    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.634 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.890    45.523    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.310    45.833 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.833    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.383 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.383    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.497 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.497    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.611 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.611    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.725 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.725    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.839 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.839    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.953 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.953    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.067 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.342    48.409    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124    48.533 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.533    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.066 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    49.066    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.183 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    49.183    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.300 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.300    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.417 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.417    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.534 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.534    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.651 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.651    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.768 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.768    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.022 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.892    50.914    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.367    51.281 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    51.281    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.831 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.831    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.945 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.945    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.059 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    52.059    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.000    52.173    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    52.287    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.401 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.401    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.515 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.515    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.672 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          1.078    53.750    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.329    54.079 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    54.079    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.629 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    54.629    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.743 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.743    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.857 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.857    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.971    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    55.085    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    55.199    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    55.313    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.541 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          1.016    56.557    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.313    56.870 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.870    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.403 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    57.403    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.520 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    57.520    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.637 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    57.637    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.754 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    57.754    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.871 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.871    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.988 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.988    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.105 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    58.105    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.222 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.205    59.426    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    59.550 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    59.550    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.100 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    60.100    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.214 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    60.214    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.328 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    60.328    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.442 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    60.442    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.556 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    60.556    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.670    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.784    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.898    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.169 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.886    62.055    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.373    62.428 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    62.428    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.961 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.961    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.078 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    63.078    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.195 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    63.195    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.312 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.001    63.313    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.430 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    63.430    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.547 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.547    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.664 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.664    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.781 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    63.781    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.938 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.902    64.840    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.332    65.172 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    65.172    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.722 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    65.722    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.836    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.950    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.064    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000    66.178    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.292    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    66.406    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.520 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.520    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.748 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          1.007    67.755    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.313    68.068 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    68.068    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.601 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    68.601    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.718 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    68.718    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.835 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    68.835    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.952 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    68.952    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.069 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    69.069    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.186 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.186    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.303 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    69.303    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.420 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.420    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.537 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.355    70.892    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    71.016 r  wavelet_resampler_1/y_reg[11]_i_310/O
                         net (fo=1, routed)           0.000    71.016    wavelet_resampler_1/y_reg[11]_i_310_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    71.566    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.680 r  wavelet_resampler_1/y_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    71.680    wavelet_resampler_1/y_reg_reg[11]_i_206_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.794 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    71.794    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.908 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    71.908    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.022 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    72.022    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.136 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    72.136    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.250 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.250    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.364 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.364    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.478 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.478    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.749 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.996    73.745    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.373    74.118 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    74.118    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.651 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    74.651    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.768 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    74.768    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.885 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    74.885    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.002 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    75.002    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.119 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.119    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.236 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.236    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.353 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    75.353    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.470 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.470    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.587 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.587    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.744 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.945    76.689    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.332    77.021 r  wavelet_resampler_1/y_reg[11]_i_300/O
                         net (fo=1, routed)           0.000    77.021    wavelet_resampler_1/y_reg[11]_i_300_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.554 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    77.554    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.671 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    77.671    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.788 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    77.788    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.905 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    77.905    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.022 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    78.022    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.139 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.139    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.256 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    78.256    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.373 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.373    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.602 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.789    79.391    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.310    79.701 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    79.701    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.251 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    80.251    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.365 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.365    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.479 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    80.479    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.593 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.593    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.707 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    80.707    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.821 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    80.821    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.935 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.935    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.049    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.163    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.391 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          1.005    82.396    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.313    82.709 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    82.709    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.259 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    83.259    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.373 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    83.373    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.487 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    83.487    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.601 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.601    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.715 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.715    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.829 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.829    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    83.943    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.057    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.171    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.399 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.859    85.258    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.313    85.571 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    85.571    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.104 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    86.104    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.221 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.221    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.338 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    86.338    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.455 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    86.455    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.572 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.572    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.689 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    86.689    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.806 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.009    86.815    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.932 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    86.932    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.049 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.049    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.278 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.860    88.138    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.310    88.448 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    88.448    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.981 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    88.981    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.098 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    89.098    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.215 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.009    89.224    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.341 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    89.341    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.458 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.458    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.575 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    89.575    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.692 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    89.692    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.809 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.809    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.926 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.926    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.155 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          1.011    91.166    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.310    91.476 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    91.476    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.026 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    92.026    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.140 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.009    92.149    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.263 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.263    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.377 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.377    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.491 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.491    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.605 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.605    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.719 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.719    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.833 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    92.833    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.947 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.947    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.175 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.949    94.124    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.313    94.437 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    94.437    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.987 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    94.987    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.101 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    95.101    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.215 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    95.215    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.329 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    95.329    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.443 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    95.443    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.557 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.557    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.671 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.671    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.785 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.785    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.899 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.899    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.127 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          0.777    96.904    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X10Y82         LUT5 (Prop_lut5_I0_O)        0.313    97.217 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    97.217    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.750 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    97.750    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.867 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    97.867    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.984 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    97.984    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.101 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    98.101    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.218 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    98.218    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.335 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    98.335    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.452 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.452    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.569 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.569    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.686 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.686    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.915 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          1.029    99.945    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.310   100.255 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000   100.255    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.805 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.805    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000   100.919    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.033    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000   101.147    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   101.261    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.375    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.489    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.603 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.603    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.717 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.717    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.945 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          1.109   103.053    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.313   103.366 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   103.366    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   103.879 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   103.879    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.996 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   103.996    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.113 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   104.113    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.230 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   104.230    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.347 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   104.347    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.464 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.464    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.581 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.581    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.698 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   104.698    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.815 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.815    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.972 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.928   105.900    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X12Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.232 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   106.232    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   106.745 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.745    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.862 r  wavelet_resampler_1/y_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.862    wavelet_resampler_1/y_reg_reg[7]_i_1_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   107.081 r  wavelet_resampler_1/y_reg_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000   107.081    wavelet_resampler_1/y_reg_reg[11]_i_2_n_7
    SLICE_X12Y86         FDRE                                         r  wavelet_resampler_1/y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.432    14.803    wavelet_resampler_1/CLK100MHZ
    SLICE_X12Y86         FDRE                                         r  wavelet_resampler_1/y_reg_reg[8]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)        0.109    15.057    wavelet_resampler_1/y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                        -107.081    
  -------------------------------------------------------------------
                         slack                                -92.025    

Slack (VIOLATED) :        -92.012ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        101.864ns  (logic 64.885ns (63.698%)  route 36.979ns (36.302%))
  Logic Levels:           328  (CARRY4=289 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.653     5.204    wavelet_resampler_1/CLK100MHZ
    DSP48_X0Y6           DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.638 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.517     6.156    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X13Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.280 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.475     6.755    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.350 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.350    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.467 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.467    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.584 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.584    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.701    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.818 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.818    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.935 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.935    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.052 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.000     8.052    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.169 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.169    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           0.719     9.005    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.129    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.642 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000     9.642    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.009     9.768    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.997 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.673    10.670    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.310    10.980 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    10.980    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.530 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    11.530    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    11.644    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.009    11.767    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.038 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.873    12.911    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.373    13.284 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.284    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.834 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    13.834    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    13.948    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.062    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.219 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.724    14.943    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.329    15.272 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.272    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.822 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.822    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    15.936    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000    16.050    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.278 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.687    16.965    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.313    17.278 r  wavelet_resampler_1/y_reg[11]_i_903/O
                         net (fo=1, routed)           0.000    17.278    wavelet_resampler_1/y_reg[11]_i_903_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.676 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.676    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.000    17.790    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    17.904    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.168    19.186    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.310 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.310    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.843 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.843    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.960 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.960    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.077 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.077    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.194 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.009    20.203    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.457 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.890    21.347    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.367    21.714 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.714    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.264 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.264    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.378 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.378    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.492 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.492    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.606 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.606    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.763 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          0.900    23.664    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.329    23.993 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    23.993    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.526 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.526    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.643 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.000    24.643    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.760 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.760    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.877 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    24.877    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.106 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.757    25.863    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.310    26.173 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.173    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.723    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.837    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.951    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.065    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.173    28.353    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    28.477 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.477    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.010 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    29.010    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.127    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.244    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.009    29.370    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.487 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.487    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.741 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.992    30.733    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.367    31.100 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.100    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.633 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.633    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.750 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.750    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.867 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    31.867    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.984 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.009    31.993    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.110 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.110    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          1.066    33.333    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.332    33.665 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.665    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.215 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.215    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.329 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.329    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.443 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.443    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.557 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.009    34.566    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.680 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.680    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.908 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          0.786    35.694    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.313    36.007 r  wavelet_resampler_1/y_reg[11]_i_716/O
                         net (fo=1, routed)           0.000    36.007    wavelet_resampler_1/y_reg[11]_i_716_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.557 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.557    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.671    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.785    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.009    36.908    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.022 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    37.022    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.136 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.046    38.182    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    38.306 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.306    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.856 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.856    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.970 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.970    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.084 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    39.084    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.198 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.198    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.312 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.009    39.321    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.435    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.706 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.722    40.427    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.373    40.800 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.800    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.350 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.350    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.464 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.464    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.578 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.578    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.692 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.692    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.806 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.806    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.920 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    41.920    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.077 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.880    42.958    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.329    43.287 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.287    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.820 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.820    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.937 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    43.937    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.054 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.054    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.171 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.171    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.288 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.288    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.405 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.405    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.634 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.890    45.523    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.310    45.833 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.833    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.383 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.383    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.497 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.497    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.611 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.611    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.725 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.725    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.839 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.839    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.953 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.953    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.067 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.342    48.409    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124    48.533 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.533    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.066 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    49.066    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.183 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    49.183    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.300 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.300    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.417 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.417    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.534 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.534    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.651 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.651    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.768 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.768    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.022 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.892    50.914    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.367    51.281 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    51.281    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.831 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.831    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.945 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.945    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.059 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    52.059    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.000    52.173    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    52.287    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.401 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.401    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.515 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.515    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.672 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          1.078    53.750    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.329    54.079 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    54.079    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.629 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    54.629    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.743 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.743    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.857 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.857    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.971    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    55.085    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    55.199    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    55.313    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.541 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          1.016    56.557    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.313    56.870 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.870    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.403 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    57.403    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.520 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    57.520    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.637 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    57.637    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.754 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    57.754    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.871 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.871    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.988 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.988    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.105 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    58.105    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.222 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.205    59.426    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    59.550 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    59.550    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.100 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    60.100    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.214 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    60.214    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.328 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    60.328    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.442 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    60.442    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.556 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    60.556    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.670    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.784    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.898    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.169 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.886    62.055    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.373    62.428 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    62.428    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.961 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.961    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.078 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    63.078    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.195 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    63.195    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.312 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.001    63.313    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.430 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    63.430    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.547 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.547    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.664 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.664    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.781 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    63.781    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.938 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.902    64.840    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.332    65.172 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    65.172    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.722 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    65.722    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.836    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.950    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.064    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000    66.178    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.292    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    66.406    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.520 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.520    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.748 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          1.007    67.755    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.313    68.068 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    68.068    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.601 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    68.601    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.718 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    68.718    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.835 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    68.835    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.952 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    68.952    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.069 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    69.069    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.186 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.186    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.303 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    69.303    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.420 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.420    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.537 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.355    70.892    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    71.016 r  wavelet_resampler_1/y_reg[11]_i_310/O
                         net (fo=1, routed)           0.000    71.016    wavelet_resampler_1/y_reg[11]_i_310_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    71.566    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.680 r  wavelet_resampler_1/y_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    71.680    wavelet_resampler_1/y_reg_reg[11]_i_206_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.794 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    71.794    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.908 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    71.908    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.022 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    72.022    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.136 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    72.136    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.250 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.250    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.364 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.364    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.478 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.478    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.749 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.996    73.745    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.373    74.118 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    74.118    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.651 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    74.651    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.768 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    74.768    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.885 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    74.885    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.002 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    75.002    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.119 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.119    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.236 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.236    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.353 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    75.353    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.470 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.470    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.587 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.587    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.744 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.945    76.689    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.332    77.021 r  wavelet_resampler_1/y_reg[11]_i_300/O
                         net (fo=1, routed)           0.000    77.021    wavelet_resampler_1/y_reg[11]_i_300_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.554 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    77.554    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.671 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    77.671    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.788 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    77.788    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.905 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    77.905    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.022 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    78.022    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.139 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.139    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.256 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    78.256    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.373 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.373    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.602 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.789    79.391    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.310    79.701 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    79.701    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.251 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    80.251    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.365 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.365    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.479 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    80.479    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.593 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.593    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.707 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    80.707    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.821 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    80.821    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.935 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.935    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.049    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.163    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.391 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          1.005    82.396    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.313    82.709 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    82.709    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.259 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    83.259    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.373 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    83.373    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.487 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    83.487    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.601 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.601    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.715 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.715    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.829 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.829    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    83.943    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.057    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.171    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.399 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.859    85.258    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.313    85.571 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    85.571    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.104 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    86.104    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.221 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.221    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.338 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    86.338    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.455 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    86.455    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.572 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.572    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.689 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    86.689    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.806 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.009    86.815    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.932 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    86.932    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.049 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.049    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.278 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.860    88.138    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.310    88.448 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    88.448    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.981 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    88.981    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.098 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    89.098    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.215 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.009    89.224    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.341 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    89.341    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.458 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.458    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.575 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    89.575    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.692 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    89.692    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.809 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.809    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.926 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.926    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.155 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          1.011    91.166    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.310    91.476 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    91.476    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.026 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    92.026    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.140 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.009    92.149    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.263 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.263    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.377 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.377    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.491 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.491    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.605 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.605    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.719 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.719    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.833 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    92.833    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.947 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.947    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.175 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.949    94.124    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.313    94.437 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    94.437    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.987 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    94.987    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.101 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    95.101    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.215 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    95.215    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.329 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    95.329    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.443 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    95.443    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.557 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.557    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.671 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.671    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.785 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.785    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.899 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.899    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.127 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          0.777    96.904    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X10Y82         LUT5 (Prop_lut5_I0_O)        0.313    97.217 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    97.217    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.750 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    97.750    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.867 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    97.867    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.984 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    97.984    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.101 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    98.101    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.218 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    98.218    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.335 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    98.335    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.452 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.452    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.569 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.569    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.686 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.686    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.915 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          1.029    99.945    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.310   100.255 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000   100.255    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.805 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.805    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000   100.919    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.033    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000   101.147    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   101.261    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.375    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.489    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.603 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.603    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.717 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.717    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.945 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          1.109   103.053    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.313   103.366 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   103.366    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   103.879 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   103.879    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.996 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   103.996    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.113 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   104.113    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.230 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   104.230    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.347 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   104.347    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.464 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.464    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.581 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.581    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.698 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   104.698    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.815 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.815    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.972 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.928   105.900    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X12Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.232 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   106.232    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   106.745 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.745    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   107.068 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000   107.068    wavelet_resampler_1/y_reg_reg[7]_i_1_n_6
    SLICE_X12Y85         FDRE                                         r  wavelet_resampler_1/y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.432    14.803    wavelet_resampler_1/CLK100MHZ
    SLICE_X12Y85         FDRE                                         r  wavelet_resampler_1/y_reg_reg[5]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X12Y85         FDRE (Setup_fdre_C_D)        0.109    15.057    wavelet_resampler_1/y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                        -107.068    
  -------------------------------------------------------------------
                         slack                                -92.012    

Slack (VIOLATED) :        -92.004ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        101.856ns  (logic 64.877ns (63.695%)  route 36.979ns (36.305%))
  Logic Levels:           328  (CARRY4=289 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.653     5.204    wavelet_resampler_1/CLK100MHZ
    DSP48_X0Y6           DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.638 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.517     6.156    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X13Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.280 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.475     6.755    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.350 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.350    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.467 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.467    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.584 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.584    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.701    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.818 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.818    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.935 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.935    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.052 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.000     8.052    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.169 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.169    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           0.719     9.005    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.129    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.642 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000     9.642    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.009     9.768    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.997 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.673    10.670    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.310    10.980 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    10.980    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.530 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    11.530    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    11.644    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.009    11.767    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.038 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.873    12.911    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.373    13.284 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.284    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.834 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    13.834    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    13.948    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.062    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.219 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.724    14.943    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.329    15.272 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.272    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.822 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.822    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    15.936    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000    16.050    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.278 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.687    16.965    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.313    17.278 r  wavelet_resampler_1/y_reg[11]_i_903/O
                         net (fo=1, routed)           0.000    17.278    wavelet_resampler_1/y_reg[11]_i_903_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.676 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.676    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.000    17.790    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    17.904    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.168    19.186    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.310 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.310    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.843 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.843    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.960 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.960    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.077 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.077    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.194 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.009    20.203    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.457 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.890    21.347    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.367    21.714 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.714    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.264 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.264    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.378 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.378    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.492 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.492    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.606 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.606    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.763 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          0.900    23.664    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.329    23.993 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    23.993    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.526 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.526    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.643 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.000    24.643    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.760 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.760    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.877 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    24.877    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.106 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.757    25.863    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.310    26.173 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.173    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.723    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.837    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.951    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.065    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.173    28.353    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    28.477 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.477    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.010 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    29.010    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.127    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.244    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.009    29.370    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.487 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.487    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.741 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.992    30.733    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.367    31.100 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.100    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.633 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.633    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.750 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.750    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.867 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    31.867    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.984 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.009    31.993    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.110 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.110    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          1.066    33.333    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.332    33.665 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.665    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.215 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.215    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.329 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.329    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.443 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.443    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.557 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.009    34.566    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.680 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.680    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.908 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          0.786    35.694    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.313    36.007 r  wavelet_resampler_1/y_reg[11]_i_716/O
                         net (fo=1, routed)           0.000    36.007    wavelet_resampler_1/y_reg[11]_i_716_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.557 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.557    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.671    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.785    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.009    36.908    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.022 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    37.022    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.136 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.046    38.182    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    38.306 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.306    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.856 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.856    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.970 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.970    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.084 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    39.084    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.198 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.198    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.312 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.009    39.321    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.435    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.706 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.722    40.427    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.373    40.800 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.800    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.350 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.350    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.464 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.464    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.578 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.578    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.692 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.692    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.806 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.806    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.920 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    41.920    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.077 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.880    42.958    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.329    43.287 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.287    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.820 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.820    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.937 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    43.937    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.054 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.054    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.171 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.171    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.288 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.288    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.405 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.405    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.634 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.890    45.523    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.310    45.833 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.833    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.383 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.383    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.497 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.497    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.611 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.611    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.725 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.725    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.839 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.839    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.953 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.953    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.067 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.342    48.409    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124    48.533 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.533    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.066 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    49.066    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.183 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    49.183    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.300 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.300    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.417 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.417    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.534 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.534    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.651 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.651    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.768 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.768    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.022 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.892    50.914    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.367    51.281 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    51.281    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.831 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.831    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.945 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.945    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.059 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    52.059    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.000    52.173    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    52.287    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.401 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.401    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.515 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.515    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.672 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          1.078    53.750    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.329    54.079 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    54.079    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.629 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    54.629    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.743 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.743    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.857 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.857    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.971    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    55.085    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    55.199    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    55.313    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.541 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          1.016    56.557    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.313    56.870 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.870    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.403 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    57.403    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.520 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    57.520    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.637 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    57.637    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.754 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    57.754    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.871 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.871    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.988 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.988    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.105 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    58.105    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.222 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.205    59.426    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    59.550 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    59.550    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.100 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    60.100    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.214 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    60.214    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.328 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    60.328    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.442 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    60.442    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.556 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    60.556    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.670    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.784    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.898    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.169 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.886    62.055    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.373    62.428 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    62.428    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.961 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.961    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.078 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    63.078    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.195 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    63.195    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.312 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.001    63.313    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.430 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    63.430    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.547 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.547    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.664 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.664    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.781 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    63.781    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.938 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.902    64.840    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.332    65.172 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    65.172    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.722 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    65.722    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.836    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.950    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.064    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000    66.178    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.292    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    66.406    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.520 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.520    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.748 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          1.007    67.755    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.313    68.068 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    68.068    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.601 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    68.601    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.718 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    68.718    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.835 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    68.835    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.952 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    68.952    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.069 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    69.069    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.186 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.186    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.303 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    69.303    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.420 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.420    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.537 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.355    70.892    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    71.016 r  wavelet_resampler_1/y_reg[11]_i_310/O
                         net (fo=1, routed)           0.000    71.016    wavelet_resampler_1/y_reg[11]_i_310_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    71.566    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.680 r  wavelet_resampler_1/y_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    71.680    wavelet_resampler_1/y_reg_reg[11]_i_206_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.794 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    71.794    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.908 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    71.908    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.022 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    72.022    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.136 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    72.136    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.250 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.250    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.364 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.364    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.478 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.478    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.749 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.996    73.745    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.373    74.118 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    74.118    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.651 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    74.651    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.768 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    74.768    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.885 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    74.885    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.002 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    75.002    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.119 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.119    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.236 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.236    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.353 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    75.353    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.470 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.470    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.587 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.587    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.744 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.945    76.689    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.332    77.021 r  wavelet_resampler_1/y_reg[11]_i_300/O
                         net (fo=1, routed)           0.000    77.021    wavelet_resampler_1/y_reg[11]_i_300_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.554 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    77.554    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.671 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    77.671    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.788 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    77.788    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.905 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    77.905    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.022 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    78.022    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.139 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.139    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.256 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    78.256    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.373 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.373    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.602 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.789    79.391    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.310    79.701 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    79.701    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.251 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    80.251    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.365 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.365    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.479 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    80.479    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.593 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.593    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.707 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    80.707    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.821 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    80.821    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.935 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.935    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.049    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.163    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.391 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          1.005    82.396    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.313    82.709 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    82.709    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.259 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    83.259    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.373 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    83.373    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.487 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    83.487    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.601 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.601    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.715 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.715    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.829 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.829    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    83.943    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.057    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.171    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.399 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.859    85.258    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.313    85.571 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    85.571    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.104 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    86.104    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.221 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.221    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.338 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    86.338    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.455 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    86.455    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.572 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.572    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.689 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    86.689    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.806 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.009    86.815    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.932 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    86.932    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.049 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.049    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.278 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.860    88.138    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.310    88.448 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    88.448    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.981 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    88.981    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.098 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    89.098    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.215 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.009    89.224    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.341 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    89.341    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.458 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.458    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.575 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    89.575    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.692 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    89.692    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.809 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.809    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.926 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.926    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.155 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          1.011    91.166    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.310    91.476 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    91.476    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.026 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    92.026    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.140 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.009    92.149    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.263 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.263    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.377 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.377    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.491 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.491    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.605 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.605    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.719 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.719    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.833 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    92.833    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.947 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.947    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.175 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.949    94.124    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.313    94.437 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    94.437    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.987 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    94.987    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.101 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    95.101    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.215 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    95.215    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.329 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    95.329    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.443 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    95.443    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.557 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.557    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.671 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.671    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.785 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.785    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.899 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.899    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.127 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          0.777    96.904    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X10Y82         LUT5 (Prop_lut5_I0_O)        0.313    97.217 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    97.217    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.750 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    97.750    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.867 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    97.867    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.984 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    97.984    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.101 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    98.101    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.218 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    98.218    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.335 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    98.335    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.452 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.452    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.569 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.569    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.686 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.686    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.915 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          1.029    99.945    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.310   100.255 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000   100.255    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.805 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.805    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000   100.919    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.033    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000   101.147    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   101.261    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.375    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.489    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.603 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.603    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.717 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.717    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.945 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          1.109   103.053    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.313   103.366 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   103.366    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   103.879 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   103.879    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.996 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   103.996    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.113 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   104.113    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.230 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   104.230    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.347 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   104.347    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.464 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.464    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.581 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.581    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.698 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   104.698    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.815 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.815    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.972 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.928   105.900    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X12Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.232 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   106.232    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   106.745 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.745    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   107.060 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000   107.060    wavelet_resampler_1/y_reg_reg[7]_i_1_n_4
    SLICE_X12Y85         FDRE                                         r  wavelet_resampler_1/y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.432    14.803    wavelet_resampler_1/CLK100MHZ
    SLICE_X12Y85         FDRE                                         r  wavelet_resampler_1/y_reg_reg[7]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X12Y85         FDRE (Setup_fdre_C_D)        0.109    15.057    wavelet_resampler_1/y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                        -107.060    
  -------------------------------------------------------------------
                         slack                                -92.004    

Slack (VIOLATED) :        -91.928ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        101.780ns  (logic 64.801ns (63.668%)  route 36.979ns (36.332%))
  Logic Levels:           328  (CARRY4=289 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.653     5.204    wavelet_resampler_1/CLK100MHZ
    DSP48_X0Y6           DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.638 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.517     6.156    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X13Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.280 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.475     6.755    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.350 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.350    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.467 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.467    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.584 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.584    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.701    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.818 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.818    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.935 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.935    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.052 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.000     8.052    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.169 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.169    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           0.719     9.005    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.129    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.642 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000     9.642    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.009     9.768    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.997 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.673    10.670    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.310    10.980 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    10.980    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.530 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    11.530    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    11.644    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.009    11.767    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.038 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.873    12.911    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.373    13.284 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.284    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.834 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    13.834    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    13.948    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.062    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.219 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.724    14.943    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.329    15.272 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.272    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.822 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.822    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    15.936    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000    16.050    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.278 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.687    16.965    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.313    17.278 r  wavelet_resampler_1/y_reg[11]_i_903/O
                         net (fo=1, routed)           0.000    17.278    wavelet_resampler_1/y_reg[11]_i_903_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.676 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.676    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.000    17.790    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    17.904    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.168    19.186    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.310 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.310    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.843 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.843    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.960 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.960    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.077 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.077    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.194 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.009    20.203    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.457 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.890    21.347    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.367    21.714 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.714    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.264 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.264    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.378 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.378    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.492 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.492    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.606 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.606    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.763 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          0.900    23.664    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.329    23.993 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    23.993    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.526 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.526    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.643 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.000    24.643    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.760 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.760    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.877 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    24.877    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.106 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.757    25.863    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.310    26.173 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.173    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.723    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.837    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.951    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.065    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.173    28.353    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    28.477 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.477    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.010 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    29.010    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.127    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.244    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.009    29.370    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.487 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.487    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.741 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.992    30.733    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.367    31.100 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.100    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.633 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.633    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.750 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.750    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.867 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    31.867    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.984 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.009    31.993    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.110 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.110    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          1.066    33.333    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.332    33.665 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.665    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.215 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.215    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.329 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.329    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.443 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.443    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.557 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.009    34.566    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.680 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.680    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.908 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          0.786    35.694    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.313    36.007 r  wavelet_resampler_1/y_reg[11]_i_716/O
                         net (fo=1, routed)           0.000    36.007    wavelet_resampler_1/y_reg[11]_i_716_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.557 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.557    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.671    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.785    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.009    36.908    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.022 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    37.022    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.136 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.046    38.182    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    38.306 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.306    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.856 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.856    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.970 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.970    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.084 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    39.084    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.198 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.198    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.312 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.009    39.321    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.435    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.706 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.722    40.427    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.373    40.800 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.800    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.350 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.350    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.464 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.464    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.578 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.578    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.692 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.692    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.806 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.806    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.920 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    41.920    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.077 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.880    42.958    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.329    43.287 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.287    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.820 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.820    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.937 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    43.937    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.054 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.054    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.171 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.171    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.288 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.288    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.405 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.405    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.634 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.890    45.523    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.310    45.833 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.833    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.383 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.383    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.497 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.497    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.611 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.611    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.725 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.725    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.839 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.839    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.953 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.953    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.067 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.342    48.409    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124    48.533 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.533    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.066 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    49.066    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.183 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    49.183    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.300 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.300    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.417 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.417    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.534 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.534    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.651 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.651    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.768 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.768    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.022 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.892    50.914    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.367    51.281 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    51.281    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.831 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.831    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.945 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.945    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.059 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    52.059    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.000    52.173    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    52.287    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.401 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.401    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.515 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.515    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.672 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          1.078    53.750    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.329    54.079 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    54.079    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.629 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    54.629    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.743 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.743    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.857 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.857    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.971    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    55.085    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    55.199    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    55.313    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.541 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          1.016    56.557    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.313    56.870 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.870    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.403 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    57.403    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.520 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    57.520    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.637 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    57.637    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.754 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    57.754    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.871 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.871    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.988 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.988    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.105 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    58.105    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.222 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.205    59.426    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    59.550 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    59.550    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.100 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    60.100    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.214 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    60.214    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.328 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    60.328    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.442 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    60.442    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.556 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    60.556    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.670    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.784    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.898    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.169 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.886    62.055    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.373    62.428 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    62.428    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.961 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.961    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.078 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    63.078    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.195 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    63.195    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.312 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.001    63.313    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.430 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    63.430    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.547 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.547    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.664 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.664    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.781 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    63.781    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.938 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.902    64.840    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.332    65.172 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    65.172    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.722 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    65.722    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.836    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.950    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.064    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000    66.178    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.292    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    66.406    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.520 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.520    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.748 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          1.007    67.755    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.313    68.068 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    68.068    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.601 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    68.601    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.718 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    68.718    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.835 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    68.835    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.952 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    68.952    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.069 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    69.069    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.186 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.186    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.303 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    69.303    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.420 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.420    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.537 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.355    70.892    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    71.016 r  wavelet_resampler_1/y_reg[11]_i_310/O
                         net (fo=1, routed)           0.000    71.016    wavelet_resampler_1/y_reg[11]_i_310_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    71.566    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.680 r  wavelet_resampler_1/y_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    71.680    wavelet_resampler_1/y_reg_reg[11]_i_206_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.794 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    71.794    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.908 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    71.908    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.022 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    72.022    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.136 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    72.136    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.250 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.250    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.364 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.364    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.478 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.478    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.749 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.996    73.745    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.373    74.118 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    74.118    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.651 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    74.651    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.768 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    74.768    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.885 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    74.885    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.002 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    75.002    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.119 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.119    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.236 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.236    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.353 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    75.353    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.470 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.470    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.587 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.587    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.744 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.945    76.689    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.332    77.021 r  wavelet_resampler_1/y_reg[11]_i_300/O
                         net (fo=1, routed)           0.000    77.021    wavelet_resampler_1/y_reg[11]_i_300_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.554 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    77.554    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.671 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    77.671    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.788 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    77.788    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.905 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    77.905    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.022 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    78.022    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.139 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.139    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.256 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    78.256    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.373 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.373    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.602 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.789    79.391    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.310    79.701 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    79.701    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.251 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    80.251    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.365 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.365    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.479 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    80.479    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.593 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.593    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.707 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    80.707    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.821 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    80.821    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.935 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.935    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.049    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.163    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.391 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          1.005    82.396    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.313    82.709 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    82.709    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.259 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    83.259    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.373 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    83.373    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.487 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    83.487    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.601 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.601    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.715 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.715    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.829 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.829    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    83.943    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.057    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.171    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.399 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.859    85.258    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.313    85.571 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    85.571    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.104 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    86.104    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.221 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.221    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.338 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    86.338    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.455 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    86.455    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.572 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.572    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.689 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    86.689    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.806 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.009    86.815    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.932 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    86.932    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.049 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.049    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.278 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.860    88.138    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.310    88.448 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    88.448    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.981 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    88.981    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.098 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    89.098    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.215 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.009    89.224    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.341 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    89.341    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.458 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.458    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.575 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    89.575    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.692 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    89.692    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.809 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.809    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.926 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.926    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.155 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          1.011    91.166    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.310    91.476 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    91.476    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.026 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    92.026    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.140 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.009    92.149    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.263 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.263    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.377 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.377    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.491 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.491    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.605 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.605    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.719 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.719    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.833 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    92.833    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.947 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.947    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.175 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.949    94.124    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.313    94.437 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    94.437    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.987 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    94.987    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.101 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    95.101    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.215 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    95.215    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.329 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    95.329    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.443 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    95.443    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.557 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.557    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.671 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.671    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.785 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.785    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.899 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.899    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.127 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          0.777    96.904    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X10Y82         LUT5 (Prop_lut5_I0_O)        0.313    97.217 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    97.217    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.750 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    97.750    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.867 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    97.867    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.984 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    97.984    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.101 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    98.101    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.218 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    98.218    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.335 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    98.335    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.452 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.452    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.569 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.569    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.686 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.686    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.915 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          1.029    99.945    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.310   100.255 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000   100.255    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.805 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.805    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000   100.919    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.033    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000   101.147    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   101.261    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.375    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.489    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.603 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.603    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.717 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.717    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.945 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          1.109   103.053    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.313   103.366 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   103.366    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   103.879 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   103.879    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.996 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   103.996    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.113 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   104.113    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.230 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   104.230    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.347 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   104.347    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.464 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.464    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.581 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.581    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.698 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   104.698    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.815 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.815    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.972 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.928   105.900    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X12Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.232 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   106.232    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   106.745 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.745    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   106.984 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000   106.984    wavelet_resampler_1/y_reg_reg[7]_i_1_n_5
    SLICE_X12Y85         FDRE                                         r  wavelet_resampler_1/y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.432    14.803    wavelet_resampler_1/CLK100MHZ
    SLICE_X12Y85         FDRE                                         r  wavelet_resampler_1/y_reg_reg[6]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X12Y85         FDRE (Setup_fdre_C_D)        0.109    15.057    wavelet_resampler_1/y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                        -106.984    
  -------------------------------------------------------------------
                         slack                                -91.928    

Slack (VIOLATED) :        -91.908ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        101.760ns  (logic 64.781ns (63.661%)  route 36.979ns (36.340%))
  Logic Levels:           328  (CARRY4=289 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.653     5.204    wavelet_resampler_1/CLK100MHZ
    DSP48_X0Y6           DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.638 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.517     6.156    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X13Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.280 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.475     6.755    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.350 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.350    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.467 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.467    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.584 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.584    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.701    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.818 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.818    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.935 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.935    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.052 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.000     8.052    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.169 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.169    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           0.719     9.005    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.129    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.642 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000     9.642    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.009     9.768    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.997 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.673    10.670    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.310    10.980 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    10.980    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.530 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    11.530    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    11.644    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.009    11.767    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.038 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.873    12.911    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.373    13.284 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.284    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.834 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    13.834    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    13.948    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.062    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.219 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.724    14.943    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.329    15.272 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.272    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.822 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.822    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    15.936    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000    16.050    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.278 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.687    16.965    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.313    17.278 r  wavelet_resampler_1/y_reg[11]_i_903/O
                         net (fo=1, routed)           0.000    17.278    wavelet_resampler_1/y_reg[11]_i_903_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.676 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.676    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.000    17.790    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    17.904    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.168    19.186    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.310 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.310    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.843 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.843    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.960 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.960    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.077 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.077    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.194 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.009    20.203    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.457 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.890    21.347    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.367    21.714 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.714    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.264 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.264    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.378 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.378    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.492 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.492    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.606 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.606    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.763 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          0.900    23.664    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.329    23.993 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    23.993    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.526 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.526    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.643 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.000    24.643    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.760 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.760    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.877 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    24.877    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.106 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.757    25.863    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.310    26.173 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.173    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.723    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.837    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.951    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.065    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.173    28.353    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    28.477 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.477    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.010 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    29.010    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.127    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.244    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.009    29.370    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.487 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.487    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.741 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.992    30.733    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.367    31.100 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.100    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.633 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.633    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.750 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.750    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.867 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    31.867    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.984 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.009    31.993    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.110 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.110    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          1.066    33.333    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.332    33.665 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.665    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.215 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.215    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.329 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.329    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.443 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.443    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.557 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.009    34.566    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.680 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.680    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.908 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          0.786    35.694    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.313    36.007 r  wavelet_resampler_1/y_reg[11]_i_716/O
                         net (fo=1, routed)           0.000    36.007    wavelet_resampler_1/y_reg[11]_i_716_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.557 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.557    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.671    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.785    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.009    36.908    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.022 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    37.022    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.136 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.046    38.182    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    38.306 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.306    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.856 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.856    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.970 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.970    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.084 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    39.084    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.198 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.198    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.312 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.009    39.321    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.435    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.706 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.722    40.427    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.373    40.800 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.800    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.350 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.350    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.464 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.464    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.578 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.578    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.692 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.692    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.806 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.806    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.920 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    41.920    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.077 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.880    42.958    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.329    43.287 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.287    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.820 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.820    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.937 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    43.937    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.054 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.054    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.171 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.171    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.288 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.288    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.405 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.405    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.634 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.890    45.523    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.310    45.833 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.833    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.383 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.383    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.497 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.497    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.611 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.611    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.725 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.725    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.839 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.839    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.953 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.953    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.067 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.342    48.409    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124    48.533 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.533    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.066 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    49.066    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.183 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    49.183    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.300 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.300    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.417 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.417    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.534 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.534    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.651 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.651    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.768 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.768    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.022 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.892    50.914    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.367    51.281 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    51.281    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.831 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.831    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.945 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.945    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.059 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    52.059    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.000    52.173    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    52.287    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.401 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.401    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.515 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.515    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.672 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          1.078    53.750    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.329    54.079 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    54.079    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.629 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    54.629    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.743 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.743    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.857 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.857    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.971    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    55.085    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    55.199    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    55.313    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.541 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          1.016    56.557    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.313    56.870 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.870    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.403 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    57.403    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.520 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    57.520    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.637 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    57.637    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.754 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    57.754    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.871 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.871    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.988 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.988    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.105 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    58.105    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.222 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.205    59.426    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    59.550 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    59.550    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.100 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    60.100    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.214 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    60.214    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.328 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    60.328    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.442 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    60.442    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.556 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    60.556    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.670    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.784    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.898    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.169 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.886    62.055    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.373    62.428 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    62.428    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.961 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.961    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.078 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    63.078    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.195 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    63.195    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.312 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.001    63.313    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.430 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    63.430    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.547 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.547    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.664 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.664    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.781 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    63.781    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.938 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.902    64.840    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.332    65.172 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    65.172    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.722 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    65.722    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.836    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.950    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.064    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000    66.178    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.292    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    66.406    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.520 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.520    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.748 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          1.007    67.755    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.313    68.068 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    68.068    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.601 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    68.601    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.718 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    68.718    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.835 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    68.835    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.952 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    68.952    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.069 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    69.069    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.186 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.186    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.303 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    69.303    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.420 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.420    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.537 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.355    70.892    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    71.016 r  wavelet_resampler_1/y_reg[11]_i_310/O
                         net (fo=1, routed)           0.000    71.016    wavelet_resampler_1/y_reg[11]_i_310_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    71.566    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.680 r  wavelet_resampler_1/y_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    71.680    wavelet_resampler_1/y_reg_reg[11]_i_206_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.794 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    71.794    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.908 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    71.908    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.022 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    72.022    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.136 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    72.136    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.250 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.250    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.364 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.364    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.478 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.478    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.749 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.996    73.745    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.373    74.118 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    74.118    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.651 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    74.651    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.768 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    74.768    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.885 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    74.885    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.002 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    75.002    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.119 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.119    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.236 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.236    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.353 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    75.353    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.470 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.470    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.587 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.587    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.744 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.945    76.689    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.332    77.021 r  wavelet_resampler_1/y_reg[11]_i_300/O
                         net (fo=1, routed)           0.000    77.021    wavelet_resampler_1/y_reg[11]_i_300_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.554 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    77.554    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.671 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    77.671    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.788 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    77.788    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.905 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    77.905    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.022 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    78.022    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.139 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.139    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.256 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    78.256    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.373 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.373    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.602 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.789    79.391    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.310    79.701 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    79.701    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.251 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    80.251    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.365 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.365    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.479 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    80.479    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.593 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.593    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.707 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    80.707    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.821 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    80.821    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.935 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.935    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.049    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.163    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.391 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          1.005    82.396    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.313    82.709 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    82.709    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.259 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    83.259    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.373 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    83.373    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.487 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    83.487    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.601 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.601    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.715 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.715    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.829 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.829    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    83.943    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.057    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.171    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.399 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.859    85.258    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.313    85.571 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    85.571    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.104 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    86.104    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.221 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.221    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.338 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    86.338    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.455 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    86.455    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.572 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.572    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.689 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    86.689    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.806 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.009    86.815    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.932 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    86.932    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.049 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.049    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.278 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.860    88.138    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.310    88.448 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    88.448    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.981 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    88.981    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.098 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    89.098    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.215 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.009    89.224    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.341 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    89.341    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.458 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.458    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.575 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    89.575    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.692 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    89.692    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.809 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.809    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.926 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.926    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.155 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          1.011    91.166    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.310    91.476 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    91.476    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.026 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    92.026    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.140 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.009    92.149    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.263 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.263    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.377 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.377    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.491 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.491    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.605 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.605    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.719 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.719    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.833 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    92.833    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.947 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.947    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.175 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.949    94.124    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.313    94.437 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    94.437    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.987 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    94.987    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.101 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    95.101    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.215 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    95.215    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.329 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    95.329    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.443 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    95.443    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.557 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.557    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.671 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.671    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.785 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.785    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.899 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.899    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.127 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          0.777    96.904    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X10Y82         LUT5 (Prop_lut5_I0_O)        0.313    97.217 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    97.217    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.750 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    97.750    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.867 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    97.867    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.984 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    97.984    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.101 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    98.101    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.218 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    98.218    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.335 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    98.335    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.452 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.452    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.569 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.569    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.686 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.686    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.915 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          1.029    99.945    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.310   100.255 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000   100.255    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.805 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.805    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000   100.919    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.033    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000   101.147    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   101.261    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.375    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.489    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.603 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.603    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.717 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.717    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.945 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          1.109   103.053    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.313   103.366 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   103.366    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   103.879 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   103.879    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.996 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   103.996    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.113 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   104.113    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.230 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   104.230    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.347 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   104.347    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.464 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.464    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.581 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.581    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.698 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   104.698    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.815 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.815    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.972 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.928   105.900    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X12Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.232 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   106.232    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   106.745 r  wavelet_resampler_1/y_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000   106.745    wavelet_resampler_1/y_reg_reg[3]_i_1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   106.964 r  wavelet_resampler_1/y_reg_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000   106.964    wavelet_resampler_1/y_reg_reg[7]_i_1_n_7
    SLICE_X12Y85         FDRE                                         r  wavelet_resampler_1/y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.432    14.803    wavelet_resampler_1/CLK100MHZ
    SLICE_X12Y85         FDRE                                         r  wavelet_resampler_1/y_reg_reg[4]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X12Y85         FDRE (Setup_fdre_C_D)        0.109    15.057    wavelet_resampler_1/y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                        -106.964    
  -------------------------------------------------------------------
                         slack                                -91.908    

Slack (VIOLATED) :        -91.785ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        101.636ns  (logic 64.657ns (63.616%)  route 36.979ns (36.384%))
  Logic Levels:           327  (CARRY4=288 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.653     5.204    wavelet_resampler_1/CLK100MHZ
    DSP48_X0Y6           DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.638 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.517     6.156    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X13Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.280 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.475     6.755    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.350 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.350    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.467 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.467    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.584 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.584    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.701    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.818 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.818    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.935 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.935    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.052 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.000     8.052    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.169 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.169    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           0.719     9.005    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.129    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.642 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000     9.642    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.009     9.768    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.997 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.673    10.670    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.310    10.980 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    10.980    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.530 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    11.530    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    11.644    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.009    11.767    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.038 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.873    12.911    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.373    13.284 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.284    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.834 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    13.834    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    13.948    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.062    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.219 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.724    14.943    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.329    15.272 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.272    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.822 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.822    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    15.936    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000    16.050    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.278 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.687    16.965    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.313    17.278 r  wavelet_resampler_1/y_reg[11]_i_903/O
                         net (fo=1, routed)           0.000    17.278    wavelet_resampler_1/y_reg[11]_i_903_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.676 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.676    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.000    17.790    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    17.904    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.168    19.186    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.310 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.310    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.843 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.843    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.960 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.960    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.077 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.077    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.194 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.009    20.203    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.457 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.890    21.347    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.367    21.714 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.714    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.264 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.264    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.378 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.378    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.492 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.492    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.606 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.606    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.763 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          0.900    23.664    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.329    23.993 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    23.993    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.526 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.526    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.643 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.000    24.643    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.760 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.760    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.877 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    24.877    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.106 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.757    25.863    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.310    26.173 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.173    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.723    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.837    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.951    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.065    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.173    28.353    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    28.477 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.477    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.010 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    29.010    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.127    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.244    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.009    29.370    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.487 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.487    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.741 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.992    30.733    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.367    31.100 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.100    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.633 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.633    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.750 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.750    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.867 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    31.867    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.984 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.009    31.993    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.110 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.110    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          1.066    33.333    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.332    33.665 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.665    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.215 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.215    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.329 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.329    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.443 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.443    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.557 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.009    34.566    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.680 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.680    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.908 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          0.786    35.694    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.313    36.007 r  wavelet_resampler_1/y_reg[11]_i_716/O
                         net (fo=1, routed)           0.000    36.007    wavelet_resampler_1/y_reg[11]_i_716_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.557 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.557    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.671    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.785    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.009    36.908    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.022 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    37.022    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.136 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.046    38.182    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    38.306 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.306    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.856 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.856    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.970 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.970    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.084 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    39.084    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.198 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.198    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.312 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.009    39.321    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.435    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.706 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.722    40.427    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.373    40.800 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.800    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.350 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.350    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.464 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.464    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.578 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.578    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.692 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.692    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.806 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.806    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.920 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    41.920    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.077 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.880    42.958    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.329    43.287 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.287    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.820 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.820    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.937 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    43.937    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.054 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.054    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.171 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.171    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.288 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.288    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.405 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.405    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.634 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.890    45.523    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.310    45.833 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.833    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.383 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.383    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.497 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.497    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.611 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.611    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.725 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.725    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.839 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.839    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.953 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.953    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.067 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.342    48.409    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124    48.533 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.533    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.066 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    49.066    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.183 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    49.183    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.300 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.300    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.417 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.417    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.534 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.534    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.651 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.651    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.768 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.768    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.022 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.892    50.914    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.367    51.281 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    51.281    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.831 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.831    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.945 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.945    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.059 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    52.059    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.000    52.173    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    52.287    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.401 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.401    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.515 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.515    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.672 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          1.078    53.750    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.329    54.079 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    54.079    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.629 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    54.629    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.743 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.743    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.857 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.857    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.971    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    55.085    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    55.199    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    55.313    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.541 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          1.016    56.557    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.313    56.870 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.870    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.403 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    57.403    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.520 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    57.520    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.637 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    57.637    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.754 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    57.754    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.871 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.871    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.988 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.988    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.105 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    58.105    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.222 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.205    59.426    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    59.550 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    59.550    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.100 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    60.100    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.214 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    60.214    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.328 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    60.328    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.442 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    60.442    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.556 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    60.556    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.670    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.784    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.898    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.169 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.886    62.055    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.373    62.428 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    62.428    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.961 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.961    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.078 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    63.078    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.195 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    63.195    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.312 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.001    63.313    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.430 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    63.430    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.547 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.547    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.664 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.664    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.781 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    63.781    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.938 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.902    64.840    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.332    65.172 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    65.172    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.722 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    65.722    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.836    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.950    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.064    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000    66.178    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.292    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    66.406    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.520 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.520    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.748 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          1.007    67.755    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.313    68.068 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    68.068    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.601 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    68.601    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.718 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    68.718    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.835 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    68.835    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.952 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    68.952    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.069 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    69.069    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.186 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.186    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.303 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    69.303    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.420 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.420    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.537 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.355    70.892    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    71.016 r  wavelet_resampler_1/y_reg[11]_i_310/O
                         net (fo=1, routed)           0.000    71.016    wavelet_resampler_1/y_reg[11]_i_310_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    71.566    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.680 r  wavelet_resampler_1/y_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    71.680    wavelet_resampler_1/y_reg_reg[11]_i_206_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.794 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    71.794    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.908 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    71.908    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.022 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    72.022    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.136 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    72.136    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.250 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.250    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.364 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.364    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.478 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.478    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.749 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.996    73.745    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.373    74.118 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    74.118    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.651 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    74.651    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.768 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    74.768    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.885 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    74.885    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.002 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    75.002    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.119 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.119    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.236 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.236    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.353 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    75.353    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.470 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.470    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.587 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.587    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.744 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.945    76.689    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.332    77.021 r  wavelet_resampler_1/y_reg[11]_i_300/O
                         net (fo=1, routed)           0.000    77.021    wavelet_resampler_1/y_reg[11]_i_300_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.554 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    77.554    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.671 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    77.671    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.788 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    77.788    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.905 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    77.905    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.022 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    78.022    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.139 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.139    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.256 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    78.256    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.373 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.373    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.602 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.789    79.391    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.310    79.701 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    79.701    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.251 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    80.251    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.365 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.365    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.479 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    80.479    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.593 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.593    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.707 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    80.707    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.821 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    80.821    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.935 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.935    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.049    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.163    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.391 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          1.005    82.396    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.313    82.709 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    82.709    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.259 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    83.259    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.373 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    83.373    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.487 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    83.487    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.601 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.601    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.715 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.715    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.829 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.829    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    83.943    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.057    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.171    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.399 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.859    85.258    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.313    85.571 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    85.571    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.104 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    86.104    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.221 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.221    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.338 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    86.338    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.455 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    86.455    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.572 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.572    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.689 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    86.689    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.806 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.009    86.815    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.932 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    86.932    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.049 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.049    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.278 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.860    88.138    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.310    88.448 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    88.448    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.981 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    88.981    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.098 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    89.098    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.215 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.009    89.224    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.341 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    89.341    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.458 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.458    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.575 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    89.575    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.692 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    89.692    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.809 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.809    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.926 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.926    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.155 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          1.011    91.166    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.310    91.476 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    91.476    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.026 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    92.026    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.140 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.009    92.149    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.263 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.263    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.377 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.377    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.491 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.491    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.605 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.605    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.719 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.719    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.833 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    92.833    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.947 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.947    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.175 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.949    94.124    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.313    94.437 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    94.437    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.987 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    94.987    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.101 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    95.101    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.215 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    95.215    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.329 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    95.329    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.443 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    95.443    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.557 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.557    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.671 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.671    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.785 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.785    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.899 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.899    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.127 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          0.777    96.904    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X10Y82         LUT5 (Prop_lut5_I0_O)        0.313    97.217 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    97.217    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.750 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    97.750    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.867 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    97.867    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.984 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    97.984    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.101 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    98.101    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.218 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    98.218    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.335 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    98.335    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.452 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.452    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.569 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.569    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.686 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.686    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.915 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          1.029    99.945    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.310   100.255 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000   100.255    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.805 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.805    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000   100.919    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.033    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000   101.147    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   101.261    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.375    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.489    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.603 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.603    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.717 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.717    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.945 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          1.109   103.053    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.313   103.366 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   103.366    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   103.879 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   103.879    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.996 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   103.996    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.113 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   104.113    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.230 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   104.230    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.347 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   104.347    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.464 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.464    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.581 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.581    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.698 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   104.698    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.815 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.815    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.972 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.928   105.900    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X12Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.232 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   106.232    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   106.840 r  wavelet_resampler_1/y_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000   106.840    wavelet_resampler_1/y_reg_reg[3]_i_1_n_4
    SLICE_X12Y84         FDRE                                         r  wavelet_resampler_1/y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.431    14.802    wavelet_resampler_1/CLK100MHZ
    SLICE_X12Y84         FDRE                                         r  wavelet_resampler_1/y_reg_reg[3]/C
                         clock pessimism              0.180    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)        0.109    15.056    wavelet_resampler_1/y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                        -106.840    
  -------------------------------------------------------------------
                         slack                                -91.785    

Slack (VIOLATED) :        -91.721ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/delta_x_delta_y_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        101.572ns  (logic 64.593ns (63.593%)  route 36.979ns (36.407%))
  Logic Levels:           327  (CARRY4=288 LUT1=1 LUT3=5 LUT4=1 LUT5=32)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.653     5.204    wavelet_resampler_1/CLK100MHZ
    DSP48_X0Y6           DSP48E1                                      r  wavelet_resampler_1/delta_x_delta_y_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.638 f  wavelet_resampler_1/delta_x_delta_y_reg/P[0]
                         net (fo=3, routed)           0.517     6.156    wavelet_resampler_1/delta_x_delta_y_reg_n_105
    SLICE_X13Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.280 r  wavelet_resampler_1/y_reg[7]_i_203/O
                         net (fo=1, routed)           0.475     6.755    wavelet_resampler_1/y_reg[7]_i_203_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.350 r  wavelet_resampler_1/y_reg_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.350    wavelet_resampler_1/y_reg_reg[7]_i_202_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.467 r  wavelet_resampler_1/y_reg_reg[11]_i_401/CO[3]
                         net (fo=1, routed)           0.000     7.467    wavelet_resampler_1/y_reg_reg[11]_i_401_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.584 r  wavelet_resampler_1/y_reg_reg[11]_i_364/CO[3]
                         net (fo=1, routed)           0.000     7.584    wavelet_resampler_1/y_reg_reg[11]_i_364_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  wavelet_resampler_1/y_reg_reg[11]_i_380/CO[3]
                         net (fo=1, routed)           0.000     7.701    wavelet_resampler_1/y_reg_reg[11]_i_380_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.818 r  wavelet_resampler_1/y_reg_reg[11]_i_531/CO[3]
                         net (fo=1, routed)           0.000     7.818    wavelet_resampler_1/y_reg_reg[11]_i_531_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.935 r  wavelet_resampler_1/y_reg_reg[11]_i_657/CO[3]
                         net (fo=1, routed)           0.000     7.935    wavelet_resampler_1/y_reg_reg[11]_i_657_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.052 r  wavelet_resampler_1/y_reg_reg[11]_i_767/CO[3]
                         net (fo=1, routed)           0.000     8.052    wavelet_resampler_1/y_reg_reg[11]_i_767_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.169 r  wavelet_resampler_1/y_reg_reg[11]_i_861/CO[3]
                         net (fo=1, routed)           0.000     8.169    wavelet_resampler_1/y_reg_reg[11]_i_861_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.286 r  wavelet_resampler_1/y_reg_reg[11]_i_940/CO[3]
                         net (fo=2, routed)           0.719     9.005    wavelet_resampler_1/y_reg_reg[11]_i_940_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  wavelet_resampler_1/y_reg[11]_i_978/O
                         net (fo=1, routed)           0.000     9.129    wavelet_resampler_1/y_reg[11]_i_978_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.642 r  wavelet_resampler_1/y_reg_reg[11]_i_947/CO[3]
                         net (fo=1, routed)           0.000     9.642    wavelet_resampler_1/y_reg_reg[11]_i_947_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  wavelet_resampler_1/y_reg_reg[11]_i_942/CO[3]
                         net (fo=1, routed)           0.009     9.768    wavelet_resampler_1/y_reg_reg[11]_i_942_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.997 r  wavelet_resampler_1/y_reg_reg[11]_i_941/CO[2]
                         net (fo=13, routed)          0.673    10.670    wavelet_resampler_1/y_reg_reg[11]_i_941_n_1
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.310    10.980 r  wavelet_resampler_1/y_reg[11]_i_955/O
                         net (fo=1, routed)           0.000    10.980    wavelet_resampler_1/y_reg[11]_i_955_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.530 r  wavelet_resampler_1/y_reg_reg[11]_i_931/CO[3]
                         net (fo=1, routed)           0.000    11.530    wavelet_resampler_1/y_reg_reg[11]_i_931_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.644 r  wavelet_resampler_1/y_reg_reg[11]_i_926/CO[3]
                         net (fo=1, routed)           0.000    11.644    wavelet_resampler_1/y_reg_reg[11]_i_926_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.758 r  wavelet_resampler_1/y_reg_reg[11]_i_925/CO[3]
                         net (fo=1, routed)           0.009    11.767    wavelet_resampler_1/y_reg_reg[11]_i_925_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.038 r  wavelet_resampler_1/y_reg_reg[11]_i_923/CO[0]
                         net (fo=15, routed)          0.873    12.911    wavelet_resampler_1/y_reg_reg[11]_i_923_n_3
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.373    13.284 r  wavelet_resampler_1/y_reg[11]_i_939/O
                         net (fo=1, routed)           0.000    13.284    wavelet_resampler_1/y_reg[11]_i_939_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.834 r  wavelet_resampler_1/y_reg_reg[11]_i_914/CO[3]
                         net (fo=1, routed)           0.000    13.834    wavelet_resampler_1/y_reg_reg[11]_i_914_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  wavelet_resampler_1/y_reg_reg[11]_i_909/CO[3]
                         net (fo=1, routed)           0.000    13.948    wavelet_resampler_1/y_reg_reg[11]_i_909_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  wavelet_resampler_1/y_reg_reg[11]_i_908/CO[3]
                         net (fo=1, routed)           0.000    14.062    wavelet_resampler_1/y_reg_reg[11]_i_908_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.219 r  wavelet_resampler_1/y_reg_reg[11]_i_905/CO[1]
                         net (fo=17, routed)          0.724    14.943    wavelet_resampler_1/y_reg_reg[11]_i_905_n_2
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.329    15.272 r  wavelet_resampler_1/y_reg[11]_i_922/O
                         net (fo=1, routed)           0.000    15.272    wavelet_resampler_1/y_reg[11]_i_922_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.822 r  wavelet_resampler_1/y_reg_reg[11]_i_896/CO[3]
                         net (fo=1, routed)           0.000    15.822    wavelet_resampler_1/y_reg_reg[11]_i_896_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  wavelet_resampler_1/y_reg_reg[11]_i_891/CO[3]
                         net (fo=1, routed)           0.000    15.936    wavelet_resampler_1/y_reg_reg[11]_i_891_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  wavelet_resampler_1/y_reg_reg[11]_i_890/CO[3]
                         net (fo=1, routed)           0.000    16.050    wavelet_resampler_1/y_reg_reg[11]_i_890_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.278 r  wavelet_resampler_1/y_reg_reg[11]_i_886/CO[2]
                         net (fo=19, routed)          0.687    16.965    wavelet_resampler_1/y_reg_reg[11]_i_886_n_1
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.313    17.278 r  wavelet_resampler_1/y_reg[11]_i_903/O
                         net (fo=1, routed)           0.000    17.278    wavelet_resampler_1/y_reg[11]_i_903_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.676 r  wavelet_resampler_1/y_reg_reg[11]_i_873/CO[3]
                         net (fo=1, routed)           0.000    17.676    wavelet_resampler_1/y_reg_reg[11]_i_873_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.790 r  wavelet_resampler_1/y_reg_reg[11]_i_868/CO[3]
                         net (fo=1, routed)           0.000    17.790    wavelet_resampler_1/y_reg_reg[11]_i_868_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  wavelet_resampler_1/y_reg_reg[11]_i_867/CO[3]
                         net (fo=1, routed)           0.000    17.904    wavelet_resampler_1/y_reg_reg[11]_i_867_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  wavelet_resampler_1/y_reg_reg[11]_i_862/CO[3]
                         net (fo=21, routed)          1.168    19.186    wavelet_resampler_1/y_reg_reg[11]_i_862_n_0
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.310 r  wavelet_resampler_1/y_reg[11]_i_881/O
                         net (fo=1, routed)           0.000    19.310    wavelet_resampler_1/y_reg[11]_i_881_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.843 r  wavelet_resampler_1/y_reg_reg[11]_i_852/CO[3]
                         net (fo=1, routed)           0.000    19.843    wavelet_resampler_1/y_reg_reg[11]_i_852_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.960 r  wavelet_resampler_1/y_reg_reg[11]_i_847/CO[3]
                         net (fo=1, routed)           0.000    19.960    wavelet_resampler_1/y_reg_reg[11]_i_847_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.077 r  wavelet_resampler_1/y_reg_reg[11]_i_846/CO[3]
                         net (fo=1, routed)           0.000    20.077    wavelet_resampler_1/y_reg_reg[11]_i_846_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.194 r  wavelet_resampler_1/y_reg_reg[11]_i_845/CO[3]
                         net (fo=1, routed)           0.009    20.203    wavelet_resampler_1/y_reg_reg[11]_i_845_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.457 r  wavelet_resampler_1/y_reg_reg[11]_i_824/CO[0]
                         net (fo=23, routed)          0.890    21.347    wavelet_resampler_1/y_reg_reg[11]_i_824_n_3
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.367    21.714 r  wavelet_resampler_1/y_reg[11]_i_860/O
                         net (fo=1, routed)           0.000    21.714    wavelet_resampler_1/y_reg[11]_i_860_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.264 r  wavelet_resampler_1/y_reg_reg[11]_i_832/CO[3]
                         net (fo=1, routed)           0.000    22.264    wavelet_resampler_1/y_reg_reg[11]_i_832_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.378 r  wavelet_resampler_1/y_reg_reg[11]_i_827/CO[3]
                         net (fo=1, routed)           0.000    22.378    wavelet_resampler_1/y_reg_reg[11]_i_827_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.492 r  wavelet_resampler_1/y_reg_reg[11]_i_826/CO[3]
                         net (fo=1, routed)           0.000    22.492    wavelet_resampler_1/y_reg_reg[11]_i_826_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.606 r  wavelet_resampler_1/y_reg_reg[11]_i_823/CO[3]
                         net (fo=1, routed)           0.000    22.606    wavelet_resampler_1/y_reg_reg[11]_i_823_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.763 r  wavelet_resampler_1/y_reg_reg[11]_i_801/CO[1]
                         net (fo=25, routed)          0.900    23.664    wavelet_resampler_1/y_reg_reg[11]_i_801_n_2
    SLICE_X8Y16          LUT5 (Prop_lut5_I0_O)        0.329    23.993 r  wavelet_resampler_1/y_reg[11]_i_840/O
                         net (fo=1, routed)           0.000    23.993    wavelet_resampler_1/y_reg[11]_i_840_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.526 r  wavelet_resampler_1/y_reg_reg[11]_i_810/CO[3]
                         net (fo=1, routed)           0.000    24.526    wavelet_resampler_1/y_reg_reg[11]_i_810_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.643 r  wavelet_resampler_1/y_reg_reg[11]_i_805/CO[3]
                         net (fo=1, routed)           0.000    24.643    wavelet_resampler_1/y_reg_reg[11]_i_805_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.760 r  wavelet_resampler_1/y_reg_reg[11]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.760    wavelet_resampler_1/y_reg_reg[11]_i_804_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.877 r  wavelet_resampler_1/y_reg_reg[11]_i_800/CO[3]
                         net (fo=1, routed)           0.000    24.877    wavelet_resampler_1/y_reg_reg[11]_i_800_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.106 r  wavelet_resampler_1/y_reg_reg[11]_i_773/CO[2]
                         net (fo=27, routed)          0.757    25.863    wavelet_resampler_1/y_reg_reg[11]_i_773_n_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.310    26.173 r  wavelet_resampler_1/y_reg[11]_i_818/O
                         net (fo=1, routed)           0.000    26.173    wavelet_resampler_1/y_reg[11]_i_818_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  wavelet_resampler_1/y_reg_reg[11]_i_783/CO[3]
                         net (fo=1, routed)           0.000    26.723    wavelet_resampler_1/y_reg_reg[11]_i_783_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  wavelet_resampler_1/y_reg_reg[11]_i_778/CO[3]
                         net (fo=1, routed)           0.000    26.837    wavelet_resampler_1/y_reg_reg[11]_i_778_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.951 r  wavelet_resampler_1/y_reg_reg[11]_i_777/CO[3]
                         net (fo=1, routed)           0.000    26.951    wavelet_resampler_1/y_reg_reg[11]_i_777_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.065 r  wavelet_resampler_1/y_reg_reg[11]_i_772/CO[3]
                         net (fo=1, routed)           0.000    27.065    wavelet_resampler_1/y_reg_reg[11]_i_772_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.179 r  wavelet_resampler_1/y_reg_reg[11]_i_747/CO[3]
                         net (fo=29, routed)          1.173    28.353    wavelet_resampler_1/y_reg_reg[11]_i_747_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    28.477 r  wavelet_resampler_1/y_reg[11]_i_791/O
                         net (fo=1, routed)           0.000    28.477    wavelet_resampler_1/y_reg[11]_i_791_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.010 r  wavelet_resampler_1/y_reg_reg[11]_i_758/CO[3]
                         net (fo=1, routed)           0.000    29.010    wavelet_resampler_1/y_reg_reg[11]_i_758_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.127 r  wavelet_resampler_1/y_reg_reg[11]_i_753/CO[3]
                         net (fo=1, routed)           0.000    29.127    wavelet_resampler_1/y_reg_reg[11]_i_753_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.244 r  wavelet_resampler_1/y_reg_reg[11]_i_752/CO[3]
                         net (fo=1, routed)           0.000    29.244    wavelet_resampler_1/y_reg_reg[11]_i_752_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.361 r  wavelet_resampler_1/y_reg_reg[11]_i_746/CO[3]
                         net (fo=1, routed)           0.009    29.370    wavelet_resampler_1/y_reg_reg[11]_i_746_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.487 r  wavelet_resampler_1/y_reg_reg[11]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.487    wavelet_resampler_1/y_reg_reg[11]_i_726_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.741 r  wavelet_resampler_1/y_reg_reg[11]_i_700/CO[0]
                         net (fo=31, routed)          0.992    30.733    wavelet_resampler_1/y_reg_reg[11]_i_700_n_3
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.367    31.100 r  wavelet_resampler_1/y_reg[11]_i_766/O
                         net (fo=1, routed)           0.000    31.100    wavelet_resampler_1/y_reg[11]_i_766_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.633 r  wavelet_resampler_1/y_reg_reg[11]_i_733/CO[3]
                         net (fo=1, routed)           0.000    31.633    wavelet_resampler_1/y_reg_reg[11]_i_733_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.750 r  wavelet_resampler_1/y_reg_reg[11]_i_728/CO[3]
                         net (fo=1, routed)           0.000    31.750    wavelet_resampler_1/y_reg_reg[11]_i_728_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.867 r  wavelet_resampler_1/y_reg_reg[11]_i_727/CO[3]
                         net (fo=1, routed)           0.000    31.867    wavelet_resampler_1/y_reg_reg[11]_i_727_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.984 r  wavelet_resampler_1/y_reg_reg[11]_i_721/CO[3]
                         net (fo=1, routed)           0.009    31.993    wavelet_resampler_1/y_reg_reg[11]_i_721_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.110 r  wavelet_resampler_1/y_reg_reg[11]_i_699/CO[3]
                         net (fo=1, routed)           0.000    32.110    wavelet_resampler_1/y_reg_reg[11]_i_699_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.267 r  wavelet_resampler_1/y_reg_reg[11]_i_668/CO[1]
                         net (fo=33, routed)          1.066    33.333    wavelet_resampler_1/y_reg_reg[11]_i_668_n_2
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.332    33.665 r  wavelet_resampler_1/y_reg[11]_i_741/O
                         net (fo=1, routed)           0.000    33.665    wavelet_resampler_1/y_reg[11]_i_741_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.215 r  wavelet_resampler_1/y_reg_reg[11]_i_708/CO[3]
                         net (fo=1, routed)           0.000    34.215    wavelet_resampler_1/y_reg_reg[11]_i_708_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.329 r  wavelet_resampler_1/y_reg_reg[11]_i_703/CO[3]
                         net (fo=1, routed)           0.000    34.329    wavelet_resampler_1/y_reg_reg[11]_i_703_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.443 r  wavelet_resampler_1/y_reg_reg[11]_i_702/CO[3]
                         net (fo=1, routed)           0.000    34.443    wavelet_resampler_1/y_reg_reg[11]_i_702_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.557 r  wavelet_resampler_1/y_reg_reg[11]_i_694/CO[3]
                         net (fo=1, routed)           0.009    34.566    wavelet_resampler_1/y_reg_reg[11]_i_694_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.680 r  wavelet_resampler_1/y_reg_reg[11]_i_667/CO[3]
                         net (fo=1, routed)           0.000    34.680    wavelet_resampler_1/y_reg_reg[11]_i_667_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.908 r  wavelet_resampler_1/y_reg_reg[11]_i_638/CO[2]
                         net (fo=35, routed)          0.786    35.694    wavelet_resampler_1/y_reg_reg[11]_i_638_n_1
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.313    36.007 r  wavelet_resampler_1/y_reg[11]_i_716/O
                         net (fo=1, routed)           0.000    36.007    wavelet_resampler_1/y_reg[11]_i_716_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.557 r  wavelet_resampler_1/y_reg_reg[11]_i_677/CO[3]
                         net (fo=1, routed)           0.000    36.557    wavelet_resampler_1/y_reg_reg[11]_i_677_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.671 r  wavelet_resampler_1/y_reg_reg[11]_i_672/CO[3]
                         net (fo=1, routed)           0.000    36.671    wavelet_resampler_1/y_reg_reg[11]_i_672_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.785 r  wavelet_resampler_1/y_reg_reg[11]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.785    wavelet_resampler_1/y_reg_reg[11]_i_671_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.899 r  wavelet_resampler_1/y_reg_reg[11]_i_662/CO[3]
                         net (fo=1, routed)           0.009    36.908    wavelet_resampler_1/y_reg_reg[11]_i_662_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.022 r  wavelet_resampler_1/y_reg_reg[11]_i_637/CO[3]
                         net (fo=1, routed)           0.000    37.022    wavelet_resampler_1/y_reg_reg[11]_i_637_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.136 r  wavelet_resampler_1/y_reg_reg[11]_i_608/CO[3]
                         net (fo=37, routed)          1.046    38.182    wavelet_resampler_1/y_reg_reg[11]_i_608_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    38.306 r  wavelet_resampler_1/y_reg[11]_i_685/O
                         net (fo=1, routed)           0.000    38.306    wavelet_resampler_1/y_reg[11]_i_685_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.856 r  wavelet_resampler_1/y_reg_reg[11]_i_648/CO[3]
                         net (fo=1, routed)           0.000    38.856    wavelet_resampler_1/y_reg_reg[11]_i_648_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.970 r  wavelet_resampler_1/y_reg_reg[11]_i_643/CO[3]
                         net (fo=1, routed)           0.000    38.970    wavelet_resampler_1/y_reg_reg[11]_i_643_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.084 r  wavelet_resampler_1/y_reg_reg[11]_i_642/CO[3]
                         net (fo=1, routed)           0.000    39.084    wavelet_resampler_1/y_reg_reg[11]_i_642_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.198 r  wavelet_resampler_1/y_reg_reg[11]_i_632/CO[3]
                         net (fo=1, routed)           0.000    39.198    wavelet_resampler_1/y_reg_reg[11]_i_632_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.312 r  wavelet_resampler_1/y_reg_reg[11]_i_607/CO[3]
                         net (fo=1, routed)           0.009    39.321    wavelet_resampler_1/y_reg_reg[11]_i_607_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.435 r  wavelet_resampler_1/y_reg_reg[11]_i_582/CO[3]
                         net (fo=1, routed)           0.000    39.435    wavelet_resampler_1/y_reg_reg[11]_i_582_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.706 r  wavelet_resampler_1/y_reg_reg[11]_i_547/CO[0]
                         net (fo=39, routed)          0.722    40.427    wavelet_resampler_1/y_reg_reg[11]_i_547_n_3
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.373    40.800 r  wavelet_resampler_1/y_reg[11]_i_656/O
                         net (fo=1, routed)           0.000    40.800    wavelet_resampler_1/y_reg[11]_i_656_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.350 r  wavelet_resampler_1/y_reg_reg[11]_i_619/CO[3]
                         net (fo=1, routed)           0.000    41.350    wavelet_resampler_1/y_reg_reg[11]_i_619_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.464 r  wavelet_resampler_1/y_reg_reg[11]_i_614/CO[3]
                         net (fo=1, routed)           0.000    41.464    wavelet_resampler_1/y_reg_reg[11]_i_614_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.578 r  wavelet_resampler_1/y_reg_reg[11]_i_613/CO[3]
                         net (fo=1, routed)           0.000    41.578    wavelet_resampler_1/y_reg_reg[11]_i_613_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.692 r  wavelet_resampler_1/y_reg_reg[11]_i_602/CO[3]
                         net (fo=1, routed)           0.000    41.692    wavelet_resampler_1/y_reg_reg[11]_i_602_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.806 r  wavelet_resampler_1/y_reg_reg[11]_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.806    wavelet_resampler_1/y_reg_reg[11]_i_577_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.920 r  wavelet_resampler_1/y_reg_reg[11]_i_546/CO[3]
                         net (fo=1, routed)           0.000    41.920    wavelet_resampler_1/y_reg_reg[11]_i_546_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.077 r  wavelet_resampler_1/y_reg_reg[11]_i_513/CO[1]
                         net (fo=41, routed)          0.880    42.958    wavelet_resampler_1/y_reg_reg[11]_i_513_n_2
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.329    43.287 r  wavelet_resampler_1/y_reg[11]_i_627/O
                         net (fo=1, routed)           0.000    43.287    wavelet_resampler_1/y_reg[11]_i_627_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.820 r  wavelet_resampler_1/y_reg_reg[11]_i_589/CO[3]
                         net (fo=1, routed)           0.000    43.820    wavelet_resampler_1/y_reg_reg[11]_i_589_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.937 r  wavelet_resampler_1/y_reg_reg[11]_i_584/CO[3]
                         net (fo=1, routed)           0.000    43.937    wavelet_resampler_1/y_reg_reg[11]_i_584_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.054 r  wavelet_resampler_1/y_reg_reg[11]_i_583/CO[3]
                         net (fo=1, routed)           0.000    44.054    wavelet_resampler_1/y_reg_reg[11]_i_583_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.171 r  wavelet_resampler_1/y_reg_reg[11]_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.171    wavelet_resampler_1/y_reg_reg[11]_i_572_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.288 r  wavelet_resampler_1/y_reg_reg[11]_i_541/CO[3]
                         net (fo=1, routed)           0.000    44.288    wavelet_resampler_1/y_reg_reg[11]_i_541_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.405 r  wavelet_resampler_1/y_reg_reg[11]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.405    wavelet_resampler_1/y_reg_reg[11]_i_512_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.634 r  wavelet_resampler_1/y_reg_reg[11]_i_479/CO[2]
                         net (fo=43, routed)          0.890    45.523    wavelet_resampler_1/y_reg_reg[11]_i_479_n_1
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.310    45.833 r  wavelet_resampler_1/y_reg[11]_i_597/O
                         net (fo=1, routed)           0.000    45.833    wavelet_resampler_1/y_reg[11]_i_597_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.383 r  wavelet_resampler_1/y_reg_reg[11]_i_555/CO[3]
                         net (fo=1, routed)           0.000    46.383    wavelet_resampler_1/y_reg_reg[11]_i_555_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.497 r  wavelet_resampler_1/y_reg_reg[11]_i_550/CO[3]
                         net (fo=1, routed)           0.000    46.497    wavelet_resampler_1/y_reg_reg[11]_i_550_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.611 r  wavelet_resampler_1/y_reg_reg[11]_i_549/CO[3]
                         net (fo=1, routed)           0.000    46.611    wavelet_resampler_1/y_reg_reg[11]_i_549_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.725 r  wavelet_resampler_1/y_reg_reg[11]_i_536/CO[3]
                         net (fo=1, routed)           0.000    46.725    wavelet_resampler_1/y_reg_reg[11]_i_536_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.839 r  wavelet_resampler_1/y_reg_reg[11]_i_507/CO[3]
                         net (fo=1, routed)           0.000    46.839    wavelet_resampler_1/y_reg_reg[11]_i_507_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.953 r  wavelet_resampler_1/y_reg_reg[11]_i_478/CO[3]
                         net (fo=1, routed)           0.000    46.953    wavelet_resampler_1/y_reg_reg[11]_i_478_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.067 r  wavelet_resampler_1/y_reg_reg[11]_i_440/CO[3]
                         net (fo=45, routed)          1.342    48.409    wavelet_resampler_1/y_reg_reg[11]_i_440_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124    48.533 r  wavelet_resampler_1/y_reg[11]_i_563/O
                         net (fo=1, routed)           0.000    48.533    wavelet_resampler_1/y_reg[11]_i_563_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.066 r  wavelet_resampler_1/y_reg_reg[11]_i_522/CO[3]
                         net (fo=1, routed)           0.000    49.066    wavelet_resampler_1/y_reg_reg[11]_i_522_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.183 r  wavelet_resampler_1/y_reg_reg[11]_i_517/CO[3]
                         net (fo=1, routed)           0.000    49.183    wavelet_resampler_1/y_reg_reg[11]_i_517_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.300 r  wavelet_resampler_1/y_reg_reg[11]_i_516/CO[3]
                         net (fo=1, routed)           0.000    49.300    wavelet_resampler_1/y_reg_reg[11]_i_516_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.417 r  wavelet_resampler_1/y_reg_reg[11]_i_502/CO[3]
                         net (fo=1, routed)           0.000    49.417    wavelet_resampler_1/y_reg_reg[11]_i_502_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.534 r  wavelet_resampler_1/y_reg_reg[11]_i_473/CO[3]
                         net (fo=1, routed)           0.000    49.534    wavelet_resampler_1/y_reg_reg[11]_i_473_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.651 r  wavelet_resampler_1/y_reg_reg[11]_i_439/CO[3]
                         net (fo=1, routed)           0.000    49.651    wavelet_resampler_1/y_reg_reg[11]_i_439_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.768 r  wavelet_resampler_1/y_reg_reg[11]_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.768    wavelet_resampler_1/y_reg_reg[11]_i_400_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.022 r  wavelet_resampler_1/y_reg_reg[11]_i_350/CO[0]
                         net (fo=47, routed)          0.892    50.914    wavelet_resampler_1/y_reg_reg[11]_i_350_n_3
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.367    51.281 r  wavelet_resampler_1/y_reg[11]_i_530/O
                         net (fo=1, routed)           0.000    51.281    wavelet_resampler_1/y_reg[11]_i_530_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.831 r  wavelet_resampler_1/y_reg_reg[11]_i_489/CO[3]
                         net (fo=1, routed)           0.000    51.831    wavelet_resampler_1/y_reg_reg[11]_i_489_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.945 r  wavelet_resampler_1/y_reg_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    51.945    wavelet_resampler_1/y_reg_reg[11]_i_484_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.059 r  wavelet_resampler_1/y_reg_reg[11]_i_483/CO[3]
                         net (fo=1, routed)           0.000    52.059    wavelet_resampler_1/y_reg_reg[11]_i_483_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.173 r  wavelet_resampler_1/y_reg_reg[11]_i_468/CO[3]
                         net (fo=1, routed)           0.000    52.173    wavelet_resampler_1/y_reg_reg[11]_i_468_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.287 r  wavelet_resampler_1/y_reg_reg[11]_i_434/CO[3]
                         net (fo=1, routed)           0.000    52.287    wavelet_resampler_1/y_reg_reg[11]_i_434_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.401 r  wavelet_resampler_1/y_reg_reg[11]_i_395/CO[3]
                         net (fo=1, routed)           0.000    52.401    wavelet_resampler_1/y_reg_reg[11]_i_395_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.515 r  wavelet_resampler_1/y_reg_reg[11]_i_349/CO[3]
                         net (fo=1, routed)           0.000    52.515    wavelet_resampler_1/y_reg_reg[11]_i_349_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.672 r  wavelet_resampler_1/y_reg_reg[11]_i_289/CO[1]
                         net (fo=49, routed)          1.078    53.750    wavelet_resampler_1/y_reg_reg[11]_i_289_n_2
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.329    54.079 r  wavelet_resampler_1/y_reg[11]_i_497/O
                         net (fo=1, routed)           0.000    54.079    wavelet_resampler_1/y_reg[11]_i_497_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.629 r  wavelet_resampler_1/y_reg_reg[11]_i_455/CO[3]
                         net (fo=1, routed)           0.000    54.629    wavelet_resampler_1/y_reg_reg[11]_i_455_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.743 r  wavelet_resampler_1/y_reg_reg[11]_i_450/CO[3]
                         net (fo=1, routed)           0.000    54.743    wavelet_resampler_1/y_reg_reg[11]_i_450_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.857 r  wavelet_resampler_1/y_reg_reg[11]_i_449/CO[3]
                         net (fo=1, routed)           0.000    54.857    wavelet_resampler_1/y_reg_reg[11]_i_449_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  wavelet_resampler_1/y_reg_reg[11]_i_429/CO[3]
                         net (fo=1, routed)           0.000    54.971    wavelet_resampler_1/y_reg_reg[11]_i_429_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  wavelet_resampler_1/y_reg_reg[11]_i_390/CO[3]
                         net (fo=1, routed)           0.000    55.085    wavelet_resampler_1/y_reg_reg[11]_i_390_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  wavelet_resampler_1/y_reg_reg[11]_i_344/CO[3]
                         net (fo=1, routed)           0.000    55.199    wavelet_resampler_1/y_reg_reg[11]_i_344_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  wavelet_resampler_1/y_reg_reg[11]_i_288/CO[3]
                         net (fo=1, routed)           0.000    55.313    wavelet_resampler_1/y_reg_reg[11]_i_288_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.541 r  wavelet_resampler_1/y_reg_reg[11]_i_233/CO[2]
                         net (fo=51, routed)          1.016    56.557    wavelet_resampler_1/y_reg_reg[11]_i_233_n_1
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.313    56.870 r  wavelet_resampler_1/y_reg[11]_i_463/O
                         net (fo=1, routed)           0.000    56.870    wavelet_resampler_1/y_reg[11]_i_463_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.403 r  wavelet_resampler_1/y_reg_reg[11]_i_412/CO[3]
                         net (fo=1, routed)           0.000    57.403    wavelet_resampler_1/y_reg_reg[11]_i_412_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.520 r  wavelet_resampler_1/y_reg_reg[11]_i_407/CO[3]
                         net (fo=1, routed)           0.000    57.520    wavelet_resampler_1/y_reg_reg[11]_i_407_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.637 r  wavelet_resampler_1/y_reg_reg[11]_i_406/CO[3]
                         net (fo=1, routed)           0.000    57.637    wavelet_resampler_1/y_reg_reg[11]_i_406_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.754 r  wavelet_resampler_1/y_reg_reg[11]_i_385/CO[3]
                         net (fo=1, routed)           0.000    57.754    wavelet_resampler_1/y_reg_reg[11]_i_385_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.871 r  wavelet_resampler_1/y_reg_reg[11]_i_339/CO[3]
                         net (fo=1, routed)           0.000    57.871    wavelet_resampler_1/y_reg_reg[11]_i_339_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.988 r  wavelet_resampler_1/y_reg_reg[11]_i_283/CO[3]
                         net (fo=1, routed)           0.000    57.988    wavelet_resampler_1/y_reg_reg[11]_i_283_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.105 r  wavelet_resampler_1/y_reg_reg[11]_i_232/CO[3]
                         net (fo=1, routed)           0.000    58.105    wavelet_resampler_1/y_reg_reg[11]_i_232_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.222 r  wavelet_resampler_1/y_reg_reg[11]_i_186/CO[3]
                         net (fo=53, routed)          1.205    59.426    wavelet_resampler_1/y_reg_reg[11]_i_186_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    59.550 r  wavelet_resampler_1/y_reg[11]_i_420/O
                         net (fo=1, routed)           0.000    59.550    wavelet_resampler_1/y_reg[11]_i_420_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.100 r  wavelet_resampler_1/y_reg_reg[11]_i_371/CO[3]
                         net (fo=1, routed)           0.000    60.100    wavelet_resampler_1/y_reg_reg[11]_i_371_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.214 r  wavelet_resampler_1/y_reg_reg[11]_i_366/CO[3]
                         net (fo=1, routed)           0.000    60.214    wavelet_resampler_1/y_reg_reg[11]_i_366_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.328 r  wavelet_resampler_1/y_reg_reg[11]_i_365/CO[3]
                         net (fo=1, routed)           0.000    60.328    wavelet_resampler_1/y_reg_reg[11]_i_365_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.442 r  wavelet_resampler_1/y_reg_reg[11]_i_334/CO[3]
                         net (fo=1, routed)           0.000    60.442    wavelet_resampler_1/y_reg_reg[11]_i_334_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.556 r  wavelet_resampler_1/y_reg_reg[11]_i_278/CO[3]
                         net (fo=1, routed)           0.000    60.556    wavelet_resampler_1/y_reg_reg[11]_i_278_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  wavelet_resampler_1/y_reg_reg[11]_i_227/CO[3]
                         net (fo=1, routed)           0.000    60.670    wavelet_resampler_1/y_reg_reg[11]_i_227_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  wavelet_resampler_1/y_reg_reg[11]_i_185/CO[3]
                         net (fo=1, routed)           0.000    60.784    wavelet_resampler_1/y_reg_reg[11]_i_185_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  wavelet_resampler_1/y_reg_reg[11]_i_149/CO[3]
                         net (fo=1, routed)           0.000    60.898    wavelet_resampler_1/y_reg_reg[11]_i_149_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.169 r  wavelet_resampler_1/y_reg_reg[11]_i_112/CO[0]
                         net (fo=55, routed)          0.886    62.055    wavelet_resampler_1/y_reg_reg[11]_i_112_n_3
    SLICE_X8Y46          LUT5 (Prop_lut5_I0_O)        0.373    62.428 r  wavelet_resampler_1/y_reg[11]_i_379/O
                         net (fo=1, routed)           0.000    62.428    wavelet_resampler_1/y_reg[11]_i_379_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.961 r  wavelet_resampler_1/y_reg_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000    62.961    wavelet_resampler_1/y_reg_reg[11]_i_321_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.078 r  wavelet_resampler_1/y_reg_reg[11]_i_316/CO[3]
                         net (fo=1, routed)           0.000    63.078    wavelet_resampler_1/y_reg_reg[11]_i_316_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.195 r  wavelet_resampler_1/y_reg_reg[11]_i_315/CO[3]
                         net (fo=1, routed)           0.000    63.195    wavelet_resampler_1/y_reg_reg[11]_i_315_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.312 r  wavelet_resampler_1/y_reg_reg[11]_i_273/CO[3]
                         net (fo=1, routed)           0.001    63.313    wavelet_resampler_1/y_reg_reg[11]_i_273_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.430 r  wavelet_resampler_1/y_reg_reg[11]_i_222/CO[3]
                         net (fo=1, routed)           0.000    63.430    wavelet_resampler_1/y_reg_reg[11]_i_222_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.547 r  wavelet_resampler_1/y_reg_reg[11]_i_180/CO[3]
                         net (fo=1, routed)           0.000    63.547    wavelet_resampler_1/y_reg_reg[11]_i_180_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.664 r  wavelet_resampler_1/y_reg_reg[11]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.664    wavelet_resampler_1/y_reg_reg[11]_i_144_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.781 r  wavelet_resampler_1/y_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    63.781    wavelet_resampler_1/y_reg_reg[11]_i_111_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.938 r  wavelet_resampler_1/y_reg_reg[11]_i_78/CO[1]
                         net (fo=57, routed)          0.902    64.840    wavelet_resampler_1/y_reg_reg[11]_i_78_n_2
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.332    65.172 r  wavelet_resampler_1/y_reg[11]_i_329/O
                         net (fo=1, routed)           0.000    65.172    wavelet_resampler_1/y_reg[11]_i_329_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.722 r  wavelet_resampler_1/y_reg_reg[11]_i_264/CO[3]
                         net (fo=1, routed)           0.000    65.722    wavelet_resampler_1/y_reg_reg[11]_i_264_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.836 r  wavelet_resampler_1/y_reg_reg[11]_i_259/CO[3]
                         net (fo=1, routed)           0.000    65.836    wavelet_resampler_1/y_reg_reg[11]_i_259_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.950 r  wavelet_resampler_1/y_reg_reg[11]_i_258/CO[3]
                         net (fo=1, routed)           0.000    65.950    wavelet_resampler_1/y_reg_reg[11]_i_258_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.064 r  wavelet_resampler_1/y_reg_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    66.064    wavelet_resampler_1/y_reg_reg[11]_i_217_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.178 r  wavelet_resampler_1/y_reg_reg[11]_i_175/CO[3]
                         net (fo=1, routed)           0.000    66.178    wavelet_resampler_1/y_reg_reg[11]_i_175_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.292 r  wavelet_resampler_1/y_reg_reg[11]_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.292    wavelet_resampler_1/y_reg_reg[11]_i_139_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.406 r  wavelet_resampler_1/y_reg_reg[11]_i_106/CO[3]
                         net (fo=1, routed)           0.000    66.406    wavelet_resampler_1/y_reg_reg[11]_i_106_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.520 r  wavelet_resampler_1/y_reg_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000    66.520    wavelet_resampler_1/y_reg_reg[11]_i_77_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.748 r  wavelet_resampler_1/y_reg_reg[11]_i_48/CO[2]
                         net (fo=59, routed)          1.007    67.755    wavelet_resampler_1/y_reg_reg[11]_i_48_n_1
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.313    68.068 r  wavelet_resampler_1/y_reg[11]_i_314/O
                         net (fo=1, routed)           0.000    68.068    wavelet_resampler_1/y_reg[11]_i_314_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.601 r  wavelet_resampler_1/y_reg_reg[11]_i_253/CO[3]
                         net (fo=1, routed)           0.000    68.601    wavelet_resampler_1/y_reg_reg[11]_i_253_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.718 r  wavelet_resampler_1/y_reg_reg[11]_i_208/CO[3]
                         net (fo=1, routed)           0.000    68.718    wavelet_resampler_1/y_reg_reg[11]_i_208_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.835 r  wavelet_resampler_1/y_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    68.835    wavelet_resampler_1/y_reg_reg[11]_i_207_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.952 r  wavelet_resampler_1/y_reg_reg[11]_i_170/CO[3]
                         net (fo=1, routed)           0.000    68.952    wavelet_resampler_1/y_reg_reg[11]_i_170_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.069 r  wavelet_resampler_1/y_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    69.069    wavelet_resampler_1/y_reg_reg[11]_i_134_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.186 r  wavelet_resampler_1/y_reg_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000    69.186    wavelet_resampler_1/y_reg_reg[11]_i_101_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.303 r  wavelet_resampler_1/y_reg_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000    69.303    wavelet_resampler_1/y_reg_reg[11]_i_72_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.420 r  wavelet_resampler_1/y_reg_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    69.420    wavelet_resampler_1/y_reg_reg[11]_i_47_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.537 r  wavelet_resampler_1/y_reg_reg[11]_i_22/CO[3]
                         net (fo=61, routed)          1.355    70.892    wavelet_resampler_1/y_reg_reg[11]_i_22_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124    71.016 r  wavelet_resampler_1/y_reg[11]_i_310/O
                         net (fo=1, routed)           0.000    71.016    wavelet_resampler_1/y_reg[11]_i_310_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.566 r  wavelet_resampler_1/y_reg_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000    71.566    wavelet_resampler_1/y_reg_reg[11]_i_252_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.680 r  wavelet_resampler_1/y_reg_reg[11]_i_206/CO[3]
                         net (fo=1, routed)           0.000    71.680    wavelet_resampler_1/y_reg_reg[11]_i_206_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.794 r  wavelet_resampler_1/y_reg_reg[11]_i_165/CO[3]
                         net (fo=1, routed)           0.000    71.794    wavelet_resampler_1/y_reg_reg[11]_i_165_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.908 r  wavelet_resampler_1/y_reg_reg[11]_i_129/CO[3]
                         net (fo=1, routed)           0.000    71.908    wavelet_resampler_1/y_reg_reg[11]_i_129_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.022 r  wavelet_resampler_1/y_reg_reg[11]_i_96/CO[3]
                         net (fo=1, routed)           0.000    72.022    wavelet_resampler_1/y_reg_reg[11]_i_96_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.136 r  wavelet_resampler_1/y_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    72.136    wavelet_resampler_1/y_reg_reg[11]_i_67_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.250 r  wavelet_resampler_1/y_reg_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.250    wavelet_resampler_1/y_reg_reg[11]_i_42_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.364 r  wavelet_resampler_1/y_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.364    wavelet_resampler_1/y_reg_reg[11]_i_21_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.478 r  wavelet_resampler_1/y_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.478    wavelet_resampler_1/y_reg_reg[11]_i_11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.749 r  wavelet_resampler_1/y_reg_reg[11]_i_7/CO[0]
                         net (fo=64, routed)          0.996    73.745    wavelet_resampler_1/y_reg_reg[11]_i_7_n_3
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.373    74.118 r  wavelet_resampler_1/y_reg[11]_i_355/O
                         net (fo=1, routed)           0.000    74.118    wavelet_resampler_1/y_reg[11]_i_355_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.651 r  wavelet_resampler_1/y_reg_reg[11]_i_292/CO[3]
                         net (fo=1, routed)           0.000    74.651    wavelet_resampler_1/y_reg_reg[11]_i_292_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.768 r  wavelet_resampler_1/y_reg_reg[11]_i_237/CO[3]
                         net (fo=1, routed)           0.000    74.768    wavelet_resampler_1/y_reg_reg[11]_i_237_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.885 r  wavelet_resampler_1/y_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    74.885    wavelet_resampler_1/y_reg_reg[11]_i_191_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.002 r  wavelet_resampler_1/y_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    75.002    wavelet_resampler_1/y_reg_reg[11]_i_150_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.119 r  wavelet_resampler_1/y_reg_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.119    wavelet_resampler_1/y_reg_reg[11]_i_114_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.236 r  wavelet_resampler_1/y_reg_reg[11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.236    wavelet_resampler_1/y_reg_reg[11]_i_81_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.353 r  wavelet_resampler_1/y_reg_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    75.353    wavelet_resampler_1/y_reg_reg[11]_i_52_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.470 r  wavelet_resampler_1/y_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.470    wavelet_resampler_1/y_reg_reg[11]_i_27_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.587 r  wavelet_resampler_1/y_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.587    wavelet_resampler_1/y_reg_reg[11]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.744 r  wavelet_resampler_1/y_reg_reg[11]_i_8/CO[1]
                         net (fo=66, routed)          0.945    76.689    wavelet_resampler_1/y_reg_reg[11]_i_8_n_2
    SLICE_X10Y60         LUT3 (Prop_lut3_I0_O)        0.332    77.021 r  wavelet_resampler_1/y_reg[11]_i_300/O
                         net (fo=1, routed)           0.000    77.021    wavelet_resampler_1/y_reg[11]_i_300_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.554 r  wavelet_resampler_1/y_reg_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    77.554    wavelet_resampler_1/y_reg_reg[11]_i_242_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.671 r  wavelet_resampler_1/y_reg_reg[11]_i_196/CO[3]
                         net (fo=1, routed)           0.000    77.671    wavelet_resampler_1/y_reg_reg[11]_i_196_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.788 r  wavelet_resampler_1/y_reg_reg[11]_i_155/CO[3]
                         net (fo=1, routed)           0.000    77.788    wavelet_resampler_1/y_reg_reg[11]_i_155_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.905 r  wavelet_resampler_1/y_reg_reg[11]_i_119/CO[3]
                         net (fo=1, routed)           0.000    77.905    wavelet_resampler_1/y_reg_reg[11]_i_119_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.022 r  wavelet_resampler_1/y_reg_reg[11]_i_86/CO[3]
                         net (fo=1, routed)           0.000    78.022    wavelet_resampler_1/y_reg_reg[11]_i_86_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.139 r  wavelet_resampler_1/y_reg_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.139    wavelet_resampler_1/y_reg_reg[11]_i_57_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.256 r  wavelet_resampler_1/y_reg_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    78.256    wavelet_resampler_1/y_reg_reg[11]_i_32_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.373 r  wavelet_resampler_1/y_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.373    wavelet_resampler_1/y_reg_reg[11]_i_14_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.602 r  wavelet_resampler_1/y_reg_reg[11]_i_9/CO[2]
                         net (fo=68, routed)          0.789    79.391    wavelet_resampler_1/y_reg_reg[11]_i_9_n_1
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.310    79.701 r  wavelet_resampler_1/y_reg[11]_i_363/O
                         net (fo=1, routed)           0.000    79.701    wavelet_resampler_1/y_reg[11]_i_363_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.251 r  wavelet_resampler_1/y_reg_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    80.251    wavelet_resampler_1/y_reg_reg[11]_i_302_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.365 r  wavelet_resampler_1/y_reg_reg[11]_i_247/CO[3]
                         net (fo=1, routed)           0.000    80.365    wavelet_resampler_1/y_reg_reg[11]_i_247_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.479 r  wavelet_resampler_1/y_reg_reg[11]_i_201/CO[3]
                         net (fo=1, routed)           0.000    80.479    wavelet_resampler_1/y_reg_reg[11]_i_201_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.593 r  wavelet_resampler_1/y_reg_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.000    80.593    wavelet_resampler_1/y_reg_reg[11]_i_160_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.707 r  wavelet_resampler_1/y_reg_reg[11]_i_124/CO[3]
                         net (fo=1, routed)           0.000    80.707    wavelet_resampler_1/y_reg_reg[11]_i_124_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.821 r  wavelet_resampler_1/y_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    80.821    wavelet_resampler_1/y_reg_reg[11]_i_91_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.935 r  wavelet_resampler_1/y_reg_reg[11]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.935    wavelet_resampler_1/y_reg_reg[11]_i_62_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  wavelet_resampler_1/y_reg_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000    81.049    wavelet_resampler_1/y_reg_reg[11]_i_37_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  wavelet_resampler_1/y_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.163    wavelet_resampler_1/y_reg_reg[11]_i_17_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.391 r  wavelet_resampler_1/y_reg_reg[11]_i_10/CO[2]
                         net (fo=68, routed)          1.005    82.396    wavelet_resampler_1/y_reg_reg[11]_i_10_n_1
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.313    82.709 r  wavelet_resampler_1/y_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    82.709    wavelet_resampler_1/y_reg[7]_i_189_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.259 r  wavelet_resampler_1/y_reg_reg[7]_i_166/CO[3]
                         net (fo=1, routed)           0.000    83.259    wavelet_resampler_1/y_reg_reg[7]_i_166_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.373 r  wavelet_resampler_1/y_reg_reg[7]_i_146/CO[3]
                         net (fo=1, routed)           0.000    83.373    wavelet_resampler_1/y_reg_reg[7]_i_146_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.487 r  wavelet_resampler_1/y_reg_reg[7]_i_126/CO[3]
                         net (fo=1, routed)           0.000    83.487    wavelet_resampler_1/y_reg_reg[7]_i_126_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.601 r  wavelet_resampler_1/y_reg_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    83.601    wavelet_resampler_1/y_reg_reg[7]_i_106_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.715 r  wavelet_resampler_1/y_reg_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.715    wavelet_resampler_1/y_reg_reg[7]_i_86_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.829 r  wavelet_resampler_1/y_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.829    wavelet_resampler_1/y_reg_reg[7]_i_66_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  wavelet_resampler_1/y_reg_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    83.943    wavelet_resampler_1/y_reg_reg[7]_i_46_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  wavelet_resampler_1/y_reg_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.057    wavelet_resampler_1/y_reg_reg[7]_i_26_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  wavelet_resampler_1/y_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.171    wavelet_resampler_1/y_reg_reg[7]_i_10_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.399 r  wavelet_resampler_1/y_reg_reg[7]_i_6/CO[2]
                         net (fo=68, routed)          0.859    85.258    wavelet_resampler_1/y_reg_reg[7]_i_6_n_1
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.313    85.571 r  wavelet_resampler_1/y_reg[7]_i_193/O
                         net (fo=1, routed)           0.000    85.571    wavelet_resampler_1/y_reg[7]_i_193_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.104 r  wavelet_resampler_1/y_reg_reg[7]_i_171/CO[3]
                         net (fo=1, routed)           0.000    86.104    wavelet_resampler_1/y_reg_reg[7]_i_171_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.221 r  wavelet_resampler_1/y_reg_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    86.221    wavelet_resampler_1/y_reg_reg[7]_i_151_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.338 r  wavelet_resampler_1/y_reg_reg[7]_i_131/CO[3]
                         net (fo=1, routed)           0.000    86.338    wavelet_resampler_1/y_reg_reg[7]_i_131_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.455 r  wavelet_resampler_1/y_reg_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    86.455    wavelet_resampler_1/y_reg_reg[7]_i_111_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.572 r  wavelet_resampler_1/y_reg_reg[7]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.572    wavelet_resampler_1/y_reg_reg[7]_i_91_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.689 r  wavelet_resampler_1/y_reg_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    86.689    wavelet_resampler_1/y_reg_reg[7]_i_71_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.806 r  wavelet_resampler_1/y_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.009    86.815    wavelet_resampler_1/y_reg_reg[7]_i_51_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.932 r  wavelet_resampler_1/y_reg_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    86.932    wavelet_resampler_1/y_reg_reg[7]_i_31_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.049 r  wavelet_resampler_1/y_reg_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.049    wavelet_resampler_1/y_reg_reg[7]_i_14_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.278 r  wavelet_resampler_1/y_reg_reg[7]_i_7/CO[2]
                         net (fo=68, routed)          0.860    88.138    wavelet_resampler_1/y_reg_reg[7]_i_7_n_1
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.310    88.448 r  wavelet_resampler_1/y_reg[7]_i_197/O
                         net (fo=1, routed)           0.000    88.448    wavelet_resampler_1/y_reg[7]_i_197_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.981 r  wavelet_resampler_1/y_reg_reg[7]_i_176/CO[3]
                         net (fo=1, routed)           0.000    88.981    wavelet_resampler_1/y_reg_reg[7]_i_176_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.098 r  wavelet_resampler_1/y_reg_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    89.098    wavelet_resampler_1/y_reg_reg[7]_i_156_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.215 r  wavelet_resampler_1/y_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.009    89.224    wavelet_resampler_1/y_reg_reg[7]_i_136_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.341 r  wavelet_resampler_1/y_reg_reg[7]_i_116/CO[3]
                         net (fo=1, routed)           0.000    89.341    wavelet_resampler_1/y_reg_reg[7]_i_116_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.458 r  wavelet_resampler_1/y_reg_reg[7]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.458    wavelet_resampler_1/y_reg_reg[7]_i_96_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.575 r  wavelet_resampler_1/y_reg_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    89.575    wavelet_resampler_1/y_reg_reg[7]_i_76_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.692 r  wavelet_resampler_1/y_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    89.692    wavelet_resampler_1/y_reg_reg[7]_i_56_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.809 r  wavelet_resampler_1/y_reg_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.809    wavelet_resampler_1/y_reg_reg[7]_i_36_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.926 r  wavelet_resampler_1/y_reg_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.926    wavelet_resampler_1/y_reg_reg[7]_i_18_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.155 r  wavelet_resampler_1/y_reg_reg[7]_i_8/CO[2]
                         net (fo=68, routed)          1.011    91.166    wavelet_resampler_1/y_reg_reg[7]_i_8_n_1
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.310    91.476 r  wavelet_resampler_1/y_reg[7]_i_201/O
                         net (fo=1, routed)           0.000    91.476    wavelet_resampler_1/y_reg[7]_i_201_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.026 r  wavelet_resampler_1/y_reg_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    92.026    wavelet_resampler_1/y_reg_reg[7]_i_181_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.140 r  wavelet_resampler_1/y_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.009    92.149    wavelet_resampler_1/y_reg_reg[7]_i_161_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.263 r  wavelet_resampler_1/y_reg_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    92.263    wavelet_resampler_1/y_reg_reg[7]_i_141_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.377 r  wavelet_resampler_1/y_reg_reg[7]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.377    wavelet_resampler_1/y_reg_reg[7]_i_121_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.491 r  wavelet_resampler_1/y_reg_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    92.491    wavelet_resampler_1/y_reg_reg[7]_i_101_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.605 r  wavelet_resampler_1/y_reg_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    92.605    wavelet_resampler_1/y_reg_reg[7]_i_81_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.719 r  wavelet_resampler_1/y_reg_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.719    wavelet_resampler_1/y_reg_reg[7]_i_61_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.833 r  wavelet_resampler_1/y_reg_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    92.833    wavelet_resampler_1/y_reg_reg[7]_i_41_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.947 r  wavelet_resampler_1/y_reg_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.947    wavelet_resampler_1/y_reg_reg[7]_i_22_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.175 r  wavelet_resampler_1/y_reg_reg[7]_i_9/CO[2]
                         net (fo=68, routed)          0.949    94.124    wavelet_resampler_1/y_reg_reg[7]_i_9_n_1
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.313    94.437 r  wavelet_resampler_1/y_reg[3]_i_188/O
                         net (fo=1, routed)           0.000    94.437    wavelet_resampler_1/y_reg[3]_i_188_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.987 r  wavelet_resampler_1/y_reg_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    94.987    wavelet_resampler_1/y_reg_reg[3]_i_165_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.101 r  wavelet_resampler_1/y_reg_reg[3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    95.101    wavelet_resampler_1/y_reg_reg[3]_i_145_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.215 r  wavelet_resampler_1/y_reg_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    95.215    wavelet_resampler_1/y_reg_reg[3]_i_125_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.329 r  wavelet_resampler_1/y_reg_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    95.329    wavelet_resampler_1/y_reg_reg[3]_i_105_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.443 r  wavelet_resampler_1/y_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    95.443    wavelet_resampler_1/y_reg_reg[3]_i_85_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.557 r  wavelet_resampler_1/y_reg_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.557    wavelet_resampler_1/y_reg_reg[3]_i_65_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.671 r  wavelet_resampler_1/y_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    95.671    wavelet_resampler_1/y_reg_reg[3]_i_45_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.785 r  wavelet_resampler_1/y_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.785    wavelet_resampler_1/y_reg_reg[3]_i_25_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.899 r  wavelet_resampler_1/y_reg_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.899    wavelet_resampler_1/y_reg_reg[3]_i_10_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    96.127 r  wavelet_resampler_1/y_reg_reg[3]_i_6/CO[2]
                         net (fo=68, routed)          0.777    96.904    wavelet_resampler_1/y_reg_reg[3]_i_6_n_1
    SLICE_X10Y82         LUT5 (Prop_lut5_I0_O)        0.313    97.217 r  wavelet_resampler_1/y_reg[3]_i_192/O
                         net (fo=1, routed)           0.000    97.217    wavelet_resampler_1/y_reg[3]_i_192_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.750 r  wavelet_resampler_1/y_reg_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    97.750    wavelet_resampler_1/y_reg_reg[3]_i_170_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.867 r  wavelet_resampler_1/y_reg_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    97.867    wavelet_resampler_1/y_reg_reg[3]_i_150_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.984 r  wavelet_resampler_1/y_reg_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    97.984    wavelet_resampler_1/y_reg_reg[3]_i_130_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.101 r  wavelet_resampler_1/y_reg_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    98.101    wavelet_resampler_1/y_reg_reg[3]_i_110_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.218 r  wavelet_resampler_1/y_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    98.218    wavelet_resampler_1/y_reg_reg[3]_i_90_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.335 r  wavelet_resampler_1/y_reg_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    98.335    wavelet_resampler_1/y_reg_reg[3]_i_70_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.452 r  wavelet_resampler_1/y_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.452    wavelet_resampler_1/y_reg_reg[3]_i_50_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.569 r  wavelet_resampler_1/y_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.569    wavelet_resampler_1/y_reg_reg[3]_i_30_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.686 r  wavelet_resampler_1/y_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.686    wavelet_resampler_1/y_reg_reg[3]_i_14_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    98.915 r  wavelet_resampler_1/y_reg_reg[3]_i_7/CO[2]
                         net (fo=68, routed)          1.029    99.945    wavelet_resampler_1/y_reg_reg[3]_i_7_n_1
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.310   100.255 r  wavelet_resampler_1/y_reg[3]_i_196/O
                         net (fo=1, routed)           0.000   100.255    wavelet_resampler_1/y_reg[3]_i_196_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.805 r  wavelet_resampler_1/y_reg_reg[3]_i_175/CO[3]
                         net (fo=1, routed)           0.000   100.805    wavelet_resampler_1/y_reg_reg[3]_i_175_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  wavelet_resampler_1/y_reg_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000   100.919    wavelet_resampler_1/y_reg_reg[3]_i_155_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  wavelet_resampler_1/y_reg_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000   101.033    wavelet_resampler_1/y_reg_reg[3]_i_135_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  wavelet_resampler_1/y_reg_reg[3]_i_115/CO[3]
                         net (fo=1, routed)           0.000   101.147    wavelet_resampler_1/y_reg_reg[3]_i_115_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  wavelet_resampler_1/y_reg_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   101.261    wavelet_resampler_1/y_reg_reg[3]_i_95_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  wavelet_resampler_1/y_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.375    wavelet_resampler_1/y_reg_reg[3]_i_75_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  wavelet_resampler_1/y_reg_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000   101.489    wavelet_resampler_1/y_reg_reg[3]_i_55_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.603 r  wavelet_resampler_1/y_reg_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.603    wavelet_resampler_1/y_reg_reg[3]_i_35_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.717 r  wavelet_resampler_1/y_reg_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.717    wavelet_resampler_1/y_reg_reg[3]_i_18_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.945 r  wavelet_resampler_1/y_reg_reg[3]_i_8/CO[2]
                         net (fo=68, routed)          1.109   103.053    wavelet_resampler_1/y_reg_reg[3]_i_8_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.313   103.366 r  wavelet_resampler_1/y_reg[3]_i_200/O
                         net (fo=1, routed)           0.000   103.366    wavelet_resampler_1/y_reg[3]_i_200_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   103.879 r  wavelet_resampler_1/y_reg_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000   103.879    wavelet_resampler_1/y_reg_reg[3]_i_180_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.996 r  wavelet_resampler_1/y_reg_reg[3]_i_160/CO[3]
                         net (fo=1, routed)           0.000   103.996    wavelet_resampler_1/y_reg_reg[3]_i_160_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.113 r  wavelet_resampler_1/y_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000   104.113    wavelet_resampler_1/y_reg_reg[3]_i_140_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.230 r  wavelet_resampler_1/y_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000   104.230    wavelet_resampler_1/y_reg_reg[3]_i_120_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.347 r  wavelet_resampler_1/y_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000   104.347    wavelet_resampler_1/y_reg_reg[3]_i_100_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.464 r  wavelet_resampler_1/y_reg_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.464    wavelet_resampler_1/y_reg_reg[3]_i_80_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.581 r  wavelet_resampler_1/y_reg_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.581    wavelet_resampler_1/y_reg_reg[3]_i_60_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.698 r  wavelet_resampler_1/y_reg_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000   104.698    wavelet_resampler_1/y_reg_reg[3]_i_40_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.815 r  wavelet_resampler_1/y_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.815    wavelet_resampler_1/y_reg_reg[3]_i_22_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.972 r  wavelet_resampler_1/y_reg_reg[3]_i_9/CO[1]
                         net (fo=1, routed)           0.928   105.900    wavelet_resampler_1/y_reg_reg[3]_i_9_n_2
    SLICE_X12Y84         LUT3 (Prop_lut3_I1_O)        0.332   106.232 r  wavelet_resampler_1/y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   106.232    wavelet_resampler_1/y_reg[3]_i_5_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   106.776 r  wavelet_resampler_1/y_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000   106.776    wavelet_resampler_1/y_reg_reg[3]_i_1_n_5
    SLICE_X12Y84         FDRE                                         r  wavelet_resampler_1/y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.431    14.802    wavelet_resampler_1/CLK100MHZ
    SLICE_X12Y84         FDRE                                         r  wavelet_resampler_1/y_reg_reg[2]/C
                         clock pessimism              0.180    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)        0.109    15.056    wavelet_resampler_1/y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                        -106.776    
  -------------------------------------------------------------------
                         slack                                -91.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ac/cv_new_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/covariance_states_1/memory_array_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.062%)  route 0.364ns (68.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.568     1.481    ac/CLK100MHZ
    SLICE_X52Y44         FDRE                                         r  ac/cv_new_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  ac/cv_new_reg[5]/Q
                         net (fo=4, routed)           0.364     2.009    ac/covariance_states_1/write_data[5]
    RAMB36_X1Y10         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.875     2.033    ac/covariance_states_1/CLK100MHZ
    RAMB36_X1Y10         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.789    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.944    ac/covariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ac/bin_write_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/covariance_states_1/memory_array_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.011%)  route 0.179ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.562     1.475    ac/CLK100MHZ
    SLICE_X49Y54         FDRE                                         r  ac/bin_write_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ac/bin_write_select_reg[1]/Q
                         net (fo=8, routed)           0.179     1.796    ac/covariance_states_1/write_addr[1]
    RAMB36_X1Y10         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.875     2.033    ac/covariance_states_1/CLK100MHZ
    RAMB36_X1Y10         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.535    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.718    ac/covariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ac/bin_write_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/covariance_states_1/memory_array_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.011%)  route 0.179ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.562     1.475    ac/CLK100MHZ
    SLICE_X49Y54         FDRE                                         r  ac/bin_write_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ac/bin_write_select_reg[3]/Q
                         net (fo=6, routed)           0.179     1.796    ac/covariance_states_1/write_addr[3]
    RAMB36_X1Y10         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.875     2.033    ac/covariance_states_1/CLK100MHZ
    RAMB36_X1Y10         RAMB36E1                                     r  ac/covariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.535    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.718    ac/covariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wavelet_resampler_1/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.725%)  route 0.249ns (60.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.558     1.471    wavelet_resampler_1/CLK100MHZ
    SLICE_X12Y84         FDRE                                         r  wavelet_resampler_1/y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  wavelet_resampler_1/y_reg_reg[0]/Q
                         net (fo=1, routed)           0.249     1.884    wavelet_resampler_1/y_reg[0]
    SLICE_X39Y85         FDRE                                         r  wavelet_resampler_1/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.822     1.981    wavelet_resampler_1/CLK100MHZ
    SLICE_X39Y85         FDRE                                         r  wavelet_resampler_1/y_reg[0]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.070     1.801    wavelet_resampler_1/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ac/tail_buffer/idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/tail_buffer/idx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.227ns (50.372%)  route 0.224ns (49.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.591     1.504    ac/tail_buffer/CLK100MHZ
    SLICE_X58Y50         FDRE                                         r  ac/tail_buffer/idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  ac/tail_buffer/idx_reg[4]/Q
                         net (fo=7, routed)           0.224     1.856    ac/tail_buffer/idx_reg[4]
    SLICE_X58Y49         LUT6 (Prop_lut6_I4_O)        0.099     1.955 r  ac/tail_buffer/idx[5]_i_1/O
                         net (fo=1, routed)           0.000     1.955    ac/tail_buffer/idx[5]_i_1_n_0
    SLICE_X58Y49         FDRE                                         r  ac/tail_buffer/idx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.867     2.025    ac/tail_buffer/CLK100MHZ
    SLICE_X58Y49         FDRE                                         r  ac/tail_buffer/idx_reg[5]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.091     1.871    ac/tail_buffer/idx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ac/av_new_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/autovariance_states_1/memory_array_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.561     1.474    ac/CLK100MHZ
    SLICE_X51Y59         FDRE                                         r  ac/av_new_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ac/av_new_reg[39]/Q
                         net (fo=4, routed)           0.180     1.795    ac/autovariance_states_1/write_data[39]
    RAMB36_X1Y11         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.874     2.032    ac/autovariance_states_1/CLK100MHZ
    RAMB36_X1Y11         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.554    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     1.709    ac/autovariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ac/av_new_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/autovariance_states_1/memory_array_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.862%)  route 0.180ns (56.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.561     1.474    ac/CLK100MHZ
    SLICE_X51Y57         FDRE                                         r  ac/av_new_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ac/av_new_reg[30]/Q
                         net (fo=4, routed)           0.180     1.796    ac/autovariance_states_1/write_data[30]
    RAMB36_X1Y11         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.874     2.032    ac/autovariance_states_1/CLK100MHZ
    RAMB36_X1Y11         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.554    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.155     1.709    ac/autovariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ac/av_new_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/autovariance_states_1/memory_array_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.826%)  route 0.181ns (56.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.561     1.474    ac/CLK100MHZ
    SLICE_X51Y59         FDRE                                         r  ac/av_new_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ac/av_new_reg[37]/Q
                         net (fo=4, routed)           0.181     1.796    ac/autovariance_states_1/write_data[37]
    RAMB36_X1Y11         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.874     2.032    ac/autovariance_states_1/CLK100MHZ
    RAMB36_X1Y11         RAMB36E1                                     r  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.554    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.709    ac/autovariance_states_1/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ac/tail_buffer/idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/tail_buffer/queue_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.204%)  route 0.380ns (74.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.591     1.504    ac/tail_buffer/CLK100MHZ
    SLICE_X58Y50         FDRE                                         r  ac/tail_buffer/idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  ac/tail_buffer/idx_reg[4]/Q
                         net (fo=7, routed)           0.380     2.012    ac/tail_buffer/idx_reg[4]
    RAMB36_X2Y9          RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.882     2.040    ac/tail_buffer/CLK100MHZ
    RAMB36_X2Y9          RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism             -0.245     1.796    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129     1.925    ac/tail_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ac/tail_buffer/idx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/tail_buffer/queue_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.673%)  route 0.408ns (74.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.597     1.510    ac/tail_buffer/CLK100MHZ
    SLICE_X59Y47         FDRE                                         r  ac/tail_buffer/idx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ac/tail_buffer/idx_reg[8]/Q
                         net (fo=7, routed)           0.408     2.060    ac/tail_buffer/idx_reg[8]
    RAMB18_X2Y20         RAMB18E1                                     r  ac/tail_buffer/queue_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.875     2.033    ac/tail_buffer/CLK100MHZ
    RAMB18_X2Y20         RAMB18E1                                     r  ac/tail_buffer/queue_reg_1/CLKARDCLK
                         clock pessimism             -0.245     1.789    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.972    ac/tail_buffer/queue_reg_1
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y6    wavelet_resampler_1/delta_x_delta_y_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y18   wavelet_resampler_1/resolution_position_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y25   ac/diff_norm_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y26   ac/diff_norm_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11  ac/autovariance_states_1/memory_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11  ac/autovariance_states_1/memory_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10  ac/covariance_states_1/memory_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10  ac/covariance_states_1/memory_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   ac/head_buffer/queue_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  ac/head_buffer/queue_reg_1/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y50  ac/av_add_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y52  ac/av_add_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y52  ac/av_add_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y50  ac/av_add_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y50  ac/av_add_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y50  ac/av_add_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y51  ac/av_add_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y51  ac/av_add_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y51  ac/av_add_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y51  ac/av_add_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y60  ac/diff_norm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y62  ac/diff_norm_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y60  ac/diff_norm_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y62  ac/diff_norm_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y62  ac/diff_norm_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y62  ac/diff_norm_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y63  ac/diff_norm_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y63  ac/diff_norm_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y59  ac/diff_norm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y60  ac/diff_norm_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  axis_clk_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -5.407ns,  Total Violation      -63.233ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.407ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.133ns  (logic 0.518ns (45.719%)  route 0.615ns (54.281%))
  Logic Levels:           0  
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 3321.485 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 3325.098 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.547  3325.099    wavelet_resampler_1/CLK100MHZ
    SLICE_X38Y87         FDRE                                         r  wavelet_resampler_1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518  3325.617 r  wavelet_resampler_1/y_reg[5]/Q
                         net (fo=1, routed)           0.615  3326.232    y_frame_wire[5]
    SLICE_X39Y87         FDRE                                         r  y_frame_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.431  3321.485    rx_mclk_OBUF
    SLICE_X39Y87         FDRE                                         r  y_frame_reg[17]/C
                         clock pessimism              0.000  3321.485    
                         clock uncertainty           -0.594  3320.892    
    SLICE_X39Y87         FDRE (Setup_fdre_C_D)       -0.067  3320.825    y_frame_reg[17]
  -------------------------------------------------------------------
                         required time                       3320.825    
                         arrival time                       -3326.231    
  -------------------------------------------------------------------
                         slack                                 -5.407    

Slack (VIOLATED) :        -5.354ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.029%)  route 0.629ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 3321.484 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 3325.098 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.547  3325.099    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456  3325.555 r  wavelet_resampler_1/y_reg[10]/Q
                         net (fo=1, routed)           0.629  3326.184    y_frame_wire[10]
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.430  3321.484    rx_mclk_OBUF
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[22]/C
                         clock pessimism              0.000  3321.484    
                         clock uncertainty           -0.594  3320.891    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)       -0.061  3320.830    y_frame_reg[22]
  -------------------------------------------------------------------
                         required time                       3320.830    
                         arrival time                       -3326.183    
  -------------------------------------------------------------------
                         slack                                 -5.354    

Slack (VIOLATED) :        -5.345ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.918ns  (logic 0.419ns (45.661%)  route 0.499ns (54.339%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 3321.484 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 3325.098 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.547  3325.099    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.419  3325.518 r  wavelet_resampler_1/y_reg[8]/Q
                         net (fo=1, routed)           0.499  3326.016    y_frame_wire[8]
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.430  3321.484    rx_mclk_OBUF
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[20]/C
                         clock pessimism              0.000  3321.484    
                         clock uncertainty           -0.594  3320.891    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)       -0.220  3320.671    y_frame_reg[20]
  -------------------------------------------------------------------
                         required time                       3320.671    
                         arrival time                       -3326.016    
  -------------------------------------------------------------------
                         slack                                 -5.345    

Slack (VIOLATED) :        -5.331ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.924ns  (logic 0.419ns (45.369%)  route 0.505ns (54.631%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 3321.484 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 3325.098 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.547  3325.099    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.419  3325.518 r  wavelet_resampler_1/y_reg[7]/Q
                         net (fo=1, routed)           0.505  3326.022    y_frame_wire[7]
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.430  3321.484    rx_mclk_OBUF
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[19]/C
                         clock pessimism              0.000  3321.484    
                         clock uncertainty           -0.594  3320.891    
    SLICE_X38Y86         FDRE (Setup_fdre_C_D)       -0.200  3320.691    y_frame_reg[19]
  -------------------------------------------------------------------
                         required time                       3320.691    
                         arrival time                       -3326.022    
  -------------------------------------------------------------------
                         slack                                 -5.331    

Slack (VIOLATED) :        -5.326ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.457%)  route 0.618ns (57.543%))
  Logic Levels:           0  
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 3321.484 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.097ns = ( 3325.097 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.546  3325.097    wavelet_resampler_1/CLK100MHZ
    SLICE_X39Y85         FDRE                                         r  wavelet_resampler_1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456  3325.553 r  wavelet_resampler_1/y_reg[1]/Q
                         net (fo=1, routed)           0.618  3326.171    y_frame_wire[1]
    SLICE_X38Y85         FDRE                                         r  y_frame_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.430  3321.484    rx_mclk_OBUF
    SLICE_X38Y85         FDRE                                         r  y_frame_reg[13]/C
                         clock pessimism              0.000  3321.484    
                         clock uncertainty           -0.594  3320.891    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)       -0.045  3320.846    y_frame_reg[13]
  -------------------------------------------------------------------
                         required time                       3320.846    
                         arrival time                       -3326.171    
  -------------------------------------------------------------------
                         slack                                 -5.326    

Slack (VIOLATED) :        -5.319ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.214%)  route 0.624ns (57.786%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 3321.484 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 3325.098 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.547  3325.099    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456  3325.555 r  wavelet_resampler_1/y_reg[3]/Q
                         net (fo=1, routed)           0.624  3326.179    y_frame_wire[3]
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.430  3321.484    rx_mclk_OBUF
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[15]/C
                         clock pessimism              0.000  3321.484    
                         clock uncertainty           -0.594  3320.891    
    SLICE_X38Y86         FDRE (Setup_fdre_C_D)       -0.031  3320.860    y_frame_reg[15]
  -------------------------------------------------------------------
                         required time                       3320.860    
                         arrival time                       -3326.178    
  -------------------------------------------------------------------
                         slack                                 -5.319    

Slack (VIOLATED) :        -5.229ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.765ns  (logic 0.419ns (54.737%)  route 0.346ns (45.263%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 3321.484 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 3325.098 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.547  3325.099    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.419  3325.518 r  wavelet_resampler_1/y_reg[9]/Q
                         net (fo=1, routed)           0.346  3325.864    y_frame_wire[9]
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.430  3321.484    rx_mclk_OBUF
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[21]/C
                         clock pessimism              0.000  3321.484    
                         clock uncertainty           -0.594  3320.891    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)       -0.256  3320.635    y_frame_reg[21]
  -------------------------------------------------------------------
                         required time                       3320.635    
                         arrival time                       -3325.864    
  -------------------------------------------------------------------
                         slack                                 -5.229    

Slack (VIOLATED) :        -5.214ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 3321.484 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.097ns = ( 3325.097 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.546  3325.097    wavelet_resampler_1/CLK100MHZ
    SLICE_X39Y85         FDRE                                         r  wavelet_resampler_1/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456  3325.553 r  wavelet_resampler_1/y_reg[0]/Q
                         net (fo=1, routed)           0.520  3326.074    y_frame_wire[0]
    SLICE_X38Y85         FDRE                                         r  y_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.430  3321.484    rx_mclk_OBUF
    SLICE_X38Y85         FDRE                                         r  y_frame_reg[12]/C
                         clock pessimism              0.000  3321.484    
                         clock uncertainty           -0.594  3320.891    
    SLICE_X38Y85         FDRE (Setup_fdre_C_D)       -0.031  3320.860    y_frame_reg[12]
  -------------------------------------------------------------------
                         required time                       3320.860    
                         arrival time                       -3326.073    
  -------------------------------------------------------------------
                         slack                                 -5.214    

Slack (VIOLATED) :        -5.195ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.391%)  route 0.486ns (51.609%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 3321.484 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 3325.098 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.547  3325.099    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456  3325.555 r  wavelet_resampler_1/y_reg[4]/Q
                         net (fo=1, routed)           0.486  3326.041    y_frame_wire[4]
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.430  3321.484    rx_mclk_OBUF
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[16]/C
                         clock pessimism              0.000  3321.484    
                         clock uncertainty           -0.594  3320.891    
    SLICE_X38Y86         FDRE (Setup_fdre_C_D)       -0.045  3320.846    y_frame_reg[16]
  -------------------------------------------------------------------
                         required time                       3320.846    
                         arrival time                       -3326.041    
  -------------------------------------------------------------------
                         slack                                 -5.195    

Slack (VIOLATED) :        -5.174ns  (required time - arrival time)
  Source:                 wavelet_resampler_1/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.052ns  (axis_clk_clk_wiz_0 rise@3320.052ns - sys_clk_pin rise@3320.000ns)
  Data Path Delay:        0.763ns  (logic 0.419ns (54.906%)  route 0.344ns (45.094%))
  Logic Levels:           0  
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 3321.484 - 3320.052 ) 
    Source Clock Delay      (SCD):    5.098ns = ( 3325.098 - 3320.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   3320.000  3320.000 r  
    E3                                                0.000  3320.000 r  clk (IN)
                         net (fo=0)                   0.000  3320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3321.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967  3323.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3323.552 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.547  3325.099    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.419  3325.518 r  wavelet_resampler_1/y_reg[6]/Q
                         net (fo=1, routed)           0.344  3325.862    y_frame_wire[6]
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   3320.052  3320.052 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3320.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460  3321.512    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  3318.383 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  3319.964    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3320.055 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.430  3321.484    rx_mclk_OBUF
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[18]/C
                         clock pessimism              0.000  3321.484    
                         clock uncertainty           -0.594  3320.891    
    SLICE_X38Y86         FDRE (Setup_fdre_C_D)       -0.203  3320.688    y_frame_reg[18]
  -------------------------------------------------------------------
                         required time                       3320.688    
                         arrival time                       -3325.861    
  -------------------------------------------------------------------
                         slack                                 -5.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.555     1.468    wavelet_resampler_1/CLK100MHZ
    SLICE_X41Y85         FDRE                                         r  wavelet_resampler_1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  wavelet_resampler_1/y_reg[2]/Q
                         net (fo=1, routed)           0.153     1.763    y_frame_wire[2]
    SLICE_X42Y85         FDRE                                         r  y_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.826     0.827    rx_mclk_OBUF
    SLICE_X42Y85         FDRE                                         r  y_frame_reg[14]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.594     1.421    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.059     1.480    y_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.698%)  route 0.124ns (49.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.555     1.468    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  wavelet_resampler_1/y_reg[9]/Q
                         net (fo=1, routed)           0.124     1.721    y_frame_wire[9]
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824     0.826    rx_mclk_OBUF
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[21]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.594     1.420    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.013     1.433    y_frame_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.101%)  route 0.146ns (43.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.555     1.468    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  wavelet_resampler_1/y_reg[11]/Q
                         net (fo=1, routed)           0.146     1.755    y_frame_wire[11]
    SLICE_X39Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  y_frame[23]_i_3/O
                         net (fo=1, routed)           0.000     1.800    y_frame[23]_i_3_n_0
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824     0.826    rx_mclk_OBUF
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[23]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.594     1.420    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.091     1.511    y_frame_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.174%)  route 0.122ns (48.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.555     1.468    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  wavelet_resampler_1/y_reg[6]/Q
                         net (fo=1, routed)           0.122     1.719    y_frame_wire[6]
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824     0.826    rx_mclk_OBUF
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[18]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.594     1.420    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.009     1.429    y_frame_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.555     1.468    wavelet_resampler_1/CLK100MHZ
    SLICE_X39Y85         FDRE                                         r  wavelet_resampler_1/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  wavelet_resampler_1/y_reg[0]/Q
                         net (fo=1, routed)           0.170     1.780    y_frame_wire[0]
    SLICE_X38Y85         FDRE                                         r  y_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824     0.826    rx_mclk_OBUF
    SLICE_X38Y85         FDRE                                         r  y_frame_reg[12]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.594     1.420    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.059     1.479    y_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.294%)  route 0.177ns (55.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.555     1.468    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  wavelet_resampler_1/y_reg[4]/Q
                         net (fo=1, routed)           0.177     1.787    y_frame_wire[4]
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824     0.826    rx_mclk_OBUF
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[16]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.594     1.420    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.052     1.472    y_frame_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.297%)  route 0.175ns (57.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.555     1.468    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  wavelet_resampler_1/y_reg[8]/Q
                         net (fo=1, routed)           0.175     1.771    y_frame_wire[8]
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824     0.826    rx_mclk_OBUF
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[20]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.594     1.420    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.022     1.442    y_frame_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.620%)  route 0.180ns (58.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.555     1.468    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  wavelet_resampler_1/y_reg[7]/Q
                         net (fo=1, routed)           0.180     1.776    y_frame_wire[7]
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824     0.826    rx_mclk_OBUF
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[19]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.594     1.420    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.010     1.430    y_frame_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.604%)  route 0.234ns (62.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.555     1.468    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  wavelet_resampler_1/y_reg[10]/Q
                         net (fo=1, routed)           0.234     1.843    y_frame_wire[10]
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824     0.826    rx_mclk_OBUF
    SLICE_X39Y86         FDRE                                         r  y_frame_reg[22]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.594     1.420    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.070     1.490    y_frame_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 wavelet_resampler_1/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.189%)  route 0.228ns (61.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.555     1.468    wavelet_resampler_1/CLK100MHZ
    SLICE_X40Y86         FDRE                                         r  wavelet_resampler_1/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  wavelet_resampler_1/y_reg[3]/Q
                         net (fo=1, routed)           0.228     1.838    y_frame_wire[3]
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         0.819     0.819    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         0.824     0.826    rx_mclk_OBUF
    SLICE_X38Y86         FDRE                                         r  y_frame_reg[15]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.594     1.420    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.059     1.479    y_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           69  Failing Endpoints,  Worst Slack       -5.372ns,  Total Violation     -255.440ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.372ns  (required time - arrival time)
  Source:                 x_frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/tail_buffer/queue_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.873ns  (logic 0.518ns (6.579%)  route 7.355ns (93.421%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 6954.871 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 6951.536 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559  6951.536    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518  6952.054 r  x_frame_reg[9]/Q
                         net (fo=5, routed)           7.355  6959.410    ac/tail_buffer/write_value[9]
    RAMB36_X2Y9          RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.500  6954.871    ac/tail_buffer/CLK100MHZ
    RAMB36_X2Y9          RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.871    
                         clock uncertainty           -0.594  6954.277    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241  6954.036    ac/tail_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.037    
                         arrival time                       -6959.409    
  -------------------------------------------------------------------
                         slack                                 -5.372    

Slack (VIOLATED) :        -5.273ns  (required time - arrival time)
  Source:                 x_frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.773ns  (logic 0.518ns (6.664%)  route 7.255ns (93.336%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 6954.870 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 6951.536 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559  6951.536    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518  6952.054 r  x_frame_reg[9]/Q
                         net (fo=5, routed)           7.255  6959.309    ac/pivot_buffer/write_value[9]
    RAMB36_X2Y8          RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.499  6954.870    ac/pivot_buffer/CLK100MHZ
    RAMB36_X2Y8          RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.870    
                         clock uncertainty           -0.594  6954.276    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241  6954.035    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.036    
                         arrival time                       -6959.309    
  -------------------------------------------------------------------
                         slack                                 -5.273    

Slack (VIOLATED) :        -4.729ns  (required time - arrival time)
  Source:                 x_frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        7.228ns  (logic 0.518ns (7.167%)  route 6.710ns (92.833%))
  Logic Levels:           0  
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 6954.869 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 6951.536 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559  6951.536    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518  6952.054 r  x_frame_reg[9]/Q
                         net (fo=5, routed)           6.710  6958.764    ac/head_buffer/write_value[9]
    RAMB36_X1Y9          RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.498  6954.869    ac/head_buffer/CLK100MHZ
    RAMB36_X1Y9          RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.869    
                         clock uncertainty           -0.594  6954.275    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241  6954.034    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.035    
                         arrival time                       -6958.764    
  -------------------------------------------------------------------
                         slack                                 -4.729    

Slack (VIOLATED) :        -4.481ns  (required time - arrival time)
  Source:                 x_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_2_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        6.976ns  (logic 0.456ns (6.537%)  route 6.520ns (93.463%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 6954.864 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 6951.535 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.558  6951.535    rx_mclk_OBUF
    SLICE_X53Y29         FDRE                                         r  x_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.456  6951.991 r  x_frame_reg[3]/Q
                         net (fo=5, routed)           6.520  6958.511    wavelet_resampler_1/x_frame[3]
    RAMB36_X0Y7          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.493  6954.864    wavelet_resampler_1/CLK100MHZ
    RAMB36_X0Y7          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/CLKARDCLK
                         clock pessimism              0.000  6954.864    
                         clock uncertainty           -0.594  6954.270    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241  6954.029    wavelet_resampler_1/x_buffer_reg_2_0
  -------------------------------------------------------------------
                         required time                       6954.030    
                         arrival time                       -6958.510    
  -------------------------------------------------------------------
                         slack                                 -4.481    

Slack (VIOLATED) :        -4.334ns  (required time - arrival time)
  Source:                 x_frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        6.834ns  (logic 0.518ns (7.580%)  route 6.316ns (92.420%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 6954.869 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 6951.535 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.558  6951.535    rx_mclk_OBUF
    SLICE_X52Y29         FDRE                                         r  x_frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.518  6952.053 r  x_frame_reg[7]/Q
                         net (fo=5, routed)           6.316  6958.369    ac/head_buffer/write_value[7]
    RAMB36_X1Y9          RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.498  6954.869    ac/head_buffer/CLK100MHZ
    RAMB36_X1Y9          RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.869    
                         clock uncertainty           -0.594  6954.275    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.241  6954.034    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.035    
                         arrival time                       -6958.369    
  -------------------------------------------------------------------
                         slack                                 -4.334    

Slack (VIOLATED) :        -4.292ns  (required time - arrival time)
  Source:                 x_frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/tail_buffer/queue_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        6.793ns  (logic 0.518ns (7.626%)  route 6.275ns (92.374%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 6954.871 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 6951.536 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559  6951.536    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518  6952.054 r  x_frame_reg[6]/Q
                         net (fo=5, routed)           6.275  6958.329    ac/tail_buffer/write_value[6]
    RAMB36_X2Y9          RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.500  6954.871    ac/tail_buffer/CLK100MHZ
    RAMB36_X2Y9          RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.871    
                         clock uncertainty           -0.594  6954.277    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241  6954.036    ac/tail_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.037    
                         arrival time                       -6958.329    
  -------------------------------------------------------------------
                         slack                                 -4.292    

Slack (VIOLATED) :        -4.252ns  (required time - arrival time)
  Source:                 x_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        6.752ns  (logic 0.456ns (6.754%)  route 6.296ns (93.246%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 6954.869 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 6951.535 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.558  6951.535    rx_mclk_OBUF
    SLICE_X53Y29         FDRE                                         r  x_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.456  6951.991 r  x_frame_reg[3]/Q
                         net (fo=5, routed)           6.296  6958.287    ac/head_buffer/write_value[3]
    RAMB36_X1Y9          RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.498  6954.869    ac/head_buffer/CLK100MHZ
    RAMB36_X1Y9          RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.869    
                         clock uncertainty           -0.594  6954.275    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241  6954.034    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.035    
                         arrival time                       -6958.287    
  -------------------------------------------------------------------
                         slack                                 -4.252    

Slack (VIOLATED) :        -4.239ns  (required time - arrival time)
  Source:                 x_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_2_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        6.734ns  (logic 0.456ns (6.771%)  route 6.278ns (93.229%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 6954.864 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 6951.535 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.558  6951.535    rx_mclk_OBUF
    SLICE_X53Y29         FDRE                                         r  x_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.456  6951.991 r  x_frame_reg[2]/Q
                         net (fo=5, routed)           6.278  6958.270    wavelet_resampler_1/x_frame[2]
    RAMB36_X0Y7          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.493  6954.864    wavelet_resampler_1/CLK100MHZ
    RAMB36_X0Y7          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/CLKARDCLK
                         clock pessimism              0.000  6954.864    
                         clock uncertainty           -0.594  6954.270    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241  6954.029    wavelet_resampler_1/x_buffer_reg_2_0
  -------------------------------------------------------------------
                         required time                       6954.030    
                         arrival time                       -6958.269    
  -------------------------------------------------------------------
                         slack                                 -4.239    

Slack (VIOLATED) :        -4.149ns  (required time - arrival time)
  Source:                 x_frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/head_buffer/queue_reg_0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        6.648ns  (logic 0.518ns (7.791%)  route 6.130ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 6954.869 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 6951.536 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559  6951.536    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518  6952.054 r  x_frame_reg[10]/Q
                         net (fo=5, routed)           6.130  6958.185    ac/head_buffer/write_value[10]
    RAMB36_X1Y9          RAMB36E1                                     r  ac/head_buffer/queue_reg_0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.498  6954.869    ac/head_buffer/CLK100MHZ
    RAMB36_X1Y9          RAMB36E1                                     r  ac/head_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000  6954.869    
                         clock uncertainty           -0.594  6954.275    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.241  6954.034    ac/head_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                       6954.035    
                         arrival time                       -6958.184    
  -------------------------------------------------------------------
                         slack                                 -4.149    

Slack (VIOLATED) :        -4.118ns  (required time - arrival time)
  Source:                 x_frame_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.026ns  (sys_clk_pin rise@6950.000ns - axis_clk_clk_wiz_0 rise@6949.974ns)
  Data Path Delay:        6.605ns  (logic 0.518ns (7.842%)  route 6.087ns (92.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 6954.857 - 6950.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 6951.536 - 6949.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                   6949.974  6949.974 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  6949.974 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.577  6951.552    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  6948.219 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  6949.880    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6949.977 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559  6951.536    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518  6952.054 r  x_frame_reg[9]/Q
                         net (fo=5, routed)           6.087  6958.142    wavelet_resampler_1/x_frame[9]
    RAMB36_X0Y3          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   6950.000  6950.000 r  
    E3                                                0.000  6950.000 r  clk (IN)
                         net (fo=0)                   0.000  6950.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6951.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  6953.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6953.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.486  6954.857    wavelet_resampler_1/CLK100MHZ
    RAMB36_X0Y3          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_1/CLKARDCLK
                         clock pessimism              0.000  6954.857    
                         clock uncertainty           -0.594  6954.263    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241  6954.022    wavelet_resampler_1/x_buffer_reg_1_1
  -------------------------------------------------------------------
                         required time                       6954.023    
                         arrival time                       -6958.141    
  -------------------------------------------------------------------
                         slack                                 -4.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 x_frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 0.418ns (8.716%)  route 4.378ns (91.284%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441     1.444    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.418     1.862 r  x_frame_reg[8]/Q
                         net (fo=5, routed)           4.378     6.240    ac/pivot_buffer/write_value[8]
    RAMB36_X2Y8          RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.616     5.167    ac/pivot_buffer/CLK100MHZ
    RAMB36_X2Y8          RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.167    
                         clock uncertainty            0.594     5.761    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.405     6.166    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.166    
                         arrival time                           6.240    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 x_frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.418ns (8.677%)  route 4.399ns (91.323%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441     1.444    rx_mclk_OBUF
    SLICE_X52Y29         FDRE                                         r  x_frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.418     1.862 r  x_frame_reg[5]/Q
                         net (fo=5, routed)           4.399     6.262    ac/pivot_buffer/write_value[5]
    RAMB36_X2Y8          RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.616     5.167    ac/pivot_buffer/CLK100MHZ
    RAMB36_X2Y8          RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.167    
                         clock uncertainty            0.594     5.761    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.405     6.166    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.166    
                         arrival time                           6.262    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 x_frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/tail_buffer/queue_reg_0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 0.418ns (8.659%)  route 4.410ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441     1.444    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.418     1.862 r  x_frame_reg[8]/Q
                         net (fo=5, routed)           4.410     6.272    ac/tail_buffer/write_value[8]
    RAMB36_X2Y9          RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.617     5.168    ac/tail_buffer/CLK100MHZ
    RAMB36_X2Y9          RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.168    
                         clock uncertainty            0.594     5.762    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.405     6.167    ac/tail_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.167    
                         arrival time                           6.272    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 x_frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_2_0/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.418ns (8.581%)  route 4.453ns (91.419%))
  Logic Levels:           0  
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.162ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441     1.444    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.418     1.862 r  x_frame_reg[8]/Q
                         net (fo=5, routed)           4.453     6.316    wavelet_resampler_1/x_frame[8]
    RAMB36_X0Y7          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.611     5.162    wavelet_resampler_1/CLK100MHZ
    RAMB36_X0Y7          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_2_0/CLKARDCLK
                         clock pessimism              0.000     5.162    
                         clock uncertainty            0.594     5.756    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.405     6.161    wavelet_resampler_1/x_buffer_reg_2_0
  -------------------------------------------------------------------
                         required time                         -6.161    
                         arrival time                           6.316    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 x_frame_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.367ns (7.504%)  route 4.524ns (92.496%))
  Logic Levels:           0  
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.442     1.445    rx_mclk_OBUF
    SLICE_X51Y31         FDRE                                         r  x_frame_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.367     1.812 r  x_frame_reg[11]/Q
                         net (fo=5, routed)           4.524     6.336    ac/pivot_buffer/write_value[11]
    RAMB36_X2Y8          RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.616     5.167    ac/pivot_buffer/CLK100MHZ
    RAMB36_X2Y8          RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.167    
                         clock uncertainty            0.594     5.761    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.405     6.166    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.166    
                         arrival time                           6.336    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 x_frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.367ns (7.496%)  route 4.529ns (92.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441     1.444    rx_mclk_OBUF
    SLICE_X53Y29         FDRE                                         r  x_frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.367     1.811 r  x_frame_reg[1]/Q
                         net (fo=5, routed)           4.529     6.341    wavelet_resampler_1/x_frame[1]
    RAMB36_X0Y4          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.596     5.147    wavelet_resampler_1/CLK100MHZ
    RAMB36_X0Y4          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/CLKARDCLK
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.594     5.741    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405     6.146    wavelet_resampler_1/x_buffer_reg_1_0
  -------------------------------------------------------------------
                         required time                         -6.146    
                         arrival time                           6.341    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 x_frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.418ns (8.498%)  route 4.501ns (91.502%))
  Logic Levels:           0  
  Clock Path Skew:        3.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441     1.444    rx_mclk_OBUF
    SLICE_X52Y29         FDRE                                         r  x_frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.418     1.862 r  x_frame_reg[7]/Q
                         net (fo=5, routed)           4.501     6.363    wavelet_resampler_1/x_frame[7]
    RAMB36_X0Y4          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.596     5.147    wavelet_resampler_1/CLK100MHZ
    RAMB36_X0Y4          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/CLKARDCLK
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.594     5.741    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.405     6.146    wavelet_resampler_1/x_buffer_reg_1_0
  -------------------------------------------------------------------
                         required time                         -6.146    
                         arrival time                           6.363    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 x_frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            wavelet_resampler_1/x_buffer_reg_1_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.418ns (8.498%)  route 4.501ns (91.502%))
  Logic Levels:           0  
  Clock Path Skew:        3.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441     1.444    rx_mclk_OBUF
    SLICE_X52Y30         FDRE                                         r  x_frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.418     1.862 r  x_frame_reg[6]/Q
                         net (fo=5, routed)           4.501     6.363    wavelet_resampler_1/x_frame[6]
    RAMB36_X0Y4          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.596     5.147    wavelet_resampler_1/CLK100MHZ
    RAMB36_X0Y4          RAMB36E1                                     r  wavelet_resampler_1/x_buffer_reg_1_0/CLKARDCLK
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.594     5.741    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.405     6.146    wavelet_resampler_1/x_buffer_reg_1_0
  -------------------------------------------------------------------
                         required time                         -6.146    
                         arrival time                           6.363    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 x_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/pivot_buffer/queue_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 0.418ns (8.427%)  route 4.542ns (91.573%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441     1.444    rx_mclk_OBUF
    SLICE_X52Y29         FDRE                                         r  x_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.418     1.862 r  x_frame_reg[4]/Q
                         net (fo=5, routed)           4.542     6.404    ac/pivot_buffer/write_value[4]
    RAMB36_X2Y8          RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.616     5.167    ac/pivot_buffer/CLK100MHZ
    RAMB36_X2Y8          RAMB36E1                                     r  ac/pivot_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.167    
                         clock uncertainty            0.594     5.761    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.405     6.166    ac/pivot_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.166    
                         arrival time                           6.404    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 x_frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.134ns period=44.267ns})
  Destination:            ac/tail_buffer/queue_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.418ns (8.411%)  route 4.552ns (91.589%))
  Logic Levels:           0  
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.380ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.460     1.460    m_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  m_clk/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441     1.444    rx_mclk_OBUF
    SLICE_X52Y29         FDRE                                         r  x_frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.418     1.862 r  x_frame_reg[5]/Q
                         net (fo=5, routed)           4.552     6.414    ac/tail_buffer/write_value[5]
    RAMB36_X2Y9          RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=682, routed)         1.617     5.168    ac/tail_buffer/CLK100MHZ
    RAMB36_X2Y9          RAMB36E1                                     r  ac/tail_buffer/queue_reg_0/CLKARDCLK
                         clock pessimism              0.000     5.168    
                         clock uncertainty            0.594     5.762    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.405     6.167    ac/tail_buffer/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -6.167    
                         arrival time                           6.414    
  -------------------------------------------------------------------
                         slack                                  0.247    





