/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  reg [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z & in_data[61]);
  assign celloutsig_0_6z = ~celloutsig_0_1z;
  assign celloutsig_1_19z = celloutsig_1_11z[3] | celloutsig_1_5z;
  assign celloutsig_1_18z = ~(celloutsig_1_9z ^ celloutsig_1_4z[1]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z[3] ^ celloutsig_1_2z[1]);
  assign celloutsig_0_9z = celloutsig_0_4z[6:1] & { in_data[13:10], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z } & in_data[37:33];
  assign celloutsig_1_11z = in_data[100:97] & { celloutsig_1_6z[2], celloutsig_1_4z };
  assign celloutsig_0_8z = in_data[62:46] / { 1'h1, in_data[24:13], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[76:51] == in_data[71:46];
  assign celloutsig_0_0z = in_data[12:2] === in_data[48:38];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_6z } === { celloutsig_0_4z[0], celloutsig_0_1z };
  assign celloutsig_1_9z = celloutsig_1_2z >= celloutsig_1_7z;
  assign celloutsig_0_10z = { celloutsig_0_4z[6:4], celloutsig_0_2z, celloutsig_0_1z } < { celloutsig_0_9z[4:0], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z } < { celloutsig_0_8z[14:4], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[128:126] < in_data[126:124];
  assign celloutsig_0_11z = celloutsig_0_4z[0] & ~(celloutsig_0_9z[5]);
  assign celloutsig_1_3z = { in_data[126:104], celloutsig_1_2z } * { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_1z = celloutsig_1_0z ? { in_data[130:121], 1'h1 } : in_data[153:143];
  assign celloutsig_1_6z = celloutsig_1_3z[23] ? { celloutsig_1_2z[2:0], celloutsig_1_0z } : in_data[158:155];
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z } !== { celloutsig_0_14z[3:0], celloutsig_0_15z };
  assign celloutsig_1_4z = ~ in_data[177:175];
  assign celloutsig_1_7z = in_data[169:166] | { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z[4:0], celloutsig_0_1z, celloutsig_0_3z } >> { celloutsig_0_2z[6:1], celloutsig_0_3z };
  assign celloutsig_1_2z = { celloutsig_1_1z[5:4], celloutsig_1_0z, celloutsig_1_0z } <<< celloutsig_1_1z[9:6];
  assign celloutsig_0_15z = { celloutsig_0_9z[4:2], celloutsig_0_14z, celloutsig_0_10z } ~^ { celloutsig_0_8z[13:6], celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_2z = in_data[19:11];
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
