#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Mar 12 18:37:53 2018
# Process ID: 28094
# Log file: /home/vinayak/Desktop/CS220/all_labs/practice_labs/FSM/finite_machine/planAhead_run_1/planAhead.log
# Journal file: /home/vinayak/Desktop/CS220/all_labs/practice_labs/FSM/finite_machine/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/vinayak/Desktop/CS220/all_labs/practice_labs/FSM/finite_machine/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property package_pin "" [get_ports [list  {final_state[3]}]]
startgroup
set_property package_pin L13 [get_ports {Y[1]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {Y[0]}]
endgroup
set_property iostandard LVTTL [get_ports [list {Y[1]} {Y[0]}]]
set_property pulltype PULLUP [get_ports [list {Y[1]} {Y[0]}]]
startgroup
set_property package_pin F12 [get_ports {final_state[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {final_state[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {final_state[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {final_state[3]}]
endgroup
set_property iostandard LVTTL [get_ports [list {final_state[3]} {final_state[2]} {final_state[1]} {final_state[0]}]]
set_property drive 8 [get_ports [list {final_state[3]} {final_state[2]} {final_state[1]} {final_state[0]}]]
save_constraints
