@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2.vhd":230:8:230:9|Found inferred clock Optical_Sensor_Block|PCLK which controls 131 sequential elements including I2C_Core2_APB3_0.I2C_Core2_0.i2c_state_cur[0:16]. This clock has no specified timing constraint which may adversely impact design performance. 
