{"vcs1":{"timestamp_begin":1699293588.707399965, "rt":0.77, "ut":0.42, "st":0.28}}
{"vcselab":{"timestamp_begin":1699293589.573111526, "rt":0.82, "ut":0.55, "st":0.24}}
{"link":{"timestamp_begin":1699293590.450360054, "rt":0.52, "ut":0.18, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699293587.855796973}
{"VCS_COMP_START_TIME": 1699293587.855796973}
{"VCS_COMP_END_TIME": 1699293591.068676102}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338056}}
{"stitch_vcselab": {"peak_mem": 222604}}
