 
cpldfit:  version P.68d                             Xilinx Inc.
                                  Fitter Report
Design Name: RAMCtrl                             Date:  2-25-2017, 12:33PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
66 /144 ( 46%) 457 /720  ( 63%) 301/432 ( 70%)   37 /144 ( 26%) 64 /81  ( 79%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18       45/54       79/90      10/11
FB2           7/18       38/54       81/90       8/10
FB3          10/18       38/54       70/90       6/10
FB4           9/18       36/54       59/90      10/10*
FB5          10/18       38/54       35/90       5/10
FB6           3/18       37/54       52/90       9/10
FB7          13/18       38/54       30/90       9/10
FB8           5/18       31/54       51/90       7/10
             -----       -----       -----      -----    
             66/144     301/432     457/720     64/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'reset' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   34          34    |  I/O              :    59      73
Output        :   24          24    |  GCK/IO           :     1       3
Bidirectional :    4           4    |  GTS/IO           :     3       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     64          64

** Power Data **

There are 66 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RAMCtrl.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ECS' based upon the LOC
   constraint 'P23'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'A<14>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<15>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<8>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ECS'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB1,
   because too many function block product terms are required. Buffering output
   signal DSACK<1> to allow all signals assigned to this function block to be
   placed.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB5,
   because too many function block product terms are required. Buffering output
   signal IO5 to allow all signals assigned to this function block to be placed.
*************************  Summary of Mapped Logic  ************************

** 28 Outputs **

Signal                          Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                            Pts   Inps          No.  Type    Use     Mode Rate State
nRAM_SEL                        22    30    FB1_2   11   I/O     O       STD  FAST 
DSACK<1>                        2     2     FB1_3   12   I/O     O       STD  FAST 
DSACK<0>                        18    20    FB1_5   13   I/O     O       STD  FAST 
BYTE<0>                         4     5     FB1_6   14   I/O     O       STD  FAST 
BYTE<1>                         3     5     FB1_8   15   I/O     O       STD  FAST 
nOE                             16    20    FB1_9   16   I/O     O       STD  FAST 
BYTE<3>                         2     3     FB1_11  17   I/O     O       STD  FAST 
BYTE<2>                         2     5     FB1_12  18   I/O     O       STD  FAST 
D<3>                            10    10    FB1_15  20   I/O     I/O     STD  FAST RESET
ROM_ENABLE                      22    22    FB2_14  8    I/O     O       STD  FAST 
D<2>                            9     10    FB3_6   25   I/O     I/O     STD  FAST RESET
D<0>                            11    10    FB3_9   28   I/O     I/O     STD  FAST RESET
D<1>                            11    10    FB3_11  29   I/O     I/O     STD  FAST RESET
nCS2                            8     16    FB3_12  30   I/O     O       STD  FAST 
nCS1                            8     16    FB3_14  32   I/O     O       STD  FAST 
nWE                             16    20    FB3_15  33   I/O     O       STD  FAST 
STERM                           0     0     FB4_6   90   I/O     O       STD  FAST 
IDE_CS<0>                       3     4     FB4_8   91   I/O     O       STD  FAST RESET
IDE_CS<1>                       3     4     FB4_9   92   I/O     O       STD  FAST RESET
IDE_A<0>                        3     4     FB4_11  93   I/O     O       STD  FAST RESET
IDE_A<2>                        3     4     FB4_12  94   I/O     O       STD  FAST RESET
IDE_A<1>                        3     4     FB4_14  95   I/O     O       STD  FAST RESET
IDE_R                           2     6     FB4_15  96   I/O     O       STD  FAST SET
IDE_W                           21    22    FB4_17  97   I/O     O       STD  FAST SET
IO4                             21    19    FB5_9   40   I/O     O       STD  FAST 
IO5                             1     1     FB5_11  41   I/O     O       STD  FAST 
INT2                            0     0     FB5_12  42   I/O     O       STD  FAST 
CIIN                            0     0     FB5_17  49   I/O     O       STD  FAST 

** 38 Buried Nodes **

Signal                          Total Total Loc     Pwr  Reg Init
Name                            Pts   Inps          Mode State
$OpTx$FX_DC$305                 2     2     FB2_1   STD  
$OpTx$INV$297                   6     6     FB2_2   STD  
IO5_BUFR                        22    23    FB2_4   STD  
$OpTx$INV$521                   25    25    FB2_9   STD  
AUTO_CONFIG_DONE<1>             2     27    FB2_16  STD  RESET
AUTO_CONFIG_DONE<0>             2     26    FB2_18  STD  RESET
$OpTx$FX_DC$302                 2     2     FB3_1   STD  
$OpTx$FX_DC$308                 2     2     FB3_2   STD  
Mtrien_Dout                     2     20    FB3_3   STD  RESET
N35/N35_D2                      1     8     FB3_4   STD  
$OpTx$FX_DC$526                 21    21    FB4_4   STD  
IDE_BASEADR<5>                  2     29    FB5_6   STD  RESET
IDE_BASEADR<4>                  2     29    FB5_13  STD  RESET
IDE_BASEADR<1>                  2     29    FB5_14  STD  RESET
IDE_BASEADR<0>                  2     29    FB5_15  STD  RESET
BASEADR<0>                      2     28    FB5_16  STD  RESET
SHUT_UP<1>                      3     29    FB5_18  STD  RESET
DSACK<1>_BUFR                   24    27    FB6_3   STD  
DSACK_INT<0>/DSACK_INT<0>_TRST  22    32    FB6_14  STD  
$OpTx$INV$298                   6     6     FB6_17  STD  
IDE_ENABLE                      1     4     FB7_6   STD  RESET
IDE_BASEADR<7>                  2     29    FB7_7   STD  RESET
IDE_BASEADR<6>                  2     29    FB7_8   STD  RESET
IDE_BASEADR<3>                  2     29    FB7_9   STD  RESET
IDE_BASEADR<2>                  2     29    FB7_10  STD  RESET
BASEADR_4MB<2>                  2     30    FB7_11  STD  RESET
BASEADR_4MB<0>                  2     29    FB7_12  STD  RESET
BASEADR<2>                      2     28    FB7_13  STD  RESET
BASEADR<1>                      2     28    FB7_14  STD  RESET
IDE_DSACK_D2                    3     4     FB7_15  STD  SET
IDE_DSACK_D1                    3     4     FB7_16  STD  SET
BASEADR_4MB<1>                  3     30    FB7_17  STD  RESET
SHUT_UP<0>                      4     29    FB7_18  STD  RESET
IDE_DSACK_D0                    20    21    FB8_4   STD  SET
ROM_OUT_ENABLE_S                3     4     FB8_12  STD  SET
IDE_DSACK_D3                    3     4     FB8_13  STD  SET
DSACK_16BIT                     6     9     FB8_14  STD  SET
$OpTx$FX_DC$525                 19    19    FB8_17  STD  

** 36 Inputs **

Signal                          Loc     Pin  Pin     Pin     
Name                                    No.  Type    Use     
clk                             FB1_17  22~  GCK/I/O GCK
reset                           FB2_2   99   GSR/I/O GSR/I
nAS                             FB2_5   1    GTS/I/O I
A<25>                           FB2_8   3    GTS/I/O I
SIZ<1>                          FB2_9   4    GTS/I/O I
SIZ<0>                          FB2_11  6    I/O     I
nDS                             FB2_15  9    I/O     I
RW                              FB2_17  10   I/O     I
A<31>                           FB4_2   87   I/O     I
A<30>                           FB4_5   89   I/O     I
IDE_WAIT                        FB5_8   39   I/O     I
A<18>                           FB6_2   74   I/O     I
A<23>                           FB6_5   76   I/O     I
A<22>                           FB6_6   77   I/O     I
A<21>                           FB6_8   78   I/O     I
A<26>                           FB6_9   79   I/O     I
A<24>                           FB6_12  81   I/O     I
A<29>                           FB6_14  82   I/O     I
A<27>                           FB6_15  85   I/O     I
A<28>                           FB6_17  86   I/O     I
A<2>                            FB7_2   50   I/O     I
A<1>                            FB7_5   52   I/O     I
A<0>                            FB7_6   53   I/O     I
A<5>                            FB7_8   54   I/O     I
A<4>                            FB7_9   55   I/O     I
A<3>                            FB7_11  56   I/O     I
A<19>                           FB7_14  59   I/O     I
A<6>                            FB7_15  60   I/O     I
A<11>                           FB7_17  61   I/O     I
A<10>                           FB8_2   63   I/O     I
A<9>                            FB8_5   64   I/O     I
A<13>                           FB8_8   66   I/O     I
A<12>                           FB8_9   67   I/O     I
A<16>                           FB8_11  68   I/O     I
A<17>                           FB8_14  71   I/O     I
A<20>                           FB8_15  72   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               45/9
Number of signals used by logic mapping into function block:  45
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
nRAM_SEL             22      17<-   0   0     FB1_2   11    I/O     O
DSACK<1>              2       0   \/3   0     FB1_3   12    I/O     O
(unused)              0       0   \/5   0     FB1_4         (b)     (b)
DSACK<0>             18      13<-   0   0     FB1_5   13    I/O     O
BYTE<0>               4       4<- /\5   0     FB1_6   14    I/O     O
(unused)              0       0   /\4   1     FB1_7         (b)     (b)
BYTE<1>               3       0   \/2   0     FB1_8   15    I/O     O
nOE                  16      11<-   0   0     FB1_9   16    I/O     O
(unused)              0       0   /\5   0     FB1_10        (b)     (b)
BYTE<3>               2       1<- /\4   0     FB1_11  17    I/O     O
BYTE<2>               2       0   /\1   2     FB1_12  18    I/O     O
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0   \/5   0     FB1_14  19    I/O     (b)
D<3>                 10       5<-   0   0     FB1_15  20    I/O     I/O
(unused)              0       0   \/2   3     FB1_16        (b)     (b)
(unused)              0       0   \/5   0     FB1_17  22    GCK/I/O GCK
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$297        16: A<25>             31: BASEADR_4MB<0> 
  2: $OpTx$INV$298        17: A<26>             32: BASEADR_4MB<1> 
  3: AUTO_CONFIG_DONE<0>  18: A<27>             33: BASEADR_4MB<2> 
  4: AUTO_CONFIG_DONE<1>  19: A<28>             34: D<3> 
  5: A<0>                 20: A<29>             35: DSACK<1>_BUFR 
  6: A<16>                21: A<2>              36: DSACK_INT<0>/DSACK_INT<0>_TRST 
  7: A<17>                22: A<30>             37: IDE_BASEADR<3> 
  8: A<18>                23: A<31>             38: IDE_BASEADR<4> 
  9: A<19>                24: A<3>              39: Mtrien_Dout 
 10: A<1>                 25: A<4>              40: RW 
 11: A<20>                26: A<5>              41: SHUT_UP<0> 
 12: A<21>                27: A<6>              42: SHUT_UP<1> 
 13: A<22>                28: BASEADR<0>        43: SIZ<0> 
 14: A<23>                29: BASEADR<1>        44: SIZ<1> 
 15: A<24>                30: BASEADR<2>        45: nAS 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
nRAM_SEL             XXXX.XXXX.XXXXXXXXXX.XX....XXXXXX...XX..XX........ 30
DSACK<1>             ..................................XX.............. 2
DSACK<0>             ...........XXXXXXXXX.XX....XXXXXX..X....X...X..... 20
BYTE<0>              ....X....X.............................X..XX...... 5
BYTE<1>              ....X....X.............................X..XX...... 5
nOE                  ...........XXXXXXXXX.XX....XXXXXX......XX...X..... 20
BYTE<3>              ....X....X.............................X.......... 3
BYTE<2>              ....X....X.............................X..XX...... 5
D<3>                 ..XX.....X..........X..XXXX......X....X........... 10
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               38/16
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$FX_DC$305       2       0   \/3   0     FB2_1         (b)     (b)
$OpTx$INV$297         6       3<- \/2   0     FB2_2   99    GSR/I/O GSR/I
(unused)              0       0   \/5   0     FB2_3         (b)     (b)
IO5_BUFR             22      17<-   0   0     FB2_4         (b)     (b)
(unused)              0       0   /\5   0     FB2_5   1     GTS/I/O I
(unused)              0       0   /\5   0     FB2_6   2     GTS/I/O (b)
(unused)              0       0   \/5   0     FB2_7         (b)     (b)
(unused)              0       0   \/5   0     FB2_8   3     GTS/I/O I
$OpTx$INV$521        25      20<-   0   0     FB2_9   4     GTS/I/O I
(unused)              0       0   /\5   0     FB2_10        (b)     (b)
(unused)              0       0   /\5   0     FB2_11  6     I/O     I
(unused)              0       0   \/5   0     FB2_12  7     I/O     (b)
(unused)              0       0   \/5   0     FB2_13        (b)     (b)
ROM_ENABLE           22      17<-   0   0     FB2_14  8     I/O     O
(unused)              0       0   /\5   0     FB2_15  9     I/O     I
AUTO_CONFIG_DONE<1>   2       0   /\2   1     FB2_16        (b)     (b)
(unused)              0       0     0   5     FB2_17  10    I/O     I
AUTO_CONFIG_DONE<0>   2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$298        14: A<24>             27: IDE_BASEADR<1> 
  2: AUTO_CONFIG_DONE<0>  15: A<25>             28: IDE_BASEADR<2> 
  3: AUTO_CONFIG_DONE<1>  16: A<26>             29: IDE_BASEADR<3> 
  4: A<0>                 17: A<27>             30: IDE_BASEADR<4> 
  5: A<16>                18: A<28>             31: IDE_BASEADR<5> 
  6: A<17>                19: A<29>             32: IDE_BASEADR<6> 
  7: A<18>                20: A<30>             33: IDE_BASEADR<7> 
  8: A<19>                21: A<31>             34: IDE_ENABLE 
  9: A<1>                 22: A<3>              35: RW 
 10: A<20>                23: A<4>              36: SHUT_UP<1> 
 11: A<21>                24: A<5>              37: nAS 
 12: A<22>                25: A<6>              38: nDS 
 13: A<23>                26: IDE_BASEADR<0>   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$FX_DC$305      .........X...................X.......... 2
$OpTx$INV$297        ..........XXX.................XXX....... 6
IO5_BUFR             X......X.XXXXXXXXXXXXX......XXXXXX.XX... 23
$OpTx$INV$521        ....XXXX.XXXXXXXXXXXX....XXXXXXXX..X.... 25
ROM_ENABLE           X......X.XXXXXXXXXXXX.......XXXXXX.XX... 22
AUTO_CONFIG_DONE<1>  .XXXXXXXXXXXXXXXXXXXXXXXX.........X.XX.. 27
AUTO_CONFIG_DONE<0>  .X.XXXXXXXXXXXXXXXXXXXXXX.........X.XX.. 26
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               38/16
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$FX_DC$302       2       0     0   3     FB3_1         (b)     (b)
$OpTx$FX_DC$308       2       0     0   3     FB3_2   23    GCK/I/O (b)
Mtrien_Dout           2       0     0   3     FB3_3         (b)     (b)
N35/N35_D2            1       0     0   4     FB3_4         (b)     (b)
(unused)              0       0   \/4   1     FB3_5   24    I/O     (b)
D<2>                  9       4<-   0   0     FB3_6   25    I/O     I/O
(unused)              0       0   \/1   4     FB3_7         (b)     (b)
(unused)              0       0   \/5   0     FB3_8   27    GCK/I/O (b)
D<0>                 11       6<-   0   0     FB3_9   28    I/O     I/O
(unused)              0       0   \/5   0     FB3_10        (b)     (b)
D<1>                 11       6<-   0   0     FB3_11  29    I/O     I/O
nCS2                  8       4<- /\1   0     FB3_12  30    I/O     O
(unused)              0       0   /\4   1     FB3_13        (b)     (b)
nCS1                  8       3<-   0   0     FB3_14  32    I/O     O
nWE                  16      14<- /\3   0     FB3_15  33    I/O     O
(unused)              0       0   /\5   0     FB3_16        (b)     (b)
(unused)              0       0   /\5   0     FB3_17  34    I/O     (b)
(unused)              0       0   /\4   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_DONE<0>  14: A<26>             27: BASEADR<2> 
  2: AUTO_CONFIG_DONE<1>  15: A<27>             28: BASEADR_4MB<0> 
  3: A<16>                16: A<28>             29: BASEADR_4MB<1> 
  4: A<17>                17: A<29>             30: BASEADR_4MB<2> 
  5: A<18>                18: A<2>              31: D<0> 
  6: A<19>                19: A<30>             32: D<1> 
  7: A<1>                 20: A<31>             33: D<2> 
  8: A<20>                21: A<3>              34: IDE_BASEADR<3> 
  9: A<21>                22: A<4>              35: Mtrien_Dout 
 10: A<22>                23: A<5>              36: RW 
 11: A<23>                24: A<6>              37: SHUT_UP<0> 
 12: A<24>                25: BASEADR<0>        38: nAS 
 13: A<25>                26: BASEADR<1>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$FX_DC$302      .....X...........................X...... 2
$OpTx$FX_DC$308      ..........X..................X.......... 2
Mtrien_Dout          XXXXXX.XXXXXXXXXX.XX...............X.X.. 20
N35/N35_D2           ...........XXXXXX.XX.................... 8
D<2>                 XX....X..........X..XXXX........X.X..... 10
D<0>                 XX....X..........X..XXXX......X...X..... 10
D<1>                 XX....X..........X..XXXX.......X..X..... 10
nCS2                 ........XXXXXXXXX.XX.......XXX......XX.. 16
nCS1                 ........XXXXXXXXX.XX....XXX.........XX.. 16
nWE                  ........XXXXXXXXX.XX....XXXXXX.....XXX.. 20
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               36/18
Number of signals used by logic mapping into function block:  36
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\4   1     FB4_1         (b)     (b)
(unused)              0       0   \/5   0     FB4_2   87    I/O     I
(unused)              0       0   \/5   0     FB4_3         (b)     (b)
$OpTx$FX_DC$526      21      16<-   0   0     FB4_4         (b)     (b)
(unused)              0       0   /\5   0     FB4_5   89    I/O     I
STERM                 0       0   /\1   4     FB4_6   90    I/O     O
(unused)              0       0     0   5     FB4_7         (b)     
IDE_CS<0>             3       0     0   2     FB4_8   91    I/O     O
IDE_CS<1>             3       0     0   2     FB4_9   92    I/O     O
(unused)              0       0     0   5     FB4_10        (b)     
IDE_A<0>              3       0     0   2     FB4_11  93    I/O     O
IDE_A<2>              3       0     0   2     FB4_12  94    I/O     O
(unused)              0       0     0   5     FB4_13        (b)     
IDE_A<1>              3       0     0   2     FB4_14  95    I/O     O
IDE_R                 2       0   \/2   1     FB4_15  96    I/O     O
(unused)              0       0   \/5   0     FB4_16        (b)     (b)
IDE_W                21      16<-   0   0     FB4_17  97    I/O     O
(unused)              0       0   /\5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$525   13: A<22>             25: IDE_BASEADR<6> 
  2: $OpTx$INV$521     14: A<23>             26: IDE_BASEADR<7> 
  3: A<10>             15: A<9>              27: IDE_CS<0> 
  4: A<11>             16: IDE_A<0>          28: IDE_CS<1> 
  5: A<12>             17: IDE_A<1>          29: IDE_ENABLE 
  6: A<13>             18: IDE_A<2>          30: IDE_R 
  7: A<16>             19: IDE_BASEADR<0>    31: IDE_W 
  8: A<17>             20: IDE_BASEADR<1>    32: N35/N35_D2 
  9: A<18>             21: IDE_BASEADR<2>    33: RW 
 10: A<19>             22: IDE_BASEADR<3>    34: SHUT_UP<1> 
 11: A<20>             23: IDE_BASEADR<4>    35: nAS 
 12: A<21>             24: IDE_BASEADR<5>    36: reset 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$FX_DC$526      ......XXXXXXXX....XXXXXXXX..X..XXX.X.... 21
STERM                ........................................ 0
IDE_CS<0>            X...X.....................X.......X..... 4
IDE_CS<1>            X....X.....................X......X..... 4
IDE_A<0>             X.............XX..................X..... 4
IDE_A<2>             X..X.............X................X..... 4
IDE_A<1>             X.X.............X.................X..... 4
IDE_R                .X..........................XX..X.XX.... 6
IDE_W                ......XXXXXXXX....XXXXXXXX....XXXXXX.... 22
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               38/16
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
(unused)              0       0     0   5     FB5_2   35    I/O     
(unused)              0       0     0   5     FB5_3         (b)     
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   36    I/O     
IDE_BASEADR<5>        2       0     0   3     FB5_6   37    I/O     (b)
(unused)              0       0   \/5   0     FB5_7         (b)     (b)
(unused)              0       0   \/5   0     FB5_8   39    I/O     I
IO4                  21      16<-   0   0     FB5_9   40    I/O     O
(unused)              0       0   /\5   0     FB5_10        (b)     (b)
IO5                   1       0   /\1   3     FB5_11  41    I/O     O
INT2                  0       0     0   5     FB5_12  42    I/O     O
IDE_BASEADR<4>        2       0     0   3     FB5_13        (b)     (b)
IDE_BASEADR<1>        2       0     0   3     FB5_14  43    I/O     (b)
IDE_BASEADR<0>        2       0     0   3     FB5_15  46    I/O     (b)
BASEADR<0>            2       0     0   3     FB5_16        (b)     (b)
CIIN                  0       0     0   5     FB5_17  49    I/O     O
SHUT_UP<1>            3       0     0   2     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$297        14: A<23>             27: A<6> 
  2: $OpTx$INV$298        15: A<24>             28: IDE_BASEADR<3> 
  3: AUTO_CONFIG_DONE<0>  16: A<25>             29: IDE_BASEADR<4> 
  4: AUTO_CONFIG_DONE<1>  17: A<26>             30: IDE_ENABLE 
  5: A<0>                 18: A<27>             31: IO5_BUFR 
  6: A<16>                19: A<28>             32: D<1>.PIN 
  7: A<17>                20: A<29>             33: D<0>.PIN 
  8: A<18>                21: A<2>              34: ROM_OUT_ENABLE_S 
  9: A<19>                22: A<30>             35: RW 
 10: A<1>                 23: A<31>             36: SHUT_UP<1> 
 11: A<20>                24: A<3>              37: nAS 
 12: A<21>                25: A<4>              38: nDS 
 13: A<22>                26: A<5>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_BASEADR<5>       ..XXXXXXXXXXXXXXXXXXXXXXXXX....X..X.XX.. 29
IO4                  XX......X.X...XXXXXXXXX....XXX...X.XX... 19
IO5                  ..............................X......... 1
INT2                 ........................................ 0
IDE_BASEADR<4>       ..XXXXXXXXXXXXXXXXXXXXXXXXX.....X.X.XX.. 29
IDE_BASEADR<1>       ..XXXXXXXXXXXXXXXXXXXXXXXXX....X..X.XX.. 29
IDE_BASEADR<0>       ..XXXXXXXXXXXXXXXXXXXXXXXXX.....X.X.XX.. 29
BASEADR<0>           ..X.XXXXXXXXXXXXXXXXXXXXXXX....X..X.XX.. 28
CIIN                 ........................................ 0
SHUT_UP<1>           ..XXXXXXXXXXXXXXXXXXXXXXXXX.......XXXX.. 29
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               37/17
Number of signals used by logic mapping into function block:  37
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB6_1         (b)     (b)
(unused)              0       0   \/5   0     FB6_2   74    I/O     I
DSACK<1>_BUFR        24      19<-   0   0     FB6_3         (b)     (b)
(unused)              0       0   /\5   0     FB6_4         (b)     (b)
(unused)              0       0   /\4   1     FB6_5   76    I/O     I
(unused)              0       0     0   5     FB6_6   77    I/O     I
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     I
(unused)              0       0     0   5     FB6_9   79    I/O     I
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0     0   5     FB6_11  80    I/O     
(unused)              0       0   \/2   3     FB6_12  81    I/O     I
(unused)              0       0   \/5   0     FB6_13        (b)     (b)
DSACK_INT<0>/DSACK_INT<0>_TRST
                     22      17<-   0   0     FB6_14  82    I/O     I
(unused)              0       0   /\5   0     FB6_15  85    I/O     I
(unused)              0       0   /\5   0     FB6_16        (b)     (b)
$OpTx$INV$298         6       1<-   0   0     FB6_17  86    I/O     I
(unused)              0       0   /\1   4     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$302      14: A<23>             26: BASEADR_4MB<0> 
  2: $OpTx$FX_DC$305      15: A<24>             27: BASEADR_4MB<1> 
  3: $OpTx$FX_DC$308      16: A<25>             28: DSACK_16BIT 
  4: $OpTx$INV$298        17: A<26>             29: IDE_BASEADR<0> 
  5: AUTO_CONFIG_DONE<0>  18: A<27>             30: IDE_BASEADR<1> 
  6: AUTO_CONFIG_DONE<1>  19: A<28>             31: IDE_BASEADR<2> 
  7: A<16>                20: A<29>             32: IDE_BASEADR<5> 
  8: A<17>                21: A<30>             33: IDE_BASEADR<6> 
  9: A<18>                22: A<31>             34: IDE_BASEADR<7> 
 10: A<19>                23: BASEADR<0>        35: SHUT_UP<0> 
 11: A<20>                24: BASEADR<1>        36: SHUT_UP<1> 
 12: A<21>                25: BASEADR<2>        37: nAS 
 13: A<22>               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DSACK<1>_BUFR        ..X.XXXXXXXXXXXXXXXXXXXXXXXX......X.X... 27
DSACK_INT<0>/DSACK_INT<0>_TRST 
                     XXXXXXXXXXXXXXXXXXXXXXXXXXX....XXXXX.... 32
$OpTx$INV$298        ......XXX...................XXX......... 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               38/16
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
(unused)              0       0     0   5     FB7_2   50    I/O     I
(unused)              0       0     0   5     FB7_3         (b)     
(unused)              0       0     0   5     FB7_4         (b)     
(unused)              0       0     0   5     FB7_5   52    I/O     I
IDE_ENABLE            1       0     0   4     FB7_6   53    I/O     I
IDE_BASEADR<7>        2       0     0   3     FB7_7         (b)     (b)
IDE_BASEADR<6>        2       0     0   3     FB7_8   54    I/O     I
IDE_BASEADR<3>        2       0     0   3     FB7_9   55    I/O     I
IDE_BASEADR<2>        2       0     0   3     FB7_10        (b)     (b)
BASEADR_4MB<2>        2       0     0   3     FB7_11  56    I/O     I
BASEADR_4MB<0>        2       0     0   3     FB7_12  58    I/O     (b)
BASEADR<2>            2       0     0   3     FB7_13        (b)     (b)
BASEADR<1>            2       0     0   3     FB7_14  59    I/O     I
IDE_DSACK_D2          3       0     0   2     FB7_15  60    I/O     I
IDE_DSACK_D1          3       0     0   2     FB7_16        (b)     (b)
BASEADR_4MB<1>        3       0     0   2     FB7_17  61    I/O     I
SHUT_UP<0>            4       0     0   1     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$525      14: A<23>             27: A<6> 
  2: $OpTx$INV$521        15: A<24>             28: IDE_DSACK_D0 
  3: AUTO_CONFIG_DONE<0>  16: A<25>             29: IDE_DSACK_D1 
  4: AUTO_CONFIG_DONE<1>  17: A<26>             30: IDE_DSACK_D2 
  5: A<0>                 18: A<27>             31: IDE_ENABLE 
  6: A<16>                19: A<28>             32: D<3>.PIN 
  7: A<17>                20: A<29>             33: D<2>.PIN 
  8: A<18>                21: A<2>              34: D<1>.PIN 
  9: A<19>                22: A<30>             35: RW 
 10: A<1>                 23: A<31>             36: SHUT_UP<0> 
 11: A<20>                24: A<3>              37: nAS 
 12: A<21>                25: A<4>              38: nDS 
 13: A<22>                26: A<5>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_ENABLE           .X............................X...X.X... 4
IDE_BASEADR<7>       ..XXXXXXXXXXXXXXXXXXXXXXXXX....X..X.XX.. 29
IDE_BASEADR<6>       ..XXXXXXXXXXXXXXXXXXXXXXXXX.....X.X.XX.. 29
IDE_BASEADR<3>       ..XXXXXXXXXXXXXXXXXXXXXXXXX....X..X.XX.. 29
IDE_BASEADR<2>       ..XXXXXXXXXXXXXXXXXXXXXXXXX.....X.X.XX.. 29
BASEADR_4MB<2>       ..X.XXXXXXXXXXXXXXXXXXXXXXX....XXXX.XX.. 30
BASEADR_4MB<0>       ..X.XXXXXXXXXXXXXXXXXXXXXXX....X.XX.XX.. 29
BASEADR<2>           ..X.XXXXXXXXXXXXXXXXXXXXXXX....X..X.XX.. 28
BASEADR<1>           ..X.XXXXXXXXXXXXXXXXXXXXXXX.....X.X.XX.. 28
IDE_DSACK_D2         X...........................XX......X... 4
IDE_DSACK_D1         X..........................XX.......X... 4
BASEADR_4MB<1>       ..X.XXXXXXXXXXXXXXXXXXXXXXX....XXXX.XX.. 30
SHUT_UP<0>           ..X.XXXXXXXXXXXXXXXXXXXXXXX....X..XXXX.. 29
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               31/23
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\4   1     FB8_1         (b)     (b)
(unused)              0       0   \/5   0     FB8_2   63    I/O     I
(unused)              0       0   \/5   0     FB8_3         (b)     (b)
IDE_DSACK_D0         20      15<-   0   0     FB8_4         (b)     (b)
(unused)              0       0   /\5   0     FB8_5   64    I/O     I
(unused)              0       0     0   5     FB8_6   65    I/O     
(unused)              0       0     0   5     FB8_7         (b)     
(unused)              0       0     0   5     FB8_8   66    I/O     I
(unused)              0       0     0   5     FB8_9   67    I/O     I
(unused)              0       0     0   5     FB8_10        (b)     
(unused)              0       0     0   5     FB8_11  68    I/O     I
ROM_OUT_ENABLE_S      3       0     0   2     FB8_12  70    I/O     (b)
IDE_DSACK_D3          3       0     0   2     FB8_13        (b)     (b)
DSACK_16BIT           6       1<-   0   0     FB8_14  71    I/O     I
(unused)              0       0   /\1   4     FB8_15  72    I/O     I
(unused)              0       0   \/5   0     FB8_16        (b)     (b)
$OpTx$FX_DC$525      19      14<-   0   0     FB8_17  73    I/O     (b)
(unused)              0       0   /\5   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$525   12: IDE_BASEADR<0>    22: IDE_DSACK_D2 
  2: $OpTx$FX_DC$526   13: IDE_BASEADR<1>    23: IDE_DSACK_D3 
  3: A<16>             14: IDE_BASEADR<2>    24: IDE_ENABLE 
  4: A<17>             15: IDE_BASEADR<3>    25: IDE_WAIT 
  5: A<18>             16: IDE_BASEADR<4>    26: N35/N35_D2 
  6: A<19>             17: IDE_BASEADR<5>    27: ROM_OUT_ENABLE_S 
  7: A<20>             18: IDE_BASEADR<6>    28: RW 
  8: A<21>             19: IDE_BASEADR<7>    29: SHUT_UP<1> 
  9: A<22>             20: IDE_DSACK_D0      30: nAS 
 10: A<23>             21: IDE_DSACK_D1      31: reset 
 11: DSACK_16BIT      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_DSACK_D0         ..XXXXXXXX.XXXXXXXXX.....X..XXX......... 21
ROM_OUT_ENABLE_S     .X..................X.....X..X.......... 4
IDE_DSACK_D3         X....................XX......X.......... 4
DSACK_16BIT          XX........X.........X.XXX..X.X.......... 9
$OpTx$FX_DC$525      ..XXXXXXXX.XXXXXXXX......X..X.X......... 19
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$302 <= NOT (A(19)
	 XOR 
$OpTx$FX_DC$302 <= NOT (IDE_BASEADR(3));


$OpTx$FX_DC$305 <= NOT (A(20)
	 XOR 
$OpTx$FX_DC$305 <= NOT (IDE_BASEADR(4));


$OpTx$FX_DC$308 <= NOT (A(23)
	 XOR 
$OpTx$FX_DC$308 <= NOT (BASEADR_4MB(2));


$OpTx$FX_DC$525 <= ((NOT reset)
	OR (SHUT_UP(1))
	OR (NOT N35/N35_D2)
	OR (IDE_BASEADR(0) AND NOT A(16))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND A(21))
	OR (EXP60_.EXP)
	OR (NOT IDE_BASEADR(0) AND A(16))
	OR (IDE_BASEADR(4) AND NOT A(20))
	OR (NOT IDE_BASEADR(4) AND A(20))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND A(23))
	OR (IDE_BASEADR(3) AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND A(19)));


$OpTx$FX_DC$526 <= ((SHUT_UP(1))
	OR (IDE_ENABLE)
	OR (EXP43_.EXP)
	OR (IDE_BASEADR(0) AND NOT A(16))
	OR (NOT IDE_BASEADR(0) AND A(16))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (NOT IDE_BASEADR(5) AND A(21))
	OR (INT2_OBUF.EXP)
	OR (IDE_BASEADR(4) AND NOT A(20))
	OR (NOT IDE_BASEADR(4) AND A(20))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND A(23))
	OR (IDE_BASEADR(3) AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND A(19))
	OR (IDE_BASEADR(5) AND NOT A(21)));


$OpTx$INV$297 <= ((NOT IDE_BASEADR(5) AND A(21))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND A(23)));


$OpTx$INV$298 <= ((NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(0) AND NOT A(16))
	OR (NOT IDE_BASEADR(0) AND A(16))
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18)));


$OpTx$INV$521 <= ((SHUT_UP(1))
	OR (EXP27_.EXP)
	OR (IDE_BASEADR(0) AND NOT A(16))
	OR (NOT IDE_BASEADR(0) AND A(16))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (EXP30_.EXP)
	OR (IDE_BASEADR(4) AND NOT A(20))
	OR (NOT IDE_BASEADR(4) AND A(20))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (NOT IDE_BASEADR(7) AND A(23))
	OR (IDE_BASEADR(3) AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND A(19))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND A(21)));

FTCPE_AUTO_CONFIG_DONE0: FTCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_T(0),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(0));
AUTO_CONFIG_DONE_T(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(0) AND A(6));
AUTO_CONFIG_DONE_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT nDS AND NOT RW AND A(23) AND 
	A(22) AND A(21) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND 
	NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	NOT A(18));

FTCPE_AUTO_CONFIG_DONE1: FTCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_T(1),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(1));
AUTO_CONFIG_DONE_T(1) <= (NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(0) AND A(6));
AUTO_CONFIG_DONE_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT nDS AND NOT RW AND A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND 
	NOT A(27) AND NOT A(26) AND NOT A(24) AND NOT A(18));

FDCPE_BASEADR0: FDCPE port map (BASEADR(0),D(1).PIN,clk,'0',NOT reset,BASEADR_CE(0));
BASEADR_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT nDS AND NOT RW AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND A(23) AND A(22) AND 
	A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND 
	NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	NOT A(18));

FDCPE_BASEADR1: FDCPE port map (BASEADR(1),D(2).PIN,clk,NOT reset,'0',BASEADR_CE(1));
BASEADR_CE(1) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT nDS AND NOT RW AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND A(23) AND A(22) AND 
	A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND 
	NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	NOT A(18));

FDCPE_BASEADR2: FDCPE port map (BASEADR(2),D(3).PIN,clk,NOT reset,'0',BASEADR_CE(2));
BASEADR_CE(2) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT nDS AND NOT RW AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND A(23) AND A(22) AND 
	A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND 
	NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	NOT A(18));

FDCPE_BASEADR_4MB0: FDCPE port map (BASEADR_4MB(0),BASEADR_4MB_D(0),clk,NOT reset,'0',BASEADR_4MB_CE(0));
BASEADR_4MB_D(0) <= (NOT D(1).PIN AND NOT D(3).PIN);
BASEADR_4MB_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT nDS AND NOT RW AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND A(23) AND A(22) AND 
	A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND 
	NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	NOT A(18));

FDCPE_BASEADR_4MB1: FDCPE port map (BASEADR_4MB(1),BASEADR_4MB_D(1),clk,'0',NOT reset,BASEADR_4MB_CE(1));
BASEADR_4MB_D(1) <= ((D(1).PIN AND NOT D(2).PIN AND NOT D(3).PIN)
	OR (NOT D(1).PIN AND D(2).PIN AND NOT D(3).PIN));
BASEADR_4MB_CE(1) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT nDS AND NOT RW AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND A(23) AND A(22) AND 
	A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND 
	NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	NOT A(18));

FDCPE_BASEADR_4MB2: FDCPE port map (BASEADR_4MB(2),BASEADR_4MB_D(2),clk,NOT reset,'0',BASEADR_4MB_CE(2));
BASEADR_4MB_D(2) <= (D(1).PIN AND D(2).PIN AND NOT D(3).PIN);
BASEADR_4MB_CE(2) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT nDS AND NOT RW AND NOT A(1) AND 
	A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND A(23) AND A(22) AND 
	A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND 
	NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	NOT A(18));


BYTE(0) <= ((NOT RW AND NOT A(1) AND SIZ(1) AND NOT SIZ(0))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(1) AND SIZ(0))
	OR (NOT RW AND NOT A(1) AND SIZ(0) AND NOT A(0))
	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));


BYTE(1) <= ((NOT RW AND A(1) AND A(0))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(1) AND SIZ(0))
	OR (NOT RW AND NOT A(1) AND SIZ(1) AND NOT SIZ(0) AND NOT A(0)));


BYTE(2) <= ((NOT RW AND A(1))
	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));


BYTE(3) <= ((NOT RW AND A(0))
	OR (NOT RW AND A(1)));


CIIN_I <= '0';
CIIN <= CIIN_I when CIIN_OE = '1' else 'Z';
CIIN_OE <= '0';

FDCPE_D0: FDCPE port map (D_I(0),D(0),clk,'0','0');
D(0) <= ((EXP35_.EXP)
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	A(5) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(3) AND 
	NOT A(5) AND A(4) AND NOT A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND 
	A(5) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT D(0) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND NOT A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(2))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	A(3) AND NOT A(5) AND A(4) AND NOT A(6)));
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= NOT Mtrien_Dout;

FDCPE_D1: FDCPE port map (D_I(1),D(1),clk,'0','0');
D(1) <= ((AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	A(3) AND NOT A(5) AND A(4) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	NOT A(5) AND A(4) AND A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(3) AND 
	NOT A(5) AND A(4) AND A(2) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	A(4) AND NOT A(2) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	NOT A(3) AND A(5) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT D(1) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND 
	NOT A(5) AND NOT A(4) AND NOT A(2))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	NOT A(4) AND A(2) AND NOT A(6)));
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= NOT Mtrien_Dout;

FDCPE_D2: FDCPE port map (D_I(2),D(2),clk,'0','0');
D(2) <= ((AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(3) AND NOT A(5) AND A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(3) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	A(3) AND NOT A(5) AND A(4) AND A(2) AND NOT A(6))
	OR (NOT D(2) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	A(4) AND A(2) AND NOT A(6)));
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
D_OE(2) <= NOT Mtrien_Dout;

FDCPE_D3: FDCPE port map (D_I(3),D(3),clk,'0','0');
D(3) <= ((NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	A(4) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(5) AND A(4) AND A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	A(3) AND NOT A(5) AND A(4) AND NOT A(2) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	NOT A(3) AND A(5) AND NOT A(4) AND A(2) AND NOT A(6))
	OR (NOT D(3) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	NOT A(2) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND A(1) AND NOT A(3) AND NOT A(5) AND 
	NOT A(2) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(3) AND NOT A(5) AND NOT A(4) AND 
	NOT A(2) AND A(6)));
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
D_OE(3) <= NOT Mtrien_Dout;


DSACK_I(0) <= ((nAS)
	OR (_10_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24)));
DSACK(0) <= DSACK_I(0) when DSACK_OE(0) = '1' else 'Z';
DSACK_OE(0) <= DSACK_INT(0)/DSACK_INT(0)_TRST;


DSACK(1)_BUFR <= ((nAS)
	OR (EXP51_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	DSACK_16BIT AND A(22) AND A(21) AND NOT A(31) AND A(17) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	$OpTx$FX_DC$308)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	DSACK_16BIT AND A(22) AND A(21) AND NOT A(31) AND A(16) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	$OpTx$FX_DC$308)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	DSACK_16BIT AND A(22) AND A(21) AND NOT A(31) AND NOT A(19) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	$OpTx$FX_DC$308)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	DSACK_16BIT AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND 
	NOT A(25) AND A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	$OpTx$FX_DC$308)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	DSACK_16BIT AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND 
	NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND A(18) AND 
	$OpTx$FX_DC$308)
	OR (EXP54_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND DSACK_16BIT AND NOT A(23) AND A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND DSACK_16BIT AND A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND DSACK_16BIT AND A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND DSACK_16BIT AND NOT A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND DSACK_16BIT AND A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	DSACK_16BIT AND NOT A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND 
	NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND $OpTx$FX_DC$308)
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	DSACK_16BIT AND A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND 
	NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND $OpTx$FX_DC$308)
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	DSACK_16BIT AND NOT A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND 
	NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND $OpTx$FX_DC$308)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	DSACK_16BIT AND NOT A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	$OpTx$FX_DC$308));


DSACK_I(1) <= DSACK(1)_BUFR;
DSACK(1) <= DSACK_I(1) when DSACK_OE(1) = '1' else 'Z';
DSACK_OE(1) <= DSACK_INT(0)/DSACK_INT(0)_TRST;

FDCPE_DSACK_16BIT: FDCPE port map (DSACK_16BIT,DSACK_16BIT_D,clk,'0',nAS);
DSACK_16BIT_D <= ((NOT RW AND DSACK_16BIT AND NOT IDE_ENABLE)
	OR (DSACK_16BIT AND $OpTx$FX_DC$525)
	OR (IDE_DSACK_D3 AND NOT $OpTx$FX_DC$526)
	OR (DSACK_16BIT AND IDE_ENABLE AND NOT IDE_WAIT)
	OR (IDE_DSACK_D1 AND IDE_ENABLE AND IDE_WAIT AND 
	NOT $OpTx$FX_DC$525));


DSACK_INT(0)/DSACK_INT(0)_TRST <= ((EXP55_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (EXP58_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(23) AND A(22) AND A(21) AND 
	NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND 
	NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND NOT A(18))
	OR (NOT AUTO_CONFIG_DONE(1) AND A(23) AND A(22) AND A(21) AND 
	NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND 
	NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND NOT A(18))
	OR (NOT SHUT_UP(1) AND IDE_BASEADR(5) AND IDE_BASEADR(6) AND 
	IDE_BASEADR(7) AND A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	$OpTx$FX_DC$302 AND $OpTx$FX_DC$305 AND NOT $OpTx$INV$298)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND 
	NOT A(27) AND NOT A(26) AND NOT A(24) AND $OpTx$FX_DC$308)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND 
	NOT A(27) AND NOT A(26) AND NOT A(24) AND $OpTx$FX_DC$308)
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND 
	NOT A(27) AND NOT A(26) AND NOT A(24) AND $OpTx$FX_DC$308)
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND 
	NOT A(27) AND NOT A(26) AND NOT A(24) AND $OpTx$FX_DC$308)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24)));







































































































FDCPE_IDE_A0: FDCPE port map (IDE_A(0),IDE_A_D(0),clk,'0',nAS);
IDE_A_D(0) <= ((A(9) AND NOT $OpTx$FX_DC$525)
	OR (IDE_A(0) AND $OpTx$FX_DC$525));

FDCPE_IDE_A1: FDCPE port map (IDE_A(1),IDE_A_D(1),clk,'0',nAS);
IDE_A_D(1) <= ((A(10) AND NOT $OpTx$FX_DC$525)
	OR (IDE_A(1) AND $OpTx$FX_DC$525));

FDCPE_IDE_A2: FDCPE port map (IDE_A(2),IDE_A_D(2),clk,'0',nAS);
IDE_A_D(2) <= ((A(11) AND NOT $OpTx$FX_DC$525)
	OR (IDE_A(2) AND $OpTx$FX_DC$525));

FDCPE_IDE_BASEADR0: FDCPE port map (IDE_BASEADR(0),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(0));
IDE_BASEADR_CE(0) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT nDS AND NOT RW AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND 
	A(23) AND A(22) AND A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND 
	NOT A(26) AND NOT A(24) AND NOT A(18));

FDCPE_IDE_BASEADR1: FDCPE port map (IDE_BASEADR(1),D(1).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(1));
IDE_BASEADR_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT nDS AND NOT RW AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND 
	A(23) AND A(22) AND A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND 
	NOT A(26) AND NOT A(24) AND NOT A(18));

FDCPE_IDE_BASEADR2: FDCPE port map (IDE_BASEADR(2),D(2).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(2));
IDE_BASEADR_CE(2) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT nDS AND NOT RW AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND 
	A(23) AND A(22) AND A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND 
	NOT A(26) AND NOT A(24) AND NOT A(18));

FDCPE_IDE_BASEADR3: FDCPE port map (IDE_BASEADR(3),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(3));
IDE_BASEADR_CE(3) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT nDS AND NOT RW AND A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND 
	A(23) AND A(22) AND A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND 
	NOT A(26) AND NOT A(24) AND NOT A(18));

FDCPE_IDE_BASEADR4: FDCPE port map (IDE_BASEADR(4),D(0).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(4));
IDE_BASEADR_CE(4) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT nDS AND NOT RW AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND 
	A(23) AND A(22) AND A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND 
	NOT A(26) AND NOT A(24) AND NOT A(18));

FDCPE_IDE_BASEADR5: FDCPE port map (IDE_BASEADR(5),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(5));
IDE_BASEADR_CE(5) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT nDS AND NOT RW AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND 
	A(23) AND A(22) AND A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND 
	NOT A(26) AND NOT A(24) AND NOT A(18));

FDCPE_IDE_BASEADR6: FDCPE port map (IDE_BASEADR(6),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(6));
IDE_BASEADR_CE(6) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT nDS AND NOT RW AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND 
	A(23) AND A(22) AND A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND 
	NOT A(26) AND NOT A(24) AND NOT A(18));

FDCPE_IDE_BASEADR7: FDCPE port map (IDE_BASEADR(7),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(7));
IDE_BASEADR_CE(7) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT nDS AND NOT RW AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND NOT A(0) AND 
	A(23) AND A(22) AND A(21) AND A(6) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND 
	NOT A(26) AND NOT A(24) AND NOT A(18));

FDCPE_IDE_CS0: FDCPE port map (IDE_CS(0),IDE_CS_D(0),clk,'0',nAS);
IDE_CS_D(0) <= ((NOT A(12) AND NOT $OpTx$FX_DC$525)
	OR (IDE_CS(0) AND $OpTx$FX_DC$525));

FDCPE_IDE_CS1: FDCPE port map (IDE_CS(1),IDE_CS_D(1),clk,'0',nAS);
IDE_CS_D(1) <= ((NOT A(13) AND NOT $OpTx$FX_DC$525)
	OR (IDE_CS(1) AND $OpTx$FX_DC$525));

FDCPE_IDE_DSACK_D0: FDCPE port map (IDE_DSACK_D0,IDE_DSACK_D0_D,clk,'0',nAS);
IDE_DSACK_D0_D <= ((EXP61_.EXP)
	OR (IDE_BASEADR(2) AND IDE_DSACK_D0 AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND IDE_DSACK_D0 AND A(18))
	OR (NOT IDE_BASEADR(3) AND IDE_DSACK_D0 AND A(19))
	OR (IDE_BASEADR(5) AND IDE_DSACK_D0 AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND IDE_DSACK_D0 AND A(21))
	OR (IDE_BASEADR(0) AND IDE_DSACK_D0 AND NOT A(16))
	OR (NOT IDE_BASEADR(0) AND IDE_DSACK_D0 AND A(16))
	OR (IDE_BASEADR(4) AND IDE_DSACK_D0 AND NOT A(20))
	OR (IDE_BASEADR(7) AND IDE_DSACK_D0 AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND IDE_DSACK_D0 AND A(23))
	OR (NOT reset AND IDE_DSACK_D0)
	OR (SHUT_UP(1) AND IDE_DSACK_D0)
	OR (IDE_DSACK_D0 AND NOT N35/N35_D2)
	OR (IDE_BASEADR(3) AND IDE_DSACK_D0 AND NOT A(19)));

FDCPE_IDE_DSACK_D1: FDCPE port map (IDE_DSACK_D1,IDE_DSACK_D1_D,clk,'0',nAS);
IDE_DSACK_D1_D <= ((IDE_DSACK_D1 AND $OpTx$FX_DC$525)
	OR (IDE_DSACK_D0 AND NOT $OpTx$FX_DC$525));

FDCPE_IDE_DSACK_D2: FDCPE port map (IDE_DSACK_D2,IDE_DSACK_D2_D,clk,'0',nAS);
IDE_DSACK_D2_D <= ((IDE_DSACK_D1 AND NOT $OpTx$FX_DC$525)
	OR (IDE_DSACK_D2 AND $OpTx$FX_DC$525));

FDCPE_IDE_DSACK_D3: FDCPE port map (IDE_DSACK_D3,IDE_DSACK_D3_D,clk,'0',nAS);
IDE_DSACK_D3_D <= ((IDE_DSACK_D2 AND NOT $OpTx$FX_DC$525)
	OR (IDE_DSACK_D3 AND $OpTx$FX_DC$525));

FTCPE_IDE_ENABLE: FTCPE port map (IDE_ENABLE,IDE_ENABLE_T,clk,NOT reset,'0');
IDE_ENABLE_T <= (NOT nAS AND NOT RW AND NOT IDE_ENABLE AND NOT $OpTx$INV$521);

FTCPE_IDE_R: FTCPE port map (IDE_R,IDE_R_T,clk,'0',nAS);
IDE_R_T <= (reset AND RW AND IDE_ENABLE AND IDE_R AND 
	NOT $OpTx$INV$521);

FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,clk,'0',nAS);
IDE_W_D <= ((IDE_R_OBUF.EXP)
	OR (IDE_BASEADR(2) AND IDE_W AND NOT A(18))
	OR (IDE_BASEADR(3) AND NOT A(19) AND IDE_W)
	OR (NOT IDE_BASEADR(3) AND A(19) AND IDE_W)
	OR (IDE_BASEADR(5) AND NOT A(21) AND IDE_W)
	OR (NOT IDE_BASEADR(5) AND A(21) AND IDE_W)
	OR (EXP42_.EXP)
	OR (IDE_BASEADR(0) AND NOT A(16) AND IDE_W)
	OR (NOT IDE_BASEADR(0) AND A(16) AND IDE_W)
	OR (NOT IDE_BASEADR(2) AND IDE_W AND A(18))
	OR (IDE_BASEADR(7) AND NOT A(23) AND IDE_W)
	OR (NOT IDE_BASEADR(7) AND A(23) AND IDE_W)
	OR (NOT reset AND IDE_W)
	OR (RW AND IDE_W)
	OR (SHUT_UP(1) AND IDE_W)
	OR (IDE_W AND NOT N35/N35_D2));


INT2 <= '1';


IO4 <= ((EXP48_.EXP)
	OR (SHUT_UP(1) AND A(2))
	OR (A(2) AND A(31))
	OR (A(2) AND A(29))
	OR (A(2) AND A(27))
	OR (A(2) AND $OpTx$INV$297)
	OR (_11_.EXP)
	OR (nAS AND A(2))
	OR (IDE_ENABLE AND A(2))
	OR (A(2) AND $OpTx$INV$298)
	OR (IDE_BASEADR(3) AND A(2) AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND A(2) AND A(19))
	OR (A(2) AND A(28))
	OR (A(2) AND A(30))
	OR (A(2) AND A(25))
	OR (A(2) AND A(26))
	OR (A(2) AND A(24)));


IO5 <= IO5_BUFR;


IO5_BUFR <= NOT ((($OpTx$INV$297.EXP)
	OR (SHUT_UP(1) AND NOT A(3))
	OR (NOT A(3) AND A(31))
	OR (NOT A(3) AND A(29))
	OR (NOT A(3) AND A(27))
	OR (NOT A(3) AND $OpTx$INV$298)
	OR (EXP26_.EXP)
	OR (nAS AND NOT A(3))
	OR (IDE_ENABLE AND NOT A(3))
	OR (IDE_BASEADR(3) AND NOT A(3) AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND NOT A(3) AND A(19))
	OR (IDE_BASEADR(4) AND NOT A(3) AND NOT A(20))
	OR (NOT A(3) AND A(28))
	OR (NOT A(3) AND A(30))
	OR (NOT A(3) AND A(25))
	OR (NOT A(3) AND A(26))
	OR (NOT A(3) AND A(24))));

FDCPE_Mtrien_Dout: FDCPE port map (Mtrien_Dout,Mtrien_Dout_D,clk,'0',NOT reset);
Mtrien_Dout_D <= ((NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND RW AND A(23) AND A(22) AND 
	A(21) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND NOT A(18))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND RW AND A(23) AND A(22) AND 
	A(21) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND NOT A(18)));


N35/N35_D2 <= (NOT A(31) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND 
	NOT A(26) AND NOT A(24));


ROM_ENABLE <= ((A(28))
	OR (A(30))
	OR (A(25))
	OR (A(26))
	OR (A(24))
	OR (SHUT_UP(1))
	OR (A(31))
	OR (A(29))
	OR (A(27))
	OR ($OpTx$INV$298)
	OR (EXP31_.EXP)
	OR (nAS)
	OR (IDE_ENABLE)
	OR (AUTO_CONFIG_DONE(1).EXP)
	OR (IDE_BASEADR(3) AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND A(19))
	OR (IDE_BASEADR(4) AND NOT A(20)));

FDCPE_ROM_OUT_ENABLE_S: FDCPE port map (ROM_OUT_ENABLE_S,ROM_OUT_ENABLE_S_D,clk,'0',nAS);
ROM_OUT_ENABLE_S_D <= ((IDE_DSACK_D1 AND NOT $OpTx$FX_DC$526)
	OR (ROM_OUT_ENABLE_S AND $OpTx$FX_DC$526));

FTCPE_SHUT_UP0: FTCPE port map (SHUT_UP(0),SHUT_UP_T(0),clk,'0',NOT reset,SHUT_UP_CE(0));
SHUT_UP_T(0) <= ((NOT SHUT_UP(0) AND D(3).PIN AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(0) AND A(6))
	OR (NOT SHUT_UP(0) AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND A(2) AND 
	NOT A(0) AND A(6))
	OR (SHUT_UP(0) AND NOT D(3).PIN AND NOT A(1) AND A(3) AND NOT A(5) AND 
	NOT A(4) AND NOT A(2) AND NOT A(0) AND A(6)));
SHUT_UP_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT nDS AND NOT RW AND A(23) AND 
	A(22) AND A(21) AND NOT A(31) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(29) AND 
	NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND NOT A(27) AND NOT A(26) AND NOT A(24) AND 
	NOT A(18));

FTCPE_SHUT_UP1: FTCPE port map (SHUT_UP(1),SHUT_UP_T(1),clk,'0',NOT reset,SHUT_UP_CE(1));
SHUT_UP_T(1) <= ((SHUT_UP(1) AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT A(2) AND 
	NOT A(0) AND A(6))
	OR (NOT SHUT_UP(1) AND NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND A(2) AND 
	NOT A(0) AND A(6)));
SHUT_UP_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND 
	NOT nDS AND NOT RW AND A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(17) AND 
	NOT A(16) AND A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND 
	NOT A(27) AND NOT A(26) AND NOT A(24) AND NOT A(18));


STERM <= '1';


nCS1 <= ((NOT SHUT_UP(0) AND NOT nAS AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24)));


nCS2 <= ((NOT SHUT_UP(0) AND NOT nAS AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24)));


nOE <= NOT (((NOT SHUT_UP(0) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (BYTE_3_OBUF.EXP)
	OR (NOT SHUT_UP(0) AND NOT nAS AND RW AND BASEADR(0) AND 
	BASEADR(1) AND BASEADR(2) AND A(23) AND A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND RW AND BASEADR(0) AND 
	NOT BASEADR(1) AND BASEADR(2) AND A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND RW AND NOT BASEADR(0) AND 
	BASEADR(1) AND BASEADR(2) AND A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND RW AND NOT BASEADR(0) AND 
	NOT BASEADR(1) AND BASEADR(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND RW AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))));


nRAM_SEL <= NOT (((EXP23_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND A(23) AND A(22) AND A(21) AND NOT A(31) AND NOT A(29) AND NOT A(28) AND 
	NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(1) AND IDE_BASEADR(3) AND IDE_BASEADR(4) AND 
	NOT A(31) AND A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND A(20) AND 
	NOT A(27) AND NOT A(26) AND NOT A(24) AND NOT $OpTx$INV$298 AND NOT $OpTx$INV$297)
	OR (NOT SHUT_UP(1) AND IDE_BASEADR(3) AND NOT IDE_BASEADR(4) AND 
	NOT A(31) AND A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND 
	NOT A(27) AND NOT A(26) AND NOT A(24) AND NOT $OpTx$INV$298 AND NOT $OpTx$INV$297)
	OR (NOT SHUT_UP(1) AND NOT IDE_BASEADR(3) AND IDE_BASEADR(4) AND 
	NOT A(31) AND NOT A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND A(20) AND 
	NOT A(27) AND NOT A(26) AND NOT A(24) AND NOT $OpTx$INV$298 AND NOT $OpTx$INV$297)
	OR (NOT SHUT_UP(1) AND NOT IDE_BASEADR(3) AND NOT IDE_BASEADR(4) AND 
	NOT A(31) AND NOT A(19) AND NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(20) AND 
	NOT A(27) AND NOT A(26) AND NOT A(24) AND NOT $OpTx$INV$298 AND NOT $OpTx$INV$297)));


nWE <= NOT (((EXP40_.EXP)
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND NOT A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT RW AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND NOT A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT RW AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))
	OR (NOT SHUT_UP(0) AND NOT nAS AND NOT RW AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND A(23) AND A(22) AND NOT A(21) AND NOT A(31) AND 
	NOT A(29) AND NOT A(28) AND NOT A(30) AND NOT A(25) AND NOT A(27) AND NOT A(26) AND NOT A(24))));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 nAS                              51 VCC                           
  2 KPR                              52 A<1>                          
  3 A<25>                            53 A<0>                          
  4 SIZ<1>                           54 A<5>                          
  5 VCC                              55 A<4>                          
  6 SIZ<0>                           56 A<3>                          
  7 KPR                              57 VCC                           
  8 ROM_ENABLE                       58 KPR                           
  9 nDS                              59 A<19>                         
 10 RW                               60 A<6>                          
 11 nRAM_SEL                         61 A<11>                         
 12 DSACK<1>                         62 GND                           
 13 DSACK<0>                         63 A<10>                         
 14 BYTE<0>                          64 A<9>                          
 15 BYTE<1>                          65 KPR                           
 16 nOE                              66 A<13>                         
 17 BYTE<3>                          67 A<12>                         
 18 BYTE<2>                          68 A<16>                         
 19 KPR                              69 GND                           
 20 D<3>                             70 KPR                           
 21 GND                              71 A<17>                         
 22 clk                              72 A<20>                         
 23 KPR                              73 KPR                           
 24 KPR                              74 A<18>                         
 25 D<2>                             75 GND                           
 26 VCC                              76 A<23>                         
 27 KPR                              77 A<22>                         
 28 D<0>                             78 A<21>                         
 29 D<1>                             79 A<26>                         
 30 nCS2                             80 KPR                           
 31 GND                              81 A<24>                         
 32 nCS1                             82 A<29>                         
 33 nWE                              83 TDO                           
 34 KPR                              84 GND                           
 35 KPR                              85 A<27>                         
 36 KPR                              86 A<28>                         
 37 KPR                              87 A<31>                         
 38 VCC                              88 VCC                           
 39 IDE_WAIT                         89 A<30>                         
 40 IO4                              90 STERM                         
 41 IO5                              91 IDE_CS<0>                     
 42 INT2                             92 IDE_CS<1>                     
 43 KPR                              93 IDE_A<0>                      
 44 GND                              94 IDE_A<2>                      
 45 TDI                              95 IDE_A<1>                      
 46 KPR                              96 IDE_R                         
 47 TMS                              97 IDE_W                         
 48 TCK                              98 VCC                           
 49 CIIN                             99 reset                         
 50 A<2>                            100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
