<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: flush.c Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>flush.c</h1><a href="../../d0/d5/i386_2flush_8c.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1990  Microsoft Corporation</span>
00004 <span class="comment"></span>
00005 <span class="comment">Module Name:</span>
00006 <span class="comment"></span>
00007 <span class="comment">    flush.c</span>
00008 <span class="comment"></span>
00009 <span class="comment">Abstract:</span>
00010 <span class="comment"></span>
00011 <span class="comment">    This module implements i386 machine dependent kernel functions to flush</span>
00012 <span class="comment">    the data and instruction caches and to stall processor execution.</span>
00013 <span class="comment"></span>
00014 <span class="comment">Author:</span>
00015 <span class="comment"></span>
00016 <span class="comment">    David N. Cutler (davec) 26-Apr-1990</span>
00017 <span class="comment"></span>
00018 <span class="comment">Environment:</span>
00019 <span class="comment"></span>
00020 <span class="comment">    Kernel mode only.</span>
00021 <span class="comment"></span>
00022 <span class="comment">Revision History:</span>
00023 <span class="comment"></span>
00024 <span class="comment">--*/</span>
00025 
00026 <span class="preprocessor">#include "<a class="code" href="../../d0/d0/ki_8h.html">ki.h</a>"</span>
00027 
00028 
00029 <span class="comment">//</span>
00030 <span class="comment">// Prototypes</span>
00031 <span class="comment">//</span>
00032 
00033 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
00034 <a class="code" href="../../d0/d5/i386_2flush_8c.html#a1">KeInvalidateAllCachesTarget</a> (
00035     IN PKIPI_CONTEXT SignalDone,
00036     IN PVOID Parameter1,
00037     IN PVOID Parameter2,
00038     IN PVOID Parameter3
00039     );
00040 
<a name="l00041"></a><a class="code" href="../../d0/d5/i386_2flush_8c.html#a0">00041</a> <span class="keyword">extern</span> ULONG <a class="code" href="../../d5/d3/i386_8h.html#a21">KeI386CpuType</a>;
00042 
00043 <span class="comment">//  i386 and i486 have transparent caches, so these routines are nooped</span>
00044 <span class="comment">//  out in macros in i386.h.</span>
00045 
00046 <span class="preprocessor">#if 0</span>
00047 <span class="preprocessor"></span>
00048 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
00049 <a class="code" href="../../d3/d5/ppc_2flush_8c.html#a6">KeSweepDcache</a> (
00050     IN BOOLEAN AllProcessors
00051     )
00052 
00053 <span class="comment">/*++</span>
00054 <span class="comment"></span>
00055 <span class="comment">Routine Description:</span>
00056 <span class="comment"></span>
00057 <span class="comment">    This function flushes the data cache on all processors that are currently</span>
00058 <span class="comment">    running threads which are children of the current process or flushes the</span>
00059 <span class="comment">    data cache on all processors in the host configuration.</span>
00060 <span class="comment"></span>
00061 <span class="comment">Arguments:</span>
00062 <span class="comment"></span>
00063 <span class="comment">    AllProcessors - Supplies a boolean value that determines which data</span>
00064 <span class="comment">        caches are flushed.</span>
00065 <span class="comment"></span>
00066 <span class="comment">Return Value:</span>
00067 <span class="comment"></span>
00068 <span class="comment">    None.</span>
00069 <span class="comment"></span>
00070 <span class="comment">--*/</span>
00071 
00072 {
00073 
00074     HalSweepDcache();
00075     <span class="keywordflow">return</span>;
00076 }
00077 
00078 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
00079 <a class="code" href="../../d3/d5/ppc_2flush_8c.html#a7">KeSweepIcache</a> (
00080     IN BOOLEAN AllProcessors
00081     )
00082 
00083 <span class="comment">/*++</span>
00084 <span class="comment"></span>
00085 <span class="comment">Routine Description:</span>
00086 <span class="comment"></span>
00087 <span class="comment">    This function flushes the instruction cache on all processors that are</span>
00088 <span class="comment">    currently running threads which are children of the current process or</span>
00089 <span class="comment">    flushes the instruction cache on all processors in the host configuration.</span>
00090 <span class="comment"></span>
00091 <span class="comment">Arguments:</span>
00092 <span class="comment"></span>
00093 <span class="comment">    AllProcessors - Supplies a boolean value that determines which instruction</span>
00094 <span class="comment">        caches are flushed.</span>
00095 <span class="comment"></span>
00096 <span class="comment">Return Value:</span>
00097 <span class="comment"></span>
00098 <span class="comment">    None.</span>
00099 <span class="comment"></span>
00100 <span class="comment">--*/</span>
00101 
00102 {
00103 
00104     HalSweepIcache();
00105 
00106 <span class="preprocessor">#if defined(R4000)</span>
00107 <span class="preprocessor"></span>
00108     HalSweepDcache();
00109 
00110 <span class="preprocessor">#endif</span>
00111 <span class="preprocessor"></span>
00112     <span class="keywordflow">return</span>;
00113 }
00114 
00115 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
00116 <a class="code" href="../../d3/d5/ppc_2flush_8c.html#a8">KeSweepIcacheRange</a> (
00117     IN BOOLEAN AllProcessors,
00118     IN PVOID BaseAddress,
00119     IN ULONG Length
00120     )
00121 
00122 <span class="comment">/*++</span>
00123 <span class="comment"></span>
00124 <span class="comment">Routine Description:</span>
00125 <span class="comment"></span>
00126 <span class="comment">    This function flushes the an range of virtual addresses from the primary</span>
00127 <span class="comment">    instruction cache on all processors that are currently running threads</span>
00128 <span class="comment">    which are children of the current process or flushes the range of virtual</span>
00129 <span class="comment">    addresses from the primary instruction cache on all processors in the host</span>
00130 <span class="comment">    configuration.</span>
00131 <span class="comment"></span>
00132 <span class="comment">Arguments:</span>
00133 <span class="comment"></span>
00134 <span class="comment">    AllProcessors - Supplies a boolean value that determines which instruction</span>
00135 <span class="comment">        caches are flushed.</span>
00136 <span class="comment"></span>
00137 <span class="comment">    BaseAddress - Supplies a pointer to the base of the range that is flushed.</span>
00138 <span class="comment"></span>
00139 <span class="comment">    Length - Supplies the length of the range that is flushed if the base</span>
00140 <span class="comment">        address is specified.</span>
00141 <span class="comment"></span>
00142 <span class="comment">Return Value:</span>
00143 <span class="comment"></span>
00144 <span class="comment">    None.</span>
00145 <span class="comment"></span>
00146 <span class="comment">--*/</span>
00147 
00148 {
00149 
00150     ULONG <a class="code" href="../../d4/d9/heapdbg_8c.html#a3">Offset</a>;
00151 
00152     <span class="comment">//</span>
00153     <span class="comment">// If the length of the range is greater than the size of the primary</span>
00154     <span class="comment">// instruction cache, then set the length of the flush to the size of</span>
00155     <span class="comment">// the primary instruction cache and set the ase address of zero.</span>
00156     <span class="comment">//</span>
00157     <span class="comment">// N.B. It is assumed that the size of the primary instruction and</span>
00158     <span class="comment">//      data caches are the same.</span>
00159     <span class="comment">//</span>
00160 
00161     <span class="keywordflow">if</span> (Length &gt; PCR-&gt;FirstLevelIcacheSize) {
00162         BaseAddress = (PVOID)0;
00163         Length = PCR-&gt;FirstLevelIcacheSize;
00164     }
00165 
00166     <span class="comment">//</span>
00167     <span class="comment">// Flush the specified range of virtual addresses from the primary</span>
00168     <span class="comment">// instruction cache.</span>
00169     <span class="comment">//</span>
00170 
00171     <a class="code" href="../../d4/d9/heapdbg_8c.html#a3">Offset</a> = (ULONG)BaseAddress &amp; PCR-&gt;DcacheAlignment;
00172     Length = (<a class="code" href="../../d4/d9/heapdbg_8c.html#a3">Offset</a> + Length + PCR-&gt;DcacheAlignment) &amp; ~PCR-&gt;DcacheAlignment;
00173     BaseAddress = (PVOID)((ULONG)BaseAddress &amp; ~PCR-&gt;DcacheAlignment);
00174     HalSweepIcacheRange(BaseAddress, Length);
00175 
00176 <span class="preprocessor">#if defined(R4000)</span>
00177 <span class="preprocessor"></span>
00178     HalSweepDcacheRange(BaseAddress, Length);
00179 
00180 <span class="preprocessor">#endif</span>
00181 <span class="preprocessor"></span>
00182     <span class="keywordflow">return</span>;
00183 }
00184 <span class="preprocessor">#endif</span>
00185 <span class="preprocessor"></span>
00186 BOOLEAN
<a name="l00187"></a><a class="code" href="../../d0/d5/i386_2flush_8c.html#a2">00187</a> <a class="code" href="../../d0/d5/i386_2flush_8c.html#a2">KeInvalidateAllCaches</a> (
00188     IN BOOLEAN AllProcessors
00189     )
00190 <span class="comment">/*++</span>
00191 <span class="comment"></span>
00192 <span class="comment">Routine Description:</span>
00193 <span class="comment"></span>
00194 <span class="comment">    This function writes back and invalidates the cache on all processors</span>
00195 <span class="comment">    that are currently running threads which are children of the current</span>
00196 <span class="comment">    process or on all processors in the host configuration.</span>
00197 <span class="comment"></span>
00198 <span class="comment">Arguments:</span>
00199 <span class="comment"></span>
00200 <span class="comment">    AllProcessors - Supplies a boolean value that determines which data</span>
00201 <span class="comment">        caches are flushed.</span>
00202 <span class="comment"></span>
00203 <span class="comment">Return Value:</span>
00204 <span class="comment"></span>
00205 <span class="comment">    TRUE if the invalidation was done, FALSE otherwise.</span>
00206 <span class="comment"></span>
00207 <span class="comment">--*/</span>
00208 {
00209     PKPRCB Prcb;
00210     <a class="code" href="../../d5/d7/struct__KPROCESS.html">PKPROCESS</a> Process;
00211     KIRQL OldIrql;
00212     KAFFINITY TargetProcessors;
00213 
00214     <span class="comment">//</span>
00215     <span class="comment">// Support for wbinvd on Pentium based platforms is vendor dependent.</span>
00216     <span class="comment">// Check for family first and support on Pentium Pro based platforms</span>
00217     <span class="comment">// onward.</span>
00218     <span class="comment">//</span>
00219 
00220     <span class="keywordflow">if</span> (<a class="code" href="../../d5/d3/i386_8h.html#a21">KeI386CpuType</a> &lt; 6 ) {
00221         <span class="keywordflow">return</span> <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>;
00222     }
00223 
00224 <span class="preprocessor">#ifndef NT_UP</span>
00225 <span class="preprocessor"></span>    <span class="comment">//</span>
00226     <span class="comment">// Compute target set of processors.</span>
00227     <span class="comment">//</span>
00228 
00229     <a class="code" href="../../d0/d0/ki_8h.html#a11">KiLockContextSwap</a>(&amp;OldIrql);
00230     Prcb = <a class="code" href="../../d2/d7/alpha_2kdpcpu_8h.html#a2">KeGetCurrentPrcb</a>();
00231     <span class="keywordflow">if</span> (AllProcessors) {
00232         TargetProcessors = <a class="code" href="../../d4/d9/ke_8h.html#a123">KeActiveProcessors</a>;
00233     } <span class="keywordflow">else</span> {
00234         Process = Prcb-&gt;CurrentThread-&gt;ApcState.Process;
00235         TargetProcessors = Process-&gt;<a class="code" href="../../d5/d7/struct__KPROCESS.html#o3">ActiveProcessors</a>;
00236     }
00237 
00238     TargetProcessors &amp;= ~Prcb-&gt;SetMember;
00239 
00240     <span class="comment">//</span>
00241     <span class="comment">// If any target processors are specified, then send writeback</span>
00242     <span class="comment">// invalidate packet to the target set of processors.</span>
00243     <span class="comment">//</span>
00244 
00245     <span class="keywordflow">if</span> (TargetProcessors != 0) {
00246         KiIpiSendSynchronousPacket(Prcb,
00247                                    TargetProcessors,
00248                                    <a class="code" href="../../d0/d5/i386_2flush_8c.html#a1">KeInvalidateAllCachesTarget</a>,
00249                                    (PVOID)&amp;Prcb-&gt;ReverseStall,
00250                                    <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>,
00251                                    <a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>);
00252 
00253         <a class="code" href="../../d2/d1/xipi_8c.html#a2">KiIpiStallOnPacketTargets</a>(TargetProcessors);
00254     }
00255 
00256     <span class="comment">//</span>
00257     <span class="comment">// All target processors have written back and invalidated caches and</span>
00258     <span class="comment">// are waiting to proceed. Write back invalidate current cache and</span>
00259     <span class="comment">// then continue the execution of target processors.</span>
00260     <span class="comment">//</span>
00261 <span class="preprocessor">#endif</span>
00262 <span class="preprocessor"></span>    _asm {
00263         ;
00264         ; wbinvd
00265         ;
00266 
00267         _emit 0Fh
00268         _emit 09h
00269     }
00270 
00271 <span class="preprocessor">#ifndef NT_UP</span>
00272 <span class="preprocessor"></span>    <span class="comment">//</span>
00273     <span class="comment">// Wait until all target processors have finished and completed packet.</span>
00274     <span class="comment">//</span>
00275 
00276     <span class="keywordflow">if</span> (TargetProcessors != 0) {
00277         Prcb-&gt;ReverseStall += 1;
00278     }
00279 
00280     <span class="comment">//</span>
00281     <span class="comment">// Release the context swap lock.</span>
00282     <span class="comment">//</span>
00283 
00284     <a class="code" href="../../d0/d0/ki_8h.html#a12">KiUnlockContextSwap</a>(OldIrql);
00285 
00286 <span class="preprocessor">#endif</span>
00287 <span class="preprocessor"></span>
00288     <span class="keywordflow">return</span> <a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>;
00289 }
00290 
00291 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
<a name="l00292"></a><a class="code" href="../../d0/d5/i386_2flush_8c.html#a1">00292</a> <a class="code" href="../../d0/d5/i386_2flush_8c.html#a1">KeInvalidateAllCachesTarget</a> (
00293     IN PKIPI_CONTEXT SignalDone,
00294     IN PVOID Proceed,
00295     IN PVOID Parameter2,
00296     IN PVOID Parameter3
00297     )
00298 <span class="comment">/*++</span>
00299 <span class="comment"></span>
00300 <span class="comment">Routine Description:</span>
00301 <span class="comment"></span>
00302 <span class="comment">    This is the target function for writing back and invalidating the cache.</span>
00303 <span class="comment"></span>
00304 <span class="comment">Arguments:</span>
00305 <span class="comment"></span>
00306 <span class="comment">    SignalDone - Supplies a pointer to a variable that is cleared when the</span>
00307 <span class="comment">        requested operation has been performed.</span>
00308 <span class="comment"></span>
00309 <span class="comment">    Proceed - pointer to flag to syncronize with</span>
00310 <span class="comment"></span>
00311 <span class="comment">  Return Value:</span>
00312 <span class="comment"></span>
00313 <span class="comment">    None.</span>
00314 <span class="comment"></span>
00315 <span class="comment">--*/</span>
00316 {
00317     <span class="comment">//</span>
00318     <span class="comment">// Write back invalidate current cache</span>
00319     <span class="comment">//</span>
00320 
00321     _asm {
00322         ;
00323         ; wbinvd
00324         ;
00325 
00326         _emit 0Fh
00327         _emit 09h
00328 
00329     }
00330 
00331     KiIpiSignalPacketDoneAndStall (SignalDone, Proceed);
00332 }
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:02 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
