<?xml version="1.0"?>
<instance entity-name="altera_xcvr_native_sv" version="15.0" >
<generic name="device_family" value="Stratix V" />
<generic name="show_advanced_features" value="0" />
<generic name="device_speedgrade" value="fastest" />
<generic name="message_level" value="error" />
<generic name="tx_enable" value="1" />
<generic name="rx_enable" value="1" />
<generic name="enable_std" value="1" />
<generic name="enable_teng" value="0" />
<generic name="set_data_path_select" value="standard" />
<generic name="channels" value="1" />
<generic name="bonded_mode" value="xN" />
<generic name="enable_simple_interface" value="1" />
<generic name="set_data_rate" value="4800" />
<generic name="pma_direct_width" value="80" />
<generic name="tx_pma_clk_div" value="1" />
<generic name="pll_reconfig_enable" value="0" />
<generic name="pll_external_enable" value="1" />
<generic name="plls" value="1" />
<generic name="pll_select" value="0" />
<generic name="pll_refclk_cnt" value="1" />
<generic name="gui_pll_reconfig_pll0_pll_type" value="CMU" />
<generic name="gui_pll_reconfig_pll1_pll_type" value="CMU" />
<generic name="gui_pll_reconfig_pll2_pll_type" value="CMU" />
<generic name="gui_pll_reconfig_pll3_pll_type" value="CMU" />
<generic name="gui_pll_reconfig_pll0_data_rate" value="1250 Mbps" />
<generic name="gui_pll_reconfig_pll1_data_rate" value="1250 Mbps" />
<generic name="gui_pll_reconfig_pll2_data_rate" value="1250 Mbps" />
<generic name="gui_pll_reconfig_pll3_data_rate" value="1250 Mbps" />
<generic name="gui_pll_reconfig_pll0_refclk_freq" value="125.0 MHz" />
<generic name="gui_pll_reconfig_pll1_refclk_freq" value="125.0 MHz" />
<generic name="gui_pll_reconfig_pll2_refclk_freq" value="125.0 MHz" />
<generic name="gui_pll_reconfig_pll3_refclk_freq" value="125.0 MHz" />
<generic name="gui_pll_reconfig_pll0_refclk_sel" value="0" />
<generic name="gui_pll_reconfig_pll1_refclk_sel" value="0" />
<generic name="gui_pll_reconfig_pll2_refclk_sel" value="0" />
<generic name="gui_pll_reconfig_pll3_refclk_sel" value="0" />
<generic name="gui_pll_reconfig_pll0_clk_network" value="x1" />
<generic name="gui_pll_reconfig_pll1_clk_network" value="x1" />
<generic name="gui_pll_reconfig_pll2_clk_network" value="x1" />
<generic name="gui_pll_reconfig_pll3_clk_network" value="x1" />
<generic name="cdr_reconfig_enable" value="0" />
<generic name="cdr_refclk_cnt" value="1" />
<generic name="cdr_refclk_select" value="0" />
<generic name="set_cdr_refclk_freq" value="120.0 MHz" />
<generic name="rx_ppm_detect_threshold" value="1000" />
<generic name="enable_port_tx_pma_qpipullup" value="0" />
<generic name="enable_port_tx_pma_qpipulldn" value="0" />
<generic name="enable_port_tx_pma_txdetectrx" value="0" />
<generic name="enable_port_tx_pma_rxfound" value="0" />
<generic name="enable_port_tx_pma_pclk" value="0" />
<generic name="enable_port_rx_pma_qpipulldn" value="0" />
<generic name="enable_port_rx_pma_clkout" value="0" />
<generic name="enable_port_rx_pma_pclk" value="0" />
<generic name="enable_port_rx_is_lockedtodata" value="1" />
<generic name="enable_port_rx_is_lockedtoref" value="1" />
<generic name="enable_ports_rx_manual_cdr_mode" value="0" />
<generic name="rx_clkslip_enable" value="1" />
<generic name="enable_port_rx_signaldetect" value="0" />
<generic name="enable_port_rx_seriallpbken" value="1" />
<generic name="std_protocol_hint" value="basic" />
<generic name="std_pcs_pma_width" value="20" />
<generic name="std_low_latency_bypass_enable" value="1" />
<generic name="std_tx_pcfifo_mode" value="register_fifo" />
<generic name="std_rx_pcfifo_mode" value="register_fifo" />
<generic name="enable_port_tx_std_pcfifo_full" value="0" />
<generic name="enable_port_tx_std_pcfifo_empty" value="0" />
<generic name="enable_port_rx_std_pcfifo_full" value="0" />
<generic name="enable_port_rx_std_pcfifo_empty" value="0" />
<generic name="std_rx_byte_order_enable" value="0" />
<generic name="std_rx_byte_order_mode" value="manual" />
<generic name="std_rx_byte_order_symbol_count" value="1" />
<generic name="std_rx_byte_order_pattern" value="0" />
<generic name="std_rx_byte_order_pad" value="0" />
<generic name="enable_port_rx_std_byteorder_ena" value="0" />
<generic name="enable_port_rx_std_byteorder_flag" value="0" />
<generic name="std_tx_byte_ser_enable" value="1" />
<generic name="std_rx_byte_deser_enable" value="1" />
<generic name="std_tx_8b10b_enable" value="0" />
<generic name="std_tx_8b10b_disp_ctrl_enable" value="0" />
<generic name="std_rx_8b10b_enable" value="0" />
<generic name="std_rx_rmfifo_enable" value="0" />
<generic name="std_rx_rmfifo_pattern_p" value="00000" />
<generic name="std_rx_rmfifo_pattern_n" value="00000" />
<generic name="enable_port_rx_std_rmfifo_full" value="0" />
<generic name="enable_port_rx_std_rmfifo_empty" value="0" />
<generic name="std_tx_bitslip_enable" value="0" />
<generic name="enable_port_tx_std_bitslipboundarysel" value="0" />
<generic name="std_rx_word_aligner_mode" value="bit_slip" />
<generic name="std_rx_word_aligner_pattern_len" value="7" />
<generic name="std_rx_word_aligner_pattern" value="0000000000" />
<generic name="std_rx_word_aligner_rknumber" value="3" />
<generic name="std_rx_word_aligner_renumber" value="3" />
<generic name="std_rx_word_aligner_rgnumber" value="3" />
<generic name="std_rx_run_length_val" value="31" />
<generic name="enable_port_rx_std_wa_patternalign" value="0" />
<generic name="enable_port_rx_std_wa_a1a2size" value="0" />
<generic name="enable_port_rx_std_bitslipboundarysel" value="0" />
<generic name="enable_port_rx_std_bitslip" value="0" />
<generic name="enable_port_rx_std_runlength_err" value="0" />
<generic name="std_tx_bitrev_enable" value="0" />
<generic name="std_rx_bitrev_enable" value="0" />
<generic name="std_tx_byterev_enable" value="0" />
<generic name="std_rx_byterev_enable" value="0" />
<generic name="std_tx_polinv_enable" value="1" />
<generic name="std_rx_polinv_enable" value="1" />
<generic name="enable_port_rx_std_bitrev_ena" value="0" />
<generic name="enable_port_rx_std_byterev_ena" value="0" />
<generic name="enable_port_tx_std_polinv" value="1" />
<generic name="enable_port_rx_std_polinv" value="1" />
<generic name="enable_port_tx_std_elecidle" value="0" />
<generic name="enable_port_rx_std_signaldetect" value="0" />
<generic name="enable_port_rx_std_prbs_status" value="0" />
<generic name="teng_protocol_hint" value="basic" />
<generic name="teng_pcs_pma_width" value="40" />
<generic name="teng_pld_pcs_width" value="40" />
<generic name="teng_txfifo_mode" value="phase_comp" />
<generic name="teng_txfifo_full" value="31" />
<generic name="teng_txfifo_empty" value="0" />
<generic name="teng_txfifo_pfull" value="23" />
<generic name="teng_txfifo_pempty" value="2" />
<generic name="enable_port_tx_10g_fifo_full" value="0" />
<generic name="enable_port_tx_10g_fifo_pfull" value="0" />
<generic name="enable_port_tx_10g_fifo_empty" value="0" />
<generic name="enable_port_tx_10g_fifo_pempty" value="0" />
<generic name="enable_port_tx_10g_fifo_del" value="0" />
<generic name="enable_port_tx_10g_fifo_insert" value="0" />
<generic name="teng_rxfifo_mode" value="phase_comp" />
<generic name="teng_rxfifo_full" value="31" />
<generic name="teng_rxfifo_empty" value="0" />
<generic name="teng_rxfifo_pfull" value="23" />
<generic name="teng_rxfifo_pempty" value="2" />
<generic name="teng_rxfifo_align_del" value="0" />
<generic name="teng_rxfifo_control_del" value="0" />
<generic name="enable_port_rx_10g_data_valid" value="0" />
<generic name="enable_port_rx_10g_fifo_full" value="0" />
<generic name="enable_port_rx_10g_fifo_pfull" value="0" />
<generic name="enable_port_rx_10g_fifo_empty" value="0" />
<generic name="enable_port_rx_10g_fifo_pempty" value="0" />
<generic name="enable_port_rx_10g_fifo_del" value="0" />
<generic name="enable_port_rx_10g_fifo_insert" value="0" />
<generic name="enable_port_rx_10g_fifo_rd_en" value="0" />
<generic name="enable_port_rx_10g_fifo_align_val" value="0" />
<generic name="enable_port_rx_10g_fifo_align_clr" value="0" />
<generic name="enable_port_rx_10g_fifo_align_en" value="0" />
<generic name="enable_port_rx_10g_clk33out" value="0" />
<generic name="teng_tx_frmgen_user_length" value="2048" />
<generic name="teng_tx_frmgen_burst_enable" value="0" />
<generic name="enable_port_tx_10g_frame" value="0" />
<generic name="enable_port_tx_10g_frame_diag_status" value="0" />
<generic name="enable_port_tx_10g_frame_burst_en" value="0" />
<generic name="teng_rx_frmsync_user_length" value="2048" />
<generic name="enable_port_rx_10g_frame" value="0" />
<generic name="enable_port_rx_10g_frame_lock" value="0" />
<generic name="enable_port_rx_10g_frame_mfrm_err" value="0" />
<generic name="enable_port_rx_10g_frame_sync_err" value="0" />
<generic name="enable_port_rx_10g_frame_pyld_ins" value="0" />
<generic name="enable_port_rx_10g_frame_skip_ins" value="0" />
<generic name="enable_port_rx_10g_frame_skip_err" value="0" />
<generic name="enable_port_rx_10g_frame_diag_err" value="0" />
<generic name="enable_port_rx_10g_frame_diag_status" value="0" />
<generic name="teng_tx_sh_err" value="0" />
<generic name="enable_port_rx_10g_crc32_err" value="0" />
<generic name="enable_port_rx_10g_highber" value="0" />
<generic name="enable_port_rx_10g_highber_clr_cnt" value="0" />
<generic name="enable_port_rx_10g_clr_errblk_count" value="0" />
<generic name="teng_tx_scram_user_seed" value="000000000000000" />
<generic name="enable_port_rx_10g_descram_err" value="0" />
<generic name="enable_port_rx_10g_blk_lock" value="0" />
<generic name="enable_port_rx_10g_blk_sh_err" value="0" />
<generic name="teng_tx_polinv_enable" value="0" />
<generic name="teng_tx_bitslip_enable" value="0" />
<generic name="teng_rx_polinv_enable" value="0" />
<generic name="teng_rx_bitslip_enable" value="0" />
<generic name="enable_port_tx_10g_bitslip" value="0" />
<generic name="enable_port_rx_10g_bitslip" value="0" />
<generic name="enable_port_rx_teng_prbs_status" value="0" />
</instance>
