# AND2 Example

This is an example for testing the OpenFPGA bitstream generation flow. Execute
from the `siliconcompiler/` root directory with `./examples/and2_fpga/run.sh`.

All the files in this directory are copied directly from
[OpenFPGA](https://github.com/lnis-uofu/OpenFPGA):

- [`and2.v`](https://github.com/lnis-uofu/OpenFPGA/blob/master/openfpga_flow/benchmarks/micro_benchmark/and2/and2.v)
- [`auto_sim_openfpga.xml`](https://github.com/lnis-uofu/OpenFPGA/blob/master/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml)
- [`k6_frac_N10_40nm_openfpga.xml`](https://github.com/lnis-uofu/OpenFPGA/blob/master/openfpga_flow/openfpga_arch/k6_N10_40nm_openfpga.xml)
- [`k6_frac_N10_40nm_vpr.xml`](https://github.com/lnis-uofu/OpenFPGA/blob/master/openfpga_flow/vpr_arch/k6_frac_N10_tileable_40nm.xml)
