{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 13:22:30 2023 " "Info: Processing started: Mon Apr 03 13:22:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Info: Found entity 1: i2c" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_scl i2c.v(203) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(203): created implicit net for \"clr_scl\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_clr i2c.v(214) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(214): created implicit net for \"start_clr\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_wdevice i2c.v(215) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(215): created implicit net for \"ld_wdevice\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_waddres i2c.v(216) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(216): created implicit net for \"ld_waddres\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_wdata i2c.v(217) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(217): created implicit net for \"ld_wdata\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_rdevice i2c.v(218) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(218): created implicit net for \"ld_rdevice\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "noack_set i2c.v(219) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(219): created implicit net for \"noack_set\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stop_clr i2c.v(220) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(220): created implicit net for \"stop_clr\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stop_set i2c.v(221) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(221): created implicit net for \"stop_set\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i2c_rlf i2c.v(223) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(223): created implicit net for \"i2c_rlf\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sda_o i2c.v(265) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(265): created implicit net for \"sda_o\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_sdaen i2c.v(266) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(266): created implicit net for \"clr_sdaen\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "set_sdaen i2c.v(274) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(274): created implicit net for \"set_sdaen\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sda_wr i2c.v(290) " "Warning (10236): Verilog HDL Implicit Net warning at i2c.v(290): created implicit net for \"sda_wr\"" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c " "Info: Elaborating entity \"i2c\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 11 -1 0 } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~10 " "Info: Register \"i2c~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~11 " "Info: Register \"i2c~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~12 " "Info: Register \"i2c~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~13 " "Info: Register \"i2c~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~14 " "Info: Register \"i2c~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~15 " "Info: Register \"i2c~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~16 " "Info: Register \"i2c~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c~17 " "Info: Register \"i2c~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Info: Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Info: Implemented 160 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 13:22:31 2023 " "Info: Processing ended: Mon Apr 03 13:22:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 13:22:32 2023 " "Info: Processing started: Mon Apr 03 13:22:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2c -c i2c " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2c EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"i2c\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { clk } } } { "e:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register i2c.W_DATA7 register i2c_reg\[1\] -11.049 ns " "Info: Slack time is -11.049 ns between source register \"i2c.W_DATA7\" and destination register \"i2c_reg\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 96 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns i2c_reg\[1\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'i2c_reg\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl i2c_reg[1] } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 96 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns i2c_reg\[1\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'i2c_reg\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl i2c_reg[1] } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 96 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns i2c.W_DATA7 3 REG Unassigned 5 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'i2c.W_DATA7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl i2c.W_DATA7 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 96 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns i2c.W_DATA7 3 REG Unassigned 5 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'i2c.W_DATA7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl i2c.W_DATA7 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.785 ns - Longest register register " "Info: - Longest register to register delay is 11.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c.W_DATA7 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'i2c.W_DATA7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c.W_DATA7 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.370 ns) 2.337 ns i2c_reg\[7\]~72 2 COMB Unassigned 5 " "Info: 2: + IC(1.967 ns) + CELL(0.370 ns) = 2.337 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'i2c_reg\[7\]~72'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { i2c.W_DATA7 i2c_reg[7]~72 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.651 ns) 4.190 ns i2c_reg\[7\]~80 3 COMB Unassigned 1 " "Info: 3: + IC(1.202 ns) + CELL(0.651 ns) = 4.190 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'i2c_reg\[7\]~80'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { i2c_reg[7]~72 i2c_reg[7]~80 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.624 ns) 6.444 ns i2c_reg\[7\]~82 4 COMB Unassigned 2 " "Info: 4: + IC(1.630 ns) + CELL(0.624 ns) = 6.444 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'i2c_reg\[7\]~82'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.254 ns" { i2c_reg[7]~80 i2c_reg[7]~82 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.995 ns) + CELL(0.623 ns) 9.062 ns start_clr~5 5 COMB Unassigned 7 " "Info: 5: + IC(1.995 ns) + CELL(0.623 ns) = 9.062 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'start_clr~5'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { i2c_reg[7]~82 start_clr~5 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.647 ns) 11.677 ns i2c_reg~103 6 COMB Unassigned 1 " "Info: 6: + IC(1.968 ns) + CELL(0.647 ns) = 11.677 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'i2c_reg~103'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { start_clr~5 i2c_reg~103 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.785 ns i2c_reg\[1\] 7 REG Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 11.785 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'i2c_reg\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { i2c_reg~103 i2c_reg[1] } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.023 ns ( 25.65 % ) " "Info: Total cell delay = 3.023 ns ( 25.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.762 ns ( 74.35 % ) " "Info: Total interconnect delay = 8.762 ns ( 74.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.785 ns" { i2c.W_DATA7 i2c_reg[7]~72 i2c_reg[7]~80 i2c_reg[7]~82 start_clr~5 i2c_reg~103 i2c_reg[1] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.785 ns" { i2c.W_DATA7 i2c_reg[7]~72 i2c_reg[7]~80 i2c_reg[7]~82 start_clr~5 i2c_reg~103 i2c_reg[1] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.785 ns register register " "Info: Estimated most critical path is register to register delay of 11.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c.W_DATA7 1 REG LAB_X15_Y2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y2; Fanout = 5; REG Node = 'i2c.W_DATA7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c.W_DATA7 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.370 ns) 2.337 ns i2c_reg\[7\]~72 2 COMB LAB_X8_Y3 5 " "Info: 2: + IC(1.967 ns) + CELL(0.370 ns) = 2.337 ns; Loc. = LAB_X8_Y3; Fanout = 5; COMB Node = 'i2c_reg\[7\]~72'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { i2c.W_DATA7 i2c_reg[7]~72 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.651 ns) 4.190 ns i2c_reg\[7\]~80 3 COMB LAB_X14_Y3 1 " "Info: 3: + IC(1.202 ns) + CELL(0.651 ns) = 4.190 ns; Loc. = LAB_X14_Y3; Fanout = 1; COMB Node = 'i2c_reg\[7\]~80'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { i2c_reg[7]~72 i2c_reg[7]~80 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.624 ns) 6.444 ns i2c_reg\[7\]~82 4 COMB LAB_X5_Y3 2 " "Info: 4: + IC(1.630 ns) + CELL(0.624 ns) = 6.444 ns; Loc. = LAB_X5_Y3; Fanout = 2; COMB Node = 'i2c_reg\[7\]~82'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.254 ns" { i2c_reg[7]~80 i2c_reg[7]~82 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.995 ns) + CELL(0.623 ns) 9.062 ns start_clr~5 5 COMB LAB_X15_Y2 7 " "Info: 5: + IC(1.995 ns) + CELL(0.623 ns) = 9.062 ns; Loc. = LAB_X15_Y2; Fanout = 7; COMB Node = 'start_clr~5'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { i2c_reg[7]~82 start_clr~5 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.647 ns) 11.677 ns i2c_reg~103 6 COMB LAB_X5_Y3 1 " "Info: 6: + IC(1.968 ns) + CELL(0.647 ns) = 11.677 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'i2c_reg~103'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { start_clr~5 i2c_reg~103 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.785 ns i2c_reg\[1\] 7 REG LAB_X5_Y3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 11.785 ns; Loc. = LAB_X5_Y3; Fanout = 2; REG Node = 'i2c_reg\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { i2c_reg~103 i2c_reg[1] } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.023 ns ( 25.65 % ) " "Info: Total cell delay = 3.023 ns ( 25.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.762 ns ( 74.35 % ) " "Info: Total interconnect delay = 8.762 ns ( 74.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.785 ns" { i2c.W_DATA7 i2c_reg[7]~72 i2c_reg[7]~80 i2c_reg[7]~82 start_clr~5 i2c_reg~103 i2c_reg[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sda 0 " "Info: Pin \"sda\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data\[0\] 0 " "Info: Pin \"read_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data\[1\] 0 " "Info: Pin \"read_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data\[2\] 0 " "Info: Pin \"read_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data\[3\] 0 " "Info: Pin \"read_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data\[4\] 0 " "Info: Pin \"read_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data\[5\] 0 " "Info: Pin \"read_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data\[6\] 0 " "Info: Pin \"read_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data\[7\] 0 " "Info: Pin \"read_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_done 0 " "Info: Pin \"op_done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "scl 0 " "Info: Pin \"scl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "sda_en " "Info: Following pins have the same output enable: sda_en" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional sda 3.3-V LVTTL " "Info: Type bi-directional pin sda uses the 3.3-V LVTTL I/O standard" {  } { { "e:/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus ii/quartus/bin/pin_planner.ppl" { sda } } } { "e:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 13 -1 0 } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 13:22:33 2023 " "Info: Processing ended: Mon Apr 03 13:22:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 13:22:34 2023 " "Info: Processing started: Mon Apr 03 13:22:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2c -c i2c " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 13:22:34 2023 " "Info: Processing ended: Mon Apr 03 13:22:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 13:22:35 2023 " "Info: Processing started: Mon Apr 03 13:22:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off i2c -c i2c --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off i2c -c i2c --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } } { "e:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register i2c.W_DATA7 register i2c_reg\[1\] 95.29 MHz 10.494 ns Internal " "Info: Clock \"clk\" has Internal fmax of 95.29 MHz between source register \"i2c.W_DATA7\" and destination register \"i2c_reg\[1\]\" (period= 10.494 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.228 ns + Longest register register " "Info: + Longest register to register delay is 10.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c.W_DATA7 1 REG LCFF_X15_Y2_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 5; REG Node = 'i2c.W_DATA7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c.W_DATA7 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.202 ns) 1.731 ns i2c_reg\[7\]~72 2 COMB LCCOMB_X8_Y3_N4 5 " "Info: 2: + IC(1.529 ns) + CELL(0.202 ns) = 1.731 ns; Loc. = LCCOMB_X8_Y3_N4; Fanout = 5; COMB Node = 'i2c_reg\[7\]~72'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { i2c.W_DATA7 i2c_reg[7]~72 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.206 ns) 3.381 ns i2c_reg\[7\]~80 3 COMB LCCOMB_X14_Y3_N12 1 " "Info: 3: + IC(1.444 ns) + CELL(0.206 ns) = 3.381 ns; Loc. = LCCOMB_X14_Y3_N12; Fanout = 1; COMB Node = 'i2c_reg\[7\]~80'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { i2c_reg[7]~72 i2c_reg[7]~80 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.206 ns) 5.397 ns i2c_reg\[7\]~82 4 COMB LCCOMB_X5_Y3_N22 2 " "Info: 4: + IC(1.810 ns) + CELL(0.206 ns) = 5.397 ns; Loc. = LCCOMB_X5_Y3_N22; Fanout = 2; COMB Node = 'i2c_reg\[7\]~82'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { i2c_reg[7]~80 i2c_reg[7]~82 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.206 ns) 7.766 ns start_clr~5 5 COMB LCCOMB_X15_Y2_N2 7 " "Info: 5: + IC(2.163 ns) + CELL(0.206 ns) = 7.766 ns; Loc. = LCCOMB_X15_Y2_N2; Fanout = 7; COMB Node = 'start_clr~5'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { i2c_reg[7]~82 start_clr~5 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.148 ns) + CELL(0.206 ns) 10.120 ns i2c_reg~103 6 COMB LCCOMB_X5_Y3_N28 1 " "Info: 6: + IC(2.148 ns) + CELL(0.206 ns) = 10.120 ns; Loc. = LCCOMB_X5_Y3_N28; Fanout = 1; COMB Node = 'i2c_reg~103'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { start_clr~5 i2c_reg~103 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.228 ns i2c_reg\[1\] 7 REG LCFF_X5_Y3_N29 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 10.228 ns; Loc. = LCFF_X5_Y3_N29; Fanout = 2; REG Node = 'i2c_reg\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { i2c_reg~103 i2c_reg[1] } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 11.09 % ) " "Info: Total cell delay = 1.134 ns ( 11.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.094 ns ( 88.91 % ) " "Info: Total interconnect delay = 9.094 ns ( 88.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.228 ns" { i2c.W_DATA7 i2c_reg[7]~72 i2c_reg[7]~80 i2c_reg[7]~82 start_clr~5 i2c_reg~103 i2c_reg[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.228 ns" { i2c.W_DATA7 {} i2c_reg[7]~72 {} i2c_reg[7]~80 {} i2c_reg[7]~82 {} start_clr~5 {} i2c_reg~103 {} i2c_reg[1] {} } { 0.000ns 1.529ns 1.444ns 1.810ns 2.163ns 2.148ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.742 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.742 ns i2c_reg\[1\] 3 REG LCFF_X5_Y3_N29 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X5_Y3_N29; Fanout = 2; REG Node = 'i2c_reg\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~clkctrl i2c_reg[1] } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.41 % ) " "Info: Total cell delay = 1.766 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl i2c_reg[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} i2c_reg[1] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.744 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns i2c.W_DATA7 3 REG LCFF_X15_Y2_N1 5 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 5; REG Node = 'i2c.W_DATA7'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl i2c.W_DATA7 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl i2c.W_DATA7 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} i2c.W_DATA7 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl i2c_reg[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} i2c_reg[1] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl i2c.W_DATA7 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} i2c.W_DATA7 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.228 ns" { i2c.W_DATA7 i2c_reg[7]~72 i2c_reg[7]~80 i2c_reg[7]~82 start_clr~5 i2c_reg~103 i2c_reg[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.228 ns" { i2c.W_DATA7 {} i2c_reg[7]~72 {} i2c_reg[7]~80 {} i2c_reg[7]~82 {} start_clr~5 {} i2c_reg~103 {} i2c_reg[1] {} } { 0.000ns 1.529ns 1.444ns 1.810ns 2.163ns 2.148ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl i2c_reg[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} i2c_reg[1] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl i2c.W_DATA7 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} i2c.W_DATA7 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "i2c_reg\[7\] write_data\[7\] clk 8.675 ns register " "Info: tsu for register \"i2c_reg\[7\]\" (data pin = \"write_data\[7\]\", clock pin = \"clk\") is 8.675 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.468 ns + Longest pin register " "Info: + Longest pin to register delay is 11.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns write_data\[7\] 1 PIN PIN_71 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 1; PIN Node = 'write_data\[7\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_data[7] } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.946 ns) + CELL(0.624 ns) 8.534 ns i2c_reg~78 2 COMB LCCOMB_X8_Y3_N24 1 " "Info: 2: + IC(6.946 ns) + CELL(0.624 ns) = 8.534 ns; Loc. = LCCOMB_X8_Y3_N24; Fanout = 1; COMB Node = 'i2c_reg~78'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { write_data[7] i2c_reg~78 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 9.278 ns i2c_reg~79 3 COMB LCCOMB_X8_Y3_N18 1 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 9.278 ns; Loc. = LCCOMB_X8_Y3_N18; Fanout = 1; COMB Node = 'i2c_reg~79'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { i2c_reg~78 i2c_reg~79 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.624 ns) 11.360 ns i2c_reg~84 4 COMB LCCOMB_X10_Y1_N0 1 " "Info: 4: + IC(1.458 ns) + CELL(0.624 ns) = 11.360 ns; Loc. = LCCOMB_X10_Y1_N0; Fanout = 1; COMB Node = 'i2c_reg~84'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { i2c_reg~79 i2c_reg~84 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.468 ns i2c_reg\[7\] 5 REG LCFF_X10_Y1_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.468 ns; Loc. = LCFF_X10_Y1_N1; Fanout = 2; REG Node = 'i2c_reg\[7\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { i2c_reg~84 i2c_reg[7] } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.690 ns ( 23.46 % ) " "Info: Total cell delay = 2.690 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.778 ns ( 76.54 % ) " "Info: Total interconnect delay = 8.778 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.468 ns" { write_data[7] i2c_reg~78 i2c_reg~79 i2c_reg~84 i2c_reg[7] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.468 ns" { write_data[7] {} write_data[7]~combout {} i2c_reg~78 {} i2c_reg~79 {} i2c_reg~84 {} i2c_reg[7] {} } { 0.000ns 0.000ns 6.946ns 0.374ns 1.458ns 0.000ns } { 0.000ns 0.964ns 0.624ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.753 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.753 ns i2c_reg\[7\] 3 REG LCFF_X10_Y1_N1 2 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.753 ns; Loc. = LCFF_X10_Y1_N1; Fanout = 2; REG Node = 'i2c_reg\[7\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk~clkctrl i2c_reg[7] } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.15 % ) " "Info: Total cell delay = 1.766 ns ( 64.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.85 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl i2c_reg[7] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} i2c_reg[7] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.468 ns" { write_data[7] i2c_reg~78 i2c_reg~79 i2c_reg~84 i2c_reg[7] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.468 ns" { write_data[7] {} write_data[7]~combout {} i2c_reg~78 {} i2c_reg~79 {} i2c_reg~84 {} i2c_reg[7] {} } { 0.000ns 0.000ns 6.946ns 0.374ns 1.458ns 0.000ns } { 0.000ns 0.964ns 0.624ns 0.370ns 0.624ns 0.108ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl i2c_reg[7] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} i2c_reg[7] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk read_data\[2\] read_data\[2\]~reg0 10.290 ns register " "Info: tco from clock \"clk\" to destination pin \"read_data\[2\]\" through register \"read_data\[2\]~reg0\" is 10.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.757 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.757 ns read_data\[2\]~reg0 3 REG LCFF_X7_Y11_N13 2 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X7_Y11_N13; Fanout = 2; REG Node = 'read_data\[2\]~reg0'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~clkctrl read_data[2]~reg0 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 302 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.06 % ) " "Info: Total cell delay = 1.766 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl read_data[2]~reg0 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} read_data[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 302 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.229 ns + Longest register pin " "Info: + Longest register to pin delay is 7.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns read_data\[2\]~reg0 1 REG LCFF_X7_Y11_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N13; Fanout = 2; REG Node = 'read_data\[2\]~reg0'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_data[2]~reg0 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 302 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.153 ns) + CELL(3.076 ns) 7.229 ns read_data\[2\] 2 PIN PIN_74 0 " "Info: 2: + IC(4.153 ns) + CELL(3.076 ns) = 7.229 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'read_data\[2\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { read_data[2]~reg0 read_data[2] } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 302 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.076 ns ( 42.55 % ) " "Info: Total cell delay = 3.076 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.153 ns ( 57.45 % ) " "Info: Total interconnect delay = 4.153 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { read_data[2]~reg0 read_data[2] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { read_data[2]~reg0 {} read_data[2] {} } { 0.000ns 4.153ns } { 0.000ns 3.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl read_data[2]~reg0 } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} read_data[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { read_data[2]~reg0 read_data[2] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.229 ns" { read_data[2]~reg0 {} read_data[2] {} } { 0.000ns 4.153ns } { 0.000ns 3.076ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rd_op read_op clk -4.452 ns register " "Info: th for register \"rd_op\" (data pin = \"read_op\", clock pin = \"clk\") is -4.452 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns rd_op 3 REG LCFF_X4_Y4_N3 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X4_Y4_N3; Fanout = 2; REG Node = 'rd_op'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl rd_op } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl rd_op } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} rd_op {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 92 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.494 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns read_op 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'read_op'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_op } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.072 ns) + CELL(0.370 ns) 7.386 ns rd_op~2 2 COMB LCCOMB_X4_Y4_N2 1 " "Info: 2: + IC(6.072 ns) + CELL(0.370 ns) = 7.386 ns; Loc. = LCCOMB_X4_Y4_N2; Fanout = 1; COMB Node = 'rd_op~2'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.442 ns" { read_op rd_op~2 } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.494 ns rd_op 3 REG LCFF_X4_Y4_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.494 ns; Loc. = LCFF_X4_Y4_N3; Fanout = 2; REG Node = 'rd_op'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rd_op~2 rd_op } "NODE_NAME" } } { "../../../ModelSim/AA_I2C/I2C_Rtl/i2c.v" "" { Text "E:/ModelSim/AA_I2C/I2C_Rtl/i2c.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.422 ns ( 18.98 % ) " "Info: Total cell delay = 1.422 ns ( 18.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.072 ns ( 81.02 % ) " "Info: Total interconnect delay = 6.072 ns ( 81.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { read_op rd_op~2 rd_op } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.494 ns" { read_op {} read_op~combout {} rd_op~2 {} rd_op {} } { 0.000ns 0.000ns 6.072ns 0.000ns } { 0.000ns 0.944ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl rd_op } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} rd_op {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { read_op rd_op~2 rd_op } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.494 ns" { read_op {} read_op~combout {} rd_op~2 {} rd_op {} } { 0.000ns 0.000ns 6.072ns 0.000ns } { 0.000ns 0.944ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 13:22:35 2023 " "Info: Processing ended: Mon Apr 03 13:22:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
