`timescale 1ns / 1ps  // sets the timescale for simulation
module adder (input logic [7:0] a, b, output logic [8:0] sum); // defines a module with inputs and outputs
	always_comb begin  // creates a combinational logic block
		sum = a + b;  // assigns the sum output as the sum of input a and b
	end
endmodule // ends the module definition