#type; DMAC_CH
DMAC_EN_REGN; 0x000; DMAC Channel Enable Register N (N = 0 to 15) 0x0100 + N*0x0040
DMAC_PAU_REGN; 0x004; DMAC Channel Pause Register N (N = 0 to 15) 0x0104 + N*0x0040
DMAC_DESC_ADDR_REGN; 0x008; DMAC Channel Start Address Register N (N = 0 to 15) 0x0108 + N*0x0040
DMAC_CFG_REGN; 0x00C; DMAC Channel Configuration Register N (N = 0 to 15) 0x010C + N*0x0040
DMAC_CUR_SRC_REGN; 0x010; DMAC Channel Current Source Register N (N = 0 to 15) 0x0110 + N*0x0040
DMAC_CUR_DEST_REGN; 0x014; DMAC Channel Current Destination Register N (N = 0 to 15) 0x0114 + N*0x0040
DMAC_BCNT_LEFT_REGN; 0x018; DMAC Channel Byte Counter Left Register N (N = 0 to 15) 0x0118 + N*0x0040
DMAC_PARA_REGN; 0x01C; DMAC Channel Parameter Register N (N = 0 to 15) 0x011C + N*0x0040
DMAC_MODE_REGN; 0x028; DMAC Mode Register N (N = 0 to 15) 0x0128 + N*0x0040
DMAC_FDESC_ADDR_REGN; 0x02C; DMAC Former Descriptor Address Register N (N = 0 to 15) 0x012C + N*0x0040
DMAC_PKG_NUM_REGN; 0x030; DMAC Package Number Register N (N = 0 to 15) 0x0130 + N*0x0040
padding 0; 0x40; Placeholder for 0x40 alignment
