INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 05:29:50 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 start_0/startBuff/oehb1/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux2/tehb1/data_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.995ns (18.263%)  route 4.453ns (81.738%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 7.197 - 6.000 ) 
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=595, unset)          1.276     1.276    start_0/startBuff/oehb1/clk
    SLICE_X15Y133        FDCE                                         r  start_0/startBuff/oehb1/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y133        FDCE (Prop_fdce_C_Q)         0.223     1.499 r  start_0/startBuff/oehb1/validArray_reg[0]/Q
                         net (fo=45, routed)          0.608     2.107    control_merge3/oehb1/start_0_validArray_0
    SLICE_X13Y133        LUT6 (Prop_lut6_I1_O)        0.043     2.150 r  control_merge3/oehb1/reg_value_i_3__1/O
                         net (fo=15, routed)          0.404     2.554    control_merge3/oehb1/control_merge3_dataOutArray_1
    SLICE_X7Y133         LUT4 (Prop_lut4_I1_O)        0.043     2.597 r  control_merge3/oehb1/data_reg[31]_i_4__0/O
                         net (fo=32, routed)          0.575     3.172    tehb0/data_reg_reg[0]_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I1_O)        0.043     3.215 r  tehb0/data_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.235     3.451    mux2/tehb1/data_reg_reg[31]_1[1]
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.043     3.494 r  mux2/tehb1/data_reg[1]_i_1/O
                         net (fo=3, routed)           0.518     4.012    mux2/tehb1/D[1]
    SLICE_X8Y128         LUT4 (Prop_lut4_I0_O)        0.043     4.055 r  mux2/tehb1/dataOutArray[0]0_carry_i_4/O
                         net (fo=1, routed)           0.300     4.355    cmpi1/DI[0]
    SLICE_X9Y129         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.624 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.677 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.677    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.730 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.730    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.783 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=12, routed)          0.550     5.334    control_merge3/oehb1/O47[0]
    SLICE_X12Y133        LUT6 (Prop_lut6_I3_O)        0.043     5.377 r  control_merge3/oehb1/reg_value_i_2__2/O
                         net (fo=2, routed)           0.469     5.846    control_merge3/oehb1/reg_value_i_2__2_n_0
    SLICE_X10Y134        LUT5 (Prop_lut5_I2_O)        0.043     5.889 f  control_merge3/oehb1/full_reg_i_5/O
                         net (fo=12, routed)          0.277     6.166    control_merge3/oehb1/full_reg_i_5_n_0
    SLICE_X9Y134         LUT6 (Prop_lut6_I5_O)        0.043     6.209 r  control_merge3/oehb1/data_reg[31]_i_1__1/O
                         net (fo=32, routed)          0.516     6.724    mux2/tehb1/E[0]
    SLICE_X6Y129         FDCE                                         r  mux2/tehb1/data_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=595, unset)          1.197     7.197    mux2/tehb1/clk
    SLICE_X6Y129         FDCE                                         r  mux2/tehb1/data_reg_reg[9]/C
                         clock pessimism              0.085     7.282    
                         clock uncertainty           -0.035     7.247    
    SLICE_X6Y129         FDCE (Setup_fdce_C_CE)      -0.178     7.069    mux2/tehb1/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  0.344    




