

================================================================
== Vitis HLS Report for 'ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2'
================================================================
* Date:           Mon Mar 10 15:36:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.862 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2306|     2306|  23.060 us|  23.060 us|  2306|  2306|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_275_1_VITIS_LOOP_278_2  |     2304|     2304|         2|          1|          1|  2304|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     109|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     225|    -|
|Register             |        -|     -|       41|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       41|     334|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln275_fu_264_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln278_fu_291_p2               |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln275_fu_259_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln278_fu_273_p2              |      icmp|   0|  0|  12|           3|           4|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln275_fu_279_p3            |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 109|          74|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Conv_SA_W_10_blk_n       |   9|          2|    1|          2|
    |Conv_SA_W_11_blk_n       |   9|          2|    1|          2|
    |Conv_SA_W_12_blk_n       |   9|          2|    1|          2|
    |Conv_SA_W_13_blk_n       |   9|          2|    1|          2|
    |Conv_SA_W_14_blk_n       |   9|          2|    1|          2|
    |Conv_SA_W_15_blk_n       |   9|          2|    1|          2|
    |Conv_SA_W_1_blk_n        |   9|          2|    1|          2|
    |Conv_SA_W_2_blk_n        |   9|          2|    1|          2|
    |Conv_SA_W_3_blk_n        |   9|          2|    1|          2|
    |Conv_SA_W_4_blk_n        |   9|          2|    1|          2|
    |Conv_SA_W_5_blk_n        |   9|          2|    1|          2|
    |Conv_SA_W_6_blk_n        |   9|          2|    1|          2|
    |Conv_SA_W_7_blk_n        |   9|          2|    1|          2|
    |Conv_SA_W_8_blk_n        |   9|          2|    1|          2|
    |Conv_SA_W_9_blk_n        |   9|          2|    1|          2|
    |Conv_SA_W_blk_n          |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_96                  |   9|          2|    3|          6|
    |fifo_conv_w_1_blk_n      |   9|          2|    1|          2|
    |fifo_conv_w_2_blk_n      |   9|          2|    1|          2|
    |fifo_conv_w_3_blk_n      |   9|          2|    1|          2|
    |fifo_conv_w_blk_n        |   9|          2|    1|          2|
    |indvar_flatten_fu_100    |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 225|         50|   58|        116|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |c_fu_96                  |   3|   0|    3|          0|
    |indvar_flatten_fu_100    |  32|   0|   32|          0|
    |trunc_ln278_reg_481      |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2|  return value|
|fifo_conv_w_2_dout            |   in|  512|     ap_fifo|                                                 fifo_conv_w_2|       pointer|
|fifo_conv_w_2_num_data_valid  |   in|    4|     ap_fifo|                                                 fifo_conv_w_2|       pointer|
|fifo_conv_w_2_fifo_cap        |   in|    4|     ap_fifo|                                                 fifo_conv_w_2|       pointer|
|fifo_conv_w_2_empty_n         |   in|    1|     ap_fifo|                                                 fifo_conv_w_2|       pointer|
|fifo_conv_w_2_read            |  out|    1|     ap_fifo|                                                 fifo_conv_w_2|       pointer|
|Conv_SA_W_2_din               |  out|  128|     ap_fifo|                                                   Conv_SA_W_2|       pointer|
|Conv_SA_W_2_num_data_valid    |   in|    4|     ap_fifo|                                                   Conv_SA_W_2|       pointer|
|Conv_SA_W_2_fifo_cap          |   in|    4|     ap_fifo|                                                   Conv_SA_W_2|       pointer|
|Conv_SA_W_2_full_n            |   in|    1|     ap_fifo|                                                   Conv_SA_W_2|       pointer|
|Conv_SA_W_2_write             |  out|    1|     ap_fifo|                                                   Conv_SA_W_2|       pointer|
|Conv_SA_W_6_din               |  out|  128|     ap_fifo|                                                   Conv_SA_W_6|       pointer|
|Conv_SA_W_6_num_data_valid    |   in|    4|     ap_fifo|                                                   Conv_SA_W_6|       pointer|
|Conv_SA_W_6_fifo_cap          |   in|    4|     ap_fifo|                                                   Conv_SA_W_6|       pointer|
|Conv_SA_W_6_full_n            |   in|    1|     ap_fifo|                                                   Conv_SA_W_6|       pointer|
|Conv_SA_W_6_write             |  out|    1|     ap_fifo|                                                   Conv_SA_W_6|       pointer|
|Conv_SA_W_10_din              |  out|  128|     ap_fifo|                                                  Conv_SA_W_10|       pointer|
|Conv_SA_W_10_num_data_valid   |   in|    4|     ap_fifo|                                                  Conv_SA_W_10|       pointer|
|Conv_SA_W_10_fifo_cap         |   in|    4|     ap_fifo|                                                  Conv_SA_W_10|       pointer|
|Conv_SA_W_10_full_n           |   in|    1|     ap_fifo|                                                  Conv_SA_W_10|       pointer|
|Conv_SA_W_10_write            |  out|    1|     ap_fifo|                                                  Conv_SA_W_10|       pointer|
|Conv_SA_W_14_din              |  out|  128|     ap_fifo|                                                  Conv_SA_W_14|       pointer|
|Conv_SA_W_14_num_data_valid   |   in|    4|     ap_fifo|                                                  Conv_SA_W_14|       pointer|
|Conv_SA_W_14_fifo_cap         |   in|    4|     ap_fifo|                                                  Conv_SA_W_14|       pointer|
|Conv_SA_W_14_full_n           |   in|    1|     ap_fifo|                                                  Conv_SA_W_14|       pointer|
|Conv_SA_W_14_write            |  out|    1|     ap_fifo|                                                  Conv_SA_W_14|       pointer|
|fifo_conv_w_1_dout            |   in|  512|     ap_fifo|                                                 fifo_conv_w_1|       pointer|
|fifo_conv_w_1_num_data_valid  |   in|    4|     ap_fifo|                                                 fifo_conv_w_1|       pointer|
|fifo_conv_w_1_fifo_cap        |   in|    4|     ap_fifo|                                                 fifo_conv_w_1|       pointer|
|fifo_conv_w_1_empty_n         |   in|    1|     ap_fifo|                                                 fifo_conv_w_1|       pointer|
|fifo_conv_w_1_read            |  out|    1|     ap_fifo|                                                 fifo_conv_w_1|       pointer|
|Conv_SA_W_1_din               |  out|  128|     ap_fifo|                                                   Conv_SA_W_1|       pointer|
|Conv_SA_W_1_num_data_valid    |   in|    4|     ap_fifo|                                                   Conv_SA_W_1|       pointer|
|Conv_SA_W_1_fifo_cap          |   in|    4|     ap_fifo|                                                   Conv_SA_W_1|       pointer|
|Conv_SA_W_1_full_n            |   in|    1|     ap_fifo|                                                   Conv_SA_W_1|       pointer|
|Conv_SA_W_1_write             |  out|    1|     ap_fifo|                                                   Conv_SA_W_1|       pointer|
|Conv_SA_W_5_din               |  out|  128|     ap_fifo|                                                   Conv_SA_W_5|       pointer|
|Conv_SA_W_5_num_data_valid    |   in|    4|     ap_fifo|                                                   Conv_SA_W_5|       pointer|
|Conv_SA_W_5_fifo_cap          |   in|    4|     ap_fifo|                                                   Conv_SA_W_5|       pointer|
|Conv_SA_W_5_full_n            |   in|    1|     ap_fifo|                                                   Conv_SA_W_5|       pointer|
|Conv_SA_W_5_write             |  out|    1|     ap_fifo|                                                   Conv_SA_W_5|       pointer|
|Conv_SA_W_9_din               |  out|  128|     ap_fifo|                                                   Conv_SA_W_9|       pointer|
|Conv_SA_W_9_num_data_valid    |   in|    4|     ap_fifo|                                                   Conv_SA_W_9|       pointer|
|Conv_SA_W_9_fifo_cap          |   in|    4|     ap_fifo|                                                   Conv_SA_W_9|       pointer|
|Conv_SA_W_9_full_n            |   in|    1|     ap_fifo|                                                   Conv_SA_W_9|       pointer|
|Conv_SA_W_9_write             |  out|    1|     ap_fifo|                                                   Conv_SA_W_9|       pointer|
|Conv_SA_W_13_din              |  out|  128|     ap_fifo|                                                  Conv_SA_W_13|       pointer|
|Conv_SA_W_13_num_data_valid   |   in|    4|     ap_fifo|                                                  Conv_SA_W_13|       pointer|
|Conv_SA_W_13_fifo_cap         |   in|    4|     ap_fifo|                                                  Conv_SA_W_13|       pointer|
|Conv_SA_W_13_full_n           |   in|    1|     ap_fifo|                                                  Conv_SA_W_13|       pointer|
|Conv_SA_W_13_write            |  out|    1|     ap_fifo|                                                  Conv_SA_W_13|       pointer|
|fifo_conv_w_dout              |   in|  512|     ap_fifo|                                                   fifo_conv_w|       pointer|
|fifo_conv_w_num_data_valid    |   in|    4|     ap_fifo|                                                   fifo_conv_w|       pointer|
|fifo_conv_w_fifo_cap          |   in|    4|     ap_fifo|                                                   fifo_conv_w|       pointer|
|fifo_conv_w_empty_n           |   in|    1|     ap_fifo|                                                   fifo_conv_w|       pointer|
|fifo_conv_w_read              |  out|    1|     ap_fifo|                                                   fifo_conv_w|       pointer|
|Conv_SA_W_din                 |  out|  128|     ap_fifo|                                                     Conv_SA_W|       pointer|
|Conv_SA_W_num_data_valid      |   in|    4|     ap_fifo|                                                     Conv_SA_W|       pointer|
|Conv_SA_W_fifo_cap            |   in|    4|     ap_fifo|                                                     Conv_SA_W|       pointer|
|Conv_SA_W_full_n              |   in|    1|     ap_fifo|                                                     Conv_SA_W|       pointer|
|Conv_SA_W_write               |  out|    1|     ap_fifo|                                                     Conv_SA_W|       pointer|
|Conv_SA_W_4_din               |  out|  128|     ap_fifo|                                                   Conv_SA_W_4|       pointer|
|Conv_SA_W_4_num_data_valid    |   in|    4|     ap_fifo|                                                   Conv_SA_W_4|       pointer|
|Conv_SA_W_4_fifo_cap          |   in|    4|     ap_fifo|                                                   Conv_SA_W_4|       pointer|
|Conv_SA_W_4_full_n            |   in|    1|     ap_fifo|                                                   Conv_SA_W_4|       pointer|
|Conv_SA_W_4_write             |  out|    1|     ap_fifo|                                                   Conv_SA_W_4|       pointer|
|Conv_SA_W_8_din               |  out|  128|     ap_fifo|                                                   Conv_SA_W_8|       pointer|
|Conv_SA_W_8_num_data_valid    |   in|    4|     ap_fifo|                                                   Conv_SA_W_8|       pointer|
|Conv_SA_W_8_fifo_cap          |   in|    4|     ap_fifo|                                                   Conv_SA_W_8|       pointer|
|Conv_SA_W_8_full_n            |   in|    1|     ap_fifo|                                                   Conv_SA_W_8|       pointer|
|Conv_SA_W_8_write             |  out|    1|     ap_fifo|                                                   Conv_SA_W_8|       pointer|
|Conv_SA_W_12_din              |  out|  128|     ap_fifo|                                                  Conv_SA_W_12|       pointer|
|Conv_SA_W_12_num_data_valid   |   in|    4|     ap_fifo|                                                  Conv_SA_W_12|       pointer|
|Conv_SA_W_12_fifo_cap         |   in|    4|     ap_fifo|                                                  Conv_SA_W_12|       pointer|
|Conv_SA_W_12_full_n           |   in|    1|     ap_fifo|                                                  Conv_SA_W_12|       pointer|
|Conv_SA_W_12_write            |  out|    1|     ap_fifo|                                                  Conv_SA_W_12|       pointer|
|fifo_conv_w_3_dout            |   in|  512|     ap_fifo|                                                 fifo_conv_w_3|       pointer|
|fifo_conv_w_3_num_data_valid  |   in|    4|     ap_fifo|                                                 fifo_conv_w_3|       pointer|
|fifo_conv_w_3_fifo_cap        |   in|    4|     ap_fifo|                                                 fifo_conv_w_3|       pointer|
|fifo_conv_w_3_empty_n         |   in|    1|     ap_fifo|                                                 fifo_conv_w_3|       pointer|
|fifo_conv_w_3_read            |  out|    1|     ap_fifo|                                                 fifo_conv_w_3|       pointer|
|Conv_SA_W_3_din               |  out|  128|     ap_fifo|                                                   Conv_SA_W_3|       pointer|
|Conv_SA_W_3_num_data_valid    |   in|    4|     ap_fifo|                                                   Conv_SA_W_3|       pointer|
|Conv_SA_W_3_fifo_cap          |   in|    4|     ap_fifo|                                                   Conv_SA_W_3|       pointer|
|Conv_SA_W_3_full_n            |   in|    1|     ap_fifo|                                                   Conv_SA_W_3|       pointer|
|Conv_SA_W_3_write             |  out|    1|     ap_fifo|                                                   Conv_SA_W_3|       pointer|
|Conv_SA_W_7_din               |  out|  128|     ap_fifo|                                                   Conv_SA_W_7|       pointer|
|Conv_SA_W_7_num_data_valid    |   in|    4|     ap_fifo|                                                   Conv_SA_W_7|       pointer|
|Conv_SA_W_7_fifo_cap          |   in|    4|     ap_fifo|                                                   Conv_SA_W_7|       pointer|
|Conv_SA_W_7_full_n            |   in|    1|     ap_fifo|                                                   Conv_SA_W_7|       pointer|
|Conv_SA_W_7_write             |  out|    1|     ap_fifo|                                                   Conv_SA_W_7|       pointer|
|Conv_SA_W_11_din              |  out|  128|     ap_fifo|                                                  Conv_SA_W_11|       pointer|
|Conv_SA_W_11_num_data_valid   |   in|    4|     ap_fifo|                                                  Conv_SA_W_11|       pointer|
|Conv_SA_W_11_fifo_cap         |   in|    4|     ap_fifo|                                                  Conv_SA_W_11|       pointer|
|Conv_SA_W_11_full_n           |   in|    1|     ap_fifo|                                                  Conv_SA_W_11|       pointer|
|Conv_SA_W_11_write            |  out|    1|     ap_fifo|                                                  Conv_SA_W_11|       pointer|
|Conv_SA_W_15_din              |  out|  128|     ap_fifo|                                                  Conv_SA_W_15|       pointer|
|Conv_SA_W_15_num_data_valid   |   in|    4|     ap_fifo|                                                  Conv_SA_W_15|       pointer|
|Conv_SA_W_15_fifo_cap         |   in|    4|     ap_fifo|                                                  Conv_SA_W_15|       pointer|
|Conv_SA_W_15_full_n           |   in|    1|     ap_fifo|                                                  Conv_SA_W_15|       pointer|
|Conv_SA_W_15_write            |  out|    1|     ap_fifo|                                                  Conv_SA_W_15|       pointer|
|zext_ln275                    |   in|   32|     ap_none|                                                    zext_ln275|        scalar|
+------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [tools.cpp:278->top.cpp:78]   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln275_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln275" [tools.cpp:269->top.cpp:78]   --->   Operation 27 'read' 'zext_ln275_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%store_ln278 = store i3 0, i3 %c" [tools.cpp:278->top.cpp:78]   --->   Operation 29 'store' 'store_ln278' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_281_3.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [tools.cpp:275->top.cpp:78]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln275 = icmp_eq  i32 %indvar_flatten_load, i32 %zext_ln275_read" [tools.cpp:275->top.cpp:78]   --->   Operation 32 'icmp' 'icmp_ln275' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln275 = add i32 %indvar_flatten_load, i32 1" [tools.cpp:275->top.cpp:78]   --->   Operation 33 'add' 'add_ln275' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %icmp_ln275, void %for.inc22.i, void %ConvWeightToArray.exit.loopexit.exitStub" [tools.cpp:275->top.cpp:78]   --->   Operation 34 'br' 'br_ln275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c_load = load i3 %c" [tools.cpp:278->top.cpp:78]   --->   Operation 35 'load' 'c_load' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_275_1_VITIS_LOOP_278_2_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2304, i64 2304, i64 2304"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.52ns)   --->   "%icmp_ln278 = icmp_eq  i3 %c_load, i3 4" [tools.cpp:278->top.cpp:78]   --->   Operation 38 'icmp' 'icmp_ln278' <Predicate = (!icmp_ln275)> <Delay = 0.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.25ns)   --->   "%select_ln275 = select i1 %icmp_ln278, i3 0, i3 %c_load" [tools.cpp:275->top.cpp:78]   --->   Operation 39 'select' 'select_ln275' <Predicate = (!icmp_ln275)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln278 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:278->top.cpp:78]   --->   Operation 40 'specpipeline' 'specpipeline_ln278' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln278 = trunc i3 %select_ln275" [tools.cpp:278->top.cpp:78]   --->   Operation 41 'trunc' 'trunc_ln278' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.66ns)   --->   "%switch_ln280 = switch i2 %trunc_ln278, void %V.i82.case.324.3.i, i2 0, void %V.i82.case.021.3.i, i2 1, void %V.i82.case.122.3.i, i2 2, void %V.i82.case.223.3.i" [tools.cpp:280->top.cpp:78]   --->   Operation 42 'switch' 'switch_ln280' <Predicate = (!icmp_ln275)> <Delay = 0.66>
ST_2 : Operation 43 [1/1] (0.52ns)   --->   "%add_ln278 = add i3 %select_ln275, i3 1" [tools.cpp:278->top.cpp:78]   --->   Operation 43 'add' 'add_ln278' <Predicate = (!icmp_ln275)> <Delay = 0.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.36ns)   --->   "%store_ln275 = store i32 %add_ln275, i32 %indvar_flatten" [tools.cpp:275->top.cpp:78]   --->   Operation 44 'store' 'store_ln275' <Predicate = (!icmp_ln275)> <Delay = 0.36>
ST_2 : Operation 45 [1/1] (0.36ns)   --->   "%store_ln278 = store i3 %add_ln278, i3 %c" [tools.cpp:278->top.cpp:78]   --->   Operation 45 'store' 'store_ln278' <Predicate = (!icmp_ln275)> <Delay = 0.36>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln278 = br void %VITIS_LOOP_281_3.i" [tools.cpp:278->top.cpp:78]   --->   Operation 46 'br' 'br_ln278' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln275)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.86>
ST_3 : Operation 47 [1/1] (1.36ns)   --->   "%w = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_conv_w_2" [tools.cpp:280->top.cpp:78]   --->   Operation 47 'read' 'w' <Predicate = (trunc_ln278 == 2)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln283_3 = trunc i512 %w" [tools.cpp:283->top.cpp:78]   --->   Operation 48 'trunc' 'trunc_ln283_3' <Predicate = (trunc_ln278 == 2)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_2, i128 %trunc_ln283_3" [tools.cpp:284->top.cpp:78]   --->   Operation 49 'write' 'write_ln284' <Predicate = (trunc_ln278 == 2)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_10 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %w, i32 128, i32 255" [tools.cpp:283->top.cpp:78]   --->   Operation 50 'partselect' 'p_10' <Predicate = (trunc_ln278 == 2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_6, i128 %p_10" [tools.cpp:284->top.cpp:78]   --->   Operation 51 'write' 'write_ln284' <Predicate = (trunc_ln278 == 2)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_11 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %w, i32 256, i32 383" [tools.cpp:283->top.cpp:78]   --->   Operation 52 'partselect' 'p_11' <Predicate = (trunc_ln278 == 2)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_10, i128 %p_11" [tools.cpp:284->top.cpp:78]   --->   Operation 53 'write' 'write_ln284' <Predicate = (trunc_ln278 == 2)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_12 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %w, i32 384, i32 511" [tools.cpp:283->top.cpp:78]   --->   Operation 54 'partselect' 'p_12' <Predicate = (trunc_ln278 == 2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_14, i128 %p_12" [tools.cpp:284->top.cpp:78]   --->   Operation 55 'write' 'write_ln284' <Predicate = (trunc_ln278 == 2)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln284 = br void %V.i82.exit.3.i" [tools.cpp:284->top.cpp:78]   --->   Operation 56 'br' 'br_ln284' <Predicate = (trunc_ln278 == 2)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.36ns)   --->   "%fifo_conv_w_1_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_conv_w_1" [tools.cpp:280->top.cpp:78]   --->   Operation 57 'read' 'fifo_conv_w_1_read' <Predicate = (trunc_ln278 == 1)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln283_2 = trunc i512 %fifo_conv_w_1_read" [tools.cpp:283->top.cpp:78]   --->   Operation 58 'trunc' 'trunc_ln283_2' <Predicate = (trunc_ln278 == 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_1, i128 %trunc_ln283_2" [tools.cpp:284->top.cpp:78]   --->   Operation 59 'write' 'write_ln284' <Predicate = (trunc_ln278 == 1)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_7 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %fifo_conv_w_1_read, i32 128, i32 255" [tools.cpp:283->top.cpp:78]   --->   Operation 60 'partselect' 'p_7' <Predicate = (trunc_ln278 == 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_5, i128 %p_7" [tools.cpp:284->top.cpp:78]   --->   Operation 61 'write' 'write_ln284' <Predicate = (trunc_ln278 == 1)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_8 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %fifo_conv_w_1_read, i32 256, i32 383" [tools.cpp:283->top.cpp:78]   --->   Operation 62 'partselect' 'p_8' <Predicate = (trunc_ln278 == 1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_9, i128 %p_8" [tools.cpp:284->top.cpp:78]   --->   Operation 63 'write' 'write_ln284' <Predicate = (trunc_ln278 == 1)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_9 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %fifo_conv_w_1_read, i32 384, i32 511" [tools.cpp:283->top.cpp:78]   --->   Operation 64 'partselect' 'p_9' <Predicate = (trunc_ln278 == 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_13, i128 %p_9" [tools.cpp:284->top.cpp:78]   --->   Operation 65 'write' 'write_ln284' <Predicate = (trunc_ln278 == 1)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln284 = br void %V.i82.exit.3.i" [tools.cpp:284->top.cpp:78]   --->   Operation 66 'br' 'br_ln284' <Predicate = (trunc_ln278 == 1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.36ns)   --->   "%fifo_conv_w_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_conv_w" [tools.cpp:280->top.cpp:78]   --->   Operation 67 'read' 'fifo_conv_w_read' <Predicate = (trunc_ln278 == 0)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln283_1 = trunc i512 %fifo_conv_w_read" [tools.cpp:283->top.cpp:78]   --->   Operation 68 'trunc' 'trunc_ln283_1' <Predicate = (trunc_ln278 == 0)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W, i128 %trunc_ln283_1" [tools.cpp:284->top.cpp:78]   --->   Operation 69 'write' 'write_ln284' <Predicate = (trunc_ln278 == 0)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_4 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %fifo_conv_w_read, i32 128, i32 255" [tools.cpp:283->top.cpp:78]   --->   Operation 70 'partselect' 'p_4' <Predicate = (trunc_ln278 == 0)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_4, i128 %p_4" [tools.cpp:284->top.cpp:78]   --->   Operation 71 'write' 'write_ln284' <Predicate = (trunc_ln278 == 0)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_5 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %fifo_conv_w_read, i32 256, i32 383" [tools.cpp:283->top.cpp:78]   --->   Operation 72 'partselect' 'p_5' <Predicate = (trunc_ln278 == 0)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_8, i128 %p_5" [tools.cpp:284->top.cpp:78]   --->   Operation 73 'write' 'write_ln284' <Predicate = (trunc_ln278 == 0)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_6 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %fifo_conv_w_read, i32 384, i32 511" [tools.cpp:283->top.cpp:78]   --->   Operation 74 'partselect' 'p_6' <Predicate = (trunc_ln278 == 0)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_12, i128 %p_6" [tools.cpp:284->top.cpp:78]   --->   Operation 75 'write' 'write_ln284' <Predicate = (trunc_ln278 == 0)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln284 = br void %V.i82.exit.3.i" [tools.cpp:284->top.cpp:78]   --->   Operation 76 'br' 'br_ln284' <Predicate = (trunc_ln278 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.36ns)   --->   "%fifo_conv_w_3_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_conv_w_3" [tools.cpp:280->top.cpp:78]   --->   Operation 77 'read' 'fifo_conv_w_3_read' <Predicate = (trunc_ln278 == 3)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln283 = trunc i512 %fifo_conv_w_3_read" [tools.cpp:283->top.cpp:78]   --->   Operation 78 'trunc' 'trunc_ln283' <Predicate = (trunc_ln278 == 3)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_3, i128 %trunc_ln283" [tools.cpp:284->top.cpp:78]   --->   Operation 79 'write' 'write_ln284' <Predicate = (trunc_ln278 == 3)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_s = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %fifo_conv_w_3_read, i32 128, i32 255" [tools.cpp:283->top.cpp:78]   --->   Operation 80 'partselect' 'p_s' <Predicate = (trunc_ln278 == 3)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_7, i128 %p_s" [tools.cpp:284->top.cpp:78]   --->   Operation 81 'write' 'write_ln284' <Predicate = (trunc_ln278 == 3)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_3 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %fifo_conv_w_3_read, i32 256, i32 383" [tools.cpp:283->top.cpp:78]   --->   Operation 82 'partselect' 'p_3' <Predicate = (trunc_ln278 == 3)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_11, i128 %p_3" [tools.cpp:284->top.cpp:78]   --->   Operation 83 'write' 'write_ln284' <Predicate = (trunc_ln278 == 3)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_0 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %fifo_conv_w_3_read, i32 384, i32 511" [tools.cpp:283->top.cpp:78]   --->   Operation 84 'partselect' 'p_0' <Predicate = (trunc_ln278 == 3)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.49ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_15, i128 %p_0" [tools.cpp:284->top.cpp:78]   --->   Operation 85 'write' 'write_ln284' <Predicate = (trunc_ln278 == 3)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln284 = br void %V.i82.exit.3.i" [tools.cpp:284->top.cpp:78]   --->   Operation 86 'br' 'br_ln284' <Predicate = (trunc_ln278 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln275]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_conv_w_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 0110]
indvar_flatten        (alloca           ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
zext_ln275_read       (read             ) [ 0110]
store_ln0             (store            ) [ 0000]
store_ln278           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln275            (icmp             ) [ 0110]
add_ln275             (add              ) [ 0000]
br_ln275              (br               ) [ 0000]
c_load                (load             ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln278            (icmp             ) [ 0000]
select_ln275          (select           ) [ 0000]
specpipeline_ln278    (specpipeline     ) [ 0000]
trunc_ln278           (trunc            ) [ 0101]
switch_ln280          (switch           ) [ 0000]
add_ln278             (add              ) [ 0000]
store_ln275           (store            ) [ 0000]
store_ln278           (store            ) [ 0000]
br_ln278              (br               ) [ 0000]
w                     (read             ) [ 0000]
trunc_ln283_3         (trunc            ) [ 0000]
write_ln284           (write            ) [ 0000]
p_10                  (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
p_11                  (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
p_12                  (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
br_ln284              (br               ) [ 0000]
fifo_conv_w_1_read    (read             ) [ 0000]
trunc_ln283_2         (trunc            ) [ 0000]
write_ln284           (write            ) [ 0000]
p_7                   (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
p_8                   (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
p_9                   (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
br_ln284              (br               ) [ 0000]
fifo_conv_w_read      (read             ) [ 0000]
trunc_ln283_1         (trunc            ) [ 0000]
write_ln284           (write            ) [ 0000]
p_4                   (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
p_5                   (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
p_6                   (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
br_ln284              (br               ) [ 0000]
fifo_conv_w_3_read    (read             ) [ 0000]
trunc_ln283           (trunc            ) [ 0000]
write_ln284           (write            ) [ 0000]
p_s                   (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
p_3                   (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
p_0                   (partselect       ) [ 0000]
write_ln284           (write            ) [ 0000]
br_ln284              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln275">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln275"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_conv_w_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Conv_SA_W_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Conv_SA_W_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Conv_SA_W_10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Conv_SA_W_14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_conv_w_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Conv_SA_W_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Conv_SA_W_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Conv_SA_W_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Conv_SA_W_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fifo_conv_w">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Conv_SA_W">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Conv_SA_W_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Conv_SA_W_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Conv_SA_W_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fifo_conv_w_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Conv_SA_W_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Conv_SA_W_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Conv_SA_W_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Conv_SA_W_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_275_1_VITIS_LOOP_278_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="c_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln275_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln275_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="w_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="512" slack="0"/>
<pin id="112" dir="0" index="1" bw="512" slack="0"/>
<pin id="113" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln284_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="0" index="2" bw="128" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln284_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="128" slack="0"/>
<pin id="126" dir="0" index="2" bw="128" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln284_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="0" index="2" bw="128" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln284_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="128" slack="0"/>
<pin id="140" dir="0" index="2" bw="128" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="fifo_conv_w_1_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="512" slack="0"/>
<pin id="146" dir="0" index="1" bw="512" slack="0"/>
<pin id="147" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_conv_w_1_read/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln284_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="128" slack="0"/>
<pin id="153" dir="0" index="2" bw="128" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln284_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="128" slack="0"/>
<pin id="160" dir="0" index="2" bw="128" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln284_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="128" slack="0"/>
<pin id="167" dir="0" index="2" bw="128" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln284_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="128" slack="0"/>
<pin id="174" dir="0" index="2" bw="128" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="fifo_conv_w_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="512" slack="0"/>
<pin id="180" dir="0" index="1" bw="512" slack="0"/>
<pin id="181" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_conv_w_read/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln284_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="128" slack="0"/>
<pin id="187" dir="0" index="2" bw="128" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln284_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="128" slack="0"/>
<pin id="194" dir="0" index="2" bw="128" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln284_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="128" slack="0"/>
<pin id="201" dir="0" index="2" bw="128" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln284_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="128" slack="0"/>
<pin id="208" dir="0" index="2" bw="128" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="fifo_conv_w_3_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="512" slack="0"/>
<pin id="214" dir="0" index="1" bw="512" slack="0"/>
<pin id="215" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_conv_w_3_read/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln284_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="128" slack="0"/>
<pin id="221" dir="0" index="2" bw="128" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="write_ln284_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="128" slack="0"/>
<pin id="228" dir="0" index="2" bw="128" slack="0"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln284_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="128" slack="0"/>
<pin id="235" dir="0" index="2" bw="128" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="write_ln284_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="128" slack="0"/>
<pin id="242" dir="0" index="2" bw="128" slack="0"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln284/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln278_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln278/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln275_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln275/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln275_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln275/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="c_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="1"/>
<pin id="272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln278_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln278/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln275_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="0" index="2" bw="3" slack="0"/>
<pin id="283" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln275/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln278_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln278/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln278_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln278/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln275_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln278_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="1"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln278/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln283_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="512" slack="0"/>
<pin id="309" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln283_3/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_10_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="128" slack="0"/>
<pin id="314" dir="0" index="1" bw="512" slack="0"/>
<pin id="315" dir="0" index="2" bw="9" slack="0"/>
<pin id="316" dir="0" index="3" bw="9" slack="0"/>
<pin id="317" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_10/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_11_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="128" slack="0"/>
<pin id="325" dir="0" index="1" bw="512" slack="0"/>
<pin id="326" dir="0" index="2" bw="10" slack="0"/>
<pin id="327" dir="0" index="3" bw="10" slack="0"/>
<pin id="328" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_11/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_12_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="128" slack="0"/>
<pin id="336" dir="0" index="1" bw="512" slack="0"/>
<pin id="337" dir="0" index="2" bw="10" slack="0"/>
<pin id="338" dir="0" index="3" bw="10" slack="0"/>
<pin id="339" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_12/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln283_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="512" slack="0"/>
<pin id="347" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln283_2/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_7_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="128" slack="0"/>
<pin id="352" dir="0" index="1" bw="512" slack="0"/>
<pin id="353" dir="0" index="2" bw="9" slack="0"/>
<pin id="354" dir="0" index="3" bw="9" slack="0"/>
<pin id="355" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_7/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_8_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="128" slack="0"/>
<pin id="363" dir="0" index="1" bw="512" slack="0"/>
<pin id="364" dir="0" index="2" bw="10" slack="0"/>
<pin id="365" dir="0" index="3" bw="10" slack="0"/>
<pin id="366" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_8/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_9_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="128" slack="0"/>
<pin id="374" dir="0" index="1" bw="512" slack="0"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="0" index="3" bw="10" slack="0"/>
<pin id="377" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_9/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln283_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="512" slack="0"/>
<pin id="385" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln283_1/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="128" slack="0"/>
<pin id="390" dir="0" index="1" bw="512" slack="0"/>
<pin id="391" dir="0" index="2" bw="9" slack="0"/>
<pin id="392" dir="0" index="3" bw="9" slack="0"/>
<pin id="393" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="128" slack="0"/>
<pin id="401" dir="0" index="1" bw="512" slack="0"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="0" index="3" bw="10" slack="0"/>
<pin id="404" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_6_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="128" slack="0"/>
<pin id="412" dir="0" index="1" bw="512" slack="0"/>
<pin id="413" dir="0" index="2" bw="10" slack="0"/>
<pin id="414" dir="0" index="3" bw="10" slack="0"/>
<pin id="415" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln283_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="512" slack="0"/>
<pin id="423" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln283/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_s_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="128" slack="0"/>
<pin id="428" dir="0" index="1" bw="512" slack="0"/>
<pin id="429" dir="0" index="2" bw="9" slack="0"/>
<pin id="430" dir="0" index="3" bw="9" slack="0"/>
<pin id="431" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="128" slack="0"/>
<pin id="439" dir="0" index="1" bw="512" slack="0"/>
<pin id="440" dir="0" index="2" bw="10" slack="0"/>
<pin id="441" dir="0" index="3" bw="10" slack="0"/>
<pin id="442" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_3/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_0_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="128" slack="0"/>
<pin id="450" dir="0" index="1" bw="512" slack="0"/>
<pin id="451" dir="0" index="2" bw="10" slack="0"/>
<pin id="452" dir="0" index="3" bw="10" slack="0"/>
<pin id="453" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="459" class="1005" name="c_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="466" class="1005" name="indvar_flatten_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="473" class="1005" name="zext_ln275_read_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln275_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="trunc_ln278_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="1"/>
<pin id="483" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln278 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="78" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="80" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="80" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="80" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="80" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="78" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="80" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="80" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="80" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="80" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="80" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="80" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="80" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="78" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="80" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="80" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="80" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="80" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="256" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="270" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="279" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="76" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="264" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="291" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="110" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="318"><net_src comp="82" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="110" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="86" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="322"><net_src comp="312" pin="4"/><net_sink comp="123" pin=2"/></net>

<net id="329"><net_src comp="82" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="110" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="88" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="90" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="333"><net_src comp="323" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="340"><net_src comp="82" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="110" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="92" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="94" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="344"><net_src comp="334" pin="4"/><net_sink comp="137" pin=2"/></net>

<net id="348"><net_src comp="144" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="356"><net_src comp="82" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="144" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="84" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="86" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="360"><net_src comp="350" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="367"><net_src comp="82" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="144" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="88" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="90" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="371"><net_src comp="361" pin="4"/><net_sink comp="164" pin=2"/></net>

<net id="378"><net_src comp="82" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="144" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="92" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="94" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="382"><net_src comp="372" pin="4"/><net_sink comp="171" pin=2"/></net>

<net id="386"><net_src comp="178" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="394"><net_src comp="82" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="178" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="84" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="86" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="398"><net_src comp="388" pin="4"/><net_sink comp="191" pin=2"/></net>

<net id="405"><net_src comp="82" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="178" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="90" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="409"><net_src comp="399" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="416"><net_src comp="82" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="178" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="92" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="94" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="420"><net_src comp="410" pin="4"/><net_sink comp="205" pin=2"/></net>

<net id="424"><net_src comp="212" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="432"><net_src comp="82" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="212" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="84" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="86" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="436"><net_src comp="426" pin="4"/><net_sink comp="225" pin=2"/></net>

<net id="443"><net_src comp="82" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="212" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="88" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="90" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="447"><net_src comp="437" pin="4"/><net_sink comp="232" pin=2"/></net>

<net id="454"><net_src comp="82" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="212" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="92" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="94" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="458"><net_src comp="448" pin="4"/><net_sink comp="239" pin=2"/></net>

<net id="462"><net_src comp="96" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="469"><net_src comp="100" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="476"><net_src comp="104" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="484"><net_src comp="287" pin="1"/><net_sink comp="481" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_conv_w_2 | {}
	Port: Conv_SA_W_2 | {3 }
	Port: Conv_SA_W_6 | {3 }
	Port: Conv_SA_W_10 | {3 }
	Port: Conv_SA_W_14 | {3 }
	Port: fifo_conv_w_1 | {}
	Port: Conv_SA_W_1 | {3 }
	Port: Conv_SA_W_5 | {3 }
	Port: Conv_SA_W_9 | {3 }
	Port: Conv_SA_W_13 | {3 }
	Port: fifo_conv_w | {}
	Port: Conv_SA_W | {3 }
	Port: Conv_SA_W_4 | {3 }
	Port: Conv_SA_W_8 | {3 }
	Port: Conv_SA_W_12 | {3 }
	Port: fifo_conv_w_3 | {}
	Port: Conv_SA_W_3 | {3 }
	Port: Conv_SA_W_7 | {3 }
	Port: Conv_SA_W_11 | {3 }
	Port: Conv_SA_W_15 | {3 }
 - Input state : 
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : zext_ln275 | {1 }
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : fifo_conv_w_2 | {3 }
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_2 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_6 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_10 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_14 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : fifo_conv_w_1 | {3 }
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_1 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_5 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_9 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_13 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : fifo_conv_w | {3 }
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_4 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_8 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_12 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : fifo_conv_w_3 | {3 }
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_3 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_7 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_11 | {}
	Port: ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2 : Conv_SA_W_15 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln278 : 1
	State 2
		icmp_ln275 : 1
		add_ln275 : 1
		br_ln275 : 2
		icmp_ln278 : 1
		select_ln275 : 2
		trunc_ln278 : 3
		switch_ln280 : 4
		add_ln278 : 3
		store_ln275 : 2
		store_ln278 : 4
	State 3
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1
		write_ln284 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln275_fu_259       |    0    |    39   |
|          |        icmp_ln278_fu_273       |    0    |    10   |
|----------|--------------------------------|---------|---------|
|    add   |        add_ln275_fu_264        |    0    |    39   |
|          |        add_ln278_fu_291        |    0    |    10   |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln275_fu_279      |    0    |    3    |
|----------|--------------------------------|---------|---------|
|          |   zext_ln275_read_read_fu_104  |    0    |    0    |
|          |          w_read_fu_110         |    0    |    0    |
|   read   | fifo_conv_w_1_read_read_fu_144 |    0    |    0    |
|          |  fifo_conv_w_read_read_fu_178  |    0    |    0    |
|          | fifo_conv_w_3_read_read_fu_212 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    write_ln284_write_fu_116    |    0    |    0    |
|          |    write_ln284_write_fu_123    |    0    |    0    |
|          |    write_ln284_write_fu_130    |    0    |    0    |
|          |    write_ln284_write_fu_137    |    0    |    0    |
|          |    write_ln284_write_fu_150    |    0    |    0    |
|          |    write_ln284_write_fu_157    |    0    |    0    |
|          |    write_ln284_write_fu_164    |    0    |    0    |
|   write  |    write_ln284_write_fu_171    |    0    |    0    |
|          |    write_ln284_write_fu_184    |    0    |    0    |
|          |    write_ln284_write_fu_191    |    0    |    0    |
|          |    write_ln284_write_fu_198    |    0    |    0    |
|          |    write_ln284_write_fu_205    |    0    |    0    |
|          |    write_ln284_write_fu_218    |    0    |    0    |
|          |    write_ln284_write_fu_225    |    0    |    0    |
|          |    write_ln284_write_fu_232    |    0    |    0    |
|          |    write_ln284_write_fu_239    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln278_fu_287       |    0    |    0    |
|          |      trunc_ln283_3_fu_307      |    0    |    0    |
|   trunc  |      trunc_ln283_2_fu_345      |    0    |    0    |
|          |      trunc_ln283_1_fu_383      |    0    |    0    |
|          |       trunc_ln283_fu_421       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           p_10_fu_312          |    0    |    0    |
|          |           p_11_fu_323          |    0    |    0    |
|          |           p_12_fu_334          |    0    |    0    |
|          |           p_7_fu_350           |    0    |    0    |
|          |           p_8_fu_361           |    0    |    0    |
|partselect|           p_9_fu_372           |    0    |    0    |
|          |           p_4_fu_388           |    0    |    0    |
|          |           p_5_fu_399           |    0    |    0    |
|          |           p_6_fu_410           |    0    |    0    |
|          |           p_s_fu_426           |    0    |    0    |
|          |           p_3_fu_437           |    0    |    0    |
|          |           p_0_fu_448           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   101   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       c_reg_459       |    3   |
| indvar_flatten_reg_466|   32   |
|  trunc_ln278_reg_481  |    2   |
|zext_ln275_read_reg_473|   32   |
+-----------------------+--------+
|         Total         |   69   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   101  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   69   |    -   |
+-----------+--------+--------+
|   Total   |   69   |   101  |
+-----------+--------+--------+
