<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-cpg236-1</Part>
        <TopModelName>constraint_layer_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.017</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>22</Best-caseLatency>
            <Average-caseLatency>22</Average-caseLatency>
            <Worst-caseLatency>22</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>23</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>4</DSP>
            <FF>554</FF>
            <LUT>720</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>constraint_layer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>constraint_layer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>constraint_layer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>constraint_layer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>constraint_layer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>constraint_layer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_input_0_ap_vld</name>
            <Object>encoded_input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_input_0</name>
            <Object>encoded_input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_input_0_ap_ack</name>
            <Object>encoded_input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_input_1_ap_vld</name>
            <Object>encoded_input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_input_1</name>
            <Object>encoded_input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_input_1_ap_ack</name>
            <Object>encoded_input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_output_0_ap_ack</name>
            <Object>encoded_output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_output_0</name>
            <Object>encoded_output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_output_0_ap_vld</name>
            <Object>encoded_output_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_output_1_ap_ack</name>
            <Object>encoded_output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_output_1</name>
            <Object>encoded_output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>encoded_output_1_ap_vld</name>
            <Object>encoded_output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_hs</IOProtocol>
            <IOConfig>register</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>constraint_layer_top</ModuleName>
            <BindInstances>mac_muladd_16s_16s_26s_26_4_1_U5 mul_16s_16s_26_1_1_U1 mac_muladd_16s_16s_26s_26_4_1_U5 add_ln91_fu_206_p2 xor_ln91_fu_220_p2 s_fu_244_p2 q_fu_250_p3 q_star_fu_257_p3 q_1_2_in_in_i_fu_309_p3 s_3_fu_317_p3 s_4_fu_345_p2 s_5_fu_365_p2 q_star_3_fu_378_p3 s_6_fu_385_p3 s_7_fu_432_p2 s_8_fu_446_p2 q_1_4_in_in_i_fu_452_p3 s_9_fu_460_p3 s_10_fu_488_p2 s_11_fu_508_p2 q_star_6_fu_521_p3 s_12_fu_528_p3 s_13_fu_575_p2 s_14_fu_589_p2 q_1_6_in_in_i_fu_595_p3 s_15_fu_603_p3 s_16_fu_631_p2 s_17_fu_651_p2 q_star_9_fu_664_p3 s_18_fu_671_p3 s_19_fu_728_p2 s_20_fu_742_p2 s_21_fu_760_p3 empty_fu_752_p3 icmp_ln102_fu_772_p2 add_ln103_fu_778_p2 select_ln102_fu_794_p3 udiv_9s_7ns_8_13_1_U2 mul_14ns_16s_26_1_1_U3 mul_14ns_16s_26_1_1_U4</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>constraint_layer_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.017</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>23</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>554</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>720</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U5" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_26s_26_4_1_U5" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_206_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln91_fu_220_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="s_fu_244_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="q_fu_250_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="q" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="q_star_fu_257_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="q_star" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="q_1_2_in_in_i_fu_309_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="q_1_2_in_in_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="s_3_fu_317_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="s_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="s_4_fu_345_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="s_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="s_5_fu_365_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="s_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="q_star_3_fu_378_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="q_star_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="s_6_fu_385_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="s_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="s_7_fu_432_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="s_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="s_8_fu_446_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="s_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="q_1_4_in_in_i_fu_452_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="q_1_4_in_in_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="s_9_fu_460_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="s_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="s_10_fu_488_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="s_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="s_11_fu_508_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="s_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="q_star_6_fu_521_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="q_star_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="s_12_fu_528_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="s_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="s_13_fu_575_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="s_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="s_14_fu_589_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="s_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="q_1_6_in_in_i_fu_595_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="q_1_6_in_in_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="s_15_fu_603_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="s_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="s_16_fu_631_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="s_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="s_17_fu_651_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="s_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="q_star_9_fu_664_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="q_star_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="s_18_fu_671_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="s_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="s_19_fu_728_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="s_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="s_20_fu_742_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="s_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="s_21_fu_760_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="s_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_752_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln102_fu_772_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_778_p2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln102_fu_794_p3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:102" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="12" LOOP="" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_9s_7ns_8_13_1_U2" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_16s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_16s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln19" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="all" wave_debug="1"/>
        <config_export format="sysgen" output="C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="encoded_input" index="0" direction="in" srcType="ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="encoded_input_0_ap_vld" name="encoded_input_0_ap_vld" usage="control" direction="in"/>
                <hwRef type="port" interface="encoded_input_0" name="encoded_input_0" usage="data" direction="in"/>
                <hwRef type="port" interface="encoded_input_0_ap_ack" name="encoded_input_0_ap_ack" usage="control" direction="out"/>
                <hwRef type="port" interface="encoded_input_1_ap_vld" name="encoded_input_1_ap_vld" usage="control" direction="in"/>
                <hwRef type="port" interface="encoded_input_1" name="encoded_input_1" usage="data" direction="in"/>
                <hwRef type="port" interface="encoded_input_1_ap_ack" name="encoded_input_1_ap_ack" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="encoded_output" index="1" direction="out" srcType="ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="encoded_output_0_ap_ack" name="encoded_output_0_ap_ack" usage="control" direction="in"/>
                <hwRef type="port" interface="encoded_output_0" name="encoded_output_0" usage="data" direction="out"/>
                <hwRef type="port" interface="encoded_output_0_ap_vld" name="encoded_output_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="encoded_output_1_ap_ack" name="encoded_output_1_ap_ack" usage="control" direction="in"/>
                <hwRef type="port" interface="encoded_output_1" name="encoded_output_1" usage="data" direction="out"/>
                <hwRef type="port" interface="encoded_output_1_ap_vld" name="encoded_output_1_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="encoded_input_0" type="data" busTypeName="data" protocol="ap_hs" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="encoded_input_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>encoded_input_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0" argName="encoded_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="encoded_input_1" type="data" busTypeName="data" protocol="ap_hs" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="encoded_input_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>encoded_input_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0" argName="encoded_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="encoded_output_0" type="data" busTypeName="data" protocol="ap_hs" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="encoded_output_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>encoded_output_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0" argName="encoded_output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="encoded_output_1" type="data" busTypeName="data" protocol="ap_hs" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="encoded_output_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>encoded_output_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0" argName="encoded_output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="encoded_input_0">ap_hs, in, 16</column>
                    <column name="encoded_input_1">ap_hs, in, 16</column>
                    <column name="encoded_output_0">ap_hs, out, 16</column>
                    <column name="encoded_output_1">ap_hs, out, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="encoded_input">in, ap_fixed&lt;16 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="encoded_output">out, ap_fixed&lt;16 6 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="encoded_input">encoded_input_0_ap_vld, port</column>
                    <column name="encoded_input">encoded_input_0, port</column>
                    <column name="encoded_input">encoded_input_0_ap_ack, port</column>
                    <column name="encoded_input">encoded_input_1_ap_vld, port</column>
                    <column name="encoded_input">encoded_input_1, port</column>
                    <column name="encoded_input">encoded_input_1_ap_ack, port</column>
                    <column name="encoded_output">encoded_output_0_ap_ack, port</column>
                    <column name="encoded_output">encoded_output_0, port</column>
                    <column name="encoded_output">encoded_output_0_ap_vld, port</column>
                    <column name="encoded_output">encoded_output_1_ap_ack, port</column>
                    <column name="encoded_output">encoded_output_1, port</column>
                    <column name="encoded_output">encoded_output_1_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:5" status="valid" parentFunction="constraint_layer_top" variable="encoded_input,encoded_output" isDirective="0" options="mode=ap_hs port=encoded_input,encoded_output"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:6" status="valid" parentFunction="constraint_layer_top" variable="encoded_input" isDirective="0" options="variable=encoded_input complete dim=0"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:7" status="valid" parentFunction="constraint_layer_top" variable="encoded_output" isDirective="0" options="variable=encoded_output complete dim=0"/>
        <Pragma type="reset" location="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:8" status="warning" parentFunction="constraint_layer_top" variable="" isDirective="0" options="variable= encoded_output">
            <Msg msg_id="207-5555" msg_severity="WARNING" msg_body="Invalid variable in '#pragma HLS reset': expect variable to be static or global"/>
        </Pragma>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9" status="valid" parentFunction="constraint_layer_top" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12" status="valid" parentFunction="constraint_layer_top" variable="sum_of_squares" isDirective="0" options="variable=sum_of_squares op=fmul impl=dsp"/>
    </PragmaReport>
</profile>

