Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  8 07:48:51 2024
| Host         : Roderick running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_mod/flex_clk_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: task_4b_mod/clk25m_mod/flex_clk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: task_4b_mod/s1_input_mod/debouncer_200ms_mod/clk1m_mod/flex_clk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/flex_clk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: task_4b_mod/s3_input_mod/debouncer_200ms_mod/clk1m_mod/flex_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 411 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.218        0.000                      0                  325        0.213        0.000                      0                  325        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.218        0.000                      0                  325        0.213        0.000                      0                  325        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.890ns (21.185%)  route 3.311ns (78.815%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.560     5.081    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.818     6.418    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.861     7.402    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.526 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1/O
                         net (fo=2, routed)           0.455     7.981    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.105 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.177     9.282    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1_n_0
    SLICE_X30Y39         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.443    14.784    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[20]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.890ns (21.185%)  route 3.311ns (78.815%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.560     5.081    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.818     6.418    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.861     7.402    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.526 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1/O
                         net (fo=2, routed)           0.455     7.981    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.105 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.177     9.282    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1_n_0
    SLICE_X30Y39         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.443    14.784    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[21]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.890ns (21.185%)  route 3.311ns (78.815%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.560     5.081    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.818     6.418    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.861     7.402    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.526 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1/O
                         net (fo=2, routed)           0.455     7.981    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.105 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.177     9.282    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1_n_0
    SLICE_X30Y39         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.443    14.784    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[22]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.890ns (21.185%)  route 3.311ns (78.815%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.560     5.081    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.818     6.418    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.861     7.402    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.526 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1/O
                         net (fo=2, routed)           0.455     7.981    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.105 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.177     9.282    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1_n_0
    SLICE_X30Y39         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.443    14.784    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[23]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.890ns (21.196%)  route 3.309ns (78.804%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.560     5.081    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.818     6.418    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.861     7.402    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.526 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1/O
                         net (fo=2, routed)           0.455     7.981    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.105 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.175     9.280    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1_n_0
    SLICE_X30Y40         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.443    14.784    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[24]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.890ns (21.196%)  route 3.309ns (78.804%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.560     5.081    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.818     6.418    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.861     7.402    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.526 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1/O
                         net (fo=2, routed)           0.455     7.981    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.105 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.175     9.280    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1_n_0
    SLICE_X30Y40         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.443    14.784    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[25]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.890ns (21.196%)  route 3.309ns (78.804%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.560     5.081    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.818     6.418    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.861     7.402    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.526 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1/O
                         net (fo=2, routed)           0.455     7.981    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.105 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.175     9.280    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1_n_0
    SLICE_X30Y40         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.443    14.784    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[26]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.890ns (21.196%)  route 3.309ns (78.804%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.560     5.081    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.818     6.418    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.861     7.402    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.526 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1/O
                         net (fo=2, routed)           0.455     7.981    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.105 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.175     9.280    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1_n_0
    SLICE_X30Y40         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.443    14.784    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[27]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.890ns (21.925%)  route 3.169ns (78.075%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.560     5.081    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.818     6.418    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.861     7.402    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.526 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1/O
                         net (fo=2, routed)           0.455     7.981    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.105 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.035     9.141    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1_n_0
    SLICE_X30Y38         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.442    14.783    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[16]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524    14.499    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.890ns (21.925%)  route 3.169ns (78.075%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.560     5.081    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.818     6.418    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[11]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.861     7.402    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.526 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1/O
                         net (fo=2, routed)           0.455     7.981    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_4__1_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.105 r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1/O
                         net (fo=32, routed)          1.035     9.141    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT[0]_i_1__1_n_0
    SLICE_X30Y38         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.442    14.783    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[17]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524    14.499    task_4b_mod/s2_input_mod/debouncer_200ms_mod/clk1m_mod/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/flex_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.411%)  route 0.162ns (46.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.440    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  task_4b_mod/clk25m_mod/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.162     1.743    task_4b_mod/clk25m_mod/COUNT_reg[1]
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  task_4b_mod/clk25m_mod/flex_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    task_4b_mod/clk25m_mod/flex_clk_i_1__0_n_0
    SLICE_X38Y33         FDRE                                         r  task_4b_mod/clk25m_mod/flex_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  task_4b_mod/clk25m_mod/flex_clk_reg/C
                         clock pessimism             -0.497     1.455    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120     1.575    task_4b_mod/clk25m_mod/flex_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  task_4b_mod/clk25m_mod/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.700    task_4b_mod/clk25m_mod/COUNT_reg[19]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  task_4b_mod/clk25m_mod/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    task_4b_mod/clk25m_mod/COUNT_reg[16]_i_1__0_n_4
    SLICE_X39Y36         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[19]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    task_4b_mod/clk25m_mod/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  task_4b_mod/clk25m_mod/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.701    task_4b_mod/clk25m_mod/COUNT_reg[23]
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  task_4b_mod/clk25m_mod/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    task_4b_mod/clk25m_mod/COUNT_reg[20]_i_1__0_n_4
    SLICE_X39Y37         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.955    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[23]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    task_4b_mod/clk25m_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.700    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  task_4b_mod/clk25m_mod/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    task_4b_mod/clk25m_mod/COUNT_reg[8]_i_1__0_n_4
    SLICE_X39Y34         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    task_4b_mod/clk25m_mod/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.444    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  task_4b_mod/clk25m_mod/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.702    task_4b_mod/clk25m_mod/COUNT_reg[31]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  task_4b_mod/clk25m_mod/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    task_4b_mod/clk25m_mod/COUNT_reg[28]_i_1__0_n_4
    SLICE_X39Y39         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.957    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[31]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    task_4b_mod/clk25m_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  task_4b_mod/clk25m_mod/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.117     1.699    task_4b_mod/clk25m_mod/COUNT_reg[7]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  task_4b_mod/clk25m_mod/COUNT_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.807    task_4b_mod/clk25m_mod/COUNT_reg[4]_i_1__0_n_4
    SLICE_X39Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[7]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    task_4b_mod/clk25m_mod/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  task_4b_mod/clk25m_mod/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.120     1.703    task_4b_mod/clk25m_mod/COUNT_reg[15]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  task_4b_mod/clk25m_mod/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    task_4b_mod/clk25m_mod/COUNT_reg[12]_i_1__0_n_4
    SLICE_X39Y35         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    task_4b_mod/clk25m_mod/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.440    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  task_4b_mod/clk25m_mod/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.120     1.701    task_4b_mod/clk25m_mod/COUNT_reg[3]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  task_4b_mod/clk25m_mod/COUNT_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.809    task_4b_mod/clk25m_mod/COUNT_reg[0]_i_2_n_4
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.824     1.951    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[3]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    task_4b_mod/clk25m_mod/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk6p25m_mod/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  clk6p25m_mod/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m_mod/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.120     1.708    clk6p25m_mod/COUNT_reg[31]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clk6p25m_mod/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    clk6p25m_mod/COUNT_reg[28]_i_1_n_4
    SLICE_X33Y47         FDRE                                         r  clk6p25m_mod/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.833     1.960    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  clk6p25m_mod/COUNT_reg[31]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk6p25m_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk6p25m_mod/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.445    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk6p25m_mod/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25m_mod/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.706    clk6p25m_mod/COUNT_reg[7]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk6p25m_mod/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk6p25m_mod/COUNT_reg[4]_i_1_n_4
    SLICE_X33Y41         FDRE                                         r  clk6p25m_mod/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.958    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk6p25m_mod/COUNT_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk6p25m_mod/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   clk6p25m_mod/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   clk6p25m_mod/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk6p25m_mod/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk6p25m_mod/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk6p25m_mod/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   task_4b_mod/clk25m_mod/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y34   task_4b_mod/clk25m_mod/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   task_4b_mod/clk25m_mod/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   task_4b_mod/clk25m_mod/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   task_4b_mod/clk25m_mod/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   task_4b_mod/clk25m_mod/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   task_4b_mod/clk25m_mod/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   task_4b_mod/clk25m_mod/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   task_4b_mod/clk25m_mod/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   task_4b_mod/clk25m_mod/COUNT_reg[19]/C



