Command: vcs -sverilog -full64 -debug_all -l vcslog.log -f vcslist
                         Chronologic VCS (TM)
       Version L-2016.06-SP2_Full64 -- Sat Nov 16 16:32:29 2019
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TOP.v'
Parsing design file './Testbench_for_saif.v'
Top Level Modules:
       Testbench
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
2 unique modules to generate
recompiling module TOP
recompiling module Testbench
Both modules done.
make[1]: Entering directory `/public/home/bks/asic_058/Desktop/xy/demonstration/3_isolation_wire_ok/operand_isolation_change3_operand_isollation/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   objs/amcQw_d.o   _24025_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o    \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libzerosoft_rt_stubs.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libvirsim.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/liberrorinf.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libsnpsmalloc.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libvcsnew.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libsimprofile.so \
/public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libuclinative.so \
-Wl,-whole-archive /public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/libvcsucli.so \
-Wl,-no-whole-archive          /public/software/eda/synopsys/software/vcs-mx/L-2016.06-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/public/home/bks/asic_058/Desktop/xy/demonstration/3_isolation_wire_ok/operand_isolation_change3_operand_isollation/csrc' \

CPU time: .368 seconds to compile + .416 seconds to elab + .205 seconds to link
