---
id: ATE-ACå‚æ•°æµ‹è¯•
title: ATE - AC å‚æ•°æµ‹è¯• ğŸš§
---

AC æµ‹è¯•ç”¨äºç¡®ä¿ DUT ç¬¦åˆå…¶æ—¶åºè§„æ ¼ Aï¼Œæµ‹è¯•æ—¶éœ€è¦è®¾ç½®æ°å½“çš„æ—¶åºå€¼ï¼ˆè¾¹æ²¿ç‰¹æ€§ï¼‰

ã€ä»‹ç»ã€‘

## åŸºæœ¬ AC å‚æ•°

### å»ºç«‹æ—¶é—´ï¼ˆSetup Timeï¼‰

### ä¿æŒæ—¶é—´ï¼ˆHold Timeï¼‰

### ä¼ è¾“æ—¶å»¶ï¼ˆPropagation Delayï¼‰

### æœ€å°è„‰å®½ï¼ˆMinimum Pulse Widthsï¼‰

### æœ€å¤§é¢‘ç‡

### è¾“å‡ºä½¿èƒ½æ—¶é—´ï¼ˆOutput Enable Timeï¼‰

æŒ‡çš„æ˜¯å¼•è„šä»é«˜é˜»ï¼ˆå…³æ–­å¤±èƒ½ï¼‰çŠ¶æ€åˆ‡æ¢åˆ°æœ‰æ•ˆé©±åŠ¨ç”µå¹³ï¼ˆé«˜ä½ç”µå¹³ï¼‰æ‰€éœ€çš„æ—¶é—´ã€‚

### è¾“å‡ºå¤±èƒ½æ—¶é—´ï¼ˆOutput Disable Timeï¼‰

æŒ‡çš„æ˜¯å¼•è„šä»æœ‰æ•ˆé©±åŠ¨ç”µå¹³ï¼ˆé«˜ä½ç”µå¹³ï¼‰çŠ¶æ€åˆ‡æ¢åˆ°é«˜é˜»ï¼ˆå…³æ–­å¤±èƒ½ï¼‰æ‰€éœ€çš„æ—¶é—´ã€‚

## æ—¶åºå‚æ•°

### å†™å…¥å‘¨æœŸæ—¶åºï¼ˆWrite Cycle Timingï¼‰

### è¯»å–å‘¨æœŸæ—¶åºï¼ˆRead Cycle Timingï¼‰

## å®é™…è§„æ ¼ä¹¦ä¸­çš„ç¤ºä¾‹

ä¸‹é¢æ˜¯ä¸€ä¸ª 256 x 4 é™æ€ RAM çš„ AC å‚æ•°ç¤ºä¾‹ï¼š

### è¯»å–å‘¨æœŸæ—¶åº

![](https://cos.wiki-power.com/img/20220731190300.png)

| Parameter  | Description               | Min | Max | Unit |
| ---------- | ------------------------- | --- | --- | ---- |
| $t_{RC}$   | Read Cycle Time           | 15  |     | ns   |
| $t_{AA}$   | Address to Data Valid     |     | 15  | ns   |
| $t_{ACS}$  | Chip Select to Data Valid |     | 10  | ns   |
| $t_{DOE}$  | OE LOW to Data Valid      |     | 10  | ns   |
| $t_{HZCS}$ | Chip Select to High Z     |     | 8   | ns   |
| $t_{HZOE}$ | OE HIGH to High Z         |     | 8   | ns   |
| $t_{LZCS}$ | Chip Select to Low Z      | 2   |     | ns   |
| $t_{LZOE}$ | OE LOW to Low             | 2   |     | ns   |

### å†™å…¥å‘¨æœŸæ—¶åº

![](https://cos.wiki-power.com/img/20220731190328.png)

| Parameter  | Description                   | Min | Max | Unit |
| ---------- | ----------------------------- | --- | --- | ---- |
| $t_{WC}$   | Write Cycle Time              | 15  |     | ns   |
| $t_{HZWE}$ | WE LOW to High Z              |     | 8   | ns   |
| $t_{LZWE}$ | WE HIGH to Low Z              | 2   |     | ns   |
| $t_{PWE}$  | WE Pulse Width                | 11  |     | ns   |
| $t_{SD}$   | Data Set-Up to Write End      | 11  |     | ns   |
| $t_{HD}$   | Data Hold from Write End      | 1   |     | ns   |
| $t_{SA}$   | Address Set-Up to Write Start | 2   |     | ns   |
| $t_{HA}$   | Address Hold from Write End   | 2   |     | ns   |
| $t_{SCS}$  | CS LOW to Write End           | 11  |     | ns   |
| $t_{AW}$   | Address Set-Up to Write End   | 13  |     | ns   |
