vsim -gui work.rra_test
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 00:30:35 on Mar 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rra_test(test1)
# Loading work.rra(v1)
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# Loading work.rra_key_in(rtl)
# Loading work.rra_memory(rtl)
# Loading work.rra_controller(v1)
# Loading work.rra_servo_controller(rtl)
# Loading work.rra_feedback(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
add wave -position end sim:/rra_test/uut/rra_servo_lower/*
force -freeze sim:/rra_test/uut/rra_servo_lower/i_clk_10mhz 1 0, 0 {50 ns} -r 100ns
force -freeze sim:/rra_test/uut/rra_servo_lower/i_clk_10khz 1 0, 0 {50000 ns} -r 100us
run 50ms
run 50ms
# Compile of rra_test.vhd was successful.
# Compile of rra.vhd was successful.
# Compile of rra_controller.vhd was successful.
# Compile of rra_key_in.vhd was successful.
# Compile of rra_memory.vhd was successful.
# Compile of rra_servo_controller.vhd was successful.
# Compile of rra_feedback.vhd was successful.
# Compile of rra_7seg.vhd was successful.
# 8 compiles, 0 failed with no errors.
restart
# Loading work.rra_test(test1)
# Loading work.rra(v1)
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# Loading work.rra_key_in(rtl)
# Loading work.rra_memory(rtl)
# Loading work.rra_controller(v1)
# Loading work.rra_servo_controller(rtl)
# Loading work.rra_feedback(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
force -freeze sim:/rra_test/uut/rra_servo_lower/i_clk_10mhz 1 0, 0 {50 ns} -r 100ns
force -freeze sim:/rra_test/uut/rra_servo_lower/i_clk_10khz 1 0, 0 {50000 ns} -r 100us
run 100ms
add wave -position end  sim:/rra_test/uut/low_u
add wave -position end  sim:/rra_test/uut/low_d
add wave -position end  sim:/rra_test/uut/c_lower_pos
add wave -position end  sim:/rra_test/uut/t_lower_pos
add wave -position end  sim:/rra_test/uut/c_lower_pos_i
add wave -position end  sim:/rra_test/uut/c_middle_pos
add wave -position end  sim:/rra_test/uut/t_middle_pos
add wave -position end  sim:/rra_test/uut/c_middle_pos_i
add wave -position end  sim:/rra_test/uut/c_upper_pos
add wave -position end  sim:/rra_test/uut/t_upper_pos
add wave -position end  sim:/rra_test/uut/c_upper_pos_i
add wave -position end  sim:/rra_test/uut/c_wrist_pos
add wave -position end  sim:/rra_test/uut/t_wrist_pos
add wave -position end  sim:/rra_test/uut/c_wrist_pos_i
add wave -position end  sim:/rra_test/uut/c_gripper_pos
add wave -position end  sim:/rra_test/uut/t_gripper_pos
add wave -position end  sim:/rra_test/uut/c_gripper_pos_i
add wave -position end  sim:/rra_test/uut/c_base_pos
add wave -position end  sim:/rra_test/uut/t_base_pos
add wave -position end  sim:/rra_test/uut/c_base_pos_i
add wave -position end  sim:/rra_test/uut/controller/l_keypad
add wave -position end  sim:/rra_test/uut/controller/c_state
add wave -position end  sim:/rra_test/uut/controller/n_state
restart
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
force -freeze sim:/rra_test/uut/rra_servo_lower/i_clk_10mhz 1 0, 0 {50 ns} -r 100ns
force -freeze sim:/rra_test/uut/rra_servo_lower/i_clk_10khz 1 0, 0 {50000 ns} -r 100us
run 100ms
add wave -position 23  sim:/rra_test/uut/keypad/key_out
restart
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.

./rra_sim.tcl
# couldn't execute ".\rra_sim.tcl": no such file or directory
./rra_sim.tcl
# couldn't execute ".\rra_sim.tcl": no such file or directory
rra_sim.tcl
# couldn't execute ".\rra_sim.tcl": no such file or directory
./rra_sim.tcl
# couldn't execute ".\rra_sim.tcl": no such file or directory
./rra_sim.tcl
# couldn't execute ".\rra_sim.tcl": no such file or directory
run ./rra_sim.tcl
# Invalid time value: ./rra_sim.tcl
do {C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra_sim.tcl}
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
run 100ms
do ./rra_sim.tcl
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
run 100ms
# Compile of rra_test.vhd was successful.
# Compile of rra.vhd was successful.
# Compile of rra_controller.vhd was successful.
# Compile of rra_key_in.vhd was successful.
# Compile of rra_memory.vhd was successful.
# Compile of rra_servo_controller.vhd was successful.
# Compile of rra_feedback.vhd was successful.
# Compile of rra_7seg.vhd was successful.
# 8 compiles, 0 failed with no errors.
do ./rra_sim.tcl
# Loading work.rra_test(test1)
# Loading work.rra(v1)
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# Loading work.rra_key_in(rtl)
# Loading work.rra_memory(rtl)
# Loading work.rra_controller(v1)
# Loading work.rra_servo_controller(rtl)
# Loading work.rra_feedback(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
run 100ms
# Compile of rra_test.vhd was successful.
# Compile of rra.vhd was successful.
# Compile of rra_controller.vhd was successful.
# Compile of rra_key_in.vhd was successful.
# Compile of rra_memory.vhd was successful.
# Compile of rra_servo_controller.vhd was successful.
# Compile of rra_feedback.vhd was successful.
# Compile of rra_7seg.vhd was successful.
# 8 compiles, 0 failed with no errors.
do ./rra_sim.tcl
# Loading work.rra_test(test1)
# Loading work.rra(v1)
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# Loading work.rra_key_in(rtl)
# Loading work.rra_memory(rtl)
# Loading work.rra_controller(v1)
# Loading work.rra_servo_controller(rtl)
# Loading work.rra_feedback(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
run 100ms
do ./rra_sim.tcl
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
run 100ms
# Compile of rra_test.vhd was successful.
# Compile of rra.vhd was successful.
# Compile of rra_controller.vhd was successful.
# Compile of rra_key_in.vhd was successful.
# Compile of rra_memory.vhd was successful.
# Compile of rra_servo_controller.vhd was successful.
# Compile of rra_feedback.vhd was successful.
# Compile of rra_7seg.vhd was successful.
# 8 compiles, 0 failed with no errors.
do ./rra_sim.tcl
# Loading work.rra_test(test1)
# Loading work.rra(v1)
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# Loading work.rra_key_in(rtl)
# Loading work.rra_memory(rtl)
# Loading work.rra_controller(v1)
# Loading work.rra_servo_controller(rtl)
# Loading work.rra_feedback(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
run 100ms
# Compile of rra_test.vhd was successful.
# Compile of rra.vhd was successful.
# Compile of rra_controller.vhd was successful.
# Compile of rra_key_in.vhd was successful.
# Compile of rra_memory.vhd was successful.
# Compile of rra_servo_controller.vhd was successful.
# Compile of rra_feedback.vhd was successful.
# Compile of rra_7seg.vhd was successful.
# 8 compiles, 0 failed with no errors.
do ./rra_sim.tcl
# Loading work.rra_test(test1)
# Loading work.rra(v1)
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# Loading work.rra_key_in(rtl)
# Loading work.rra_memory(rtl)
# Loading work.rra_controller(v1)
# Loading work.rra_servo_controller(rtl)
# Loading work.rra_feedback(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
run 100ms
do ./rra_sim.tcl
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
run 100ms
add wave -position end  sim:/rra_test/uut/feedback/i_ch1
add wave -position end  sim:/rra_test/uut/feedback/i_ch2
add wave -position end  sim:/rra_test/uut/feedback/i_ch3
add wave -position end  sim:/rra_test/uut/feedback/i_ch4
add wave -position end  sim:/rra_test/uut/feedback/i_ch5
add wave -position end  sim:/rra_test/uut/feedback/i_ch6
add wave -position end  sim:/rra_test/uut/feedback/ch1_bcd
do ./rra_sim.tcl
# ** Warning: (vsim-3473) Component instance "rra_clk_10mhz_10kh : rra_pll_10mhz_10khz" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /rra_test/uut File: C:/Users/Matt/Google Drive/UWE/Year 3 - Group Design/RRA/Hardware/rra.vhd
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg1(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg2(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg3(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /rra_test/uut/feedback/o_7seg4(6 downto 0) has no driver.
# 
# This port will contribute value (7'hXX) to the signal network.
run 100ms
run 200ms
# Compile of rra_lcd_controller.vhd was successful.
# Compile of rra_lcd_controller.vhd was successful.
# Compile of rra_lcd_controller.vhd was successful.
# Compile of rra_feedback.vhd failed with 3 errors.
# Compile of rra_feedback.vhd failed with 1 errors.
# Compile of rra_feedback.vhd failed with 2 errors.
# Compile of rra_feedback.vhd failed with 3 errors.
# Compile of rra_feedback.vhd failed with 3 errors.
# Compile of rra_feedback.vhd failed with 3 errors.
# Compile of rra_feedback.vhd failed with 2 errors.
# Compile of rra_feedback.vhd failed with 3 errors.
# Compile of rra_feedback.vhd failed with 3 errors.
# Compile of rra_feedback.vhd failed with 3 errors.
# Compile of rra_feedback.vhd was successful.
# Compile of rra.vhd failed with 3 errors.
# Compile of rra.vhd was successful.
# Compile of rra_feedback.vhd was successful.
# Compile of rra_lcd_controller.vhd was successful.
# Compile of rra_feedback.vhd was successful.
# Compile of rra.vhd was successful.
# Compile of rra_test.vhd was successful.
# Compile of rra_feedback.vhd was successful.
# Compile of rra_7seg.vhd was successful.
# Compile of rra_feedback.vhd failed with 2 errors.
# Compile of rra_feedback.vhd was successful.
# Compile of rra_7seg.vhd was successful.
# Compile of rra_servo_controller.vhd was successful.
# Compile of rra_feedback.vhd was successful.
# Compile of rra_feedback.vhd was successful.
# Compile of rra_memory.vhd was successful.
# Compile of rra.vhd was successful.
# Compile of rra.vhd was successful.
# End time: 04:07:27 on Mar 24,2016, Elapsed time: 3:36:52
# Errors: 6, Warnings: 65, Suppressed Warnings: 24
