// Seed: 2453562352
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  type_8(
      id_2, id_6, 1'd0, 1'b0, "", id_3
  );
  always @(posedge id_5) if (id_4) if (id_5) id_4[1'b0 : 1] <= 1;
  logic id_7;
  initial begin
    #1;
    id_1 = 1;
  end
endmodule
