INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/sq_circuits_design/dff_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module floprc_sync
INFO: [VRFC 10-311] analyzing module floprc_async
INFO: [VRFC 10-311] analyzing module flopenrc_async
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/fifo_serio_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_serio_design
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/sq_circuits_design/rs_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_latch
INFO: [VRFC 10-311] analyzing module rs_latch_high
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sim_1/new/fifo_serio_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_serio_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
