A CISC ISA's instructions provide higher-level + larger functionality that RISC instructions

A single CISC instruction may perform *a sequence of low-level functionality* and may take several processor clock cycles to execute