# DUT Interface Documentation

Generated at: 2025-06-01 08:34:48

## Overview

This document describes the interface of the Device Under Test (DUT) with 2 total objects in the hierarchy.

## Hierarchy Structure

### Top-Level Signals

| Signal Name | Type | Description |
|-------------|------|-------------|
| `cpu_top` | SimHandleBase | SimHandleBase signal |

### Module: `cpu_top`

| Signal Name | Type | Description |
|-------------|------|-------------|
| `clk` | SimHandleBase | SimHandleBase signal |
