// Seed: 28551773
module module_0 ();
  assign id_1 = 1 || 1;
endmodule
macromodule module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    output uwire id_3,
    output wor id_4,
    input wor id_5
    , id_35,
    input tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    input supply0 id_9,
    output tri id_10,
    output tri0 id_11,
    output tri0 id_12,
    input tri0 id_13,
    input wire id_14,
    input supply1 id_15,
    input supply1 id_16,
    input supply0 id_17,
    output supply1 id_18,
    output wire id_19,
    input wire id_20,
    input tri1 id_21,
    input wire id_22,
    input uwire id_23,
    input tri0 id_24,
    input supply1 id_25
    , id_36,
    output wor id_26,
    input wor id_27,
    input tri0 id_28
    , id_37,
    output tri1 id_29,
    output tri id_30,
    input wor id_31
    , id_38,
    input tri1 id_32,
    output tri0 id_33
);
  wire id_39;
  module_0();
endmodule
