<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/ad9284_fe.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/busmaker.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/byte_reorder.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/capture_control.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/ch_fifo_wrap.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/bram_common.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/cmm_decoder.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/cmm_errman_cnt_en.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/cmm_errman_cor.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/cmm_errman_cpl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/cmm_errman_ftl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/cmm_errman_ram4x26.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/cmm_errman_ram8x26.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/cmm_intr.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/extend_clk.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_cf.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_cf_arb.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_cf_err.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_cf_mgmt.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_cf_pwr.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_if.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_ll.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_ll_arb.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_ll_credit.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_ll_oqbqfifo.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_ll_tx.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_ll_tx_arb.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_plus_ll_rx.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_blk_plus_ll_tx.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_clocking.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_ep.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_gt_wrapper.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_gt_wrapper_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_gtx_wrapper.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_mim_wrapper.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_reset_logic.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_soft_int.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/pcie_v5.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/prod_fixes.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/sync_fifo.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/tlm_rx_data_snk.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/tlm_rx_data_snk_bar.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/tlm_rx_data_snk_mal.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/tlm_rx_data_snk_pwr_mgmt.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/tx_sync_gtp.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/pcie_cores/pcie_v5/source/tx_sync_gtx.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/xillybus.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/xillybus_core.v&quot; into library work</arg>
</msg>

</messages>

