SystemVerilog development guidelines for FPGA and ASIC design covering modular design, verification, and timing optimization.
