// Seed: 1488797446
module module_0 (
    output tri id_0,
    output wire id_1,
    input uwire id_2,
    input tri id_3,
    output wand id_4,
    output wire id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wor id_8,
    input wor id_9,
    output tri id_10,
    input uwire id_11,
    output tri0 id_12,
    input wor id_13,
    output tri1 id_14,
    input supply1 id_15,
    output uwire id_16,
    input wor id_17
);
  assign id_14 = id_2;
endmodule
module module_0 (
    output wire id_0,
    input wor module_1,
    input wire id_2,
    output wor id_3,
    input wire id_4,
    output tri0 id_5,
    input wire id_6
    , id_12,
    input supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    output supply1 id_10
);
  tri  id_13 = id_6 || ~id_13;
  wand id_14 = 1'b0;
  module_0(
      id_0,
      id_5,
      id_8,
      id_7,
      id_10,
      id_5,
      id_7,
      id_10,
      id_6,
      id_8,
      id_10,
      id_9,
      id_0,
      id_8,
      id_5,
      id_7,
      id_10,
      id_8
  );
endmodule
