\newacronym{risc}{RISC}{reduced instruction set computer}
\newacronym{cisc}{CISC}{complex instruction set computer}
\newacronym{isa}{ISA}{instruction set architecture}
\newacronym{hart}{hart}{RISC-V hardware thread}
\newacronym{pc}{PC}{program counter register}
\newacronym{lr}{LR}{link register}
\newacronym{sp}{SP}{stack pointer register}
\newacronym{csr}{CSR}{control and status register}
\newacronym{abi}{ABI}{application binary interface}
\newacronym{aee}{AEE}{application execution environment}
\newacronym[plural=OSes,firstplural=operating systems (OSes)]{os}{OS}{operating system}
\newacronym{sbi}{SBI}{supervisor binary interface}
\newacronym{see}{SEE}{supervisor execution environment}
\newacronym{rsa}{RSA}{Rivest–Shamir–Adleman}
\newacronym{nmi}{NMI}{non-maskable interrupt}
\newacronym{alu}{ALU}{arithmetic logic unit}
\newacronym{pma}{PMA}{physical memory attribute}
\newacronym{pmp}{PMP}{physical memory protection}
\newacronym{hdl}{HDL}{hardware description language}
\newacronym{bmc}{BMC}{Bounded Model Checking}
\newacronym{2bmc}{2BMC}{Bounded Model Checking-Based Model Checking}
\newacronym{cegar}{CEGAR}{Counterexample Guided Abstaction Refinement}
\newacronym{ltl}{LTL}{linear temporal logic}
\newacronym{ctl}{CTL}{computation tree logic}
\newacronym{api}{API}{application programming interface}
\newacronym{bdd}{BDD}{boolean decision diagram}
\newacronym{psl}{PSL}{property specification language}
\newacronym{mmu}{MMU}{memory management unit}
\newacronym{ifc}{IFC}{information flow control}

\newacronym{ecall}{ECALL}{environment call}
\newacronym{ebreak}{EBREAK}{environment breakpoint}
\newacronym{mret}{MRET}{machine trap return}
\newacronym{auipc}{AUIPC}{add upper immediate to PC}
\newacronym{srl}{SRL}{shift right logically}
\newacronym{csrrw}{CSRRW}{atomic read/write word \gls{csr}}

% timer and performance counting CSRs
\newacronym{mtime}{mtime}{machine time}
\newacronym{mtimecmp}{mtimecmp}{machine time compare}
\newacronym{mcycle}{mcycle}{machine cycle counter}
\newacronym{minstret}{minstret}{machine retired instructions counter}
\newacronym{mhpmcountern}{mhpmcounter$n$}{machine event counter}
\newacronym{mhpmeventn}{mhpmevent$n$}{machine event selector}
\newacronym{mcounteren}{mcounteren}{machine counter-enable}

% trap handling CSRs
\newacronym{mstatus}{mstatus}{machine status}
\newacronym{mtvec}{mtvec}{machine trap-vector base-address}
\newacronym{mip}{mip}{machine interrupt pending}
\newacronym{mie}{mie}{machine interrupt enable}
\newacronym{mscratch}{mscratch}{machine scratch}
\newacronym{mepc}{mepc}{machine exception program counter}
\newacronym{mcause}{mcause}{machine cause}
\newacronym{mtval}{mtval}{machine trap value}
\newacronym{medeleg}{medeleg}{machine exception delegation}
\newacronym{mideleg}{mideleg}{machine interrupts delegation}

\newacronym{ustatus}{ustatus}{user status}
\newacronym{uip}{uip}{user interrupt pending}
\newacronym{uie}{uie}{user interrupt enable}
\newacronym{utvec}{utvec}{user trap-vector base-address}
\newacronym{uscratch}{uscratch}{user scratch}
\newacronym{uepc}{uepc}{user exception program counter}
\newacronym{ucause}{ucause}{user cause}
\newacronym{utval}{utval}{user trap value}

\newacronym{xip}{$x$ip}{interrupt pending}
\newacronym{xie}{$x$ie}{interrupt enable}
\newacronym{xstatus}{$x$status}{status}
\newacronym{xtvec}{$x$tvec}{trap-vector base-address}
\newacronym{xepc}{$x$epc}{exception program counter}
\newacronym{xcause}{$x$cause}{exception cause}
\newacronym{xtval}{$x$tval}{trap value}

\newacronym{pmpcfg}{pmpcfg}{physical memory protection configuration}
\newacronym{pmpaddr}{pmpaddr}{physical memory protection address}
\newacronym{pmacfg}{pmacfg}{physical memory attributes configuration}
