[2021-09-09 09:06:49,845]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-09 09:06:49,845]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:07:12,334]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; ".

Peak memory: 24129536 bytes

[2021-09-09 09:07:12,335]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:07:12,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.05 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.30 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38350848 bytes

[2021-09-09 09:07:12,896]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-09 09:07:12,896]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:07:14,530]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6373
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6373
score:100
	Report mapping result:
		klut_size()     :6903
		klut.num_gates():6440
		max delay       :16
		max area        :6373
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :181
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :6227
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 56418304 bytes

[2021-09-09 09:07:14,530]mapper_test.py:220:[INFO]: area: 6440 level: 16
[2021-09-09 10:54:42,028]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-09 10:54:42,028]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:55:03,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; ".

Peak memory: 24338432 bytes

[2021-09-09 10:55:03,427]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:55:03,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38490112 bytes

[2021-09-09 10:55:03,960]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-09 10:55:03,960]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:55:15,062]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:31
	current map manager:
		current min nodes:12830
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6373
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11617
score:100
	Report mapping result:
		klut_size()     :6903
		klut.num_gates():6440
		max delay       :16
		max area        :6373
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :181
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :6227
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 153804800 bytes

[2021-09-09 10:55:15,063]mapper_test.py:220:[INFO]: area: 6440 level: 16
[2021-09-09 12:23:46,057]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-09 12:23:46,057]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:24:09,182]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; ".

Peak memory: 24117248 bytes

[2021-09-09 12:24:09,183]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:24:09,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.05 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.31 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37838848 bytes

[2021-09-09 12:24:09,788]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-09 12:24:09,788]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:24:21,520]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:31
	current map manager:
		current min nodes:12830
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6645
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11474
score:100
	Report mapping result:
		klut_size()     :7175
		klut.num_gates():6712
		max delay       :16
		max area        :6645
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :179
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :6488
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 153837568 bytes

[2021-09-09 12:24:21,521]mapper_test.py:220:[INFO]: area: 6712 level: 16
[2021-09-09 14:52:06,248]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-09 14:52:06,248]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:52:06,248]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:52:06,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.06 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.30 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38379520 bytes

[2021-09-09 14:52:06,837]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-09 14:52:06,837]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:52:18,068]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:31
	current map manager:
		current min nodes:12830
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6542
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11434
score:100
	Report mapping result:
		klut_size()     :7069
		klut.num_gates():6606
		max delay       :16
		max area        :6542
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1487
		LUT fanins:3	 numbers :1881
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 153935872 bytes

[2021-09-09 14:52:18,068]mapper_test.py:220:[INFO]: area: 6606 level: 16
[2021-09-09 15:21:07,741]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-09 15:21:07,742]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:21:07,742]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:21:08,316]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.31 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37793792 bytes

[2021-09-09 15:21:08,343]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-09 15:21:08,344]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:21:20,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:31
	current map manager:
		current min nodes:12830
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6542
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11434
score:100
	Report mapping result:
		klut_size()     :7069
		klut.num_gates():6606
		max delay       :16
		max area        :6542
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1487
		LUT fanins:3	 numbers :1881
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 153948160 bytes

[2021-09-09 15:21:20,199]mapper_test.py:220:[INFO]: area: 6606 level: 16
[2021-09-09 15:59:07,057]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-09 15:59:07,058]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:59:07,058]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:59:07,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.05 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.30 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38440960 bytes

[2021-09-09 15:59:07,637]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-09 15:59:07,637]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:59:19,386]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:31
	current map manager:
		current min nodes:12830
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6541
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11434
score:100
	Report mapping result:
		klut_size()     :7068
		klut.num_gates():6605
		max delay       :16
		max area        :6541
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1485
		LUT fanins:3	 numbers :1882
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 153890816 bytes

[2021-09-09 15:59:19,387]mapper_test.py:220:[INFO]: area: 6605 level: 16
[2021-09-09 16:33:43,416]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-09 16:33:43,416]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:43,416]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:44,003]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.05 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.32 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38666240 bytes

[2021-09-09 16:33:44,033]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-09 16:33:44,033]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:33:56,175]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:31
	current map manager:
		current min nodes:12830
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6541
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11434
score:100
	Report mapping result:
		klut_size()     :7068
		klut.num_gates():6605
		max delay       :16
		max area        :6541
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1485
		LUT fanins:3	 numbers :1882
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 153821184 bytes

[2021-09-09 16:33:56,176]mapper_test.py:220:[INFO]: area: 6605 level: 16
[2021-09-09 17:10:26,648]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-09 17:10:26,649]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:26,649]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:27,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.05 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.32 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38289408 bytes

[2021-09-09 17:10:27,238]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-09 17:10:27,238]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:39,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:31
	current map manager:
		current min nodes:12830
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11470
score:100
	Report mapping result:
		klut_size()     :7073
		klut.num_gates():6610
		max delay       :16
		max area        :6546
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1490
		LUT fanins:3	 numbers :1882
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 154038272 bytes

[2021-09-09 17:10:39,485]mapper_test.py:220:[INFO]: area: 6610 level: 16
[2021-09-13 23:18:40,194]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-13 23:18:40,195]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:40,195]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:40,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38039552 bytes

[2021-09-13 23:18:40,728]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-13 23:18:40,728]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:50,288]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :13738
score:100
	Report mapping result:
		klut_size()     :7073
		klut.num_gates():6610
		max delay       :16
		max area        :6546
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1490
		LUT fanins:3	 numbers :1882
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 121200640 bytes

[2021-09-13 23:18:50,289]mapper_test.py:220:[INFO]: area: 6610 level: 16
[2021-09-13 23:39:58,765]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-13 23:39:58,765]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:58,765]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:59,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38486016 bytes

[2021-09-13 23:39:59,301]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-13 23:39:59,301]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:00,734]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
	Report mapping result:
		klut_size()     :7073
		klut.num_gates():6610
		max delay       :16
		max area        :6546
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1490
		LUT fanins:3	 numbers :1882
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 54931456 bytes

[2021-09-13 23:40:00,735]mapper_test.py:220:[INFO]: area: 6610 level: 16
[2021-09-14 08:46:59,146]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-14 08:46:59,146]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:59,146]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:59,688]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37490688 bytes

[2021-09-14 08:46:59,719]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-14 08:46:59,719]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:47:10,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:31
	current map manager:
		current min nodes:12830
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11470
score:100
	Report mapping result:
		klut_size()     :7073
		klut.num_gates():6610
		max delay       :16
		max area        :6546
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1490
		LUT fanins:3	 numbers :1882
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 153788416 bytes

[2021-09-14 08:47:10,369]mapper_test.py:220:[INFO]: area: 6610 level: 16
[2021-09-14 09:18:54,786]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-14 09:18:54,786]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:54,786]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:55,285]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38416384 bytes

[2021-09-14 09:18:55,316]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-14 09:18:55,316]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:56,726]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
	Report mapping result:
		klut_size()     :7073
		klut.num_gates():6610
		max delay       :16
		max area        :6546
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1490
		LUT fanins:3	 numbers :1882
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 56254464 bytes

[2021-09-14 09:18:56,727]mapper_test.py:220:[INFO]: area: 6610 level: 16
[2021-09-15 15:22:56,447]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-15 15:22:56,447]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:56,448]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:56,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37474304 bytes

[2021-09-15 15:22:56,938]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-15 15:22:56,939]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:23:05,755]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:31
	current map manager:
		current min nodes:12830
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12075
score:100
	Report mapping result:
		klut_size()     :7073
		klut.num_gates():6610
		max delay       :16
		max area        :6546
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1490
		LUT fanins:3	 numbers :1882
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 139792384 bytes

[2021-09-15 15:23:05,756]mapper_test.py:220:[INFO]: area: 6610 level: 16
[2021-09-15 15:52:33,964]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-15 15:52:33,964]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:33,964]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:34,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38244352 bytes

[2021-09-15 15:52:34,453]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-15 15:52:34,453]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:35,722]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
	Report mapping result:
		klut_size()     :7073
		klut.num_gates():6610
		max delay       :16
		max area        :6546
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1490
		LUT fanins:3	 numbers :1882
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 22401024 bytes

[2021-09-15 15:52:35,722]mapper_test.py:220:[INFO]: area: 6610 level: 16
[2021-09-18 13:53:36,684]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-18 13:53:36,685]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:36,685]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:37,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37965824 bytes

[2021-09-18 13:53:37,164]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-18 13:53:37,164]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:45,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:31
	current map manager:
		current min nodes:12830
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11883
score:100
	Report mapping result:
		klut_size()     :7073
		klut.num_gates():6610
		max delay       :16
		max area        :6546
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1490
		LUT fanins:3	 numbers :1882
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 111566848 bytes

[2021-09-18 13:53:45,593]mapper_test.py:220:[INFO]: area: 6610 level: 16
[2021-09-18 16:18:35,027]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-18 16:18:35,028]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:35,028]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:35,477]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38146048 bytes

[2021-09-18 16:18:35,508]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-18 16:18:35,508]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:43,868]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:31
	current map manager:
		current min nodes:12830
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6546
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12411
score:100
	Report mapping result:
		klut_size()     :7073
		klut.num_gates():6610
		max delay       :16
		max area        :6546
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1490
		LUT fanins:3	 numbers :1882
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 106209280 bytes

[2021-09-18 16:18:43,868]mapper_test.py:220:[INFO]: area: 6610 level: 16
[2021-09-22 08:53:02,193]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-22 08:53:02,194]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:53:02,194]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:53:02,703]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38453248 bytes

[2021-09-22 08:53:02,731]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-22 08:53:02,731]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:53:07,204]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	Report mapping result:
		klut_size()     :7069
		klut.num_gates():6606
		max delay       :16
		max area        :6542
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1487
		LUT fanins:3	 numbers :1881
		LUT fanins:4	 numbers :3237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 57470976 bytes

[2021-09-22 08:53:07,204]mapper_test.py:220:[INFO]: area: 6606 level: 16
[2021-09-22 11:17:25,874]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-22 11:17:25,874]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:25,874]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:26,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38129664 bytes

[2021-09-22 11:17:26,401]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-22 11:17:26,401]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:34,386]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12306
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 79757312 bytes

[2021-09-22 11:17:34,387]mapper_test.py:220:[INFO]: area: 6611 level: 16
[2021-09-23 16:35:18,715]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-23 16:35:18,716]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:18,716]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:19,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37969920 bytes

[2021-09-23 16:35:19,256]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-23 16:35:19,256]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:28,572]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
balancing!
	current map manager:
		current min nodes:12830
		current min depth:33
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:33
balancing!
	current map manager:
		current min nodes:12830
		current min depth:30
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12306
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 70971392 bytes

[2021-09-23 16:35:28,572]mapper_test.py:220:[INFO]: area: 6611 level: 16
[2021-09-23 16:59:23,417]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-23 16:59:23,417]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:23,417]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:23,933]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38219776 bytes

[2021-09-23 16:59:23,963]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-23 16:59:23,963]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:32,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
balancing!
	current map manager:
		current min nodes:12830
		current min depth:33
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:33
balancing!
	current map manager:
		current min nodes:12830
		current min depth:30
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12306
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 79896576 bytes

[2021-09-23 16:59:32,112]mapper_test.py:220:[INFO]: area: 6611 level: 16
[2021-09-23 17:40:30,816]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-23 17:40:30,816]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:30,816]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:31,307]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37621760 bytes

[2021-09-23 17:40:31,336]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-23 17:40:31,336]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:40,482]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
balancing!
	current map manager:
		current min nodes:12830
		current min depth:33
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:33
balancing!
	current map manager:
		current min nodes:12830
		current min depth:30
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12306
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 70893568 bytes

[2021-09-23 17:40:40,483]mapper_test.py:220:[INFO]: area: 6611 level: 16
[2021-09-23 18:00:02,315]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-23 18:00:02,315]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:00:02,315]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:00:02,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37978112 bytes

[2021-09-23 18:00:02,789]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-23 18:00:02,789]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:00:11,860]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
balancing!
	current map manager:
		current min nodes:12830
		current min depth:33
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:33
balancing!
	current map manager:
		current min nodes:12830
		current min depth:30
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12306
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 70762496 bytes

[2021-09-23 18:00:11,861]mapper_test.py:220:[INFO]: area: 6611 level: 16
[2021-09-27 16:27:28,662]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-27 16:27:28,663]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:28,663]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:29,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38137856 bytes

[2021-09-27 16:27:29,156]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-27 16:27:29,156]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:37,946]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
balancing!
	current map manager:
		current min nodes:12830
		current min depth:33
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:33
balancing!
	current map manager:
		current min nodes:12830
		current min depth:30
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12306
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 72089600 bytes

[2021-09-27 16:27:37,947]mapper_test.py:220:[INFO]: area: 6611 level: 16
[2021-09-27 17:34:20,334]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-27 17:34:20,334]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:20,335]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:20,781]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38166528 bytes

[2021-09-27 17:34:20,809]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-27 17:34:20,809]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:29,338]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
balancing!
	current map manager:
		current min nodes:12830
		current min depth:33
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:33
balancing!
	current map manager:
		current min nodes:12830
		current min depth:30
rewriting!
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12327
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 70238208 bytes

[2021-09-27 17:34:29,339]mapper_test.py:220:[INFO]: area: 6611 level: 16
[2021-09-28 02:00:31,061]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-28 02:00:31,061]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:31,062]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:31,516]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37519360 bytes

[2021-09-28 02:00:31,547]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-28 02:00:31,547]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:40,308]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12306
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 70959104 bytes

[2021-09-28 02:00:40,309]mapper_test.py:220:[INFO]: area: 6611 level: 16
[2021-09-28 16:40:30,923]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-28 16:40:30,923]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:30,924]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:31,427]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38006784 bytes

[2021-09-28 16:40:31,454]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-28 16:40:31,454]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:39,661]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12306
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 79917056 bytes

[2021-09-28 16:40:39,661]mapper_test.py:220:[INFO]: area: 6611 level: 16
[2021-09-28 17:19:26,126]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-09-28 17:19:26,126]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:26,127]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:26,639]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38133760 bytes

[2021-09-28 17:19:26,670]mapper_test.py:156:[INFO]: area: 4906 level: 16
[2021-09-28 17:19:26,671]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:35,294]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12306
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 104710144 bytes

[2021-09-28 17:19:35,294]mapper_test.py:220:[INFO]: area: 6611 level: 16
[2021-10-09 10:37:20,469]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-09 10:37:20,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:20,470]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:20,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38162432 bytes

[2021-10-09 10:37:20,972]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-09 10:37:20,972]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:25,210]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12907
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 33726464 bytes

[2021-10-09 10:37:25,211]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-09 11:20:01,344]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-09 11:20:01,344]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:20:01,345]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:20:01,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37597184 bytes

[2021-10-09 11:20:01,846]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-09 11:20:01,847]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:20:06,005]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12916
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 47656960 bytes

[2021-10-09 11:20:06,006]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-09 16:28:35,387]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-09 16:28:35,388]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:35,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:35,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38227968 bytes

[2021-10-09 16:28:35,884]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-09 16:28:35,884]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:38,879]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 30031872 bytes

[2021-10-09 16:28:38,880]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-09 16:45:46,317]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-09 16:45:46,317]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:46,317]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:46,845]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37474304 bytes

[2021-10-09 16:45:46,875]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-09 16:45:46,875]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:49,930]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 30081024 bytes

[2021-10-09 16:45:49,931]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-12 10:50:15,309]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-12 10:50:15,310]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:15,310]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:15,783]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38105088 bytes

[2021-10-12 10:50:15,815]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-12 10:50:15,816]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:24,510]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12366
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 53678080 bytes

[2021-10-12 10:50:24,510]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-12 11:13:54,962]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-12 11:13:54,962]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:54,962]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:55,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37670912 bytes

[2021-10-12 11:13:55,475]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-12 11:13:55,475]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:59,723]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12907
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 33222656 bytes

[2021-10-12 11:13:59,724]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-12 13:25:41,530]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-12 13:25:41,531]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:41,531]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:42,006]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38326272 bytes

[2021-10-12 13:25:42,036]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-12 13:25:42,036]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:50,859]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12366
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 53673984 bytes

[2021-10-12 13:25:50,860]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-12 14:56:16,920]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-12 14:56:16,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:16,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:17,399]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37416960 bytes

[2021-10-12 14:56:17,428]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-12 14:56:17,428]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:26,158]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12366
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 53776384 bytes

[2021-10-12 14:56:26,159]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-12 18:40:51,354]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-12 18:40:51,354]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:51,355]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:51,851]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38211584 bytes

[2021-10-12 18:40:51,878]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-12 18:40:51,878]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:41:00,946]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12450
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 40288256 bytes

[2021-10-12 18:41:00,947]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-18 11:34:19,554]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-18 11:34:19,555]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:19,555]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:20,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37924864 bytes

[2021-10-18 11:34:20,069]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-18 11:34:20,070]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:28,994]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12450
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 40181760 bytes

[2021-10-18 11:34:28,995]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-18 12:02:34,537]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-18 12:02:34,538]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:34,538]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:35,020]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38150144 bytes

[2021-10-18 12:02:35,049]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-18 12:02:35,050]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:35,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 20164608 bytes

[2021-10-18 12:02:35,815]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-19 14:10:31,934]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-19 14:10:31,935]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:31,935]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:32,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38113280 bytes

[2021-10-19 14:10:32,437]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-19 14:10:32,438]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:33,192]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 20463616 bytes

[2021-10-19 14:10:33,193]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-22 13:28:38,894]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-22 13:28:38,895]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:38,895]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:39,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38174720 bytes

[2021-10-22 13:28:39,394]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-22 13:28:39,394]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:42,495]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 23101440 bytes

[2021-10-22 13:28:42,496]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-22 13:49:31,673]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-22 13:49:31,673]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:31,674]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:32,150]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37982208 bytes

[2021-10-22 13:49:32,178]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-22 13:49:32,179]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:35,319]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 23252992 bytes

[2021-10-22 13:49:35,320]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-22 14:00:53,302]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-22 14:00:53,302]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:53,302]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:53,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37580800 bytes

[2021-10-22 14:00:53,808]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-22 14:00:53,808]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:54,572]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 20238336 bytes

[2021-10-22 14:00:54,573]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-22 14:04:13,842]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-22 14:04:13,843]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:13,843]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:14,316]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37666816 bytes

[2021-10-22 14:04:14,346]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-22 14:04:14,346]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:15,099]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 20324352 bytes

[2021-10-22 14:04:15,100]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-23 13:24:31,810]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-23 13:24:31,810]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:31,810]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:32,351]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38187008 bytes

[2021-10-23 13:24:32,374]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-23 13:24:32,374]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:40,908]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :10692
score:100
	Report mapping result:
		klut_size()     :11139
		klut.num_gates():10676
		max delay       :15
		max area        :10692
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2909
		LUT fanins:3	 numbers :2981
		LUT fanins:4	 numbers :4785
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 40124416 bytes

[2021-10-23 13:24:40,909]mapper_test.py:224:[INFO]: area: 10676 level: 15
[2021-10-24 17:35:44,408]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-24 17:35:44,408]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:44,408]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:44,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37675008 bytes

[2021-10-24 17:35:44,969]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-24 17:35:44,969]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:53,973]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :10692
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 40148992 bytes

[2021-10-24 17:35:53,974]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-24 17:56:10,126]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-24 17:56:10,127]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:56:10,127]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:56:10,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38170624 bytes

[2021-10-24 17:56:10,626]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-24 17:56:10,626]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:56:19,481]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:33
	current map manager:
		current min nodes:12830
		current min depth:30
	current map manager:
		current min nodes:12830
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6547
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12450
score:100
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 40202240 bytes

[2021-10-24 17:56:19,481]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-26 10:24:06,589]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-26 10:24:06,590]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:06,590]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:07,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.06 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38207488 bytes

[2021-10-26 10:24:07,153]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-26 10:24:07,153]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:08,182]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	current map manager:
		current min nodes:12830
		current min depth:40
	Report mapping result:
		klut_size()     :7113
		klut.num_gates():6650
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :236
		LUT fanins:3	 numbers :2314
		LUT fanins:4	 numbers :4099
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 20471808 bytes

[2021-10-26 10:24:08,183]mapper_test.py:224:[INFO]: area: 6650 level: 16
[2021-10-26 10:53:26,601]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-26 10:53:26,602]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:26,602]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:27,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38416384 bytes

[2021-10-26 10:53:27,155]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-26 10:53:27,155]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:37,073]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7113
		klut.num_gates():6650
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :236
		LUT fanins:3	 numbers :2314
		LUT fanins:4	 numbers :4099
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 39886848 bytes

[2021-10-26 10:53:37,074]mapper_test.py:224:[INFO]: area: 6650 level: 16
[2021-10-26 11:15:11,822]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-26 11:15:11,823]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:15:11,823]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:15:12,304]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37974016 bytes

[2021-10-26 11:15:12,332]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-26 11:15:12,332]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:15:21,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :10834
		klut.num_gates():10371
		max delay       :15
		max area        :10692
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :449
		LUT fanins:3	 numbers :4255
		LUT fanins:4	 numbers :5666
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 39927808 bytes

[2021-10-26 11:15:21,047]mapper_test.py:224:[INFO]: area: 10371 level: 15
[2021-10-26 12:13:17,096]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-26 12:13:17,096]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:17,096]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:17,568]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38047744 bytes

[2021-10-26 12:13:17,598]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-26 12:13:17,598]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:26,332]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7074
		klut.num_gates():6611
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1491
		LUT fanins:3	 numbers :1877
		LUT fanins:4	 numbers :3242
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 39985152 bytes

[2021-10-26 12:13:26,332]mapper_test.py:224:[INFO]: area: 6611 level: 16
[2021-10-26 14:11:45,754]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-26 14:11:45,754]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:45,754]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:46,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38297600 bytes

[2021-10-26 14:11:46,261]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-26 14:11:46,261]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:47,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7113
		klut.num_gates():6650
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :236
		LUT fanins:3	 numbers :2314
		LUT fanins:4	 numbers :4099
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 20357120 bytes

[2021-10-26 14:11:47,155]mapper_test.py:224:[INFO]: area: 6650 level: 16
[2021-10-29 16:08:47,966]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-10-29 16:08:47,967]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:47,967]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:48,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38105088 bytes

[2021-10-29 16:08:48,510]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-10-29 16:08:48,511]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:49,460]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :9533
		klut.num_gates():9070
		max delay       :16
		max area        :9003
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :376
		LUT fanins:3	 numbers :3019
		LUT fanins:4	 numbers :5674
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
Peak memory: 20553728 bytes

[2021-10-29 16:08:49,461]mapper_test.py:224:[INFO]: area: 9070 level: 16
[2021-11-03 09:49:47,627]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-03 09:49:47,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:47,628]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:48,110]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38232064 bytes

[2021-11-03 09:49:48,140]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-03 09:49:48,141]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:49,814]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :9533
		klut.num_gates():9070
		max delay       :16
		max area        :6547
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :376
		LUT fanins:3	 numbers :3019
		LUT fanins:4	 numbers :5674
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig_output.v
	Peak memory: 22876160 bytes

[2021-11-03 09:49:49,815]mapper_test.py:226:[INFO]: area: 9070 level: 16
[2021-11-03 10:01:47,000]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-03 10:01:47,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:47,001]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:47,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38445056 bytes

[2021-11-03 10:01:47,525]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-03 10:01:47,526]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:49,415]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :9673
		klut.num_gates():9210
		max delay       :16
		max area        :6542
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :365
		LUT fanins:3	 numbers :1911
		LUT fanins:4	 numbers :6933
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig_output.v
	Peak memory: 23011328 bytes

[2021-11-03 10:01:49,416]mapper_test.py:226:[INFO]: area: 9210 level: 16
[2021-11-03 13:41:47,563]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-03 13:41:47,563]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:47,564]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:48,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37949440 bytes

[2021-11-03 13:41:48,133]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-03 13:41:48,134]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:50,035]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :9673
		klut.num_gates():9210
		max delay       :16
		max area        :6542
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :365
		LUT fanins:3	 numbers :1911
		LUT fanins:4	 numbers :6933
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig_output.v
	Peak memory: 23072768 bytes

[2021-11-03 13:41:50,036]mapper_test.py:226:[INFO]: area: 9210 level: 16
[2021-11-03 13:48:02,960]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-03 13:48:02,960]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:02,961]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:03,449]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38146048 bytes

[2021-11-03 13:48:03,481]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-03 13:48:03,481]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:05,351]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :9673
		klut.num_gates():9210
		max delay       :16
		max area        :6542
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :365
		LUT fanins:3	 numbers :1911
		LUT fanins:4	 numbers :6933
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig_output.v
	Peak memory: 23072768 bytes

[2021-11-03 13:48:05,352]mapper_test.py:226:[INFO]: area: 9210 level: 16
[2021-11-04 15:54:53,602]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-04 15:54:53,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:53,603]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:54,091]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38113280 bytes

[2021-11-04 15:54:54,121]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-04 15:54:54,121]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:56,046]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7061
		klut.num_gates():6598
		max delay       :16
		max area        :6532
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :281
		LUT fanins:3	 numbers :1246
		LUT fanins:4	 numbers :5070
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig_output.v
	Peak memory: 22552576 bytes

[2021-11-04 15:54:56,046]mapper_test.py:226:[INFO]: area: 6598 level: 16
[2021-11-04 17:06:50,638]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-04 17:06:50,639]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:50,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:51,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37662720 bytes

[2021-11-04 17:06:51,154]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-04 17:06:51,155]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:53,063]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.323339 secs
Mapping time: 0.330282 secs
	Report mapping result:
		klut_size()     :7061
		klut.num_gates():6598
		max delay       :16
		max area        :6532
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :281
		LUT fanins:3	 numbers :1246
		LUT fanins:4	 numbers :5070
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig_output.v
	Peak memory: 22704128 bytes

[2021-11-04 17:06:53,064]mapper_test.py:230:[INFO]: area: 6598 level: 16
[2021-11-16 12:26:48,534]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-16 12:26:48,534]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:48,534]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:49,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37883904 bytes

[2021-11-16 12:26:49,039]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-16 12:26:49,039]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:50,014]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.322614 secs
	Report mapping result:
		klut_size()     :7061
		klut.num_gates():6598
		max delay       :16
		max area        :6532
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :281
		LUT fanins:3	 numbers :1246
		LUT fanins:4	 numbers :5070
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 20320256 bytes

[2021-11-16 12:26:50,015]mapper_test.py:228:[INFO]: area: 6598 level: 16
[2021-11-16 14:15:43,318]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-16 14:15:43,318]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:43,318]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:43,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38252544 bytes

[2021-11-16 14:15:43,870]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-16 14:15:43,870]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:44,851]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.321498 secs
	Report mapping result:
		klut_size()     :7061
		klut.num_gates():6598
		max delay       :16
		max area        :6532
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :281
		LUT fanins:3	 numbers :1246
		LUT fanins:4	 numbers :5070
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 20320256 bytes

[2021-11-16 14:15:44,852]mapper_test.py:228:[INFO]: area: 6598 level: 16
[2021-11-16 14:22:03,151]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-16 14:22:03,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:03,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:03,634]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38354944 bytes

[2021-11-16 14:22:03,665]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-16 14:22:03,665]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:04,647]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.324665 secs
	Report mapping result:
		klut_size()     :7061
		klut.num_gates():6598
		max delay       :16
		max area        :6532
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :281
		LUT fanins:3	 numbers :1246
		LUT fanins:4	 numbers :5070
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 20246528 bytes

[2021-11-16 14:22:04,648]mapper_test.py:228:[INFO]: area: 6598 level: 16
[2021-11-17 16:34:41,148]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-17 16:34:41,149]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:41,149]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:41,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.06 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38039552 bytes

[2021-11-17 16:34:41,717]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-17 16:34:41,717]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:42,736]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.350013 secs
	Report mapping result:
		klut_size()     :7061
		klut.num_gates():6598
		max delay       :16
		max area        :6532
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :281
		LUT fanins:3	 numbers :1246
		LUT fanins:4	 numbers :5070
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 20512768 bytes

[2021-11-17 16:34:42,736]mapper_test.py:228:[INFO]: area: 6598 level: 16
[2021-11-18 10:17:06,338]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-18 10:17:06,338]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:06,338]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:06,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38146048 bytes

[2021-11-18 10:17:06,845]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-18 10:17:06,845]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:08,014]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.51697 secs
	Report mapping result:
		klut_size()     :7061
		klut.num_gates():6598
		max delay       :16
		max area        :6598
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :281
		LUT fanins:3	 numbers :1246
		LUT fanins:4	 numbers :5070
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 22720512 bytes

[2021-11-18 10:17:08,015]mapper_test.py:228:[INFO]: area: 6598 level: 16
[2021-11-23 16:09:57,100]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-23 16:09:57,101]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:57,101]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:57,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37523456 bytes

[2021-11-23 16:09:57,617]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-23 16:09:57,617]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:58,782]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.511074 secs
	Report mapping result:
		klut_size()     :7069
		klut.num_gates():6606
		max delay       :16
		max area        :6606
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1487
		LUT fanins:3	 numbers :1881
		LUT fanins:4	 numbers :3237
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 22712320 bytes

[2021-11-23 16:09:58,783]mapper_test.py:228:[INFO]: area: 6606 level: 16
[2021-11-23 16:40:54,840]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-23 16:40:54,840]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:54,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:55,322]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38076416 bytes

[2021-11-23 16:40:55,351]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-23 16:40:55,351]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:56,545]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.529911 secs
	Report mapping result:
		klut_size()     :7069
		klut.num_gates():6606
		max delay       :16
		max area        :6606
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1487
		LUT fanins:3	 numbers :1881
		LUT fanins:4	 numbers :3237
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 22892544 bytes

[2021-11-23 16:40:56,546]mapper_test.py:228:[INFO]: area: 6606 level: 16
[2021-11-24 11:37:44,679]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-24 11:37:44,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:44,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:45,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38170624 bytes

[2021-11-24 11:37:45,185]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-24 11:37:45,185]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:45,839]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.012742 secs
	Report mapping result:
		klut_size()     :7069
		klut.num_gates():6606
		max delay       :16
		max area        :6542
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1487
		LUT fanins:3	 numbers :1881
		LUT fanins:4	 numbers :3237
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 20393984 bytes

[2021-11-24 11:37:45,840]mapper_test.py:228:[INFO]: area: 6606 level: 16
[2021-11-24 12:00:59,469]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-24 12:00:59,469]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:59,469]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:59,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38014976 bytes

[2021-11-24 12:00:59,967]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-24 12:00:59,967]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:00,671]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.012593 secs
	Report mapping result:
		klut_size()     :7069
		klut.num_gates():6606
		max delay       :16
		max area        :6542
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1487
		LUT fanins:3	 numbers :1881
		LUT fanins:4	 numbers :3237
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 20213760 bytes

[2021-11-24 12:01:00,672]mapper_test.py:228:[INFO]: area: 6606 level: 16
[2021-11-24 12:04:26,322]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-24 12:04:26,322]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:26,323]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:26,854]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.06 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38457344 bytes

[2021-11-24 12:04:26,882]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-24 12:04:26,882]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:27,854]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.318713 secs
	Report mapping result:
		klut_size()     :7061
		klut.num_gates():6598
		max delay       :16
		max area        :6532
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :281
		LUT fanins:3	 numbers :1246
		LUT fanins:4	 numbers :5070
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 20643840 bytes

[2021-11-24 12:04:27,855]mapper_test.py:228:[INFO]: area: 6598 level: 16
[2021-11-24 12:10:18,591]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-24 12:10:18,592]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:18,592]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:19,073]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38342656 bytes

[2021-11-24 12:10:19,100]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-24 12:10:19,100]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:19,819]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
[i] total time =  0.10 secs
Mapping time: 0.10062 secs
	Report mapping result:
		klut_size()     :5164
		klut.num_gates():4701
		max delay       :28
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :899
		LUT fanins:3	 numbers :803
		LUT fanins:4	 numbers :2998
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 47890432 bytes

[2021-11-24 12:10:19,820]mapper_test.py:228:[INFO]: area: 4701 level: 28
[2021-11-24 12:56:24,958]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-24 12:56:24,958]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:24,959]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:25,435]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38232064 bytes

[2021-11-24 12:56:25,465]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-24 12:56:25,465]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:26,469]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.319182 secs
	Report mapping result:
		klut_size()     :7061
		klut.num_gates():6598
		max delay       :16
		max area        :6532
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :281
		LUT fanins:3	 numbers :1246
		LUT fanins:4	 numbers :5070
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 20668416 bytes

[2021-11-24 12:56:26,470]mapper_test.py:228:[INFO]: area: 6598 level: 16
[2021-11-24 13:00:56,344]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-24 13:00:56,344]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:56,344]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:56,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.05 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 37490688 bytes

[2021-11-24 13:00:56,898]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-24 13:00:56,898]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:01:06,268]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.316987 secs
Mapping time: 0.51675 secs
	Report mapping result:
		klut_size()     :7061
		klut.num_gates():6598
		max delay       :16
		max area        :6532
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :281
		LUT fanins:3	 numbers :1246
		LUT fanins:4	 numbers :5070
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 39575552 bytes

[2021-11-24 13:01:06,269]mapper_test.py:228:[INFO]: area: 6598 level: 16
[2021-11-24 13:24:34,981]mapper_test.py:79:[INFO]: run case "b21_1_comb"
[2021-11-24 13:24:34,981]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:34,982]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:35,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12368.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.45 MB.
P:  Del =   16.00.  Ar =    6394.0.  Edge =    20927.  Cut =   101200.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5375.0.  Edge =    19309.  Cut =    96118.  T =     0.04 sec
P:  Del =   16.00.  Ar =    5204.0.  Edge =    17573.  Cut =    99681.  T =     0.04 sec
E:  Del =   16.00.  Ar =    5076.0.  Edge =    17360.  Cut =    99681.  T =     0.01 sec
F:  Del =   16.00.  Ar =    4992.0.  Edge =    17128.  Cut =    77002.  T =     0.03 sec
E:  Del =   16.00.  Ar =    4970.0.  Edge =    17087.  Cut =    77002.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4926.0.  Edge =    16604.  Cut =    76861.  T =     0.05 sec
E:  Del =   16.00.  Ar =    4913.0.  Edge =    16589.  Cut =    76861.  T =     0.01 sec
A:  Del =   16.00.  Ar =    4906.0.  Edge =    16580.  Cut =    74782.  T =     0.04 sec
E:  Del =   16.00.  Ar =    4905.0.  Edge =    16578.  Cut =    74782.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %
Peak memory: 38105088 bytes

[2021-11-24 13:24:35,489]mapper_test.py:160:[INFO]: area: 4906 level: 16
[2021-11-24 13:24:35,490]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:43,998]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
Mapping time: 0.012407 secs
Mapping time: 0.022793 secs
	Report mapping result:
		klut_size()     :7069
		klut.num_gates():6606
		max delay       :16
		max area        :6542
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1487
		LUT fanins:3	 numbers :1881
		LUT fanins:4	 numbers :3237
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v
	Peak memory: 39550976 bytes

[2021-11-24 13:24:43,999]mapper_test.py:228:[INFO]: area: 6606 level: 16
