Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 27 17:19:05 2023
| Host         : danielA running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file daphne1_arch_bus_skew_routed.rpt -pb daphne1_arch_bus_skew_routed.pb -rpx daphne1_arch_bus_skew_routed.rpx
| Design       : daphne1_arch
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   14        [get_cells {{ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              NA                8.000          NA         NA
2   16        [get_cells -quiet {{ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}]
                                              [get_cells {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              NA                8.000          NA         NA
3   22        [get_cells {{ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.912      7.088
4   24        [get_cells -quiet {{ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}]
                                              [get_cells {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.737      7.263


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {{ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 0
No bus skew paths found.


Id: 2
set_bus_skew -from [get_cells -quiet {{ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}] -to [get_cells {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 0
No bus skew paths found.


Id: 3
set_bus_skew -from [get_cells {{ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 14

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sclk125               sclk125               ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                                                                            ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                                                            Slow         0.912      7.088


Slack (MET) :             7.088ns  (requirement - actual skew)
  Endpoint Source:        ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Endpoint Destination:   ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Reference Source:       ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Reference Destination:  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.681ns
  Reference Relative Delay:   0.548ns
  Relative CRPR:              0.221ns
  Actual Bus Skew:            0.912ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING_EPNT/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING_EPNT/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING_EPNT/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING_EPNT/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING_EPNT/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING_EPNT/mmcm0_clk3_inst/O
                         net (fo=2298, routed)        0.118    -2.585    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.654    -0.850    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y201        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y201        FDRE (Prop_fdre_C_Q)         0.348    -0.502 r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=2, routed)           0.806     0.304    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg__0[6]
    SLICE_X32Y201        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING_EPNT/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING_EPNT/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING_EPNT/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING_EPNT/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING_EPNT/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING_EPNT/mmcm0_clk3_inst/O
                         net (fo=2298, routed)        1.532    -1.476    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X32Y201        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.305    -1.171    
    SLICE_X32Y201        FDRE (Setup_fdre_C_D)       -0.206    -1.377    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         data arrival                           0.304    
                         clock arrival                         -1.377    
  -------------------------------------------------------------------
                         relative delay                         1.681    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING_EPNT/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING_EPNT/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING_EPNT/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING_EPNT/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING_EPNT/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING_EPNT/mmcm0_clk3_inst/O
                         net (fo=2298, routed)        0.112    -2.896    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.537    -1.282    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y201        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y201        FDRE (Prop_fdre_C_Q)         0.304    -0.978 r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=2, routed)           0.306    -0.672    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg__0[5]
    SLICE_X33Y201        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING_EPNT/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING_EPNT/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING_EPNT/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING_EPNT/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING_EPNT/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING_EPNT/mmcm0_clk3_inst/O
                         net (fo=2298, routed)        1.650    -1.053    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X33Y201        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism             -0.305    -1.358    
    SLICE_X33Y201        FDRE (Hold_fdre_C_D)         0.138    -1.220    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                          -0.672    
                         clock arrival                         -1.220    
  -------------------------------------------------------------------
                         relative delay                         0.548    



Id: 4
set_bus_skew -from [get_cells -quiet {{ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}] -to [get_cells {ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 14

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sclk125               sclk125               ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[13]/D
                                                                            ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                                                                                                            Slow         0.737      7.263


Slack (MET) :             7.263ns  (requirement - actual skew)
  Endpoint Source:        ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Endpoint Destination:   ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Reference Source:       ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Reference Destination:  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sclk125)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.037ns
  Reference Relative Delay:   0.141ns
  Relative CRPR:              0.158ns
  Actual Bus Skew:            0.737ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING_EPNT/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING_EPNT/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING_EPNT/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING_EPNT/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING_EPNT/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING_EPNT/mmcm0_clk3_inst/O
                         net (fo=2298, routed)        1.652    -1.051    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X29Y203        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y203        FDRE (Prop_fdre_C_Q)         0.379    -0.672 r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[13]/Q
                         net (fo=1, routed)           0.657    -0.016    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[13]
    SLICE_X29Y202        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING_EPNT/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING_EPNT/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING_EPNT/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING_EPNT/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING_EPNT/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING_EPNT/mmcm0_clk3_inst/O
                         net (fo=2298, routed)        0.112    -2.896    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.536    -1.283    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X29Y202        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[13]/C
                         clock pessimism              0.305    -0.978    
    SLICE_X29Y202        FDRE (Setup_fdre_C_D)       -0.074    -1.052    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[13]
  -------------------------------------------------------------------
                         data arrival                          -0.016    
                         clock arrival                         -1.052    
  -------------------------------------------------------------------
                         relative delay                         1.037    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING_EPNT/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING_EPNT/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING_EPNT/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING_EPNT/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING_EPNT/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING_EPNT/mmcm0_clk3_inst/O
                         net (fo=2298, routed)        1.532    -1.476    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X33Y200        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y200        FDRE (Prop_fdre_C_Q)         0.304    -1.172 r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.312    -0.860    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[5]
    SLICE_X34Y201        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING_EPNT/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING_EPNT/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING_EPNT/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING_EPNT/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING_EPNT/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING_EPNT/mmcm0_clk3_inst/O
                         net (fo=2298, routed)        0.118    -2.585    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.650    -0.854    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X34Y201        FDRE                                         r  ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism             -0.305    -1.159    
    SLICE_X34Y201        FDRE (Hold_fdre_C_D)         0.158    -1.001    ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                          -0.860    
                         clock arrival                         -1.001    
  -------------------------------------------------------------------
                         relative delay                         0.141    



