{
  "module_name": "Kconfig",
  "hash_id": "f307cbb97889f5e38dacf087daeb337d70bc21e40372b1397d9b0656ea617768",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mtd/nand/raw/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\nmenuconfig MTD_RAW_NAND\n\ttristate \"Raw/Parallel NAND Device Support\"\n\tselect MTD_NAND_CORE\n\tselect MTD_NAND_ECC\n\thelp\n\t  This enables support for accessing all type of raw/parallel\n\t  NAND flash devices. For further information see\n\t  <http://www.linux-mtd.infradead.org/doc/nand.html>.\n\nif MTD_RAW_NAND\n\ncomment \"Raw/parallel NAND flash controllers\"\n\nconfig MTD_NAND_DENALI\n\ttristate\n\nconfig MTD_NAND_DENALI_PCI\n\ttristate \"Denali NAND controller on Intel Moorestown\"\n\tselect MTD_NAND_DENALI\n\tdepends on PCI\n\thelp\n\t  Enable the driver for NAND flash on Intel Moorestown, using the\n\t  Denali NAND controller core.\n\nconfig MTD_NAND_DENALI_DT\n\ttristate \"Denali NAND controller as a DT device\"\n\tselect MTD_NAND_DENALI\n\tdepends on HAS_DMA && HAVE_CLK && OF && HAS_IOMEM\n\thelp\n\t  Enable the driver for NAND flash on platforms using a Denali NAND\n\t  controller as a DT device.\n\nconfig MTD_NAND_AMS_DELTA\n\ttristate \"Amstrad E3 NAND controller\"\n\tdepends on MACH_AMS_DELTA || COMPILE_TEST\n\tdefault y\n\thelp\n\t  Support for NAND flash on Amstrad E3 (Delta).\n\nconfig MTD_NAND_OMAP2\n\ttristate \"OMAP2, OMAP3, OMAP4 and Keystone NAND controller\"\n\tdepends on ARCH_OMAP2PLUS || ARCH_KEYSTONE || ARCH_K3 || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tdepends on OMAP_GPMC\n\thelp\n\t  Support for NAND flash on Texas Instruments OMAP2, OMAP3, OMAP4\n\t  and Keystone platforms.\n\nconfig MTD_NAND_OMAP_BCH\n\tdepends on MTD_NAND_OMAP2\n\tbool \"Support hardware based BCH error correction\"\n\tdefault n\n\tselect BCH\n\thelp\n\t  This config enables the ELM hardware engine, which can be used to\n\t  locate and correct errors when using BCH ECC scheme. This offloads\n\t  the cpu from doing ECC error searching and correction. However some\n\t  legacy OMAP families like OMAP2xxx, OMAP3xxx do not have ELM engine\n\t  so this is optional for them.\n\nconfig MTD_NAND_OMAP_BCH_BUILD\n\tdef_tristate MTD_NAND_OMAP2 && MTD_NAND_OMAP_BCH\n\nconfig MTD_NAND_AU1550\n\ttristate \"Au1550/1200 NAND support\"\n\tdepends on MIPS_ALCHEMY\n\thelp\n\t  This enables the driver for the NAND flash controller on the\n\t  AMD/Alchemy 1550 SOC.\n\nconfig MTD_NAND_NDFC\n\ttristate \"IBM/MCC 4xx NAND controller\"\n\tdepends on 4xx\n\tselect MTD_NAND_ECC_SW_HAMMING\n\tselect MTD_NAND_ECC_SW_HAMMING_SMC\n\thelp\n\t  NDFC Nand Flash Controllers are integrated in IBM/AMCC's 4xx SoCs\n\nconfig MTD_NAND_S3C2410\n\ttristate \"Samsung S3C NAND controller\"\n\tdepends on ARCH_S3C64XX\n\thelp\n\t  This enables the NAND flash controller on the S3C24xx and S3C64xx\n\t  SoCs\n\n\t  No board specific support is done by this driver, each board\n\t  must advertise a platform_device for the driver to attach.\n\nconfig MTD_NAND_S3C2410_DEBUG\n\tbool \"Samsung S3C NAND controller debug\"\n\tdepends on MTD_NAND_S3C2410\n\thelp\n\t  Enable debugging of the S3C NAND driver\n\nconfig MTD_NAND_S3C2410_CLKSTOP\n\tbool \"Samsung S3C NAND IDLE clock stop\"\n\tdepends on MTD_NAND_S3C2410\n\tdefault n\n\thelp\n\t  Stop the clock to the NAND controller when there is no chip\n\t  selected to save power. This will mean there is a small delay\n\t  when the is NAND chip selected or released, but will save\n\t  approximately 5mA of power when there is nothing happening.\n\nconfig MTD_NAND_SHARPSL\n\ttristate \"Sharp SL Series (C7xx + others) NAND controller\"\n\tdepends on ARCH_PXA || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\nconfig MTD_NAND_CAFE\n\ttristate \"OLPC CAF\u00c9 NAND controller\"\n\tdepends on PCI\n\tselect REED_SOLOMON\n\tselect REED_SOLOMON_DEC16\n\thelp\n\t  Use NAND flash attached to the CAF\u00c9 chip designed for the OLPC\n\t  laptop.\n\nconfig MTD_NAND_CS553X\n\ttristate \"CS5535/CS5536 (AMD Geode companion) NAND controller\"\n\tdepends on X86_32\n\tdepends on !UML && HAS_IOMEM\n\thelp\n\t  The CS553x companion chips for the AMD Geode processor\n\t  include NAND flash controllers with built-in hardware ECC\n\t  capabilities; enabling this option will allow you to use\n\t  these. The driver will check the MSRs to verify that the\n\t  controller is enabled for NAND, and currently requires that\n\t  the controller be in MMIO mode.\n\n\t  If you say \"m\", the module will be called cs553x_nand.\n\nconfig MTD_NAND_ATMEL\n\ttristate \"Atmel AT91 NAND Flash/SmartMedia NAND controller\"\n\tdepends on ARCH_AT91 || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect GENERIC_ALLOCATOR\n\tselect MFD_ATMEL_SMC\n\thelp\n\t  Enables support for NAND Flash / Smart Media Card interface\n\t  on Atmel AT91 processors.\n\nconfig MTD_NAND_ORION\n\ttristate \"Marvell Orion NAND controller\"\n\tdepends on PLAT_ORION\n\thelp\n\t  This enables the NAND flash controller on Orion machines.\n\n\t  No board specific support is done by this driver, each board\n\t  must advertise a platform_device for the driver to attach.\n\nconfig MTD_NAND_MARVELL\n\ttristate \"Marvell EBU NAND controller\"\n\tdepends on PXA3xx || ARCH_MMP || PLAT_ORION || ARCH_MVEBU || \\\n\t\t   COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  This enables the NAND flash controller driver for Marvell boards,\n\t  including:\n\t  - PXA3xx processors (NFCv1)\n\t  - 32-bit Armada platforms (XP, 37x, 38x, 39x) (NFCv2)\n\t  - 64-bit Aramda platforms (7k, 8k, ac5) (NFCv2)\n\nconfig MTD_NAND_SLC_LPC32XX\n\ttristate \"NXP LPC32xx SLC NAND controller\"\n\tdepends on ARCH_LPC32XX || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Enables support for NXP's LPC32XX SLC (i.e. for Single Level Cell\n\t  chips) NAND controller. This is the default for the PHYTEC 3250\n\t  reference board which contains a NAND256R3A2CZA6 chip.\n\n\t  Please check the actual NAND chip connected and its support\n\t  by the SLC NAND controller.\n\nconfig MTD_NAND_MLC_LPC32XX\n\ttristate \"NXP LPC32xx MLC NAND controller\"\n\tdepends on ARCH_LPC32XX || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Uses the LPC32XX MLC (i.e. for Multi Level Cell chips) NAND\n\t  controller. This is the default for the WORK92105 controller\n\t  board.\n\n\t  Please check the actual NAND chip connected and its support\n\t  by the MLC NAND controller.\n\nconfig MTD_NAND_PASEMI\n\ttristate \"PA Semi PWRficient NAND controller\"\n\tdepends on PPC_PASEMI\n\thelp\n\t  Enables support for NAND Flash interface on PA Semi PWRficient\n\t  based boards\n\nsource \"drivers/mtd/nand/raw/brcmnand/Kconfig\"\n\nconfig MTD_NAND_BCM47XXNFLASH\n\ttristate \"BCM4706 BCMA NAND controller\"\n\tdepends on BCMA_NFLASH\n\tdepends on BCMA\n\thelp\n\t  BCMA bus can have various flash memories attached, they are\n\t  registered by bcma as platform devices. This enables driver for\n\t  NAND flash memories. For now only BCM4706 is supported.\n\nconfig MTD_NAND_MPC5121_NFC\n\ttristate \"MPC5121 NAND controller\"\n\tdepends on PPC_MPC512x\n\thelp\n\t  This enables the driver for the NAND flash controller on the\n\t  MPC5121 SoC.\n\nconfig MTD_NAND_GPMI_NAND\n\ttristate \"Freescale GPMI NAND controller\"\n\tdepends on MXS_DMA\n\thelp\n\t  Enables NAND Flash support for IMX23, IMX28 or IMX6.\n\t  The GPMI controller is very powerful, with the help of BCH\n\t  module, it can do the hardware ECC. The GPMI supports several\n\t  NAND flashs at the same time.\n\nconfig MTD_NAND_FSL_ELBC\n\ttristate \"Freescale eLBC NAND controller\"\n\tdepends on FSL_SOC\n\tselect FSL_LBC\n\thelp\n\t  Various Freescale chips, including the 8313, include a NAND Flash\n\t  Controller Module with built-in hardware ECC capabilities.\n\t  Enabling this option will enable you to use this to control\n\t  external NAND devices.\n\nconfig MTD_NAND_FSL_IFC\n\ttristate \"Freescale IFC NAND controller\"\n\tdepends on FSL_SOC || ARCH_LAYERSCAPE || SOC_LS1021A || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect FSL_IFC\n\tselect MEMORY\n\thelp\n\t  Various Freescale chips e.g P1010, include a NAND Flash machine\n\t  with built-in hardware ECC capabilities.\n\t  Enabling this option will enable you to use this to control\n\t  external NAND devices.\n\nconfig MTD_NAND_FSL_UPM\n\ttristate \"Freescale UPM NAND controller\"\n\tdepends on PPC_83xx || PPC_85xx\n\tselect FSL_LBC\n\thelp\n\t  Enables support for NAND Flash chips wired onto Freescale PowerPC\n\t  processor localbus with User-Programmable Machine support.\n\nconfig MTD_NAND_VF610_NFC\n\ttristate \"Freescale VF610/MPC5125 NAND controller\"\n\tdepends on (SOC_VF610 || COMPILE_TEST)\n\tdepends on HAS_IOMEM\n\thelp\n\t  Enables support for NAND Flash Controller on some Freescale\n\t  processors like the VF610, MPC5125, MCF54418 or Kinetis K70.\n\t  The driver supports a maximum 2k page size. With 2k pages and\n\t  64 bytes or more of OOB, hardware ECC with up to 32-bit error\n\t  correction is supported. Hardware ECC is only enabled through\n\t  device tree.\n\nconfig MTD_NAND_MXC\n\ttristate \"Freescale MXC NAND controller\"\n\tdepends on ARCH_MXC || COMPILE_TEST\n\tdepends on HAS_IOMEM && OF\n\thelp\n\t  This enables the driver for the NAND flash controller on the\n\t  MXC processors.\n\nconfig MTD_NAND_SH_FLCTL\n\ttristate \"Renesas SuperH FLCTL NAND controller\"\n\tdepends on SUPERH || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Several Renesas SuperH CPU has FLCTL. This option enables support\n\t  for NAND Flash using FLCTL.\n\nconfig MTD_NAND_DAVINCI\n\ttristate \"DaVinci/Keystone NAND controller\"\n\tdepends on ARCH_DAVINCI || (ARCH_KEYSTONE && TI_AEMIF) || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Enable the driver for NAND flash chips on Texas Instruments\n\t  DaVinci/Keystone processors.\n\nconfig MTD_NAND_TXX9NDFMC\n\ttristate \"TXx9 NAND controller\"\n\tdepends on SOC_TX4938 || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  This enables the NAND flash controller on the TXx9 SoCs.\n\nconfig MTD_NAND_SOCRATES\n\ttristate \"Socrates NAND controller\"\n\tdepends on SOCRATES\n\thelp\n\t  Enables support for NAND Flash chips wired onto Socrates board.\n\nsource \"drivers/mtd/nand/raw/ingenic/Kconfig\"\n\nconfig MTD_NAND_FSMC\n\ttristate \"ST Micros FSMC NAND controller\"\n\tdepends on OF && HAS_IOMEM\n\tdepends on PLAT_SPEAR || ARCH_NOMADIK || ARCH_U8500 || COMPILE_TEST\n\thelp\n\t  Enables support for NAND Flash chips on the ST Microelectronics\n\t  Flexible Static Memory Controller (FSMC)\n\nconfig MTD_NAND_XWAY\n\tbool \"Lantiq XWAY NAND controller\"\n\tdepends on LANTIQ && SOC_TYPE_XWAY\n\thelp\n\t  Enables support for NAND Flash chips on Lantiq XWAY SoCs. NAND is attached\n\t  to the External Bus Unit (EBU).\n\nconfig MTD_NAND_SUNXI\n\ttristate \"Allwinner NAND controller\"\n\tdepends on ARCH_SUNXI || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Enables support for NAND Flash chips on Allwinner SoCs.\n\nconfig MTD_NAND_HISI504\n\ttristate \"Hisilicon Hip04 NAND controller\"\n\tdepends on ARCH_HISI || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Enables support for NAND controller on Hisilicon SoC Hip04.\n\nconfig MTD_NAND_QCOM\n\ttristate \"QCOM NAND controller\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Enables support for NAND flash chips on SoCs containing the EBI2 NAND\n\t  controller. This controller is found on IPQ806x SoC.\n\nconfig MTD_NAND_MTK\n\ttristate \"MTK NAND controller\"\n\tdepends on MTD_NAND_ECC_MEDIATEK\n\tdepends on ARCH_MEDIATEK || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Enables support for NAND controller on MTK SoCs.\n\t  This controller is found on mt27xx, mt81xx, mt65xx SoCs.\n\nconfig MTD_NAND_MXIC\n\ttristate \"Macronix raw NAND controller\"\n\tdepends on HAS_IOMEM || COMPILE_TEST\n\thelp\n\t  This selects the Macronix raw NAND controller driver.\n\nconfig MTD_NAND_TEGRA\n\ttristate \"NVIDIA Tegra NAND controller\"\n\tdepends on ARCH_TEGRA || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Enables support for NAND flash controller on NVIDIA Tegra SoC.\n\t  The driver has been developed and tested on a Tegra 2 SoC. DMA\n\t  support, raw read/write page as well as HW ECC read/write page\n\t  is supported. Extra OOB bytes when using HW ECC are currently\n\t  not supported.\n\nconfig MTD_NAND_STM32_FMC2\n\ttristate \"Support for NAND controller on STM32MP SoCs\"\n\tdepends on ARCH_STM32 || COMPILE_TEST\n\tselect MFD_SYSCON\n\thelp\n\t  Enables support for NAND Flash chips on SoCs containing the FMC2\n\t  NAND controller. This controller is found on STM32MP SoCs.\n\t  The controller supports a maximum 8k page size and supports\n\t  a maximum 8-bit correction error per sector of 512 bytes.\n\nconfig MTD_NAND_MESON\n\ttristate \"Support for NAND controller on Amlogic's Meson SoCs\"\n\tdepends on COMMON_CLK && (ARCH_MESON || COMPILE_TEST)\n\tselect MFD_SYSCON\n\thelp\n\t  Enables support for NAND controller on Amlogic's Meson SoCs.\n\t  This controller is found on Meson SoCs.\n\nconfig MTD_NAND_GPIO\n\ttristate \"GPIO assisted NAND controller\"\n\tdepends on GPIOLIB || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  This enables a NAND flash driver where control signals are\n\t  connected to GPIO pins, and commands and data are communicated\n\t  via a memory mapped interface.\n\nconfig MTD_NAND_PLATFORM\n\ttristate \"Generic NAND controller\"\n\tdepends on HAS_IOMEM\n\thelp\n\t  This implements a generic NAND driver for on-SOC platform\n\t  devices. You will need to provide platform-specific functions\n\t  via platform_data.\n\nconfig MTD_NAND_CADENCE\n\ttristate \"Support Cadence NAND (HPNFC) controller\"\n\tdepends on OF && HAS_IOMEM\n\thelp\n\t  Enable the driver for NAND flash on platforms using a Cadence NAND\n\t  controller.\n\nconfig MTD_NAND_ARASAN\n\ttristate \"Support for Arasan NAND flash controller\"\n\tdepends on HAS_IOMEM && HAS_DMA\n\tselect BCH\n\thelp\n\t  Enables the driver for the Arasan NAND flash controller on\n\t  Zynq Ultrascale+ MPSoC.\n\nconfig MTD_NAND_INTEL_LGM\n\ttristate \"Support for NAND controller on Intel LGM SoC\"\n\tdepends on OF\n\tdepends on HAS_IOMEM\n\thelp\n\t  Enables support for NAND Flash chips on Intel's LGM SoC.\n\t  NAND flash controller interfaced through the External Bus Unit.\n\nconfig MTD_NAND_ROCKCHIP\n\ttristate \"Rockchip NAND controller\"\n\tdepends on ARCH_ROCKCHIP && HAS_IOMEM\n\thelp\n\t  Enables support for NAND controller on Rockchip SoCs.\n\t  There are four different versions of NAND FLASH Controllers,\n\t  including:\n\t    NFC v600: RK2928, RK3066, RK3188\n\t    NFC v622: RK3036, RK3128\n\t    NFC v800: RK3308, RV1108\n\t    NFC v900: PX30, RK3326\n\nconfig MTD_NAND_PL35X\n\ttristate \"ARM PL35X NAND controller\"\n\tdepends on OF\n\tdepends on PL353_SMC\n\thelp\n\t  Enables support for PrimeCell SMC PL351 and PL353 NAND\n\t  controller found on Zynq7000.\n\nconfig MTD_NAND_RENESAS\n\ttristate \"Renesas R-Car Gen3 & RZ/N1 NAND controller\"\n\tdepends on ARCH_RENESAS || COMPILE_TEST\n\thelp\n\t  Enables support for the NAND controller found on Renesas R-Car\n\t  Gen3 and RZ/N1 SoC families.\n\ncomment \"Misc\"\n\nconfig MTD_SM_COMMON\n\ttristate\n\tdefault n\n\nconfig MTD_NAND_NANDSIM\n\ttristate \"Support for NAND Flash Simulator\"\n\thelp\n\t  The simulator may simulate various NAND flash chips for the\n\t  MTD nand layer.\n\nconfig MTD_NAND_RICOH\n\ttristate \"Ricoh xD card reader\"\n\tdefault n\n\tdepends on PCI\n\tselect MTD_SM_COMMON\n\thelp\n\t  Enable support for Ricoh R5C852 xD card reader\n\t  You also need to enable either\n\t  NAND SSFDC (SmartMedia) read only translation layer' or new\n\t  experimental, readwrite\n\t  'SmartMedia/xD new translation layer'\n\nconfig MTD_NAND_DISKONCHIP\n\ttristate \"DiskOnChip 2000, Millennium and Millennium Plus (NAND reimplementation)\"\n\tdepends on HAS_IOMEM\n\tselect REED_SOLOMON\n\tselect REED_SOLOMON_DEC16\n\thelp\n\t  This is a reimplementation of M-Systems DiskOnChip 2000,\n\t  Millennium and Millennium Plus as a standard NAND device driver,\n\t  as opposed to the earlier self-contained MTD device drivers.\n\t  This should enable, among other things, proper JFFS2 operation on\n\t  these devices.\n\nconfig MTD_NAND_DISKONCHIP_PROBE_ADVANCED\n\tbool \"Advanced detection options for DiskOnChip\"\n\tdepends on MTD_NAND_DISKONCHIP\n\thelp\n\t  This option allows you to specify nonstandard address at which to\n\t  probe for a DiskOnChip, or to change the detection options.  You\n\t  are unlikely to need any of this unless you are using LinuxBIOS.\n\t  Say 'N'.\n\nconfig MTD_NAND_DISKONCHIP_PROBE_ADDRESS\n\thex \"Physical address of DiskOnChip\" if MTD_NAND_DISKONCHIP_PROBE_ADVANCED\n\tdepends on MTD_NAND_DISKONCHIP\n\tdefault \"0\"\n\thelp\n\t  By default, the probe for DiskOnChip devices will look for a\n\t  DiskOnChip at every multiple of 0x2000 between 0xC8000 and 0xEE000.\n\t  This option allows you to specify a single address at which to probe\n\t  for the device, which is useful if you have other devices in that\n\t  range which get upset when they are probed.\n\n\t  (Note that on PowerPC, the normal probe will only check at\n\t  0xE4000000.)\n\n\t  Normally, you should leave this set to zero, to allow the probe at\n\t  the normal addresses.\n\nconfig MTD_NAND_DISKONCHIP_PROBE_HIGH\n\tbool \"Probe high addresses\"\n\tdepends on MTD_NAND_DISKONCHIP_PROBE_ADVANCED\n\thelp\n\t  By default, the probe for DiskOnChip devices will look for a\n\t  DiskOnChip at every multiple of 0x2000 between 0xC8000 and 0xEE000.\n\t  This option changes to make it probe between 0xFFFC8000 and\n\t  0xFFFEE000.  Unless you are using LinuxBIOS, this is unlikely to be\n\t  useful to you.  Say 'N'.\n\nconfig MTD_NAND_DISKONCHIP_BBTWRITE\n\tbool \"Allow BBT writes on DiskOnChip Millennium and 2000TSOP\"\n\tdepends on MTD_NAND_DISKONCHIP\n\thelp\n\t  On DiskOnChip devices shipped with the INFTL filesystem (Millennium\n\t  and 2000 TSOP/Alon), Linux reserves some space at the end of the\n\t  device for the Bad Block Table (BBT).  If you have existing INFTL\n\t  data on your device (created by non-Linux tools such as M-Systems'\n\t  DOS drivers), your data might overlap the area Linux wants to use for\n\t  the BBT.  If this is a concern for you, leave this option disabled and\n\t  Linux will not write BBT data into this area.\n\t  The downside of leaving this option disabled is that if bad blocks\n\t  are detected by Linux, they will not be recorded in the BBT, which\n\t  could cause future problems.\n\t  Once you enable this option, new filesystems (INFTL or others, created\n\t  in Linux or other operating systems) will not use the reserved area.\n\t  The only reason not to enable this option is to prevent damage to\n\t  preexisting filesystems.\n\t  Even if you leave this disabled, you can enable BBT writes at module\n\t  load time (assuming you build diskonchip as a module) with the module\n\t  parameter \"inftl_bbt_write=1\".\n\nendif # MTD_RAW_NAND\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}