LVDS_to_AXIS_axis_data_fifo_0_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_axis_data_fifo_0_0/sim/LVDS_to_AXIS_axis_data_fifo_0_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS_lvds_master_0_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_master_0_0/sim/LVDS_to_AXIS_lvds_master_0_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS_lvds_output_0_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_output_0_0/sim/LVDS_to_AXIS_lvds_output_0_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS_lvds_input_0_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_input_0_0/sim/LVDS_to_AXIS_lvds_input_0_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS_l_clk_in_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_l_clk_in_0/sim/LVDS_to_AXIS_l_clk_in_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS_sdo_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_sdo_0/sim/LVDS_to_AXIS_sdo_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/sim/LVDS_to_AXIS.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
