ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SPI_1_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPI_1_SpiPostEnable,"ax",%progbits
  18              		.align	2
  19              		.global	SPI_1_SpiPostEnable
  20              		.code	16
  21              		.thumb_func
  22              		.type	SPI_1_SpiPostEnable, %function
  23              	SPI_1_SpiPostEnable:
  24              	.LFB1:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SPI_1_SPI.c"
   1:.\Generated_Source\PSoC4/SPI_1_SPI.c **** /***************************************************************************//**
   2:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * \file SPI_1_SPI.c
   3:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * \version 3.20
   4:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
   5:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * \brief
   6:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
   9:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
  11:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * \copyright
  13:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Copyright 2013-2016, Cypress Semiconductor Corporation.  All rights reserved.
  14:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * the software package with which this file was provided.
  17:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
  18:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  19:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_PVT.h"
  20:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_SPI_UART_PVT.h"
  21:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  22:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
  23:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  24:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /***************************************
  25:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configuration Structure Initialization
  26:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ***************************************/
  27:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  28:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     const SPI_1_SPI_INIT_STRUCT SPI_1_configSpi =
  29:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  30:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MODE,
  31:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_SUB_MODE,
  32:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CLOCK_MODE,
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 2


  33:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_OVS_FACTOR,
  34:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MEDIAN_FILTER_ENABLE,
  35:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_LATE_MISO_SAMPLE_ENABLE,
  36:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_WAKE_ENABLE,
  37:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_DATA_BITS_NUM,
  39:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_BITS_ORDER,
  40:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TRANSFER_SEPARATION,
  41:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  42:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  43:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  44:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  45:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint32) SPI_1_SCB_IRQ_INTERNAL,
  46:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_RX_MASK,
  47:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_TRIGGER_LEVEL,
  48:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_TX_MASK,
  49:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_TRIGGER_LEVEL,
  50:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_BYTE_MODE_ENABLE,
  51:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_FREE_RUN_SCLK_ENABLE,
  52:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_SS_POLARITY
  53:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     };
  54:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  55:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  56:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
  57:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
  58:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
  59:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  60:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SPI_1 for SPI operation.
  61:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  62:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function is intended specifically to be used when the SPI_1 
  63:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  configuration is set to “Unconfigured SPI_1” in the customizer. 
  64:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  After initializing the SPI_1 in SPI mode using this function, 
  65:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  the component can be enabled using the SPI_1_Start() or 
  66:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * SPI_1_Enable() function.
  67:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function uses a pointer to a structure that provides the configuration 
  68:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  settings. This structure contains the same information that would otherwise 
  69:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  be provided by the customizer settings.
  70:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  71:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  \param config: pointer to a structure that contains the following list of 
  72:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   fields. These fields match the selections available in the customizer. 
  73:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   Refer to the customizer for further description of the settings.
  74:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  75:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
  76:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(const SPI_1_SPI_INIT_STRUCT *config)
  77:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  78:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         if(NULL == config)
  79:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  80:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  81:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         }
  82:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         else
  83:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  84:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure pins */
  85:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SetPins(SPI_1_SCB_MODE_SPI, config->mode, SPI_1_DUMMY_PARAM);
  86:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  87:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Store internal configuration */
  88:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbMode       = (uint8) SPI_1_SCB_MODE_SPI;
  89:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableWake = (uint8) config->enableWake;
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 3


  90:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableIntr = (uint8) config->enableInterrupt;
  91:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  92:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set RX direction internal variables */
  93:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBuffer      =         config->rxBuffer;
  94:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxDataBits    = (uint8) config->rxDataBits;
  95:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferSize  = (uint8) config->rxBufferSize;
  96:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
  97:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set TX direction internal variables */
  98:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBuffer      =         config->txBuffer;
  99:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txDataBits    = (uint8) config->txDataBits;
 100:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferSize  = (uint8) config->txBufferSize;
 101:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 102:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure SPI interface */
 103:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_CTRL_REG     = SPI_1_GET_CTRL_OVS(config->oversample)           |
 104:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 105:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 106:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_CTRL_SPI;
 107:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 108:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SPI_CTRL_REG = SPI_1_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 109:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 110:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                                           SPI_1_SPI_MODE_TI_PRECEDE
 111:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)    
 112:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateS
 113:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRu
 114:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)  
 115:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SUB_MODE      (config->submode)     
 116:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 117:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 118:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure RX direction */
 119:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_CTRL_REG     =  SPI_1_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 120:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_BIT_ORDER (config->bitOrder)     
 121:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_MEDIAN    (config->enableMedianFi
 122:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_RX_CTRL;
 123:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 124:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_FIFO_CTRL_REG = SPI_1_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 125:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 126:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure TX direction */
 127:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_CTRL_REG      = SPI_1_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 128:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 129:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_TX_CTRL;
 130:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 131:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_FIFO_CTRL_REG = SPI_1_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 132:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 133:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 134:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
 135:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 136:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 137:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 138:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt sources */
 139:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 140:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 141:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 142:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_MASTER_MASK_REG = SPI_1_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 143:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_RX_MASK_REG     = SPI_1_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 144:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_TX_MASK_REG     = SPI_1_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
 145:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             
 146:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure TX interrupt sources to restore. */
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 4


 147:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_IntrTxMask = LO16(SPI_1_INTR_TX_MASK_REG);
 148:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 149:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set active SS0 */
 150:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
 151:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 152:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear RX buffer indexes */
 153:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferHead     = 0u;
 154:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferTail     = 0u;
 155:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferOverflow = 0u;
 156:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 157:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear TX buffer indexes */
 158:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferHead = 0u;
 159:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferTail = 0u;
 160:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         }
 161:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 162:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 163:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 164:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 165:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 166:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
 167:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
 168:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 169:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SCB for the SPI operation.
 170:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 171:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 172:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(void)
 173:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 174:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure SPI interface */
 175:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_CTRL_REG     = SPI_1_SPI_DEFAULT_CTRL;
 176:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = SPI_1_SPI_DEFAULT_SPI_CTRL;
 177:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 178:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 179:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_CTRL_REG      = SPI_1_SPI_DEFAULT_RX_CTRL;
 180:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_RX_FIFO_CTRL;
 181:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 182:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 183:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_CTRL_REG      = SPI_1_SPI_DEFAULT_TX_CTRL;
 184:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_TX_FIFO_CTRL;
 185:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 186:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 187:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_SCB_IRQ_INTERNAL)
 188:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
 189:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 190:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 191:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SCB_IRQ_INTERNAL) */
 192:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 193:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt sources */
 194:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_I2C_EC_MASK;
 195:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
 196:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_SPI_DEFAULT_INTR_SLAVE_MASK;
 197:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_MASTER_MASK_REG = SPI_1_SPI_DEFAULT_INTR_MASTER_MASK;
 198:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_RX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_RX_MASK;
 199:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_TX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_TX_MASK;
 200:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 201:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX interrupt sources to restore. */
 202:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_INTR_TX_MASK_REG);
 203:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 5


 204:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set active SS0 for master */
 205:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_CONST)
 206:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
 207:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 208:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 209:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_RX_SW_BUFFER_CONST)
 210:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferHead     = 0u;
 211:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferTail     = 0u;
 212:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferOverflow = 0u;
 213:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_RX_SW_BUFFER_CONST) */
 214:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 215:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_TX_SW_BUFFER_CONST)
 216:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferHead = 0u;
 217:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferTail = 0u;
 218:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_TX_SW_BUFFER_CONST) */
 219:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 220:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 221:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 222:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 223:.\Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 224:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiPostEnable
 225:.\Generated_Source\PSoC4/SPI_1_SPI.c **** ****************************************************************************//**
 226:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 227:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 228:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  to be controlled by the SCB SPI.
 229:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 230:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 231:.\Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiPostEnable(void)
 232:.\Generated_Source\PSoC4/SPI_1_SPI.c **** {
  26              		.loc 1 232 0
  27              		.cfi_startproc
 233:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
 234:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 235:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 236:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 237:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SCLK_PIN)
 238:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 239:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_HSIOM_REG, SPI_1_SCLK_HSIOM_MASK,
 240:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_HSIOM_POS, SPI_1_SCLK_HSIOM_SEL_SPI);
 241:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SCLK_PIN) */
 242:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 243:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS0_PIN)
 244:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 245:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_HSIOM_REG, SPI_1_SS0_HSIOM_MASK,
 246:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_HSIOM_POS, SPI_1_SS0_HSIOM_SEL_SPI);
 247:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS0_PIN) */
 248:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 249:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 250:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 251:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 252:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_SS1_HSIOM_SEL_SPI);
 253:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
 254:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 255:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
 256:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 257:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 258:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_SS2_HSIOM_SEL_SPI);
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 6


 259:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 260:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 261:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 262:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 263:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 264:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_SS3_HSIOM_SEL_SPI);
 265:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 266:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 267:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 268:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 269:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 270:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SCLK_PIN)
 271:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 272:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
  28              		.loc 1 272 0
  29 0000 084A     		ldr	r2, .L2
  30 0002 1368     		ldr	r3, [r2]
  31 0004 F021     		mov	r1, #240
  32 0006 0905     		lsl	r1, r1, #20
  33 0008 0B43     		orr	r3, r1
  34 000a 1360     		str	r3, [r2]
 273:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_M_HSIOM_POS, SPI_1_SCLK_M_HSIOM_SEL_SPI);
 274:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 275:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 276:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS0_PIN)
 277:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 278:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
  35              		.loc 1 278 0
  36 000c 064A     		ldr	r2, .L2+4
  37 000e 1368     		ldr	r3, [r2]
  38 0010 F021     		mov	r1, #240
  39 0012 0904     		lsl	r1, r1, #16
  40 0014 0B43     		orr	r3, r1
  41 0016 1360     		str	r3, [r2]
 279:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_M_HSIOM_POS, SPI_1_SS0_M_HSIOM_SEL_SPI);
 280:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 281:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 282:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS1_PIN)
 283:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 284:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 285:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_M_HSIOM_POS, SPI_1_SS1_M_HSIOM_SEL_SPI);
 286:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 287:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 288:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS2_PIN)
 289:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 290:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 291:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_M_HSIOM_POS, SPI_1_SS2_M_HSIOM_SEL_SPI);
 292:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 293:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 294:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS3_PIN)
 295:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 296:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 297:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_M_HSIOM_POS, SPI_1_SS3_M_HSIOM_SEL_SPI);
 298:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 299:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 300:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 301:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 7


 302:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Restore TX interrupt sources. */
 303:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SetTxInterruptMode(SPI_1_IntrTxMask);
  42              		.loc 1 303 0
  43 0018 044B     		ldr	r3, .L2+8
  44 001a 1A88     		ldrh	r2, [r3]
  45 001c 044B     		ldr	r3, .L2+12
  46 001e 1A60     		str	r2, [r3]
 304:.\Generated_Source\PSoC4/SPI_1_SPI.c **** }
  47              		.loc 1 304 0
  48              		@ sp needed
  49 0020 7047     		bx	lr
  50              	.L3:
  51 0022 C046     		.align	2
  52              	.L2:
  53 0024 00000140 		.word	1073807360
  54 0028 0C000140 		.word	1073807372
  55 002c 00000000 		.word	SPI_1_IntrTxMask
  56 0030 880F0740 		.word	1074204552
  57              		.cfi_endproc
  58              	.LFE1:
  59              		.size	SPI_1_SpiPostEnable, .-SPI_1_SpiPostEnable
  60              		.section	.text.SPI_1_SpiStop,"ax",%progbits
  61              		.align	2
  62              		.global	SPI_1_SpiStop
  63              		.code	16
  64              		.thumb_func
  65              		.type	SPI_1_SpiStop, %function
  66              	SPI_1_SpiStop:
  67              	.LFB2:
 305:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 306:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 307:.\Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiStop
 309:.\Generated_Source\PSoC4/SPI_1_SPI.c **** ****************************************************************************//**
 310:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 311:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins 
 312:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  (SCLK and/or SS0-SS3) to keep them inactive after the block is disabled. 
 313:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *  The output pins are controlled by the GPIO data register.
 314:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *
 315:.\Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 316:.\Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiStop(void)
 317:.\Generated_Source\PSoC4/SPI_1_SPI.c **** {
  68              		.loc 1 317 0
  69              		.cfi_startproc
  70 0000 08B5     		push	{r3, lr}
  71              		.cfi_def_cfa_offset 8
  72              		.cfi_offset 3, -8
  73              		.cfi_offset 14, -4
 318:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
 319:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 320:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 321:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 322:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SCLK_PIN)
 323:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 324:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_sclk_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
 325:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 326:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 8


 327:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_HSIOM_REG, SPI_1_SCLK_HSIOM_MASK,
 328:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_HSIOM_POS, SPI_1_SCLK_HSIOM_SEL_GPIO);
 329:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_spi_sclk_PIN) */
 330:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 331:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS0_PIN)
 332:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 333:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss0_Write(SPI_1_GET_SPI_SS0_INACTIVE);
 334:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 335:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 336:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_HSIOM_REG, SPI_1_SS0_HSIOM_MASK,
 337:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_HSIOM_POS, SPI_1_SS0_HSIOM_SEL_GPIO);
 338:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_spi_ss0_PIN) */
 339:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 340:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 341:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 342:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss1_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 343:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 344:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 345:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 346:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_SS1_HSIOM_SEL_GPIO);
 347:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
 348:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 349:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
 350:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 351:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss2_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 352:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 353:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 354:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 355:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_SS2_HSIOM_SEL_GPIO);
 356:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 357:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 358:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 359:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 360:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss3_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 361:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 362:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 363:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 364:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_SS3_HSIOM_SEL_GPIO);
 365:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 366:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     
 367:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for master. */
 368:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIM_TX_RESTORE);
 369:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 370:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     else
 371:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 372:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for slave. */
 373:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIS_TX_RESTORE);
 374:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 375:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 376:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 377:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 378:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SCLK_PIN)
 379:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 380:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_sclk_m_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
  74              		.loc 1 380 0
  75 0002 0D4B     		ldr	r3, .L5
  76 0004 1868     		ldr	r0, [r3]
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 9


  77 0006 0007     		lsl	r0, r0, #28
  78 0008 C00F     		lsr	r0, r0, #31
  79 000a FFF7FEFF 		bl	SPI_1_sclk_m_Write
  80              	.LVL0:
 381:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 382:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 383:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
  81              		.loc 1 383 0
  82 000e 0B4A     		ldr	r2, .L5+4
  83 0010 1168     		ldr	r1, [r2]
  84 0012 0B4B     		ldr	r3, .L5+8
  85 0014 0B40     		and	r3, r1
  86 0016 1360     		str	r3, [r2]
 384:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_SCLK_M_HSIOM_SEL_GPIO);
 385:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 386:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 387:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS0_PIN)
 388:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 389:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss0_m_Write(SPI_1_GET_SPI_SS0_INACTIVE);
  87              		.loc 1 389 0
  88 0018 0120     		mov	r0, #1
  89 001a FFF7FEFF 		bl	SPI_1_ss0_m_Write
  90              	.LVL1:
 390:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 391:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 392:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
  91              		.loc 1 392 0
  92 001e 094A     		ldr	r2, .L5+12
  93 0020 1168     		ldr	r1, [r2]
  94 0022 094B     		ldr	r3, .L5+16
  95 0024 0B40     		and	r3, r1
  96 0026 1360     		str	r3, [r2]
 393:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS0_M_HSIOM_POS, SPI_1_SS0_M_HSIOM_SEL_GPIO);
 394:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 395:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 396:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS1_PIN)
 397:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 398:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss1_m_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 399:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 400:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 401:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 402:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS1_M_HSIOM_POS, SPI_1_SS1_M_HSIOM_SEL_GPIO);
 403:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 404:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 405:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS2_PIN)
 406:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 407:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss2_m_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 408:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 409:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 410:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 411:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS2_M_HSIOM_POS, SPI_1_SS2_M_HSIOM_SEL_GPIO);
 412:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 413:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 414:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS3_PIN)
 415:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 416:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss3_m_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 417:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 10


 418:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 419:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 420:.\Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS3_M_HSIOM_POS, SPI_1_SS3_M_HSIOM_SEL_GPIO);
 421:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 422:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 423:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_CONST)
 424:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 425:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIM_TX_RESTORE);
  97              		.loc 1 425 0
  98 0028 084B     		ldr	r3, .L5+20
  99 002a 1B68     		ldr	r3, [r3]
 100 002c 2022     		mov	r2, #32
 101 002e 1340     		and	r3, r2
 102 0030 074A     		ldr	r2, .L5+24
 103 0032 1380     		strh	r3, [r2]
 426:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #else
 427:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 428:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIS_TX_RESTORE);
 429:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 430:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 431:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 432:.\Generated_Source\PSoC4/SPI_1_SPI.c **** }
 104              		.loc 1 432 0
 105              		@ sp needed
 106 0034 08BD     		pop	{r3, pc}
 107              	.L6:
 108 0036 C046     		.align	2
 109              	.L5:
 110 0038 20000740 		.word	1074200608
 111 003c 00000140 		.word	1073807360
 112 0040 FFFFFFF0 		.word	-251658241
 113 0044 0C000140 		.word	1073807372
 114 0048 FFFF0FFF 		.word	-15728641
 115 004c 880F0740 		.word	1074204552
 116 0050 00000000 		.word	SPI_1_IntrTxMask
 117              		.cfi_endproc
 118              	.LFE2:
 119              		.size	SPI_1_SpiStop, .-SPI_1_SpiStop
 120              		.section	.text.SPI_1_SpiSetActiveSlaveSelect,"ax",%progbits
 121              		.align	2
 122              		.global	SPI_1_SpiSetActiveSlaveSelect
 123              		.code	16
 124              		.thumb_func
 125              		.type	SPI_1_SpiSetActiveSlaveSelect, %function
 126              	SPI_1_SpiSetActiveSlaveSelect:
 127              	.LFB3:
 433:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 434:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 435:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_CONST)
 436:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 437:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SetActiveSlaveSelect
 438:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
 439:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 440:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 441:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  After initialization the active slave select line is 0.
 442:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  The component should be in one of the following states to change the active
 443:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  slave select signal source correctly:
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 11


 444:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component is disabled.
 445:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 446:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set).
 447:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 448:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function does not check that these conditions are met.
 449:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 450:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 451:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *  \param slaveSelect: slave select line which will be active while the following
 452:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   transfer.
 453:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT0 - Slave select 0.
 454:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT1 - Slave select 1.
 455:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT2 - Slave select 2.
 456:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT3 - Slave select 3.
 457:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 458:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 459:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 460:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 128              		.loc 1 460 0
 129              		.cfi_startproc
 130              	.LVL2:
 461:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         uint32 spiCtrl;
 462:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 463:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl = SPI_1_SPI_CTRL_REG;
 131              		.loc 1 463 0
 132 0000 0549     		ldr	r1, .L8
 133 0002 0A68     		ldr	r2, [r1]
 134              	.LVL3:
 464:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 465:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl &= (uint32) ~SPI_1_SPI_CTRL_SLAVE_SELECT_MASK;
 135              		.loc 1 465 0
 136 0004 054B     		ldr	r3, .L8+4
 137 0006 1340     		and	r3, r2
 138              	.LVL4:
 466:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl |= (uint32)  SPI_1_GET_SPI_CTRL_SS(slaveSelect);
 139              		.loc 1 466 0
 140 0008 8006     		lsl	r0, r0, #26
 141              	.LVL5:
 142 000a C022     		mov	r2, #192
 143 000c 1205     		lsl	r2, r2, #20
 144 000e 1040     		and	r0, r2
 145 0010 1843     		orr	r0, r3
 146              	.LVL6:
 467:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 468:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = spiCtrl;
 147              		.loc 1 468 0
 148 0012 0860     		str	r0, [r1]
 469:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 149              		.loc 1 469 0
 150              		@ sp needed
 151 0014 7047     		bx	lr
 152              	.L9:
 153 0016 C046     		.align	2
 154              	.L8:
 155 0018 20000740 		.word	1074200608
 156 001c FFFFFFF3 		.word	-201326593
 157              		.cfi_endproc
 158              	.LFE3:
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 12


 159              		.size	SPI_1_SpiSetActiveSlaveSelect, .-SPI_1_SpiSetActiveSlaveSelect
 160              		.section	.text.SPI_1_SpiInit,"ax",%progbits
 161              		.align	2
 162              		.global	SPI_1_SpiInit
 163              		.code	16
 164              		.thumb_func
 165              		.type	SPI_1_SpiInit, %function
 166              	SPI_1_SpiInit:
 167              	.LFB0:
 173:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure SPI interface */
 168              		.loc 1 173 0
 169              		.cfi_startproc
 170 0000 08B5     		push	{r3, lr}
 171              		.cfi_def_cfa_offset 8
 172              		.cfi_offset 3, -8
 173              		.cfi_offset 14, -4
 175:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = SPI_1_SPI_DEFAULT_SPI_CTRL;
 174              		.loc 1 175 0
 175 0002 124A     		ldr	r2, .L11
 176 0004 124B     		ldr	r3, .L11+4
 177 0006 1A60     		str	r2, [r3]
 176:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 178              		.loc 1 176 0
 179 0008 124A     		ldr	r2, .L11+8
 180 000a 134B     		ldr	r3, .L11+12
 181 000c 1A60     		str	r2, [r3]
 179:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_RX_FIFO_CTRL;
 182              		.loc 1 179 0
 183 000e 134B     		ldr	r3, .L11+16
 184 0010 134A     		ldr	r2, .L11+20
 185 0012 1360     		str	r3, [r2]
 180:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 186              		.loc 1 180 0
 187 0014 0721     		mov	r1, #7
 188 0016 134A     		ldr	r2, .L11+24
 189 0018 1160     		str	r1, [r2]
 183:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_TX_FIFO_CTRL;
 190              		.loc 1 183 0
 191 001a 134A     		ldr	r2, .L11+28
 192 001c 1360     		str	r3, [r2]
 184:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 193              		.loc 1 184 0
 194 001e 0023     		mov	r3, #0
 195 0020 124A     		ldr	r2, .L11+32
 196 0022 1360     		str	r3, [r2]
 194:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
 197              		.loc 1 194 0
 198 0024 124A     		ldr	r2, .L11+36
 199 0026 1360     		str	r3, [r2]
 195:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_SPI_DEFAULT_INTR_SLAVE_MASK;
 200              		.loc 1 195 0
 201 0028 124A     		ldr	r2, .L11+40
 202 002a 1360     		str	r3, [r2]
 196:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_MASTER_MASK_REG = SPI_1_SPI_DEFAULT_INTR_MASTER_MASK;
 203              		.loc 1 196 0
 204 002c 124A     		ldr	r2, .L11+44
 205 002e 1360     		str	r3, [r2]
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 13


 197:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_RX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_RX_MASK;
 206              		.loc 1 197 0
 207 0030 124A     		ldr	r2, .L11+48
 208 0032 1360     		str	r3, [r2]
 198:.\Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_TX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_TX_MASK;
 209              		.loc 1 198 0
 210 0034 124A     		ldr	r2, .L11+52
 211 0036 1360     		str	r3, [r2]
 199:.\Generated_Source\PSoC4/SPI_1_SPI.c **** 
 212              		.loc 1 199 0
 213 0038 124A     		ldr	r2, .L11+56
 214 003a 1360     		str	r3, [r2]
 202:.\Generated_Source\PSoC4/SPI_1_SPI.c ****             
 215              		.loc 1 202 0
 216 003c 1268     		ldr	r2, [r2]
 217 003e 124B     		ldr	r3, .L11+60
 218 0040 1A80     		strh	r2, [r3]
 206:.\Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 219              		.loc 1 206 0
 220 0042 0220     		mov	r0, #2
 221 0044 FFF7FEFF 		bl	SPI_1_SpiSetActiveSlaveSelect
 222              	.LVL7:
 219:.\Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 223              		.loc 1 219 0
 224              		@ sp needed
 225 0048 08BD     		pop	{r3, pc}
 226              	.L12:
 227 004a C046     		.align	2
 228              	.L11:
 229 004c 07000001 		.word	16777223
 230 0050 00000740 		.word	1074200576
 231 0054 0D000080 		.word	-2147483635
 232 0058 20000740 		.word	1074200608
 233 005c 07010080 		.word	-2147483385
 234 0060 00030740 		.word	1074201344
 235 0064 04030740 		.word	1074201348
 236 0068 00020740 		.word	1074201088
 237 006c 04020740 		.word	1074201092
 238 0070 880E0740 		.word	1074204296
 239 0074 C80E0740 		.word	1074204360
 240 0078 480F0740 		.word	1074204488
 241 007c 080F0740 		.word	1074204424
 242 0080 C80F0740 		.word	1074204616
 243 0084 880F0740 		.word	1074204552
 244 0088 00000000 		.word	SPI_1_IntrTxMask
 245              		.cfi_endproc
 246              	.LFE0:
 247              		.size	SPI_1_SpiInit, .-SPI_1_SpiInit
 248              		.text
 249              	.Letext0:
 250              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 251              		.file 3 ".\\Generated_Source\\PSoC4\\SPI_1_PVT.h"
 252              		.file 4 ".\\Generated_Source\\PSoC4\\SPI_1_sclk_m.h"
 253              		.file 5 ".\\Generated_Source\\PSoC4\\SPI_1_ss0_m.h"
 254              		.section	.debug_info,"",%progbits
 255              	.Ldebug_info0:
 256 0000 7E010000 		.4byte	0x17e
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 14


 257 0004 0400     		.2byte	0x4
 258 0006 00000000 		.4byte	.Ldebug_abbrev0
 259 000a 04       		.byte	0x4
 260 000b 01       		.uleb128 0x1
 261 000c 69010000 		.4byte	.LASF20
 262 0010 01       		.byte	0x1
 263 0011 44010000 		.4byte	.LASF21
 264 0015 96000000 		.4byte	.LASF22
 265 0019 00000000 		.4byte	.Ldebug_ranges0+0
 266 001d 00000000 		.4byte	0
 267 0021 00000000 		.4byte	.Ldebug_line0
 268 0025 02       		.uleb128 0x2
 269 0026 01       		.byte	0x1
 270 0027 06       		.byte	0x6
 271 0028 18010000 		.4byte	.LASF0
 272 002c 02       		.uleb128 0x2
 273 002d 01       		.byte	0x1
 274 002e 08       		.byte	0x8
 275 002f C9000000 		.4byte	.LASF1
 276 0033 02       		.uleb128 0x2
 277 0034 02       		.byte	0x2
 278 0035 05       		.byte	0x5
 279 0036 1D020000 		.4byte	.LASF2
 280 003a 02       		.uleb128 0x2
 281 003b 02       		.byte	0x2
 282 003c 07       		.byte	0x7
 283 003d 05010000 		.4byte	.LASF3
 284 0041 02       		.uleb128 0x2
 285 0042 04       		.byte	0x4
 286 0043 05       		.byte	0x5
 287 0044 DC000000 		.4byte	.LASF4
 288 0048 02       		.uleb128 0x2
 289 0049 04       		.byte	0x4
 290 004a 07       		.byte	0x7
 291 004b 53000000 		.4byte	.LASF5
 292 004f 02       		.uleb128 0x2
 293 0050 08       		.byte	0x8
 294 0051 05       		.byte	0x5
 295 0052 00000000 		.4byte	.LASF6
 296 0056 02       		.uleb128 0x2
 297 0057 08       		.byte	0x8
 298 0058 07       		.byte	0x7
 299 0059 65000000 		.4byte	.LASF7
 300 005d 03       		.uleb128 0x3
 301 005e 04       		.byte	0x4
 302 005f 05       		.byte	0x5
 303 0060 696E7400 		.ascii	"int\000"
 304 0064 02       		.uleb128 0x2
 305 0065 04       		.byte	0x4
 306 0066 07       		.byte	0x7
 307 0067 15000000 		.4byte	.LASF8
 308 006b 04       		.uleb128 0x4
 309 006c 4D000000 		.4byte	.LASF9
 310 0070 02       		.byte	0x2
 311 0071 3801     		.2byte	0x138
 312 0073 2C000000 		.4byte	0x2c
 313 0077 04       		.uleb128 0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 15


 314 0078 27020000 		.4byte	.LASF10
 315 007c 02       		.byte	0x2
 316 007d 3901     		.2byte	0x139
 317 007f 3A000000 		.4byte	0x3a
 318 0083 04       		.uleb128 0x4
 319 0084 0E000000 		.4byte	.LASF11
 320 0088 02       		.byte	0x2
 321 0089 3A01     		.2byte	0x13a
 322 008b 48000000 		.4byte	0x48
 323 008f 02       		.uleb128 0x2
 324 0090 04       		.byte	0x4
 325 0091 04       		.byte	0x4
 326 0092 90000000 		.4byte	.LASF12
 327 0096 02       		.uleb128 0x2
 328 0097 08       		.byte	0x8
 329 0098 04       		.byte	0x4
 330 0099 F8000000 		.4byte	.LASF13
 331 009d 02       		.uleb128 0x2
 332 009e 01       		.byte	0x1
 333 009f 08       		.byte	0x8
 334 00a0 D7000000 		.4byte	.LASF14
 335 00a4 04       		.uleb128 0x4
 336 00a5 FF000000 		.4byte	.LASF15
 337 00a9 02       		.byte	0x2
 338 00aa E401     		.2byte	0x1e4
 339 00ac B0000000 		.4byte	0xb0
 340 00b0 05       		.uleb128 0x5
 341 00b1 83000000 		.4byte	0x83
 342 00b5 02       		.uleb128 0x2
 343 00b6 04       		.byte	0x4
 344 00b7 07       		.byte	0x7
 345 00b8 2E020000 		.4byte	.LASF16
 346 00bc 06       		.uleb128 0x6
 347 00bd 7C000000 		.4byte	.LASF23
 348 00c1 01       		.byte	0x1
 349 00c2 E7       		.byte	0xe7
 350 00c3 00000000 		.4byte	.LFB1
 351 00c7 34000000 		.4byte	.LFE1-.LFB1
 352 00cb 01       		.uleb128 0x1
 353 00cc 9C       		.byte	0x9c
 354 00cd 07       		.uleb128 0x7
 355 00ce 36010000 		.4byte	.LASF17
 356 00d2 01       		.byte	0x1
 357 00d3 3C01     		.2byte	0x13c
 358 00d5 00000000 		.4byte	.LFB2
 359 00d9 54000000 		.4byte	.LFE2-.LFB2
 360 00dd 01       		.uleb128 0x1
 361 00de 9C       		.byte	0x9c
 362 00df FC000000 		.4byte	0xfc
 363 00e3 08       		.uleb128 0x8
 364 00e4 0E000000 		.4byte	.LVL0
 365 00e8 63010000 		.4byte	0x163
 366 00ec 09       		.uleb128 0x9
 367 00ed 1E000000 		.4byte	.LVL1
 368 00f1 74010000 		.4byte	0x174
 369 00f5 0A       		.uleb128 0xa
 370 00f6 01       		.uleb128 0x1
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 16


 371 00f7 50       		.byte	0x50
 372 00f8 01       		.uleb128 0x1
 373 00f9 31       		.byte	0x31
 374 00fa 00       		.byte	0
 375 00fb 00       		.byte	0
 376 00fc 07       		.uleb128 0x7
 377 00fd F7010000 		.4byte	.LASF18
 378 0101 01       		.byte	0x1
 379 0102 CB01     		.2byte	0x1cb
 380 0104 00000000 		.4byte	.LFB3
 381 0108 20000000 		.4byte	.LFE3-.LFB3
 382 010c 01       		.uleb128 0x1
 383 010d 9C       		.byte	0x9c
 384 010e 33010000 		.4byte	0x133
 385 0112 0B       		.uleb128 0xb
 386 0113 30000000 		.4byte	.LASF24
 387 0117 01       		.byte	0x1
 388 0118 CB01     		.2byte	0x1cb
 389 011a 83000000 		.4byte	0x83
 390 011e 00000000 		.4byte	.LLST0
 391 0122 0C       		.uleb128 0xc
 392 0123 15020000 		.4byte	.LASF25
 393 0127 01       		.byte	0x1
 394 0128 CD01     		.2byte	0x1cd
 395 012a 83000000 		.4byte	0x83
 396 012e 21000000 		.4byte	.LLST1
 397 0132 00       		.byte	0
 398 0133 0D       		.uleb128 0xd
 399 0134 22000000 		.4byte	.LASF19
 400 0138 01       		.byte	0x1
 401 0139 AC       		.byte	0xac
 402 013a 00000000 		.4byte	.LFB0
 403 013e 8C000000 		.4byte	.LFE0-.LFB0
 404 0142 01       		.uleb128 0x1
 405 0143 9C       		.byte	0x9c
 406 0144 58010000 		.4byte	0x158
 407 0148 09       		.uleb128 0x9
 408 0149 48000000 		.4byte	.LVL7
 409 014d FC000000 		.4byte	0xfc
 410 0151 0A       		.uleb128 0xa
 411 0152 01       		.uleb128 0x1
 412 0153 50       		.byte	0x50
 413 0154 01       		.uleb128 0x1
 414 0155 32       		.byte	0x32
 415 0156 00       		.byte	0
 416 0157 00       		.byte	0
 417 0158 0E       		.uleb128 0xe
 418 0159 3C000000 		.4byte	.LASF26
 419 015d 03       		.byte	0x3
 420 015e 5B       		.byte	0x5b
 421 015f 77000000 		.4byte	0x77
 422 0163 0F       		.uleb128 0xf
 423 0164 E5000000 		.4byte	.LASF27
 424 0168 04       		.byte	0x4
 425 0169 33       		.byte	0x33
 426 016a 74010000 		.4byte	0x174
 427 016e 10       		.uleb128 0x10
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 17


 428 016f 6B000000 		.4byte	0x6b
 429 0173 00       		.byte	0
 430 0174 11       		.uleb128 0x11
 431 0175 24010000 		.4byte	.LASF28
 432 0179 05       		.byte	0x5
 433 017a 33       		.byte	0x33
 434 017b 10       		.uleb128 0x10
 435 017c 6B000000 		.4byte	0x6b
 436 0180 00       		.byte	0
 437 0181 00       		.byte	0
 438              		.section	.debug_abbrev,"",%progbits
 439              	.Ldebug_abbrev0:
 440 0000 01       		.uleb128 0x1
 441 0001 11       		.uleb128 0x11
 442 0002 01       		.byte	0x1
 443 0003 25       		.uleb128 0x25
 444 0004 0E       		.uleb128 0xe
 445 0005 13       		.uleb128 0x13
 446 0006 0B       		.uleb128 0xb
 447 0007 03       		.uleb128 0x3
 448 0008 0E       		.uleb128 0xe
 449 0009 1B       		.uleb128 0x1b
 450 000a 0E       		.uleb128 0xe
 451 000b 55       		.uleb128 0x55
 452 000c 17       		.uleb128 0x17
 453 000d 11       		.uleb128 0x11
 454 000e 01       		.uleb128 0x1
 455 000f 10       		.uleb128 0x10
 456 0010 17       		.uleb128 0x17
 457 0011 00       		.byte	0
 458 0012 00       		.byte	0
 459 0013 02       		.uleb128 0x2
 460 0014 24       		.uleb128 0x24
 461 0015 00       		.byte	0
 462 0016 0B       		.uleb128 0xb
 463 0017 0B       		.uleb128 0xb
 464 0018 3E       		.uleb128 0x3e
 465 0019 0B       		.uleb128 0xb
 466 001a 03       		.uleb128 0x3
 467 001b 0E       		.uleb128 0xe
 468 001c 00       		.byte	0
 469 001d 00       		.byte	0
 470 001e 03       		.uleb128 0x3
 471 001f 24       		.uleb128 0x24
 472 0020 00       		.byte	0
 473 0021 0B       		.uleb128 0xb
 474 0022 0B       		.uleb128 0xb
 475 0023 3E       		.uleb128 0x3e
 476 0024 0B       		.uleb128 0xb
 477 0025 03       		.uleb128 0x3
 478 0026 08       		.uleb128 0x8
 479 0027 00       		.byte	0
 480 0028 00       		.byte	0
 481 0029 04       		.uleb128 0x4
 482 002a 16       		.uleb128 0x16
 483 002b 00       		.byte	0
 484 002c 03       		.uleb128 0x3
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 18


 485 002d 0E       		.uleb128 0xe
 486 002e 3A       		.uleb128 0x3a
 487 002f 0B       		.uleb128 0xb
 488 0030 3B       		.uleb128 0x3b
 489 0031 05       		.uleb128 0x5
 490 0032 49       		.uleb128 0x49
 491 0033 13       		.uleb128 0x13
 492 0034 00       		.byte	0
 493 0035 00       		.byte	0
 494 0036 05       		.uleb128 0x5
 495 0037 35       		.uleb128 0x35
 496 0038 00       		.byte	0
 497 0039 49       		.uleb128 0x49
 498 003a 13       		.uleb128 0x13
 499 003b 00       		.byte	0
 500 003c 00       		.byte	0
 501 003d 06       		.uleb128 0x6
 502 003e 2E       		.uleb128 0x2e
 503 003f 00       		.byte	0
 504 0040 3F       		.uleb128 0x3f
 505 0041 19       		.uleb128 0x19
 506 0042 03       		.uleb128 0x3
 507 0043 0E       		.uleb128 0xe
 508 0044 3A       		.uleb128 0x3a
 509 0045 0B       		.uleb128 0xb
 510 0046 3B       		.uleb128 0x3b
 511 0047 0B       		.uleb128 0xb
 512 0048 27       		.uleb128 0x27
 513 0049 19       		.uleb128 0x19
 514 004a 11       		.uleb128 0x11
 515 004b 01       		.uleb128 0x1
 516 004c 12       		.uleb128 0x12
 517 004d 06       		.uleb128 0x6
 518 004e 40       		.uleb128 0x40
 519 004f 18       		.uleb128 0x18
 520 0050 9742     		.uleb128 0x2117
 521 0052 19       		.uleb128 0x19
 522 0053 00       		.byte	0
 523 0054 00       		.byte	0
 524 0055 07       		.uleb128 0x7
 525 0056 2E       		.uleb128 0x2e
 526 0057 01       		.byte	0x1
 527 0058 3F       		.uleb128 0x3f
 528 0059 19       		.uleb128 0x19
 529 005a 03       		.uleb128 0x3
 530 005b 0E       		.uleb128 0xe
 531 005c 3A       		.uleb128 0x3a
 532 005d 0B       		.uleb128 0xb
 533 005e 3B       		.uleb128 0x3b
 534 005f 05       		.uleb128 0x5
 535 0060 27       		.uleb128 0x27
 536 0061 19       		.uleb128 0x19
 537 0062 11       		.uleb128 0x11
 538 0063 01       		.uleb128 0x1
 539 0064 12       		.uleb128 0x12
 540 0065 06       		.uleb128 0x6
 541 0066 40       		.uleb128 0x40
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 19


 542 0067 18       		.uleb128 0x18
 543 0068 9742     		.uleb128 0x2117
 544 006a 19       		.uleb128 0x19
 545 006b 01       		.uleb128 0x1
 546 006c 13       		.uleb128 0x13
 547 006d 00       		.byte	0
 548 006e 00       		.byte	0
 549 006f 08       		.uleb128 0x8
 550 0070 898201   		.uleb128 0x4109
 551 0073 00       		.byte	0
 552 0074 11       		.uleb128 0x11
 553 0075 01       		.uleb128 0x1
 554 0076 31       		.uleb128 0x31
 555 0077 13       		.uleb128 0x13
 556 0078 00       		.byte	0
 557 0079 00       		.byte	0
 558 007a 09       		.uleb128 0x9
 559 007b 898201   		.uleb128 0x4109
 560 007e 01       		.byte	0x1
 561 007f 11       		.uleb128 0x11
 562 0080 01       		.uleb128 0x1
 563 0081 31       		.uleb128 0x31
 564 0082 13       		.uleb128 0x13
 565 0083 00       		.byte	0
 566 0084 00       		.byte	0
 567 0085 0A       		.uleb128 0xa
 568 0086 8A8201   		.uleb128 0x410a
 569 0089 00       		.byte	0
 570 008a 02       		.uleb128 0x2
 571 008b 18       		.uleb128 0x18
 572 008c 9142     		.uleb128 0x2111
 573 008e 18       		.uleb128 0x18
 574 008f 00       		.byte	0
 575 0090 00       		.byte	0
 576 0091 0B       		.uleb128 0xb
 577 0092 05       		.uleb128 0x5
 578 0093 00       		.byte	0
 579 0094 03       		.uleb128 0x3
 580 0095 0E       		.uleb128 0xe
 581 0096 3A       		.uleb128 0x3a
 582 0097 0B       		.uleb128 0xb
 583 0098 3B       		.uleb128 0x3b
 584 0099 05       		.uleb128 0x5
 585 009a 49       		.uleb128 0x49
 586 009b 13       		.uleb128 0x13
 587 009c 02       		.uleb128 0x2
 588 009d 17       		.uleb128 0x17
 589 009e 00       		.byte	0
 590 009f 00       		.byte	0
 591 00a0 0C       		.uleb128 0xc
 592 00a1 34       		.uleb128 0x34
 593 00a2 00       		.byte	0
 594 00a3 03       		.uleb128 0x3
 595 00a4 0E       		.uleb128 0xe
 596 00a5 3A       		.uleb128 0x3a
 597 00a6 0B       		.uleb128 0xb
 598 00a7 3B       		.uleb128 0x3b
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 20


 599 00a8 05       		.uleb128 0x5
 600 00a9 49       		.uleb128 0x49
 601 00aa 13       		.uleb128 0x13
 602 00ab 02       		.uleb128 0x2
 603 00ac 17       		.uleb128 0x17
 604 00ad 00       		.byte	0
 605 00ae 00       		.byte	0
 606 00af 0D       		.uleb128 0xd
 607 00b0 2E       		.uleb128 0x2e
 608 00b1 01       		.byte	0x1
 609 00b2 3F       		.uleb128 0x3f
 610 00b3 19       		.uleb128 0x19
 611 00b4 03       		.uleb128 0x3
 612 00b5 0E       		.uleb128 0xe
 613 00b6 3A       		.uleb128 0x3a
 614 00b7 0B       		.uleb128 0xb
 615 00b8 3B       		.uleb128 0x3b
 616 00b9 0B       		.uleb128 0xb
 617 00ba 27       		.uleb128 0x27
 618 00bb 19       		.uleb128 0x19
 619 00bc 11       		.uleb128 0x11
 620 00bd 01       		.uleb128 0x1
 621 00be 12       		.uleb128 0x12
 622 00bf 06       		.uleb128 0x6
 623 00c0 40       		.uleb128 0x40
 624 00c1 18       		.uleb128 0x18
 625 00c2 9742     		.uleb128 0x2117
 626 00c4 19       		.uleb128 0x19
 627 00c5 01       		.uleb128 0x1
 628 00c6 13       		.uleb128 0x13
 629 00c7 00       		.byte	0
 630 00c8 00       		.byte	0
 631 00c9 0E       		.uleb128 0xe
 632 00ca 34       		.uleb128 0x34
 633 00cb 00       		.byte	0
 634 00cc 03       		.uleb128 0x3
 635 00cd 0E       		.uleb128 0xe
 636 00ce 3A       		.uleb128 0x3a
 637 00cf 0B       		.uleb128 0xb
 638 00d0 3B       		.uleb128 0x3b
 639 00d1 0B       		.uleb128 0xb
 640 00d2 49       		.uleb128 0x49
 641 00d3 13       		.uleb128 0x13
 642 00d4 3F       		.uleb128 0x3f
 643 00d5 19       		.uleb128 0x19
 644 00d6 3C       		.uleb128 0x3c
 645 00d7 19       		.uleb128 0x19
 646 00d8 00       		.byte	0
 647 00d9 00       		.byte	0
 648 00da 0F       		.uleb128 0xf
 649 00db 2E       		.uleb128 0x2e
 650 00dc 01       		.byte	0x1
 651 00dd 3F       		.uleb128 0x3f
 652 00de 19       		.uleb128 0x19
 653 00df 03       		.uleb128 0x3
 654 00e0 0E       		.uleb128 0xe
 655 00e1 3A       		.uleb128 0x3a
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 21


 656 00e2 0B       		.uleb128 0xb
 657 00e3 3B       		.uleb128 0x3b
 658 00e4 0B       		.uleb128 0xb
 659 00e5 27       		.uleb128 0x27
 660 00e6 19       		.uleb128 0x19
 661 00e7 3C       		.uleb128 0x3c
 662 00e8 19       		.uleb128 0x19
 663 00e9 01       		.uleb128 0x1
 664 00ea 13       		.uleb128 0x13
 665 00eb 00       		.byte	0
 666 00ec 00       		.byte	0
 667 00ed 10       		.uleb128 0x10
 668 00ee 05       		.uleb128 0x5
 669 00ef 00       		.byte	0
 670 00f0 49       		.uleb128 0x49
 671 00f1 13       		.uleb128 0x13
 672 00f2 00       		.byte	0
 673 00f3 00       		.byte	0
 674 00f4 11       		.uleb128 0x11
 675 00f5 2E       		.uleb128 0x2e
 676 00f6 01       		.byte	0x1
 677 00f7 3F       		.uleb128 0x3f
 678 00f8 19       		.uleb128 0x19
 679 00f9 03       		.uleb128 0x3
 680 00fa 0E       		.uleb128 0xe
 681 00fb 3A       		.uleb128 0x3a
 682 00fc 0B       		.uleb128 0xb
 683 00fd 3B       		.uleb128 0x3b
 684 00fe 0B       		.uleb128 0xb
 685 00ff 27       		.uleb128 0x27
 686 0100 19       		.uleb128 0x19
 687 0101 3C       		.uleb128 0x3c
 688 0102 19       		.uleb128 0x19
 689 0103 00       		.byte	0
 690 0104 00       		.byte	0
 691 0105 00       		.byte	0
 692              		.section	.debug_loc,"",%progbits
 693              	.Ldebug_loc0:
 694              	.LLST0:
 695 0000 00000000 		.4byte	.LVL2
 696 0004 0A000000 		.4byte	.LVL5
 697 0008 0100     		.2byte	0x1
 698 000a 50       		.byte	0x50
 699 000b 0A000000 		.4byte	.LVL5
 700 000f 20000000 		.4byte	.LFE3
 701 0013 0400     		.2byte	0x4
 702 0015 F3       		.byte	0xf3
 703 0016 01       		.uleb128 0x1
 704 0017 50       		.byte	0x50
 705 0018 9F       		.byte	0x9f
 706 0019 00000000 		.4byte	0
 707 001d 00000000 		.4byte	0
 708              	.LLST1:
 709 0021 04000000 		.4byte	.LVL3
 710 0025 08000000 		.4byte	.LVL4
 711 0029 0100     		.2byte	0x1
 712 002b 52       		.byte	0x52
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 22


 713 002c 08000000 		.4byte	.LVL4
 714 0030 12000000 		.4byte	.LVL6
 715 0034 0100     		.2byte	0x1
 716 0036 53       		.byte	0x53
 717 0037 12000000 		.4byte	.LVL6
 718 003b 20000000 		.4byte	.LFE3
 719 003f 0100     		.2byte	0x1
 720 0041 50       		.byte	0x50
 721 0042 00000000 		.4byte	0
 722 0046 00000000 		.4byte	0
 723              		.section	.debug_aranges,"",%progbits
 724 0000 34000000 		.4byte	0x34
 725 0004 0200     		.2byte	0x2
 726 0006 00000000 		.4byte	.Ldebug_info0
 727 000a 04       		.byte	0x4
 728 000b 00       		.byte	0
 729 000c 0000     		.2byte	0
 730 000e 0000     		.2byte	0
 731 0010 00000000 		.4byte	.LFB1
 732 0014 34000000 		.4byte	.LFE1-.LFB1
 733 0018 00000000 		.4byte	.LFB2
 734 001c 54000000 		.4byte	.LFE2-.LFB2
 735 0020 00000000 		.4byte	.LFB3
 736 0024 20000000 		.4byte	.LFE3-.LFB3
 737 0028 00000000 		.4byte	.LFB0
 738 002c 8C000000 		.4byte	.LFE0-.LFB0
 739 0030 00000000 		.4byte	0
 740 0034 00000000 		.4byte	0
 741              		.section	.debug_ranges,"",%progbits
 742              	.Ldebug_ranges0:
 743 0000 00000000 		.4byte	.LFB1
 744 0004 34000000 		.4byte	.LFE1
 745 0008 00000000 		.4byte	.LFB2
 746 000c 54000000 		.4byte	.LFE2
 747 0010 00000000 		.4byte	.LFB3
 748 0014 20000000 		.4byte	.LFE3
 749 0018 00000000 		.4byte	.LFB0
 750 001c 8C000000 		.4byte	.LFE0
 751 0020 00000000 		.4byte	0
 752 0024 00000000 		.4byte	0
 753              		.section	.debug_line,"",%progbits
 754              	.Ldebug_line0:
 755 0000 01010000 		.section	.debug_str,"MS",%progbits,1
 755      02009100 
 755      00000201 
 755      FB0E0D00 
 755      01010101 
 756              	.LASF6:
 757 0000 6C6F6E67 		.ascii	"long long int\000"
 757      206C6F6E 
 757      6720696E 
 757      7400
 758              	.LASF11:
 759 000e 75696E74 		.ascii	"uint32\000"
 759      333200
 760              	.LASF8:
 761 0015 756E7369 		.ascii	"unsigned int\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 23


 761      676E6564 
 761      20696E74 
 761      00
 762              	.LASF19:
 763 0022 5350495F 		.ascii	"SPI_1_SpiInit\000"
 763      315F5370 
 763      69496E69 
 763      7400
 764              	.LASF24:
 765 0030 736C6176 		.ascii	"slaveSelect\000"
 765      6553656C 
 765      65637400 
 766              	.LASF26:
 767 003c 5350495F 		.ascii	"SPI_1_IntrTxMask\000"
 767      315F496E 
 767      74725478 
 767      4D61736B 
 767      00
 768              	.LASF9:
 769 004d 75696E74 		.ascii	"uint8\000"
 769      3800
 770              	.LASF5:
 771 0053 6C6F6E67 		.ascii	"long unsigned int\000"
 771      20756E73 
 771      69676E65 
 771      6420696E 
 771      7400
 772              	.LASF7:
 773 0065 6C6F6E67 		.ascii	"long long unsigned int\000"
 773      206C6F6E 
 773      6720756E 
 773      7369676E 
 773      65642069 
 774              	.LASF23:
 775 007c 5350495F 		.ascii	"SPI_1_SpiPostEnable\000"
 775      315F5370 
 775      69506F73 
 775      74456E61 
 775      626C6500 
 776              	.LASF12:
 777 0090 666C6F61 		.ascii	"float\000"
 777      7400
 778              	.LASF22:
 779 0096 433A5C55 		.ascii	"C:\\Users\\User\\Documents\\PSoC Creator\\FFT\\FFT."
 779      73657273 
 779      5C557365 
 779      725C446F 
 779      63756D65 
 780 00c3 63796473 		.ascii	"cydsn\000"
 780      6E00
 781              	.LASF1:
 782 00c9 756E7369 		.ascii	"unsigned char\000"
 782      676E6564 
 782      20636861 
 782      7200
 783              	.LASF14:
 784 00d7 63686172 		.ascii	"char\000"
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 24


 784      00
 785              	.LASF4:
 786 00dc 6C6F6E67 		.ascii	"long int\000"
 786      20696E74 
 786      00
 787              	.LASF27:
 788 00e5 5350495F 		.ascii	"SPI_1_sclk_m_Write\000"
 788      315F7363 
 788      6C6B5F6D 
 788      5F577269 
 788      746500
 789              	.LASF13:
 790 00f8 646F7562 		.ascii	"double\000"
 790      6C6500
 791              	.LASF15:
 792 00ff 72656733 		.ascii	"reg32\000"
 792      3200
 793              	.LASF3:
 794 0105 73686F72 		.ascii	"short unsigned int\000"
 794      7420756E 
 794      7369676E 
 794      65642069 
 794      6E7400
 795              	.LASF0:
 796 0118 7369676E 		.ascii	"signed char\000"
 796      65642063 
 796      68617200 
 797              	.LASF28:
 798 0124 5350495F 		.ascii	"SPI_1_ss0_m_Write\000"
 798      315F7373 
 798      305F6D5F 
 798      57726974 
 798      6500
 799              	.LASF17:
 800 0136 5350495F 		.ascii	"SPI_1_SpiStop\000"
 800      315F5370 
 800      6953746F 
 800      7000
 801              	.LASF21:
 802 0144 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SPI_1_SPI.c\000"
 802      6E657261 
 802      7465645F 
 802      536F7572 
 802      63655C50 
 803              	.LASF20:
 804 0169 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 804      4320342E 
 804      392E3320 
 804      32303135 
 804      30333033 
 805 019c 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 805      20726576 
 805      6973696F 
 805      6E203232 
 805      31323230 
 806 01cf 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 806      66756E63 
ARM GAS  C:\Users\User\AppData\Local\Temp\cckgKDZb.s 			page 25


 806      74696F6E 
 806      2D736563 
 806      74696F6E 
 807              	.LASF18:
 808 01f7 5350495F 		.ascii	"SPI_1_SpiSetActiveSlaveSelect\000"
 808      315F5370 
 808      69536574 
 808      41637469 
 808      7665536C 
 809              	.LASF25:
 810 0215 73706943 		.ascii	"spiCtrl\000"
 810      74726C00 
 811              	.LASF2:
 812 021d 73686F72 		.ascii	"short int\000"
 812      7420696E 
 812      7400
 813              	.LASF10:
 814 0227 75696E74 		.ascii	"uint16\000"
 814      313600
 815              	.LASF16:
 816 022e 73697A65 		.ascii	"sizetype\000"
 816      74797065 
 816      00
 817              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
