v 20130925 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 22000 17900 15 8 1 0 0 4 1
11
T 20000 17900 15 8 1 0 0 4 1
10
T 18000 17900 15 8 1 0 0 4 1
9
T 16000 17900 15 8 1 0 0 4 1
8
T 14000 17900 15 8 1 0 0 4 1
7
T 12000 17900 15 8 1 0 0 4 1
6
T 10000 17900 15 8 1 0 0 4 1
5
T 8000 17900 15 8 1 0 0 4 1
4
T 6000 17900 15 8 1 0 0 4 1
3
T 4000 17900 15 8 1 0 0 4 1
2
T 2000 17900 15 8 1 0 0 4 1
1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 3000 18000 3000 17800 15 0 0 0 -1 -1
T 18000 1100 15 8 1 0 0 4 1
9
T 20000 1100 15 8 1 0 0 4 1
10
T 22000 1100 15 8 1 0 0 4 1
11
L 19000 1200 19000 1000 15 0 0 0 -1 -1
L 21000 1200 21000 1000 15 0 0 0 -1 -1
T 22900 2000 15 8 1 0 0 4 1
A
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 17500 15 8 1 0 0 4 1
I
L 23000 3000 22800 3000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 17000 22800 17000 15 0 0 0 -1 -1
T 1100 17500 15 8 1 0 0 4 1
I
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 12000 15 8 1 0 0 4 1
F
L 1200 17000 1000 17000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 13000 1000 13000 15 0 0 0 -1 -1
T 16000 1100 15 8 1 0 0 4 1
8
T 14000 1100 15 8 1 0 0 4 1
7
T 12000 1100 15 8 1 0 0 4 1
6
T 10000 1100 15 8 1 0 0 4 1
5
T 8000 1100 15 8 1 0 0 4 1
4
T 6000 1100 15 8 1 0 0 4 1
3
T 4000 1100 15 8 1 0 0 4 1
2
T 2000 1100 15 8 1 0 0 4 1
1
T 1100 2000 15 8 1 0 0 4 1
A
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 10000 15 8 1 0 0 4 1
E
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15300 1900 15 8 1 0 0 0 1
TITLE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 15300 1600 15 8 1 0 0 0 1
FILE:
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 19800 1300 5 10 1 1 0 0 1
author=Tom King
T 15900 1600 5 10 1 1 0 0 1
file=cuttle_lure_pg1.sch
}
T 15900 1300 9 10 1 0 0 0 1
1
T 17400 1300 9 10 1 0 0 0 1
1
T 19800 1600 9 10 1 0 0 0 1
0.5
T 16000 2000 9 10 1 0 0 0 1
Cuttle Lure
T 3200 14700 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P8
C 17900 13500 1 0 0 EMBEDDED5V-plus-1.sym
[
T 18200 13500 8 8 0 0 0 0 1
net=+5V:1
T 17975 13750 9 8 1 0 0 0 1
+5V
L 17950 13700 18250 13700 3 0 0 0 -1 -1
P 18100 13500 18100 13700 1 0 0
{
T 18150 13550 5 6 0 1 0 0 1
pinnumber=1
T 18150 13550 5 6 0 0 0 0 1
pinseq=1
T 18150 13550 5 6 0 1 0 0 1
pinlabel=1
T 18150 13550 5 6 0 1 0 0 1
pintype=pwr
}
]
N 19800 10700 20000 10700 4
C 18100 10600 1 0 1 EMBEDDEDoutput-1.sym
[
T 18000 10900 5 10 0 0 0 6 1
device=OUTPUT
L 17400 10600 17900 10600 3 0 0 0 -1 -1
L 17300 10700 17400 10600 3 0 0 0 -1 -1
L 17400 10800 17300 10700 3 0 0 0 -1 -1
L 17900 10800 17400 10800 3 0 0 0 -1 -1
L 17900 10800 17900 10600 3 0 0 0 -1 -1
P 18100 10700 17900 10700 1 0 0
{
T 17850 10650 5 6 0 1 0 6 1
pinnumber=1
T 17850 10650 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 18000 10900 5 10 0 0 0 6 1
device=OUTPUT
T 17200 10600 5 10 1 1 0 6 1
value=GPIO_I2C_SCL
T 18100 10600 5 10 0 1 180 6 1
net=GPIO_I2C_SCL:1
}
C 20000 10600 1 0 0 EMBEDDEDoutput-1.sym
[
T 20100 10900 5 10 0 0 0 0 1
device=OUTPUT
L 20700 10600 20200 10600 3 0 0 0 -1 -1
L 20800 10700 20700 10600 3 0 0 0 -1 -1
L 20700 10800 20800 10700 3 0 0 0 -1 -1
L 20200 10800 20700 10800 3 0 0 0 -1 -1
L 20200 10800 20200 10600 3 0 0 0 -1 -1
P 20000 10700 20200 10700 1 0 0
{
T 20250 10650 5 6 0 1 0 0 1
pinnumber=1
T 20250 10650 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20100 10900 5 10 0 0 0 0 1
device=OUTPUT
T 20900 10600 5 10 1 1 0 0 1
value=GPIO_I2C_SDA
T 20000 10600 5 10 0 1 180 0 1
net=GPIO_I2C_SDA:1
}
C 4800 14500 1 180 0 EMBEDDEDheader46-1.sym
[
T 4200 5200 8 10 0 1 180 0 1
refdes=J?
L 4500 5700 3700 5700 3 0 0 0 -1 -1
L 4500 5700 3700 5700 3 0 0 0 -1 -1
P 4800 5500 4500 5500 1 0 0
{
T 4600 5450 5 8 1 1 180 6 1
pinnumber=46
T 4600 5450 5 8 0 0 180 6 1
pinseq=46
T 4600 5450 5 8 0 1 180 6 1
pinlabel=46
T 4600 5450 5 8 0 1 180 6 1
pintype=pas
}
L 4500 5300 3700 5300 3 0 0 0 -1 -1
P 3700 5500 3400 5500 1 0 1
{
T 3550 5450 5 8 1 1 180 0 1
pinnumber=45
T 3550 5450 5 8 0 0 180 0 1
pinseq=45
T 3550 5450 5 8 0 1 180 0 1
pinlabel=45
T 3550 5450 5 8 0 1 180 0 1
pintype=pas
}
L 4500 8100 3700 8100 3 0 0 0 -1 -1
L 4500 6500 3700 6500 3 0 0 0 -1 -1
L 4500 6100 3700 6100 3 0 0 0 -1 -1
L 4500 6900 3700 6900 3 0 0 0 -1 -1
L 4500 7700 3700 7700 3 0 0 0 -1 -1
L 4500 7300 3700 7300 3 0 0 0 -1 -1
L 4500 8500 3700 8500 3 0 0 0 -1 -1
P 4800 5900 4500 5900 1 0 0
{
T 4600 5850 5 8 1 1 180 6 1
pinnumber=44
T 4600 5850 5 8 0 0 180 6 1
pinseq=44
T 4600 5850 5 8 0 1 180 6 1
pinlabel=44
T 4600 5850 5 8 0 1 180 6 1
pintype=pas
}
P 3700 5900 3400 5900 1 0 1
{
T 3550 5850 5 8 1 1 180 0 1
pinnumber=43
T 3550 5850 5 8 0 0 180 0 1
pinseq=43
T 3550 5850 5 8 0 1 180 0 1
pinlabel=43
T 3550 5850 5 8 0 1 180 0 1
pintype=pas
}
P 4800 6300 4500 6300 1 0 0
{
T 4600 6250 5 8 1 1 180 6 1
pinnumber=42
T 4600 6250 5 8 0 0 180 6 1
pinseq=42
T 4600 6250 5 8 0 1 180 6 1
pinlabel=42
T 4600 6250 5 8 0 1 180 6 1
pintype=pas
}
P 3700 6300 3400 6300 1 0 1
{
T 3550 6250 5 8 1 1 180 0 1
pinnumber=41
T 3550 6250 5 8 0 0 180 0 1
pinseq=23
T 3550 6250 5 8 0 1 180 0 1
pinlabel=23
T 3550 6250 5 8 0 1 180 0 1
pintype=pas
}
P 4800 6700 4500 6700 1 0 0
{
T 4600 6650 5 8 1 1 180 6 1
pinnumber=40
T 4600 6650 5 8 0 0 180 6 1
pinseq=40
T 4600 6650 5 8 0 1 180 6 1
pinlabel=40
T 4600 6650 5 8 0 1 180 6 1
pintype=pas
}
P 3700 6700 3400 6700 1 0 1
{
T 3550 6650 5 8 1 1 180 0 1
pinnumber=39
T 3550 6650 5 8 0 0 180 0 1
pinseq=39
T 3550 6650 5 8 0 1 180 0 1
pinlabel=39
T 3550 6650 5 8 0 1 180 0 1
pintype=pas
}
P 4800 7100 4500 7100 1 0 0
{
T 4600 7050 5 8 1 1 180 6 1
pinnumber=38
T 4600 7050 5 8 0 0 180 6 1
pinseq=38
T 4600 7050 5 8 0 1 180 6 1
pinlabel=38
T 4600 7050 5 8 0 1 180 6 1
pintype=pas
}
P 3700 7100 3400 7100 1 0 1
{
T 3550 7050 5 8 1 1 180 0 1
pinnumber=37
T 3550 7050 5 8 0 0 180 0 1
pinseq=37
T 3550 7050 5 8 0 1 180 0 1
pinlabel=37
T 3550 7050 5 8 0 1 180 0 1
pintype=pas
}
P 4800 7500 4500 7500 1 0 0
{
T 4600 7450 5 8 1 1 180 6 1
pinnumber=36
T 4600 7450 5 8 0 0 180 6 1
pinseq=36
T 4600 7450 5 8 0 1 180 6 1
pinlabel=36
T 4600 7450 5 8 0 1 180 6 1
pintype=pas
}
P 3700 7500 3400 7500 1 0 1
{
T 3550 7450 5 8 1 1 180 0 1
pinnumber=35
T 3550 7450 5 8 0 0 180 0 1
pinseq=35
T 3550 7450 5 8 0 1 180 0 1
pinlabel=35
T 3550 7450 5 8 0 1 180 0 1
pintype=pas
}
P 4800 7900 4500 7900 1 0 0
{
T 4600 7850 5 8 1 1 180 6 1
pinnumber=34
T 4600 7850 5 8 0 0 180 6 1
pinseq=16
T 4600 7850 5 8 0 1 180 6 1
pinlabel=16
T 4600 7850 5 8 0 1 180 6 1
pintype=pas
}
P 3700 7900 3400 7900 1 0 1
{
T 3550 7850 5 8 1 1 180 0 1
pinnumber=33
T 3550 7850 5 8 0 0 180 0 1
pinseq=33
T 3550 7850 5 8 0 1 180 0 1
pinlabel=33
T 3550 7850 5 8 0 1 180 0 1
pintype=pas
}
P 4800 8300 4500 8300 1 0 0
{
T 4600 8250 5 8 1 1 180 6 1
pinnumber=32
T 4600 8250 5 8 0 0 180 6 1
pinseq=32
T 4600 8250 5 8 0 1 180 6 1
pinlabel=32
T 4600 8250 5 8 0 1 180 6 1
pintype=pas
}
P 3700 8300 3400 8300 1 0 1
{
T 3550 8250 5 8 1 1 180 0 1
pinnumber=31
T 3550 8250 5 8 0 0 180 0 1
pinseq=31
T 3550 8250 5 8 0 1 180 0 1
pinlabel=31
T 3550 8250 5 8 0 1 180 0 1
pintype=pas
}
P 4800 8700 4500 8700 1 0 0
{
T 4600 8650 5 8 1 1 180 6 1
pinnumber=30
T 4600 8650 5 8 0 0 180 6 1
pinseq=30
T 4600 8650 5 8 0 1 180 6 1
pinlabel=30
T 4600 8650 5 8 0 1 180 6 1
pintype=pas
}
P 3700 8700 3400 8700 1 0 1
{
T 3550 8650 5 8 1 1 180 0 1
pinnumber=29
T 3550 8650 5 8 0 0 180 0 1
pinseq=29
T 3550 8650 5 8 0 1 180 0 1
pinlabel=29
T 3550 8650 5 8 0 1 180 0 1
pintype=pas
}
L 4500 9300 3700 9300 3 0 0 0 -1 -1
L 4500 9300 3700 9300 3 0 0 0 -1 -1
P 4800 9100 4500 9100 1 0 0
{
T 4600 9050 5 8 1 1 180 6 1
pinnumber=28
T 4600 9050 5 8 0 0 180 6 1
pinseq=28
T 4600 9050 5 8 0 1 180 6 1
pinlabel=28
T 4600 9050 5 8 0 1 180 6 1
pintype=pas
}
L 4500 8900 3700 8900 3 0 0 0 -1 -1
P 3700 9100 3400 9100 1 0 1
{
T 3550 9050 5 8 1 1 180 0 1
pinnumber=27
T 3550 9050 5 8 0 0 180 0 1
pinseq=27
T 3550 9050 5 8 0 1 180 0 1
pinlabel=27
T 3550 9050 5 8 0 1 180 0 1
pintype=pas
}
L 4500 11700 3700 11700 3 0 0 0 -1 -1
L 4500 10100 3700 10100 3 0 0 0 -1 -1
L 4500 9700 3700 9700 3 0 0 0 -1 -1
L 4500 10500 3700 10500 3 0 0 0 -1 -1
L 4500 11300 3700 11300 3 0 0 0 -1 -1
L 4500 10900 3700 10900 3 0 0 0 -1 -1
L 4500 13700 3700 13700 3 0 0 0 -1 -1
L 4500 12500 3700 12500 3 0 0 0 -1 -1
L 4500 13300 3700 13300 3 0 0 0 -1 -1
L 4500 12900 3700 12900 3 0 0 0 -1 -1
L 4500 14100 3700 14100 3 0 0 0 -1 -1
L 4100 5300 4100 14500 3 0 0 0 -1 -1
L 4500 12100 3700 12100 3 0 0 0 -1 -1
B 3700 5300 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4800 9500 4500 9500 1 0 0
{
T 4600 9450 5 8 1 1 180 6 1
pinnumber=26
T 4600 9450 5 8 0 0 180 6 1
pinseq=26
T 4600 9450 5 8 0 1 180 6 1
pinlabel=26
T 4600 9450 5 8 0 1 180 6 1
pintype=pas
}
P 3700 9500 3400 9500 1 0 1
{
T 3550 9450 5 8 1 1 180 0 1
pinnumber=25
T 3550 9450 5 8 0 0 180 0 1
pinseq=25
T 3550 9450 5 8 0 1 180 0 1
pinlabel=25
T 3550 9450 5 8 0 1 180 0 1
pintype=pas
}
P 4800 9900 4500 9900 1 0 0
{
T 4600 9850 5 8 1 1 180 6 1
pinnumber=24
T 4600 9850 5 8 0 0 180 6 1
pinseq=24
T 4600 9850 5 8 0 1 180 6 1
pinlabel=24
T 4600 9850 5 8 0 1 180 6 1
pintype=pas
}
P 3700 9900 3400 9900 1 0 1
{
T 3550 9850 5 8 1 1 180 0 1
pinnumber=23
T 3550 9850 5 8 0 0 180 0 1
pinseq=23
T 3550 9850 5 8 0 1 180 0 1
pinlabel=23
T 3550 9850 5 8 0 1 180 0 1
pintype=pas
}
P 4800 10300 4500 10300 1 0 0
{
T 4600 10250 5 8 1 1 180 6 1
pinnumber=22
T 4600 10250 5 8 0 0 180 6 1
pinseq=22
T 4600 10250 5 8 0 1 180 6 1
pinlabel=22
T 4600 10250 5 8 0 1 180 6 1
pintype=pas
}
P 3700 10300 3400 10300 1 0 1
{
T 3550 10250 5 8 1 1 180 0 1
pinnumber=21
T 3550 10250 5 8 0 0 180 0 1
pinseq=21
T 3550 10250 5 8 0 1 180 0 1
pinlabel=21
T 3550 10250 5 8 0 1 180 0 1
pintype=pas
}
P 4800 10700 4500 10700 1 0 0
{
T 4600 10650 5 8 1 1 180 6 1
pinnumber=20
T 4600 10650 5 8 0 0 180 6 1
pinseq=20
T 4600 10650 5 8 0 1 180 6 1
pinlabel=20
T 4600 10650 5 8 0 1 180 6 1
pintype=pas
}
P 3700 10700 3400 10700 1 0 1
{
T 3550 10650 5 8 1 1 180 0 1
pinnumber=19
T 3550 10650 5 8 0 0 180 0 1
pinseq=19
T 3550 10650 5 8 0 1 180 0 1
pinlabel=19
T 3550 10650 5 8 0 1 180 0 1
pintype=pas
}
P 4800 11100 4500 11100 1 0 0
{
T 4600 11050 5 8 1 1 180 6 1
pinnumber=18
T 4600 11050 5 8 0 0 180 6 1
pinseq=18
T 4600 11050 5 8 0 1 180 6 1
pinlabel=18
T 4600 11050 5 8 0 1 180 6 1
pintype=pas
}
P 3700 11100 3400 11100 1 0 1
{
T 3550 11050 5 8 1 1 180 0 1
pinnumber=17
T 3550 11050 5 8 0 0 180 0 1
pinseq=17
T 3550 11050 5 8 0 1 180 0 1
pinlabel=17
T 3550 11050 5 8 0 1 180 0 1
pintype=pas
}
P 4800 11500 4500 11500 1 0 0
{
T 4600 11450 5 8 1 1 180 6 1
pinnumber=16
T 4600 11450 5 8 0 0 180 6 1
pinseq=16
T 4600 11450 5 8 0 1 180 6 1
pinlabel=16
T 4600 11450 5 8 0 1 180 6 1
pintype=pas
}
P 3700 11500 3400 11500 1 0 1
{
T 3550 11450 5 8 1 1 180 0 1
pinnumber=15
T 3550 11450 5 8 0 0 180 0 1
pinseq=15
T 3550 11450 5 8 0 1 180 0 1
pinlabel=15
T 3550 11450 5 8 0 1 180 0 1
pintype=pas
}
P 4800 11900 4500 11900 1 0 0
{
T 4600 11850 5 8 1 1 180 6 1
pinnumber=14
T 4600 11850 5 8 0 0 180 6 1
pinseq=14
T 4600 11850 5 8 0 1 180 6 1
pinlabel=14
T 4600 11850 5 8 0 1 180 6 1
pintype=pas
}
P 3700 11900 3400 11900 1 0 1
{
T 3550 11850 5 8 1 1 180 0 1
pinnumber=13
T 3550 11850 5 8 0 0 180 0 1
pinseq=13
T 3550 11850 5 8 0 1 180 0 1
pinlabel=13
T 3550 11850 5 8 0 1 180 0 1
pintype=pas
}
P 4800 12300 4500 12300 1 0 0
{
T 4600 12250 5 8 1 1 180 6 1
pinnumber=12
T 4600 12250 5 8 0 0 180 6 1
pinseq=12
T 4600 12250 5 8 0 1 180 6 1
pinlabel=12
T 4600 12250 5 8 0 1 180 6 1
pintype=pas
}
P 3700 12300 3400 12300 1 0 1
{
T 3550 12250 5 8 1 1 180 0 1
pinnumber=11
T 3550 12250 5 8 0 0 180 0 1
pinseq=11
T 3550 12250 5 8 0 1 180 0 1
pinlabel=11
T 3550 12250 5 8 0 1 180 0 1
pintype=pas
}
P 4800 12700 4500 12700 1 0 0
{
T 4600 12650 5 8 1 1 180 6 1
pinnumber=10
T 4600 12650 5 8 0 0 180 6 1
pinseq=10
T 4600 12650 5 8 0 1 180 6 1
pinlabel=10
T 4600 12650 5 8 0 1 180 6 1
pintype=pas
}
P 3700 12700 3400 12700 1 0 1
{
T 3550 12650 5 8 1 1 180 0 1
pinnumber=9
T 3550 12650 5 8 0 0 180 0 1
pinseq=9
T 3550 12650 5 8 0 1 180 0 1
pinlabel=9
T 3550 12650 5 8 0 1 180 0 1
pintype=pas
}
P 4800 13100 4500 13100 1 0 0
{
T 4600 13050 5 8 1 1 180 6 1
pinnumber=8
T 4600 13050 5 8 0 0 180 6 1
pinseq=8
T 4600 13050 5 8 0 1 180 6 1
pinlabel=8
T 4600 13050 5 8 0 1 180 6 1
pintype=pas
}
P 3700 13100 3400 13100 1 0 1
{
T 3550 13050 5 8 1 1 180 0 1
pinnumber=7
T 3550 13050 5 8 0 0 180 0 1
pinseq=7
T 3550 13050 5 8 0 1 180 0 1
pinlabel=7
T 3550 13050 5 8 0 1 180 0 1
pintype=pas
}
P 4800 13500 4500 13500 1 0 0
{
T 4600 13450 5 8 1 1 180 6 1
pinnumber=6
T 4600 13450 5 8 0 0 180 6 1
pinseq=6
T 4600 13450 5 8 0 1 180 6 1
pinlabel=6
T 4600 13450 5 8 0 1 180 6 1
pintype=pas
}
P 3700 13500 3400 13500 1 0 1
{
T 3550 13450 5 8 1 1 180 0 1
pinnumber=5
T 3550 13450 5 8 0 0 180 0 1
pinseq=5
T 3550 13450 5 8 0 1 180 0 1
pinlabel=5
T 3550 13450 5 8 0 1 180 0 1
pintype=pas
}
P 4800 13900 4500 13900 1 0 0
{
T 4600 13850 5 8 1 1 180 6 1
pinnumber=4
T 4600 13850 5 8 0 0 180 6 1
pinseq=4
T 4600 13850 5 8 0 1 180 6 1
pinlabel=4
T 4600 13850 5 8 0 1 180 6 1
pintype=pas
}
P 3700 13900 3400 13900 1 0 1
{
T 3550 13850 5 8 1 1 180 0 1
pinnumber=3
T 3550 13850 5 8 0 0 180 0 1
pinseq=3
T 3550 13850 5 8 0 1 180 0 1
pinlabel=3
T 3550 13850 5 8 0 1 180 0 1
pintype=pas
}
P 4800 14300 4500 14300 1 0 0
{
T 4600 14250 5 8 1 1 180 6 1
pinnumber=2
T 4600 14250 5 8 0 0 180 6 1
pinseq=2
T 4600 14250 5 8 0 1 180 6 1
pinlabel=2
T 4600 14250 5 8 0 1 180 6 1
pintype=pas
}
P 3700 14300 3400 14300 1 0 1
{
T 3550 14250 5 8 1 1 180 0 1
pinnumber=1
T 3550 14250 5 8 0 0 180 0 1
pinseq=1
T 3550 14250 5 8 0 1 180 0 1
pinlabel=1
T 3550 14250 5 8 0 1 180 0 1
pintype=pas
}
T 3200 9500 8 10 0 0 180 0 1
pins=34
T 3200 9700 8 10 0 0 180 0 1
class=IO
T 3200 9900 8 10 0 0 180 0 1
device=HEADER46
]
{
T 3200 9900 5 10 0 0 180 0 1
device=HEADER46
T 4800 14500 5 10 0 0 0 0 1
footprint=HEADER46_2
T 3900 5000 5 10 1 1 0 0 1
refdes=J102
}
C 19800 14500 1 180 0 EMBEDDEDheader46-1.sym
[
T 19200 5200 8 10 0 1 180 0 1
refdes=J?
L 19500 5700 18700 5700 3 0 0 0 -1 -1
L 19500 5700 18700 5700 3 0 0 0 -1 -1
P 19800 5500 19500 5500 1 0 0
{
T 19600 5450 5 8 1 1 180 6 1
pinnumber=46
T 19600 5450 5 8 0 0 180 6 1
pinseq=46
T 19600 5450 5 8 0 1 180 6 1
pinlabel=46
T 19600 5450 5 8 0 1 180 6 1
pintype=pas
}
L 19500 5300 18700 5300 3 0 0 0 -1 -1
P 18700 5500 18400 5500 1 0 1
{
T 18550 5450 5 8 1 1 180 0 1
pinnumber=45
T 18550 5450 5 8 0 0 180 0 1
pinseq=45
T 18550 5450 5 8 0 1 180 0 1
pinlabel=45
T 18550 5450 5 8 0 1 180 0 1
pintype=pas
}
L 19500 8100 18700 8100 3 0 0 0 -1 -1
L 19500 6500 18700 6500 3 0 0 0 -1 -1
L 19500 6100 18700 6100 3 0 0 0 -1 -1
L 19500 6900 18700 6900 3 0 0 0 -1 -1
L 19500 7700 18700 7700 3 0 0 0 -1 -1
L 19500 7300 18700 7300 3 0 0 0 -1 -1
L 19500 8500 18700 8500 3 0 0 0 -1 -1
P 19800 5900 19500 5900 1 0 0
{
T 19600 5850 5 8 1 1 180 6 1
pinnumber=44
T 19600 5850 5 8 0 0 180 6 1
pinseq=44
T 19600 5850 5 8 0 1 180 6 1
pinlabel=44
T 19600 5850 5 8 0 1 180 6 1
pintype=pas
}
P 18700 5900 18400 5900 1 0 1
{
T 18550 5850 5 8 1 1 180 0 1
pinnumber=43
T 18550 5850 5 8 0 0 180 0 1
pinseq=43
T 18550 5850 5 8 0 1 180 0 1
pinlabel=43
T 18550 5850 5 8 0 1 180 0 1
pintype=pas
}
P 19800 6300 19500 6300 1 0 0
{
T 19600 6250 5 8 1 1 180 6 1
pinnumber=42
T 19600 6250 5 8 0 0 180 6 1
pinseq=42
T 19600 6250 5 8 0 1 180 6 1
pinlabel=42
T 19600 6250 5 8 0 1 180 6 1
pintype=pas
}
P 18700 6300 18400 6300 1 0 1
{
T 18550 6250 5 8 1 1 180 0 1
pinnumber=41
T 18550 6250 5 8 0 0 180 0 1
pinseq=23
T 18550 6250 5 8 0 1 180 0 1
pinlabel=23
T 18550 6250 5 8 0 1 180 0 1
pintype=pas
}
P 19800 6700 19500 6700 1 0 0
{
T 19600 6650 5 8 1 1 180 6 1
pinnumber=40
T 19600 6650 5 8 0 0 180 6 1
pinseq=40
T 19600 6650 5 8 0 1 180 6 1
pinlabel=40
T 19600 6650 5 8 0 1 180 6 1
pintype=pas
}
P 18700 6700 18400 6700 1 0 1
{
T 18550 6650 5 8 1 1 180 0 1
pinnumber=39
T 18550 6650 5 8 0 0 180 0 1
pinseq=39
T 18550 6650 5 8 0 1 180 0 1
pinlabel=39
T 18550 6650 5 8 0 1 180 0 1
pintype=pas
}
P 19800 7100 19500 7100 1 0 0
{
T 19600 7050 5 8 1 1 180 6 1
pinnumber=38
T 19600 7050 5 8 0 0 180 6 1
pinseq=38
T 19600 7050 5 8 0 1 180 6 1
pinlabel=38
T 19600 7050 5 8 0 1 180 6 1
pintype=pas
}
P 18700 7100 18400 7100 1 0 1
{
T 18550 7050 5 8 1 1 180 0 1
pinnumber=37
T 18550 7050 5 8 0 0 180 0 1
pinseq=37
T 18550 7050 5 8 0 1 180 0 1
pinlabel=37
T 18550 7050 5 8 0 1 180 0 1
pintype=pas
}
P 19800 7500 19500 7500 1 0 0
{
T 19600 7450 5 8 1 1 180 6 1
pinnumber=36
T 19600 7450 5 8 0 0 180 6 1
pinseq=36
T 19600 7450 5 8 0 1 180 6 1
pinlabel=36
T 19600 7450 5 8 0 1 180 6 1
pintype=pas
}
P 18700 7500 18400 7500 1 0 1
{
T 18550 7450 5 8 1 1 180 0 1
pinnumber=35
T 18550 7450 5 8 0 0 180 0 1
pinseq=35
T 18550 7450 5 8 0 1 180 0 1
pinlabel=35
T 18550 7450 5 8 0 1 180 0 1
pintype=pas
}
P 19800 7900 19500 7900 1 0 0
{
T 19600 7850 5 8 1 1 180 6 1
pinnumber=34
T 19600 7850 5 8 0 0 180 6 1
pinseq=16
T 19600 7850 5 8 0 1 180 6 1
pinlabel=16
T 19600 7850 5 8 0 1 180 6 1
pintype=pas
}
P 18700 7900 18400 7900 1 0 1
{
T 18550 7850 5 8 1 1 180 0 1
pinnumber=33
T 18550 7850 5 8 0 0 180 0 1
pinseq=33
T 18550 7850 5 8 0 1 180 0 1
pinlabel=33
T 18550 7850 5 8 0 1 180 0 1
pintype=pas
}
P 19800 8300 19500 8300 1 0 0
{
T 19600 8250 5 8 1 1 180 6 1
pinnumber=32
T 19600 8250 5 8 0 0 180 6 1
pinseq=32
T 19600 8250 5 8 0 1 180 6 1
pinlabel=32
T 19600 8250 5 8 0 1 180 6 1
pintype=pas
}
P 18700 8300 18400 8300 1 0 1
{
T 18550 8250 5 8 1 1 180 0 1
pinnumber=31
T 18550 8250 5 8 0 0 180 0 1
pinseq=31
T 18550 8250 5 8 0 1 180 0 1
pinlabel=31
T 18550 8250 5 8 0 1 180 0 1
pintype=pas
}
P 19800 8700 19500 8700 1 0 0
{
T 19600 8650 5 8 1 1 180 6 1
pinnumber=30
T 19600 8650 5 8 0 0 180 6 1
pinseq=30
T 19600 8650 5 8 0 1 180 6 1
pinlabel=30
T 19600 8650 5 8 0 1 180 6 1
pintype=pas
}
P 18700 8700 18400 8700 1 0 1
{
T 18550 8650 5 8 1 1 180 0 1
pinnumber=29
T 18550 8650 5 8 0 0 180 0 1
pinseq=29
T 18550 8650 5 8 0 1 180 0 1
pinlabel=29
T 18550 8650 5 8 0 1 180 0 1
pintype=pas
}
L 19500 9300 18700 9300 3 0 0 0 -1 -1
L 19500 9300 18700 9300 3 0 0 0 -1 -1
P 19800 9100 19500 9100 1 0 0
{
T 19600 9050 5 8 1 1 180 6 1
pinnumber=28
T 19600 9050 5 8 0 0 180 6 1
pinseq=28
T 19600 9050 5 8 0 1 180 6 1
pinlabel=28
T 19600 9050 5 8 0 1 180 6 1
pintype=pas
}
L 19500 8900 18700 8900 3 0 0 0 -1 -1
P 18700 9100 18400 9100 1 0 1
{
T 18550 9050 5 8 1 1 180 0 1
pinnumber=27
T 18550 9050 5 8 0 0 180 0 1
pinseq=27
T 18550 9050 5 8 0 1 180 0 1
pinlabel=27
T 18550 9050 5 8 0 1 180 0 1
pintype=pas
}
L 19500 11700 18700 11700 3 0 0 0 -1 -1
L 19500 10100 18700 10100 3 0 0 0 -1 -1
L 19500 9700 18700 9700 3 0 0 0 -1 -1
L 19500 10500 18700 10500 3 0 0 0 -1 -1
L 19500 11300 18700 11300 3 0 0 0 -1 -1
L 19500 10900 18700 10900 3 0 0 0 -1 -1
L 19500 13700 18700 13700 3 0 0 0 -1 -1
L 19500 12500 18700 12500 3 0 0 0 -1 -1
L 19500 13300 18700 13300 3 0 0 0 -1 -1
L 19500 12900 18700 12900 3 0 0 0 -1 -1
L 19500 14100 18700 14100 3 0 0 0 -1 -1
L 19100 5300 19100 14500 3 0 0 0 -1 -1
L 19500 12100 18700 12100 3 0 0 0 -1 -1
B 18700 5300 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19800 9500 19500 9500 1 0 0
{
T 19600 9450 5 8 1 1 180 6 1
pinnumber=26
T 19600 9450 5 8 0 0 180 6 1
pinseq=26
T 19600 9450 5 8 0 1 180 6 1
pinlabel=26
T 19600 9450 5 8 0 1 180 6 1
pintype=pas
}
P 18700 9500 18400 9500 1 0 1
{
T 18550 9450 5 8 1 1 180 0 1
pinnumber=25
T 18550 9450 5 8 0 0 180 0 1
pinseq=25
T 18550 9450 5 8 0 1 180 0 1
pinlabel=25
T 18550 9450 5 8 0 1 180 0 1
pintype=pas
}
P 19800 9900 19500 9900 1 0 0
{
T 19600 9850 5 8 1 1 180 6 1
pinnumber=24
T 19600 9850 5 8 0 0 180 6 1
pinseq=24
T 19600 9850 5 8 0 1 180 6 1
pinlabel=24
T 19600 9850 5 8 0 1 180 6 1
pintype=pas
}
P 18700 9900 18400 9900 1 0 1
{
T 18550 9850 5 8 1 1 180 0 1
pinnumber=23
T 18550 9850 5 8 0 0 180 0 1
pinseq=23
T 18550 9850 5 8 0 1 180 0 1
pinlabel=23
T 18550 9850 5 8 0 1 180 0 1
pintype=pas
}
P 19800 10300 19500 10300 1 0 0
{
T 19600 10250 5 8 1 1 180 6 1
pinnumber=22
T 19600 10250 5 8 0 0 180 6 1
pinseq=22
T 19600 10250 5 8 0 1 180 6 1
pinlabel=22
T 19600 10250 5 8 0 1 180 6 1
pintype=pas
}
P 18700 10300 18400 10300 1 0 1
{
T 18550 10250 5 8 1 1 180 0 1
pinnumber=21
T 18550 10250 5 8 0 0 180 0 1
pinseq=21
T 18550 10250 5 8 0 1 180 0 1
pinlabel=21
T 18550 10250 5 8 0 1 180 0 1
pintype=pas
}
P 19800 10700 19500 10700 1 0 0
{
T 19600 10650 5 8 1 1 180 6 1
pinnumber=20
T 19600 10650 5 8 0 0 180 6 1
pinseq=20
T 19600 10650 5 8 0 1 180 6 1
pinlabel=20
T 19600 10650 5 8 0 1 180 6 1
pintype=pas
}
P 18700 10700 18400 10700 1 0 1
{
T 18550 10650 5 8 1 1 180 0 1
pinnumber=19
T 18550 10650 5 8 0 0 180 0 1
pinseq=19
T 18550 10650 5 8 0 1 180 0 1
pinlabel=19
T 18550 10650 5 8 0 1 180 0 1
pintype=pas
}
P 19800 11100 19500 11100 1 0 0
{
T 19600 11050 5 8 1 1 180 6 1
pinnumber=18
T 19600 11050 5 8 0 0 180 6 1
pinseq=18
T 19600 11050 5 8 0 1 180 6 1
pinlabel=18
T 19600 11050 5 8 0 1 180 6 1
pintype=pas
}
P 18700 11100 18400 11100 1 0 1
{
T 18550 11050 5 8 1 1 180 0 1
pinnumber=17
T 18550 11050 5 8 0 0 180 0 1
pinseq=17
T 18550 11050 5 8 0 1 180 0 1
pinlabel=17
T 18550 11050 5 8 0 1 180 0 1
pintype=pas
}
P 19800 11500 19500 11500 1 0 0
{
T 19600 11450 5 8 1 1 180 6 1
pinnumber=16
T 19600 11450 5 8 0 0 180 6 1
pinseq=16
T 19600 11450 5 8 0 1 180 6 1
pinlabel=16
T 19600 11450 5 8 0 1 180 6 1
pintype=pas
}
P 18700 11500 18400 11500 1 0 1
{
T 18550 11450 5 8 1 1 180 0 1
pinnumber=15
T 18550 11450 5 8 0 0 180 0 1
pinseq=15
T 18550 11450 5 8 0 1 180 0 1
pinlabel=15
T 18550 11450 5 8 0 1 180 0 1
pintype=pas
}
P 19800 11900 19500 11900 1 0 0
{
T 19600 11850 5 8 1 1 180 6 1
pinnumber=14
T 19600 11850 5 8 0 0 180 6 1
pinseq=14
T 19600 11850 5 8 0 1 180 6 1
pinlabel=14
T 19600 11850 5 8 0 1 180 6 1
pintype=pas
}
P 18700 11900 18400 11900 1 0 1
{
T 18550 11850 5 8 1 1 180 0 1
pinnumber=13
T 18550 11850 5 8 0 0 180 0 1
pinseq=13
T 18550 11850 5 8 0 1 180 0 1
pinlabel=13
T 18550 11850 5 8 0 1 180 0 1
pintype=pas
}
P 19800 12300 19500 12300 1 0 0
{
T 19600 12250 5 8 1 1 180 6 1
pinnumber=12
T 19600 12250 5 8 0 0 180 6 1
pinseq=12
T 19600 12250 5 8 0 1 180 6 1
pinlabel=12
T 19600 12250 5 8 0 1 180 6 1
pintype=pas
}
P 18700 12300 18400 12300 1 0 1
{
T 18550 12250 5 8 1 1 180 0 1
pinnumber=11
T 18550 12250 5 8 0 0 180 0 1
pinseq=11
T 18550 12250 5 8 0 1 180 0 1
pinlabel=11
T 18550 12250 5 8 0 1 180 0 1
pintype=pas
}
P 19800 12700 19500 12700 1 0 0
{
T 19600 12650 5 8 1 1 180 6 1
pinnumber=10
T 19600 12650 5 8 0 0 180 6 1
pinseq=10
T 19600 12650 5 8 0 1 180 6 1
pinlabel=10
T 19600 12650 5 8 0 1 180 6 1
pintype=pas
}
P 18700 12700 18400 12700 1 0 1
{
T 18550 12650 5 8 1 1 180 0 1
pinnumber=9
T 18550 12650 5 8 0 0 180 0 1
pinseq=9
T 18550 12650 5 8 0 1 180 0 1
pinlabel=9
T 18550 12650 5 8 0 1 180 0 1
pintype=pas
}
P 19800 13100 19500 13100 1 0 0
{
T 19600 13050 5 8 1 1 180 6 1
pinnumber=8
T 19600 13050 5 8 0 0 180 6 1
pinseq=8
T 19600 13050 5 8 0 1 180 6 1
pinlabel=8
T 19600 13050 5 8 0 1 180 6 1
pintype=pas
}
P 18700 13100 18400 13100 1 0 1
{
T 18550 13050 5 8 1 1 180 0 1
pinnumber=7
T 18550 13050 5 8 0 0 180 0 1
pinseq=7
T 18550 13050 5 8 0 1 180 0 1
pinlabel=7
T 18550 13050 5 8 0 1 180 0 1
pintype=pas
}
P 19800 13500 19500 13500 1 0 0
{
T 19600 13450 5 8 1 1 180 6 1
pinnumber=6
T 19600 13450 5 8 0 0 180 6 1
pinseq=6
T 19600 13450 5 8 0 1 180 6 1
pinlabel=6
T 19600 13450 5 8 0 1 180 6 1
pintype=pas
}
P 18700 13500 18400 13500 1 0 1
{
T 18550 13450 5 8 1 1 180 0 1
pinnumber=5
T 18550 13450 5 8 0 0 180 0 1
pinseq=5
T 18550 13450 5 8 0 1 180 0 1
pinlabel=5
T 18550 13450 5 8 0 1 180 0 1
pintype=pas
}
P 19800 13900 19500 13900 1 0 0
{
T 19600 13850 5 8 1 1 180 6 1
pinnumber=4
T 19600 13850 5 8 0 0 180 6 1
pinseq=4
T 19600 13850 5 8 0 1 180 6 1
pinlabel=4
T 19600 13850 5 8 0 1 180 6 1
pintype=pas
}
P 18700 13900 18400 13900 1 0 1
{
T 18550 13850 5 8 1 1 180 0 1
pinnumber=3
T 18550 13850 5 8 0 0 180 0 1
pinseq=3
T 18550 13850 5 8 0 1 180 0 1
pinlabel=3
T 18550 13850 5 8 0 1 180 0 1
pintype=pas
}
P 19800 14300 19500 14300 1 0 0
{
T 19600 14250 5 8 1 1 180 6 1
pinnumber=2
T 19600 14250 5 8 0 0 180 6 1
pinseq=2
T 19600 14250 5 8 0 1 180 6 1
pinlabel=2
T 19600 14250 5 8 0 1 180 6 1
pintype=pas
}
P 18700 14300 18400 14300 1 0 1
{
T 18550 14250 5 8 1 1 180 0 1
pinnumber=1
T 18550 14250 5 8 0 0 180 0 1
pinseq=1
T 18550 14250 5 8 0 1 180 0 1
pinlabel=1
T 18550 14250 5 8 0 1 180 0 1
pintype=pas
}
T 18200 9500 8 10 0 0 180 0 1
pins=34
T 18200 9700 8 10 0 0 180 0 1
class=IO
T 18200 9900 8 10 0 0 180 0 1
device=HEADER46
]
{
T 18200 9900 5 10 0 0 180 0 1
device=HEADER46
T 19200 5200 5 10 1 1 180 0 1
refdes=J103
T 19800 14500 5 10 0 0 0 0 1
footprint=HEADER46_2
}
T 18200 14700 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P9
C 3000 14000 1 0 0 EMBEDDEDgnd-1.sym
[
T 3300 14050 8 10 0 0 0 0 1
net=GND:1
L 3080 14010 3120 14010 3 0 0 0 -1 -1
L 3055 14050 3145 14050 3 0 0 0 -1 -1
L 3000 14100 3200 14100 3 0 0 0 -1 -1
P 3100 14100 3100 14300 1 0 1
{
T 3158 14161 5 4 0 1 0 0 1
pinnumber=1
T 3158 14161 5 4 0 0 0 0 1
pinseq=1
T 3158 14161 5 4 0 1 0 0 1
pinlabel=1
T 3158 14161 5 4 0 1 0 0 1
pintype=pwr
}
]
N 3100 14300 3400 14300 4
C 5000 14000 1 0 0 EMBEDDEDgnd-1.sym
[
T 5300 14050 8 10 0 0 0 0 1
net=GND:1
L 5080 14010 5120 14010 3 0 0 0 -1 -1
L 5055 14050 5145 14050 3 0 0 0 -1 -1
L 5000 14100 5200 14100 3 0 0 0 -1 -1
P 5100 14100 5100 14300 1 0 1
{
T 5158 14161 5 4 0 1 0 0 1
pinnumber=1
T 5158 14161 5 4 0 0 0 0 1
pinseq=1
T 5158 14161 5 4 0 1 0 0 1
pinlabel=1
T 5158 14161 5 4 0 1 0 0 1
pintype=pwr
}
]
N 4800 14300 5100 14300 4
N 18100 13500 18100 13100 4
N 19800 13100 20100 13100 4
C 19900 13500 1 0 0 EMBEDDED5V-plus-1.sym
[
T 20200 13500 8 8 0 0 0 0 1
net=+5V:1
T 19975 13750 9 8 1 0 0 0 1
+5V
L 19950 13700 20250 13700 3 0 0 0 -1 -1
P 20100 13500 20100 13700 1 0 0
{
T 20150 13550 5 6 0 1 0 0 1
pinnumber=1
T 20150 13550 5 6 0 0 0 0 1
pinseq=1
T 20150 13550 5 6 0 1 0 0 1
pinlabel=1
T 20150 13550 5 6 0 1 0 0 1
pintype=pwr
}
]
C 18000 14000 1 0 0 EMBEDDEDgnd-1.sym
[
T 18300 14050 8 10 0 0 0 0 1
net=GND:1
L 18080 14010 18120 14010 3 0 0 0 -1 -1
L 18055 14050 18145 14050 3 0 0 0 -1 -1
L 18000 14100 18200 14100 3 0 0 0 -1 -1
P 18100 14100 18100 14300 1 0 1
{
T 18158 14161 5 4 0 1 0 0 1
pinnumber=1
T 18158 14161 5 4 0 0 0 0 1
pinseq=1
T 18158 14161 5 4 0 1 0 0 1
pinlabel=1
T 18158 14161 5 4 0 1 0 0 1
pintype=pwr
}
]
C 20000 14000 1 0 0 EMBEDDEDgnd-1.sym
[
T 20300 14050 8 10 0 0 0 0 1
net=GND:1
L 20080 14010 20120 14010 3 0 0 0 -1 -1
L 20055 14050 20145 14050 3 0 0 0 -1 -1
L 20000 14100 20200 14100 3 0 0 0 -1 -1
P 20100 14100 20100 14300 1 0 1
{
T 20158 14161 5 4 0 1 0 0 1
pinnumber=1
T 20158 14161 5 4 0 0 0 0 1
pinseq=1
T 20158 14161 5 4 0 1 0 0 1
pinlabel=1
T 20158 14161 5 4 0 1 0 0 1
pintype=pwr
}
]
N 18100 14300 18400 14300 4
N 19800 14300 20100 14300 4
C 18000 5200 1 0 0 EMBEDDEDgnd-1.sym
[
T 18300 5250 8 10 0 0 0 0 1
net=GND:1
L 18080 5210 18120 5210 3 0 0 0 -1 -1
L 18055 5250 18145 5250 3 0 0 0 -1 -1
L 18000 5300 18200 5300 3 0 0 0 -1 -1
P 18100 5300 18100 5500 1 0 1
{
T 18158 5361 5 4 0 1 0 0 1
pinnumber=1
T 18158 5361 5 4 0 0 0 0 1
pinseq=1
T 18158 5361 5 4 0 1 0 0 1
pinlabel=1
T 18158 5361 5 4 0 1 0 0 1
pintype=pwr
}
]
C 20000 5200 1 0 0 EMBEDDEDgnd-1.sym
[
T 20300 5250 8 10 0 0 0 0 1
net=GND:1
L 20080 5210 20120 5210 3 0 0 0 -1 -1
L 20055 5250 20145 5250 3 0 0 0 -1 -1
L 20000 5300 20200 5300 3 0 0 0 -1 -1
P 20100 5300 20100 5500 1 0 1
{
T 20158 5361 5 4 0 1 0 0 1
pinnumber=1
T 20158 5361 5 4 0 0 0 0 1
pinseq=1
T 20158 5361 5 4 0 1 0 0 1
pinlabel=1
T 20158 5361 5 4 0 1 0 0 1
pintype=pwr
}
]
N 18400 5900 18100 5900 4
N 18100 5900 18100 5500 4
N 19800 5900 20100 5900 4
N 20100 5900 20100 5500 4
N 18400 5500 18100 5500 4
N 20100 5500 19800 5500 4
N 18100 10700 18400 10700 4
N 18100 11100 18400 11100 4
N 19800 11100 20000 11100 4
N 18100 10300 18400 10300 4
N 19800 10300 20000 10300 4
C 20000 11000 1 0 0 EMBEDDEDoutput-1.sym
[
T 20100 11300 5 10 0 0 0 0 1
device=OUTPUT
L 20700 11000 20200 11000 3 0 0 0 -1 -1
L 20800 11100 20700 11000 3 0 0 0 -1 -1
L 20700 11200 20800 11100 3 0 0 0 -1 -1
L 20200 11200 20700 11200 3 0 0 0 -1 -1
L 20200 11200 20200 11000 3 0 0 0 -1 -1
P 20000 11100 20200 11100 1 0 0
{
T 20250 11050 5 6 0 1 0 0 1
pinnumber=1
T 20250 11050 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20100 11300 5 10 0 0 0 0 1
device=OUTPUT
T 20900 11000 5 10 1 1 0 0 1
value=GPIO_SPI_MOSI
T 20000 11000 5 10 0 1 180 0 1
net=GPIO_SPI_MOSI:1
}
C 20000 10200 1 0 0 EMBEDDEDoutput-1.sym
[
T 20100 10500 5 10 0 0 0 0 1
device=OUTPUT
L 20700 10200 20200 10200 3 0 0 0 -1 -1
L 20800 10300 20700 10200 3 0 0 0 -1 -1
L 20700 10400 20800 10300 3 0 0 0 -1 -1
L 20200 10400 20700 10400 3 0 0 0 -1 -1
L 20200 10400 20200 10200 3 0 0 0 -1 -1
P 20000 10300 20200 10300 1 0 0
{
T 20250 10250 5 6 0 1 0 0 1
pinnumber=1
T 20250 10250 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20100 10500 5 10 0 0 0 0 1
device=OUTPUT
T 20900 10200 5 10 1 1 0 0 1
value=P9-22
T 20000 10200 5 10 0 1 180 0 1
net=TO_P9_22:1
}
C 18100 11000 1 0 1 EMBEDDEDoutput-1.sym
[
T 18000 11300 5 10 0 0 0 6 1
device=OUTPUT
L 17400 11000 17900 11000 3 0 0 0 -1 -1
L 17300 11100 17400 11000 3 0 0 0 -1 -1
L 17400 11200 17300 11100 3 0 0 0 -1 -1
L 17900 11200 17400 11200 3 0 0 0 -1 -1
L 17900 11200 17900 11000 3 0 0 0 -1 -1
P 18100 11100 17900 11100 1 0 0
{
T 17850 11050 5 6 0 1 0 6 1
pinnumber=1
T 17850 11050 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 18000 11300 5 10 0 0 0 6 1
device=OUTPUT
T 17200 11000 5 10 1 1 0 6 1
value=GPIO_SPI_CS#
T 18100 11000 5 10 0 1 180 6 1
net=GPIO_SPI_CS#:1
}
C 18100 10200 1 0 1 EMBEDDEDoutput-1.sym
[
T 18000 10500 5 10 0 0 0 6 1
device=OUTPUT
L 17400 10200 17900 10200 3 0 0 0 -1 -1
L 17300 10300 17400 10200 3 0 0 0 -1 -1
L 17400 10400 17300 10300 3 0 0 0 -1 -1
L 17900 10400 17400 10400 3 0 0 0 -1 -1
L 17900 10400 17900 10200 3 0 0 0 -1 -1
P 18100 10300 17900 10300 1 0 0
{
T 17850 10250 5 6 0 1 0 6 1
pinnumber=1
T 17850 10250 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 18000 10500 5 10 0 0 0 6 1
device=OUTPUT
T 17200 10200 5 10 1 1 0 6 1
value=P9-21
T 18100 10200 5 10 0 1 180 6 1
net=TO_P9_21:1
}
N 19800 8700 20000 8700 4
N 19800 9100 20000 9100 4
N 19800 9500 20000 9500 4
N 19800 9900 20000 9900 4
N 18100 8300 18400 8300 4
C 18100 8200 1 0 1 EMBEDDEDoutput-1.sym
[
T 18000 8500 5 10 0 0 0 6 1
device=OUTPUT
L 17400 8200 17900 8200 3 0 0 0 -1 -1
L 17300 8300 17400 8200 3 0 0 0 -1 -1
L 17400 8400 17300 8300 3 0 0 0 -1 -1
L 17900 8400 17400 8400 3 0 0 0 -1 -1
L 17900 8400 17900 8200 3 0 0 0 -1 -1
P 18100 8300 17900 8300 1 0 0
{
T 17850 8250 5 6 0 1 0 6 1
pinnumber=1
T 17850 8250 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 18000 8500 5 10 0 0 0 6 1
device=OUTPUT
T 18100 8200 5 10 0 1 180 6 1
net=GPIO_I2S_CLK:1
T 17200 8200 5 10 1 1 0 6 1
value=GPIO_I2S_CLK
}
N 13300 16500 13900 16500 4
N 18100 9500 18400 9500 4
C 20000 9800 1 0 0 EMBEDDEDoutput-1.sym
[
T 20100 10100 5 10 0 0 0 0 1
device=OUTPUT
L 20700 9800 20200 9800 3 0 0 0 -1 -1
L 20800 9900 20700 9800 3 0 0 0 -1 -1
L 20700 10000 20800 9900 3 0 0 0 -1 -1
L 20200 10000 20700 10000 3 0 0 0 -1 -1
L 20200 10000 20200 9800 3 0 0 0 -1 -1
P 20000 9900 20200 9900 1 0 0
{
T 20250 9850 5 6 0 1 0 0 1
pinnumber=1
T 20250 9850 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20100 10100 5 10 0 0 0 0 1
device=OUTPUT
T 20000 9800 5 10 0 1 180 0 1
net=GPIO_UART1_TXD:1
T 20900 9800 5 10 1 1 0 0 1
value=GPIO_UART1_TXD
}
C 20000 9400 1 0 0 EMBEDDEDoutput-1.sym
[
T 20100 9700 5 10 0 0 0 0 1
device=OUTPUT
L 20700 9400 20200 9400 3 0 0 0 -1 -1
L 20800 9500 20700 9400 3 0 0 0 -1 -1
L 20700 9600 20800 9500 3 0 0 0 -1 -1
L 20200 9600 20700 9600 3 0 0 0 -1 -1
L 20200 9600 20200 9400 3 0 0 0 -1 -1
P 20000 9500 20200 9500 1 0 0
{
T 20250 9450 5 6 0 1 0 0 1
pinnumber=1
T 20250 9450 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20100 9700 5 10 0 0 0 0 1
device=OUTPUT
T 20000 9400 5 10 0 1 180 0 1
net=GPIO_UART1_RXD:1
T 20900 9400 5 10 1 1 0 0 1
value=GPIO_UART1_RXD
}
C 13300 16400 1 0 1 EMBEDDEDoutput-1.sym
[
T 13200 16700 5 10 0 0 0 6 1
device=OUTPUT
L 12600 16400 13100 16400 3 0 0 0 -1 -1
L 12500 16500 12600 16400 3 0 0 0 -1 -1
L 12600 16600 12500 16500 3 0 0 0 -1 -1
L 13100 16600 12600 16600 3 0 0 0 -1 -1
L 13100 16600 13100 16400 3 0 0 0 -1 -1
P 13300 16500 13100 16500 1 0 0
{
T 13050 16450 5 6 0 1 0 6 1
pinnumber=1
T 13050 16450 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 13200 16700 5 10 0 0 0 6 1
device=OUTPUT
T 13300 16400 5 10 0 1 180 6 1
net=GPIO_I2S_FRM:1
T 12400 16400 5 10 1 1 0 6 1
value=GPIO_I2S_FRM
}
C 20000 9000 1 0 0 EMBEDDEDoutput-1.sym
[
T 20100 9300 5 10 0 0 0 0 1
device=OUTPUT
L 20700 9000 20200 9000 3 0 0 0 -1 -1
L 20800 9100 20700 9000 3 0 0 0 -1 -1
L 20700 9200 20800 9100 3 0 0 0 -1 -1
L 20200 9200 20700 9200 3 0 0 0 -1 -1
L 20200 9200 20200 9000 3 0 0 0 -1 -1
P 20000 9100 20200 9100 1 0 0
{
T 20250 9050 5 6 0 1 0 0 1
pinnumber=1
T 20250 9050 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20100 9300 5 10 0 0 0 0 1
device=OUTPUT
T 20000 9000 5 10 0 1 180 0 1
net=GPIO_I2S_DO:1
T 20900 9000 5 10 1 1 0 0 1
value=GPIO_I2S_DO
}
C 20000 8600 1 0 0 EMBEDDEDoutput-1.sym
[
T 20100 8900 5 10 0 0 0 0 1
device=OUTPUT
L 20700 8600 20200 8600 3 0 0 0 -1 -1
L 20800 8700 20700 8600 3 0 0 0 -1 -1
L 20700 8800 20800 8700 3 0 0 0 -1 -1
L 20200 8800 20700 8800 3 0 0 0 -1 -1
L 20200 8800 20200 8600 3 0 0 0 -1 -1
P 20000 8700 20200 8700 1 0 0
{
T 20250 8650 5 6 0 1 0 0 1
pinnumber=1
T 20250 8650 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20100 8900 5 10 0 0 0 0 1
device=OUTPUT
T 20000 8600 5 10 0 1 180 0 1
net=GPIO_I2S_DI:1
T 20900 8600 5 10 1 1 0 0 1
value=GPIO_I2S_DI
}
C 20000 12600 1 0 0 EMBEDDEDoutput-1.sym
[
T 20100 12900 5 10 0 0 0 0 1
device=OUTPUT
L 20700 12600 20200 12600 3 0 0 0 -1 -1
L 20800 12700 20700 12600 3 0 0 0 -1 -1
L 20700 12800 20800 12700 3 0 0 0 -1 -1
L 20200 12800 20700 12800 3 0 0 0 -1 -1
L 20200 12800 20200 12600 3 0 0 0 -1 -1
P 20000 12700 20200 12700 1 0 0
{
T 20250 12650 5 6 0 1 0 0 1
pinnumber=1
T 20250 12650 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20100 12900 5 10 0 0 0 0 1
device=OUTPUT
T 20900 12600 5 10 1 1 0 0 1
value=GPIO_IBL_8254
T 20000 12600 5 10 0 1 180 0 1
net=GPIIO_IBL_8254:1
}
N 19800 12700 20000 12700 4
C 9500 3700 1 0 0 EMBEDDEDmount_hole.sym
[
V 10399 4199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 10399 4199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 9500 4200 10100 4200 1 0 0
{
T 9900 4500 5 10 0 1 0 0 1
device=mount_hole
T 9500 4200 5 10 0 0 0 0 1
pinseq=1
T 10005 4245 5 10 0 1 0 6 1
pinnumber=1
T 10155 4195 5 10 0 1 0 0 1
pinlabel=unknown
T 9500 4200 5 10 0 0 0 0 1
pintype=unknown
}
T 10295 3699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 10295 3699 5 10 1 1 0 0 1
refdes=MH2
T 9500 3700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 12200 3700 1 0 0 EMBEDDEDmount_hole.sym
[
V 13099 4199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 13099 4199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 12200 4200 12800 4200 1 0 0
{
T 12600 4500 5 10 0 1 0 0 1
device=mount_hole
T 12200 4200 5 10 0 0 0 0 1
pinseq=1
T 12705 4245 5 10 0 1 0 6 1
pinnumber=1
T 12855 4195 5 10 0 1 0 0 1
pinlabel=unknown
T 12200 4200 5 10 0 0 0 0 1
pintype=unknown
}
T 12995 3699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 12995 3699 5 10 1 1 0 0 1
refdes=MH4
T 12200 3700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 8200 3700 1 0 0 EMBEDDEDmount_hole.sym
[
V 9099 4199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 9099 4199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 8200 4200 8800 4200 1 0 0
{
T 8600 4500 5 10 0 1 0 0 1
device=mount_hole
T 8200 4200 5 10 0 0 0 0 1
pinseq=1
T 8705 4245 5 10 0 1 0 6 1
pinnumber=1
T 8855 4195 5 10 0 1 0 0 1
pinlabel=unknown
T 8200 4200 5 10 0 0 0 0 1
pintype=unknown
}
T 8995 3699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 8995 3699 5 10 1 1 0 0 1
refdes=MH1
T 8200 3700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 10900 3700 1 0 0 EMBEDDEDmount_hole.sym
[
V 11799 4199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 11799 4199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 10900 4200 11500 4200 1 0 0
{
T 11300 4500 5 10 0 1 0 0 1
device=mount_hole
T 10900 4200 5 10 0 0 0 0 1
pinseq=1
T 11405 4245 5 10 0 1 0 6 1
pinnumber=1
T 11555 4195 5 10 0 1 0 0 1
pinlabel=unknown
T 10900 4200 5 10 0 0 0 0 1
pintype=unknown
}
T 11695 3699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 11695 3699 5 10 1 1 0 0 1
refdes=MH3
T 10900 3700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 11500 11400 1 180 0 EMBEDDEDheader26-1.sym
[
T 9900 6300 8 10 0 0 180 0 1
pins=26
T 9900 6500 8 10 0 0 180 0 1
class=IO
T 9900 6700 8 10 0 0 180 0 1
device=HEADER26
T 10900 6000 8 10 0 1 180 0 1
refdes=J?
L 11200 8500 10400 8500 3 0 0 0 -1 -1
L 11200 6900 10400 6900 3 0 0 0 -1 -1
L 11200 6500 10400 6500 3 0 0 0 -1 -1
L 11200 7300 10400 7300 3 0 0 0 -1 -1
L 11200 8100 10400 8100 3 0 0 0 -1 -1
L 11200 7700 10400 7700 3 0 0 0 -1 -1
L 11200 10500 10400 10500 3 0 0 0 -1 -1
L 11200 9300 10400 9300 3 0 0 0 -1 -1
L 11200 10100 10400 10100 3 0 0 0 -1 -1
L 11200 9700 10400 9700 3 0 0 0 -1 -1
L 11200 10900 10400 10900 3 0 0 0 -1 -1
L 10800 6100 10800 11350 3 0 0 0 -1 -1
L 11200 8900 10400 8900 3 0 0 0 -1 -1
B 10400 6100 800 5250 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 11500 6300 11200 6300 1 0 0
{
T 11400 6250 5 8 1 1 180 0 1
pinnumber=26
T 11400 6250 5 8 0 0 180 0 1
pinseq=26
T 11400 6250 5 8 0 1 180 0 1
pinlabel=26
T 11400 6250 5 8 0 1 180 0 1
pintype=pas
}
P 10400 6300 10100 6300 1 0 1
{
T 10250 6250 5 8 1 1 180 0 1
pinnumber=25
T 10250 6250 5 8 0 0 180 0 1
pinseq=25
T 10250 6250 5 8 0 1 180 0 1
pinlabel=25
T 10250 6250 5 8 0 1 180 0 1
pintype=pas
}
P 11500 6700 11200 6700 1 0 0
{
T 11400 6650 5 8 1 1 180 0 1
pinnumber=24
T 11400 6650 5 8 0 0 180 0 1
pinseq=24
T 11400 6650 5 8 0 1 180 0 1
pinlabel=24
T 11400 6650 5 8 0 1 180 0 1
pintype=pas
}
P 10400 6700 10100 6700 1 0 1
{
T 10250 6650 5 8 1 1 180 0 1
pinnumber=23
T 10250 6650 5 8 0 0 180 0 1
pinseq=23
T 10250 6650 5 8 0 1 180 0 1
pinlabel=23
T 10250 6650 5 8 0 1 180 0 1
pintype=pas
}
P 11500 7100 11200 7100 1 0 0
{
T 11400 7050 5 8 1 1 180 0 1
pinnumber=22
T 11400 7050 5 8 0 0 180 0 1
pinseq=22
T 11400 7050 5 8 0 1 180 0 1
pinlabel=22
T 11400 7050 5 8 0 1 180 0 1
pintype=pas
}
P 10400 7100 10100 7100 1 0 1
{
T 10250 7050 5 8 1 1 180 0 1
pinnumber=21
T 10250 7050 5 8 0 0 180 0 1
pinseq=21
T 10250 7050 5 8 0 1 180 0 1
pinlabel=21
T 10250 7050 5 8 0 1 180 0 1
pintype=pas
}
P 11500 7500 11200 7500 1 0 0
{
T 11400 7450 5 8 1 1 180 0 1
pinnumber=20
T 11400 7450 5 8 0 0 180 0 1
pinseq=20
T 11400 7450 5 8 0 1 180 0 1
pinlabel=20
T 11400 7450 5 8 0 1 180 0 1
pintype=pas
}
P 10400 7500 10100 7500 1 0 1
{
T 10250 7450 5 8 1 1 180 0 1
pinnumber=19
T 10250 7450 5 8 0 0 180 0 1
pinseq=19
T 10250 7450 5 8 0 1 180 0 1
pinlabel=19
T 10250 7450 5 8 0 1 180 0 1
pintype=pas
}
P 11500 7900 11200 7900 1 0 0
{
T 11400 7850 5 8 1 1 180 0 1
pinnumber=18
T 11400 7850 5 8 0 0 180 0 1
pinseq=18
T 11400 7850 5 8 0 1 180 0 1
pinlabel=18
T 11400 7850 5 8 0 1 180 0 1
pintype=pas
}
P 10400 7900 10100 7900 1 0 1
{
T 10250 7850 5 8 1 1 180 0 1
pinnumber=17
T 10250 7850 5 8 0 0 180 0 1
pinseq=17
T 10250 7850 5 8 0 1 180 0 1
pinlabel=17
T 10250 7850 5 8 0 1 180 0 1
pintype=pas
}
P 11500 8300 11200 8300 1 0 0
{
T 11400 8250 5 8 1 1 180 0 1
pinnumber=16
T 11400 8250 5 8 0 0 180 0 1
pinseq=16
T 11400 8250 5 8 0 1 180 0 1
pinlabel=16
T 11400 8250 5 8 0 1 180 0 1
pintype=pas
}
P 10400 8300 10100 8300 1 0 1
{
T 10250 8250 5 8 1 1 180 0 1
pinnumber=15
T 10250 8250 5 8 0 0 180 0 1
pinseq=15
T 10250 8250 5 8 0 1 180 0 1
pinlabel=15
T 10250 8250 5 8 0 1 180 0 1
pintype=pas
}
P 11500 8700 11200 8700 1 0 0
{
T 11400 8650 5 8 1 1 180 0 1
pinnumber=14
T 11400 8650 5 8 0 0 180 0 1
pinseq=14
T 11400 8650 5 8 0 1 180 0 1
pinlabel=14
T 11400 8650 5 8 0 1 180 0 1
pintype=pas
}
P 10400 8700 10100 8700 1 0 1
{
T 10250 8650 5 8 1 1 180 0 1
pinnumber=13
T 10250 8650 5 8 0 0 180 0 1
pinseq=13
T 10250 8650 5 8 0 1 180 0 1
pinlabel=13
T 10250 8650 5 8 0 1 180 0 1
pintype=pas
}
P 11500 9100 11200 9100 1 0 0
{
T 11400 9050 5 8 1 1 180 0 1
pinnumber=12
T 11400 9050 5 8 0 0 180 0 1
pinseq=12
T 11400 9050 5 8 0 1 180 0 1
pinlabel=12
T 11400 9050 5 8 0 1 180 0 1
pintype=pas
}
P 10400 9100 10100 9100 1 0 1
{
T 10250 9050 5 8 1 1 180 0 1
pinnumber=11
T 10250 9050 5 8 0 0 180 0 1
pinseq=11
T 10250 9050 5 8 0 1 180 0 1
pinlabel=11
T 10250 9050 5 8 0 1 180 0 1
pintype=pas
}
P 11500 9500 11200 9500 1 0 0
{
T 11400 9450 5 8 1 1 180 0 1
pinnumber=10
T 11400 9450 5 8 0 0 180 0 1
pinseq=10
T 11400 9450 5 8 0 1 180 0 1
pinlabel=10
T 11400 9450 5 8 0 1 180 0 1
pintype=pas
}
P 10400 9500 10100 9500 1 0 1
{
T 10250 9450 5 8 1 1 180 0 1
pinnumber=9
T 10250 9450 5 8 0 0 180 0 1
pinseq=9
T 10250 9450 5 8 0 1 180 0 1
pinlabel=9
T 10250 9450 5 8 0 1 180 0 1
pintype=pas
}
P 11500 9900 11200 9900 1 0 0
{
T 11400 9850 5 8 1 1 180 0 1
pinnumber=8
T 11400 9850 5 8 0 0 180 0 1
pinseq=8
T 11400 9850 5 8 0 1 180 0 1
pinlabel=8
T 11400 9850 5 8 0 1 180 0 1
pintype=pas
}
P 10400 9900 10100 9900 1 0 1
{
T 10250 9850 5 8 1 1 180 0 1
pinnumber=7
T 10250 9850 5 8 0 0 180 0 1
pinseq=7
T 10250 9850 5 8 0 1 180 0 1
pinlabel=7
T 10250 9850 5 8 0 1 180 0 1
pintype=pas
}
P 11500 10300 11200 10300 1 0 0
{
T 11400 10250 5 8 1 1 180 0 1
pinnumber=6
T 11400 10250 5 8 0 0 180 0 1
pinseq=6
T 11400 10250 5 8 0 1 180 0 1
pinlabel=6
T 11400 10250 5 8 0 1 180 0 1
pintype=pas
}
P 10400 10300 10100 10300 1 0 1
{
T 10250 10250 5 8 1 1 180 0 1
pinnumber=5
T 10250 10250 5 8 0 0 180 0 1
pinseq=5
T 10250 10250 5 8 0 1 180 0 1
pinlabel=5
T 10250 10250 5 8 0 1 180 0 1
pintype=pas
}
P 11500 10700 11200 10700 1 0 0
{
T 11400 10650 5 8 1 1 180 0 1
pinnumber=4
T 11400 10650 5 8 0 0 180 0 1
pinseq=4
T 11400 10650 5 8 0 1 180 0 1
pinlabel=4
T 11400 10650 5 8 0 1 180 0 1
pintype=pas
}
P 10400 10700 10100 10700 1 0 1
{
T 10250 10650 5 8 1 1 180 0 1
pinnumber=3
T 10250 10650 5 8 0 0 180 0 1
pinseq=3
T 10250 10650 5 8 0 1 180 0 1
pinlabel=3
T 10250 10650 5 8 0 1 180 0 1
pintype=pas
}
P 11500 11100 11200 11100 1 0 0
{
T 11400 11050 5 8 1 1 180 0 1
pinnumber=2
T 11400 11050 5 8 0 0 180 0 1
pinseq=2
T 11400 11050 5 8 0 1 180 0 1
pinlabel=2
T 11400 11050 5 8 0 1 180 0 1
pintype=pas
}
P 10400 11100 10100 11100 1 0 1
{
T 10250 11050 5 8 1 1 180 0 1
pinnumber=1
T 10250 11050 5 8 0 0 180 0 1
pinseq=1
T 10250 11050 5 8 0 1 180 0 1
pinlabel=1
T 10250 11050 5 8 0 1 180 0 1
pintype=pas
}
]
{
T 10900 11800 5 10 1 1 180 0 1
refdes=P1
T 9900 6700 5 10 0 0 180 0 1
device=HEADER26
T 11500 11400 5 10 0 0 0 0 1
footprint=HEADER26_2
}
C 9200 11800 1 0 0 EMBEDDEDgnd-1.sym
[
T 9500 11850 8 10 0 0 0 0 1
net=GND:1
L 9280 11810 9320 11810 3 0 0 0 -1 -1
L 9255 11850 9345 11850 3 0 0 0 -1 -1
L 9200 11900 9400 11900 3 0 0 0 -1 -1
P 9300 11900 9300 12100 1 0 1
{
T 9358 11961 5 4 0 1 0 0 1
pinnumber=1
T 9358 11961 5 4 0 0 0 0 1
pinseq=1
T 9358 11961 5 4 0 1 0 0 1
pinlabel=1
T 9358 11961 5 4 0 1 0 0 1
pintype=pwr
}
]
N 9300 12100 11800 12100 4
N 11800 12100 11800 11100 4
N 11800 11100 11500 11100 4
N 9800 11100 9800 12100 4
N 9800 11100 10100 11100 4
C 9100 10800 1 0 0 EMBEDDED5V-plus-1.sym
[
T 9400 10800 8 8 0 0 0 0 1
net=+5V:1
T 9175 11050 9 8 1 0 0 0 1
+5V
L 9150 11000 9450 11000 3 0 0 0 -1 -1
P 9300 10800 9300 11000 1 0 0
{
T 9350 10850 5 6 0 1 0 0 1
pinnumber=1
T 9350 10850 5 6 0 0 0 0 1
pinseq=1
T 9350 10850 5 6 0 1 0 0 1
pinlabel=1
T 9350 10850 5 6 0 1 0 0 1
pintype=pwr
}
]
N 10100 10700 9300 10700 4
N 9300 10700 9300 10800 4
C 12100 10800 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 12400 10800 8 8 0 0 0 0 1
net=+3.3V:1
T 12175 11050 9 8 1 0 0 0 1
+3.3V
L 12150 11000 12450 11000 3 0 0 0 -1 -1
P 12300 10800 12300 11000 1 0 0
{
T 12350 10850 5 6 0 1 0 0 1
pinnumber=1
T 12350 10850 5 6 0 0 0 0 1
pinseq=1
T 12350 10850 5 6 0 1 0 0 1
pinlabel=1
T 12350 10850 5 6 0 1 0 0 1
pintype=pwr
}
]
N 11500 10700 12300 10700 4
N 12300 10700 12300 10800 4
C 9300 10200 1 0 1 EMBEDDEDoutput-1.sym
[
T 9200 10500 5 10 0 0 0 6 1
device=OUTPUT
L 8600 10200 9100 10200 3 0 0 0 -1 -1
L 8500 10300 8600 10200 3 0 0 0 -1 -1
L 8600 10400 8500 10300 3 0 0 0 -1 -1
L 9100 10400 8600 10400 3 0 0 0 -1 -1
L 9100 10400 9100 10200 3 0 0 0 -1 -1
P 9300 10300 9100 10300 1 0 0
{
T 9050 10250 5 6 0 1 0 6 1
pinnumber=1
T 9050 10250 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 9200 10500 5 10 0 0 0 6 1
device=OUTPUT
T 9300 10200 5 10 0 1 180 6 1
net=GPIO_SPI_CS#:1
T 8400 10200 5 10 1 1 0 6 1
value=GPIO_SPI_CS#
}
C 12300 10200 1 0 0 EMBEDDEDoutput-1.sym
[
T 12400 10500 5 10 0 0 0 0 1
device=OUTPUT
L 13000 10200 12500 10200 3 0 0 0 -1 -1
L 13100 10300 13000 10200 3 0 0 0 -1 -1
L 13000 10400 13100 10300 3 0 0 0 -1 -1
L 12500 10400 13000 10400 3 0 0 0 -1 -1
L 12500 10400 12500 10200 3 0 0 0 -1 -1
P 12300 10300 12500 10300 1 0 0
{
T 12550 10250 5 6 0 1 0 0 1
pinnumber=1
T 12550 10250 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 12400 10500 5 10 0 0 0 0 1
device=OUTPUT
T 12300 10200 5 10 0 1 180 0 1
net=GPIO_UART1_TXD:1
T 13200 10200 5 10 1 1 0 0 1
value=GPIO_UART1_TXD
}
N 12300 10300 11500 10300 4
N 10100 10300 9300 10300 4
C 9300 9400 1 0 1 EMBEDDEDoutput-1.sym
[
T 9200 9700 5 10 0 0 0 6 1
device=OUTPUT
L 8600 9400 9100 9400 3 0 0 0 -1 -1
L 8500 9500 8600 9400 3 0 0 0 -1 -1
L 8600 9600 8500 9500 3 0 0 0 -1 -1
L 9100 9600 8600 9600 3 0 0 0 -1 -1
L 9100 9600 9100 9400 3 0 0 0 -1 -1
P 9300 9500 9100 9500 1 0 0
{
T 9050 9450 5 6 0 1 0 6 1
pinnumber=1
T 9050 9450 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 9200 9700 5 10 0 0 0 6 1
device=OUTPUT
T 9300 9400 5 10 0 1 180 6 1
net=GPIO_SPI_MOSI:1
T 8400 9400 5 10 1 1 0 6 1
value=GPIO_SPI_MOSI
}
N 9300 9500 10100 9500 4
C 9300 9800 1 0 1 EMBEDDEDoutput-1.sym
[
T 9200 10100 5 10 0 0 0 6 1
device=OUTPUT
L 8600 9800 9100 9800 3 0 0 0 -1 -1
L 8500 9900 8600 9800 3 0 0 0 -1 -1
L 8600 10000 8500 9900 3 0 0 0 -1 -1
L 9100 10000 8600 10000 3 0 0 0 -1 -1
L 9100 10000 9100 9800 3 0 0 0 -1 -1
P 9300 9900 9100 9900 1 0 0
{
T 9050 9850 5 6 0 1 0 6 1
pinnumber=1
T 9050 9850 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 9200 10100 5 10 0 0 0 6 1
device=OUTPUT
T 9300 9800 5 10 0 1 180 6 1
net=GPIO_SPI_MISO:1
T 8400 9800 5 10 1 1 0 6 1
value=GPIO_SPI_MISO
}
N 9300 9900 10100 9900 4
C 12300 9800 1 0 0 EMBEDDEDoutput-1.sym
[
T 12400 10100 5 10 0 0 0 0 1
device=OUTPUT
L 13000 9800 12500 9800 3 0 0 0 -1 -1
L 13100 9900 13000 9800 3 0 0 0 -1 -1
L 13000 10000 13100 9900 3 0 0 0 -1 -1
L 12500 10000 13000 10000 3 0 0 0 -1 -1
L 12500 10000 12500 9800 3 0 0 0 -1 -1
P 12300 9900 12500 9900 1 0 0
{
T 12550 9850 5 6 0 1 0 0 1
pinnumber=1
T 12550 9850 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 12400 10100 5 10 0 0 0 0 1
device=OUTPUT
T 12300 9800 5 10 0 1 180 0 1
net=GPIO_UART1_RXD:1
T 13200 9800 5 10 1 1 0 0 1
value=GPIO_UART1_RXD
}
C 12300 8600 1 0 0 EMBEDDEDoutput-1.sym
[
T 12400 8900 5 10 0 0 0 0 1
device=OUTPUT
L 13000 8600 12500 8600 3 0 0 0 -1 -1
L 13100 8700 13000 8600 3 0 0 0 -1 -1
L 13000 8800 13100 8700 3 0 0 0 -1 -1
L 12500 8800 13000 8800 3 0 0 0 -1 -1
L 12500 8800 12500 8600 3 0 0 0 -1 -1
P 12300 8700 12500 8700 1 0 0
{
T 12550 8650 5 6 0 1 0 0 1
pinnumber=1
T 12550 8650 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 12400 8900 5 10 0 0 0 0 1
device=OUTPUT
T 12300 8600 5 10 0 1 180 0 1
net=GPIO_I2S_CLK:1
T 13200 8600 5 10 1 1 0 0 1
value=GPIO_I2S_CLK
}
C 12300 8200 1 0 0 EMBEDDEDoutput-1.sym
[
T 12400 8500 5 10 0 0 0 0 1
device=OUTPUT
L 13000 8200 12500 8200 3 0 0 0 -1 -1
L 13100 8300 13000 8200 3 0 0 0 -1 -1
L 13000 8400 13100 8300 3 0 0 0 -1 -1
L 12500 8400 13000 8400 3 0 0 0 -1 -1
L 12500 8400 12500 8200 3 0 0 0 -1 -1
P 12300 8300 12500 8300 1 0 0
{
T 12550 8250 5 6 0 1 0 0 1
pinnumber=1
T 12550 8250 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 12400 8500 5 10 0 0 0 0 1
device=OUTPUT
T 12300 8200 5 10 0 1 180 0 1
net=GPIO_I2S_FRM:1
T 13200 8200 5 10 1 1 0 0 1
value=GPIO_I2S_FRM
}
C 12300 7800 1 0 0 EMBEDDEDoutput-1.sym
[
T 12400 8100 5 10 0 0 0 0 1
device=OUTPUT
L 13000 7800 12500 7800 3 0 0 0 -1 -1
L 13100 7900 13000 7800 3 0 0 0 -1 -1
L 13000 8000 13100 7900 3 0 0 0 -1 -1
L 12500 8000 13000 8000 3 0 0 0 -1 -1
L 12500 8000 12500 7800 3 0 0 0 -1 -1
P 12300 7900 12500 7900 1 0 0
{
T 12550 7850 5 6 0 1 0 0 1
pinnumber=1
T 12550 7850 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 12400 8100 5 10 0 0 0 0 1
device=OUTPUT
T 12300 7800 5 10 0 1 180 0 1
net=GPIO_I2S_DO:1
T 13200 7800 5 10 1 1 0 0 1
value=GPIO_I2S_DO
}
C 12300 7400 1 0 0 EMBEDDEDoutput-1.sym
[
T 12400 7700 5 10 0 0 0 0 1
device=OUTPUT
L 13000 7400 12500 7400 3 0 0 0 -1 -1
L 13100 7500 13000 7400 3 0 0 0 -1 -1
L 13000 7600 13100 7500 3 0 0 0 -1 -1
L 12500 7600 13000 7600 3 0 0 0 -1 -1
L 12500 7600 12500 7400 3 0 0 0 -1 -1
P 12300 7500 12500 7500 1 0 0
{
T 12550 7450 5 6 0 1 0 0 1
pinnumber=1
T 12550 7450 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 12400 7700 5 10 0 0 0 0 1
device=OUTPUT
T 12300 7400 5 10 0 1 180 0 1
net=GPIO_I2S_DI:1
T 13200 7400 5 10 1 1 0 0 1
value=GPIO_I2S_DI
}
N 11500 9900 12300 9900 4
N 12300 8700 11500 8700 4
N 11500 8300 12300 8300 4
N 12300 7900 11500 7900 4
N 11500 7500 12300 7500 4
C 9300 9000 1 0 1 EMBEDDEDoutput-1.sym
[
T 9200 9300 5 10 0 0 0 6 1
device=OUTPUT
L 8600 9000 9100 9000 3 0 0 0 -1 -1
L 8500 9100 8600 9000 3 0 0 0 -1 -1
L 8600 9200 8500 9100 3 0 0 0 -1 -1
L 9100 9200 8600 9200 3 0 0 0 -1 -1
L 9100 9200 9100 9000 3 0 0 0 -1 -1
P 9300 9100 9100 9100 1 0 0
{
T 9050 9050 5 6 0 1 0 6 1
pinnumber=1
T 9050 9050 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 9200 9300 5 10 0 0 0 6 1
device=OUTPUT
T 9300 9000 5 10 0 1 180 6 1
net=GPIO_SPI_CLK:1
T 8400 9000 5 10 1 1 0 6 1
value=GPIO_SPI_CLK
}
C 9300 8600 1 0 1 EMBEDDEDoutput-1.sym
[
T 9200 8900 5 10 0 0 0 6 1
device=OUTPUT
L 8600 8600 9100 8600 3 0 0 0 -1 -1
L 8500 8700 8600 8600 3 0 0 0 -1 -1
L 8600 8800 8500 8700 3 0 0 0 -1 -1
L 9100 8800 8600 8800 3 0 0 0 -1 -1
L 9100 8800 9100 8600 3 0 0 0 -1 -1
P 9300 8700 9100 8700 1 0 0
{
T 9050 8650 5 6 0 1 0 6 1
pinnumber=1
T 9050 8650 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 9200 8900 5 10 0 0 0 6 1
device=OUTPUT
T 9300 8600 5 10 0 1 180 6 1
net=GPIO_I2C_SCL:1
T 8400 8600 5 10 1 1 0 6 1
value=GPIO_I2C_SCL
}
C 9300 8200 1 0 1 EMBEDDEDoutput-1.sym
[
T 9200 8500 5 10 0 0 0 6 1
device=OUTPUT
L 8600 8200 9100 8200 3 0 0 0 -1 -1
L 8500 8300 8600 8200 3 0 0 0 -1 -1
L 8600 8400 8500 8300 3 0 0 0 -1 -1
L 9100 8400 8600 8400 3 0 0 0 -1 -1
L 9100 8400 9100 8200 3 0 0 0 -1 -1
P 9300 8300 9100 8300 1 0 0
{
T 9050 8250 5 6 0 1 0 6 1
pinnumber=1
T 9050 8250 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 9200 8500 5 10 0 0 0 6 1
device=OUTPUT
T 9300 8200 5 10 0 1 180 6 1
net=GPIO_I2C_SDA:1
T 8400 8200 5 10 1 1 0 6 1
value=GPIO_I2C_SDA
}
N 9300 9100 10100 9100 4
N 9300 8700 10100 8700 4
N 10100 8300 9300 8300 4
C 9300 7800 1 0 1 EMBEDDEDoutput-1.sym
[
T 9200 8100 5 10 0 0 0 6 1
device=OUTPUT
L 8600 7800 9100 7800 3 0 0 0 -1 -1
L 8500 7900 8600 7800 3 0 0 0 -1 -1
L 8600 8000 8500 7900 3 0 0 0 -1 -1
L 9100 8000 8600 8000 3 0 0 0 -1 -1
L 9100 8000 9100 7800 3 0 0 0 -1 -1
P 9300 7900 9100 7900 1 0 0
{
T 9050 7850 5 6 0 1 0 6 1
pinnumber=1
T 9050 7850 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 9200 8100 5 10 0 0 0 6 1
device=OUTPUT
T 9300 7800 5 10 0 1 180 6 1
net=GPIO_UART2_TXD:1
T 8400 7800 5 10 1 1 0 6 1
value=GPIO_UART2_TXD
}
C 9300 7400 1 0 1 EMBEDDEDoutput-1.sym
[
T 9200 7700 5 10 0 0 0 6 1
device=OUTPUT
L 8600 7400 9100 7400 3 0 0 0 -1 -1
L 8500 7500 8600 7400 3 0 0 0 -1 -1
L 8600 7600 8500 7500 3 0 0 0 -1 -1
L 9100 7600 8600 7600 3 0 0 0 -1 -1
L 9100 7600 9100 7400 3 0 0 0 -1 -1
P 9300 7500 9100 7500 1 0 0
{
T 9050 7450 5 6 0 1 0 6 1
pinnumber=1
T 9050 7450 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 9200 7700 5 10 0 0 0 6 1
device=OUTPUT
T 9300 7400 5 10 0 1 180 6 1
net=GPIO_UART2_RXD:1
T 8400 7400 5 10 1 1 0 6 1
value=GPIO_UART2_RXD
}
N 9300 7900 10100 7900 4
N 9300 7500 10100 7500 4
C 9500 13100 1 0 0 EMBEDDEDheader3-1.sym
[
T 10500 14150 8 10 0 0 0 0 1
pins=3
T 10500 13950 8 10 0 0 0 0 1
class=IO
T 9900 14400 8 10 0 1 0 0 1
refdes=J?
T 10500 13750 8 10 0 0 0 0 1
device=HEADER3
L 9800 13500 10200 13500 3 0 0 0 -1 -1
L 9800 13900 10200 13900 3 0 0 0 -1 -1
L 9800 13100 10200 13100 3 0 0 0 -1 -1
B 9800 13100 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 9500 13300 9800 13300 1 0 0
{
T 9600 13350 5 8 1 1 0 0 1
pinnumber=3
T 9600 13350 5 8 0 0 0 0 1
pinseq=3
T 9600 13350 5 8 0 1 0 0 1
pinlabel=3
T 9600 13350 5 8 0 1 0 0 1
pintype=pas
}
P 9500 13700 9800 13700 1 0 0
{
T 9600 13750 5 8 1 1 0 0 1
pinnumber=2
T 9600 13750 5 8 0 0 0 0 1
pinseq=2
T 9600 13750 5 8 0 1 0 0 1
pinlabel=2
T 9600 13750 5 8 0 1 0 0 1
pintype=pas
}
P 9500 14100 9800 14100 1 0 0
{
T 9600 14150 5 8 1 1 0 0 1
pinnumber=1
T 9600 14150 5 8 0 0 0 0 1
pinseq=1
T 9600 14150 5 8 0 1 0 0 1
pinlabel=1
T 9600 14150 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 10500 13750 5 10 0 0 0 0 1
device=HEADER3
T 9900 14400 5 10 1 1 0 0 1
refdes=JP1
T 9500 13100 5 10 0 0 0 0 1
footprint=JUMPER3
}
C 13900 13200 1 0 0 EMBEDDEDheader3-1.sym
[
T 14900 14250 8 10 0 0 0 0 1
pins=3
T 14900 14050 8 10 0 0 0 0 1
class=IO
T 14300 14500 8 10 0 1 0 0 1
refdes=J?
T 14900 13850 8 10 0 0 0 0 1
device=HEADER3
L 14200 13600 14600 13600 3 0 0 0 -1 -1
L 14200 14000 14600 14000 3 0 0 0 -1 -1
L 14200 13200 14600 13200 3 0 0 0 -1 -1
B 14200 13200 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 13900 13400 14200 13400 1 0 0
{
T 14000 13450 5 8 1 1 0 0 1
pinnumber=3
T 14000 13450 5 8 0 0 0 0 1
pinseq=3
T 14000 13450 5 8 0 1 0 0 1
pinlabel=3
T 14000 13450 5 8 0 1 0 0 1
pintype=pas
}
P 13900 13800 14200 13800 1 0 0
{
T 14000 13850 5 8 1 1 0 0 1
pinnumber=2
T 14000 13850 5 8 0 0 0 0 1
pinseq=2
T 14000 13850 5 8 0 1 0 0 1
pinlabel=2
T 14000 13850 5 8 0 1 0 0 1
pintype=pas
}
P 13900 14200 14200 14200 1 0 0
{
T 14000 14250 5 8 1 1 0 0 1
pinnumber=1
T 14000 14250 5 8 0 0 0 0 1
pinseq=1
T 14000 14250 5 8 0 1 0 0 1
pinlabel=1
T 14000 14250 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 14900 13850 5 10 0 0 0 0 1
device=HEADER3
T 14300 14500 5 10 1 1 0 0 1
refdes=JP2
T 13900 13200 5 10 0 0 0 0 1
footprint=JUMPER3
}
C 9000 13200 1 0 1 EMBEDDEDoutput-1.sym
[
T 8900 13500 5 10 0 0 0 6 1
device=OUTPUT
L 8300 13200 8800 13200 3 0 0 0 -1 -1
L 8200 13300 8300 13200 3 0 0 0 -1 -1
L 8300 13400 8200 13300 3 0 0 0 -1 -1
L 8800 13400 8300 13400 3 0 0 0 -1 -1
L 8800 13400 8800 13200 3 0 0 0 -1 -1
P 9000 13300 8800 13300 1 0 0
{
T 8750 13250 5 6 0 1 0 6 1
pinnumber=1
T 8750 13250 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 8900 13500 5 10 0 0 0 6 1
device=OUTPUT
T 9000 13200 5 10 0 1 180 6 1
net=GPIO_UART2_TXD:1
T 8100 13200 5 10 1 1 0 6 1
value=GPIO_UART2_TXD
}
C 9000 13600 1 0 1 EMBEDDEDoutput-1.sym
[
T 8900 13900 5 10 0 0 0 6 1
device=OUTPUT
L 8300 13600 8800 13600 3 0 0 0 -1 -1
L 8200 13700 8300 13600 3 0 0 0 -1 -1
L 8300 13800 8200 13700 3 0 0 0 -1 -1
L 8800 13800 8300 13800 3 0 0 0 -1 -1
L 8800 13800 8800 13600 3 0 0 0 -1 -1
P 9000 13700 8800 13700 1 0 0
{
T 8750 13650 5 6 0 1 0 6 1
pinnumber=1
T 8750 13650 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 8900 13900 5 10 0 0 0 6 1
device=OUTPUT
T 9000 13600 5 10 0 1 180 6 1
net=TO_P9_21:1
T 8100 13600 5 10 1 1 0 6 1
value=P9-21
}
N 9000 13700 9500 13700 4
N 9500 14100 9000 14100 4
N 9000 13300 9500 13300 4
C 13400 14100 1 0 1 EMBEDDEDoutput-1.sym
[
T 13300 14400 5 10 0 0 0 6 1
device=OUTPUT
L 12700 14100 13200 14100 3 0 0 0 -1 -1
L 12600 14200 12700 14100 3 0 0 0 -1 -1
L 12700 14300 12600 14200 3 0 0 0 -1 -1
L 13200 14300 12700 14300 3 0 0 0 -1 -1
L 13200 14300 13200 14100 3 0 0 0 -1 -1
P 13400 14200 13200 14200 1 0 0
{
T 13150 14150 5 6 0 1 0 6 1
pinnumber=1
T 13150 14150 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 13300 14400 5 10 0 0 0 6 1
device=OUTPUT
T 13400 14100 5 10 0 1 180 6 1
net=GPIO_SPI_CLK:1
T 12500 14100 5 10 1 1 0 6 1
value=GPIO_SPI_CLK
}
C 13400 13300 1 0 1 EMBEDDEDoutput-1.sym
[
T 13300 13600 5 10 0 0 0 6 1
device=OUTPUT
L 12700 13300 13200 13300 3 0 0 0 -1 -1
L 12600 13400 12700 13300 3 0 0 0 -1 -1
L 12700 13500 12600 13400 3 0 0 0 -1 -1
L 13200 13500 12700 13500 3 0 0 0 -1 -1
L 13200 13500 13200 13300 3 0 0 0 -1 -1
P 13400 13400 13200 13400 1 0 0
{
T 13150 13350 5 6 0 1 0 6 1
pinnumber=1
T 13150 13350 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 13300 13600 5 10 0 0 0 6 1
device=OUTPUT
T 13400 13300 5 10 0 1 180 6 1
net=GPIO_UART2_RXD:1
T 12500 13300 5 10 1 1 0 6 1
value=GPIO_UART2_RXD
}
C 13400 13700 1 0 1 EMBEDDEDoutput-1.sym
[
T 13300 14000 5 10 0 0 0 6 1
device=OUTPUT
L 12700 13700 13200 13700 3 0 0 0 -1 -1
L 12600 13800 12700 13700 3 0 0 0 -1 -1
L 12700 13900 12600 13800 3 0 0 0 -1 -1
L 13200 13900 12700 13900 3 0 0 0 -1 -1
L 13200 13900 13200 13700 3 0 0 0 -1 -1
P 13400 13800 13200 13800 1 0 0
{
T 13150 13750 5 6 0 1 0 6 1
pinnumber=1
T 13150 13750 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 13300 14000 5 10 0 0 0 6 1
device=OUTPUT
T 13400 13700 5 10 0 1 180 6 1
net=TO_P9_22:1
T 12500 13700 5 10 1 1 0 6 1
value=P9-22
}
N 13400 13400 13900 13400 4
N 13900 13800 13400 13800 4
N 13400 14200 13900 14200 4
C 12300 6200 1 0 0 EMBEDDEDoutput-1.sym
[
T 12400 6500 5 10 0 0 0 0 1
device=OUTPUT
L 13000 6200 12500 6200 3 0 0 0 -1 -1
L 13100 6300 13000 6200 3 0 0 0 -1 -1
L 13000 6400 13100 6300 3 0 0 0 -1 -1
L 12500 6400 13000 6400 3 0 0 0 -1 -1
L 12500 6400 12500 6200 3 0 0 0 -1 -1
P 12300 6300 12500 6300 1 0 0
{
T 12550 6250 5 6 0 1 0 0 1
pinnumber=1
T 12550 6250 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 12400 6500 5 10 0 0 0 0 1
device=OUTPUT
T 12300 6200 5 10 0 1 180 0 1
net=GPIO_IBL_8254:1
T 13200 6200 5 10 1 1 0 0 1
value=GPIO_IBL_8254
}
N 12300 6300 11500 6300 4
C 9300 7000 1 0 1 EMBEDDEDoutput-1.sym
[
L 8600 7000 9100 7000 3 0 0 0 -1 -1
L 8500 7100 8600 7000 3 0 0 0 -1 -1
L 8600 7200 8500 7100 3 0 0 0 -1 -1
L 9100 7200 8600 7200 3 0 0 0 -1 -1
L 9100 7200 9100 7000 3 0 0 0 -1 -1
P 9300 7100 9100 7100 1 0 0
{
T 9050 7050 5 6 0 0 0 6 1
pinseq=1
T 9050 7050 5 6 0 1 0 6 1
pinnumber=1
}
T 9200 7300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 9200 7300 5 10 0 0 0 6 1
device=OUTPUT
T 9300 7000 5 10 0 1 180 6 1
net=GPIO_5_0:1
T 8400 7000 5 10 1 1 0 6 1
value=GPIO_5_0
}
C 9300 6600 1 0 1 EMBEDDEDoutput-1.sym
[
L 8600 6600 9100 6600 3 0 0 0 -1 -1
L 8500 6700 8600 6600 3 0 0 0 -1 -1
L 8600 6800 8500 6700 3 0 0 0 -1 -1
L 9100 6800 8600 6800 3 0 0 0 -1 -1
L 9100 6800 9100 6600 3 0 0 0 -1 -1
P 9300 6700 9100 6700 1 0 0
{
T 9050 6650 5 6 0 0 0 6 1
pinseq=1
T 9050 6650 5 6 0 1 0 6 1
pinnumber=1
}
T 9200 6900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 9200 6900 5 10 0 0 0 6 1
device=OUTPUT
T 9300 6600 5 10 0 1 180 6 1
net=GPIO_5_1:1
T 8400 6600 5 10 1 1 0 6 1
value=GPIO_5_1
}
C 9300 6200 1 0 1 EMBEDDEDoutput-1.sym
[
L 8600 6200 9100 6200 3 0 0 0 -1 -1
L 8500 6300 8600 6200 3 0 0 0 -1 -1
L 8600 6400 8500 6300 3 0 0 0 -1 -1
L 9100 6400 8600 6400 3 0 0 0 -1 -1
L 9100 6400 9100 6200 3 0 0 0 -1 -1
P 9300 6300 9100 6300 1 0 0
{
T 9050 6250 5 6 0 0 0 6 1
pinseq=1
T 9050 6250 5 6 0 1 0 6 1
pinnumber=1
}
T 9200 6500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 9200 6500 5 10 0 0 0 6 1
device=OUTPUT
T 9300 6200 5 10 0 1 180 6 1
net=GPIO_5_4:1
T 8400 6200 5 10 1 1 0 6 1
value=GPIO_5_4
}
N 10100 7100 9300 7100 4
N 9300 6700 10100 6700 4
N 9300 6300 10100 6300 4
C 12300 9400 1 0 0 EMBEDDEDoutput-1.sym
[
L 13000 9400 12500 9400 3 0 0 0 -1 -1
L 13100 9500 13000 9400 3 0 0 0 -1 -1
L 13000 9600 13100 9500 3 0 0 0 -1 -1
L 12500 9600 13000 9600 3 0 0 0 -1 -1
L 12500 9600 12500 9400 3 0 0 0 -1 -1
P 12300 9500 12500 9500 1 0 0
{
T 12550 9450 5 6 0 0 0 0 1
pinseq=1
T 12550 9450 5 6 0 1 0 0 1
pinnumber=1
}
T 12400 9700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 12400 9700 5 10 0 0 0 0 1
device=OUTPUT
T 12300 9400 5 10 0 1 180 0 1
net=GPIO_UART1_CTS:1
T 13200 9400 5 10 1 1 0 0 1
value=GPIO_UART1_CTS
}
C 12300 9000 1 0 0 EMBEDDEDoutput-1.sym
[
L 13000 9000 12500 9000 3 0 0 0 -1 -1
L 13100 9100 13000 9000 3 0 0 0 -1 -1
L 13000 9200 13100 9100 3 0 0 0 -1 -1
L 12500 9200 13000 9200 3 0 0 0 -1 -1
L 12500 9200 12500 9000 3 0 0 0 -1 -1
P 12300 9100 12500 9100 1 0 0
{
T 12550 9050 5 6 0 0 0 0 1
pinseq=1
T 12550 9050 5 6 0 1 0 0 1
pinnumber=1
}
T 12400 9300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 12400 9300 5 10 0 0 0 0 1
device=OUTPUT
T 12300 9000 5 10 0 1 180 0 1
net=GPIO_UART1_RTS:1
T 13200 9000 5 10 1 1 0 0 1
value=GPIO_UART1_RTS
}
N 11500 9100 12300 9100 4
N 12300 9500 11500 9500 4
C 12300 7000 1 0 0 EMBEDDEDoutput-1.sym
[
L 13000 7000 12500 7000 3 0 0 0 -1 -1
L 13100 7100 13000 7000 3 0 0 0 -1 -1
L 13000 7200 13100 7100 3 0 0 0 -1 -1
L 12500 7200 13000 7200 3 0 0 0 -1 -1
L 12500 7200 12500 7000 3 0 0 0 -1 -1
P 12300 7100 12500 7100 1 0 0
{
T 12550 7050 5 6 0 0 0 0 1
pinseq=1
T 12550 7050 5 6 0 1 0 0 1
pinnumber=1
}
T 12400 7300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 12400 7300 5 10 0 0 0 0 1
device=OUTPUT
T 12300 7000 5 10 0 1 180 0 1
net=GPIO_PWM0:1
T 13200 7000 5 10 1 1 0 0 1
value=GPIO_PWM0
}
C 12300 6600 1 0 0 EMBEDDEDoutput-1.sym
[
L 13000 6600 12500 6600 3 0 0 0 -1 -1
L 13100 6700 13000 6600 3 0 0 0 -1 -1
L 13000 6800 13100 6700 3 0 0 0 -1 -1
L 12500 6800 13000 6800 3 0 0 0 -1 -1
L 12500 6800 12500 6600 3 0 0 0 -1 -1
P 12300 6700 12500 6700 1 0 0
{
T 12550 6650 5 6 0 0 0 0 1
pinseq=1
T 12550 6650 5 6 0 1 0 0 1
pinnumber=1
}
T 12400 6900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 12400 6900 5 10 0 0 0 0 1
device=OUTPUT
T 12300 6600 5 10 0 1 180 0 1
net=GPIO_PWM1:1
T 13200 6600 5 10 1 1 0 0 1
value=GPIO_PWM1
}
N 11500 6700 12300 6700 4
N 12300 7100 11500 7100 4
C 13900 15500 1 0 0 EMBEDDEDheader3-1.sym
[
L 14200 15900 14600 15900 3 0 0 0 -1 -1
L 14200 16300 14600 16300 3 0 0 0 -1 -1
L 14200 15500 14600 15500 3 0 0 0 -1 -1
B 14200 15500 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 13900 15700 14200 15700 1 0 0
{
T 14000 15750 5 8 0 1 0 0 1
pintype=pas
T 14000 15750 5 8 0 1 0 0 1
pinlabel=3
T 14000 15750 5 8 0 0 0 0 1
pinseq=3
T 14000 15750 5 8 1 1 0 0 1
pinnumber=3
}
P 13900 16100 14200 16100 1 0 0
{
T 14000 16150 5 8 0 1 0 0 1
pintype=pas
T 14000 16150 5 8 0 1 0 0 1
pinlabel=2
T 14000 16150 5 8 0 0 0 0 1
pinseq=2
T 14000 16150 5 8 1 1 0 0 1
pinnumber=2
}
P 13900 16500 14200 16500 1 0 0
{
T 14000 16550 5 8 0 1 0 0 1
pintype=pas
T 14000 16550 5 8 0 1 0 0 1
pinlabel=1
T 14000 16550 5 8 0 0 0 0 1
pinseq=1
T 14000 16550 5 8 1 1 0 0 1
pinnumber=1
}
T 14900 16550 8 10 0 0 0 0 1
pins=3
T 14900 16350 8 10 0 0 0 0 1
class=IO
T 14300 16800 8 10 0 1 0 0 1
refdes=J?
T 14900 16150 8 10 0 0 0 0 1
device=HEADER3
]
{
T 14900 16150 5 10 0 0 0 0 1
device=HEADER3
T 14300 16800 5 10 1 1 0 0 1
refdes=JP3
T 13900 15500 5 10 0 0 0 0 1
footprint=JUMPER3
}
C 18100 8600 1 0 1 EMBEDDEDoutput-1.sym
[
L 17400 8600 17900 8600 3 0 0 0 -1 -1
L 17300 8700 17400 8600 3 0 0 0 -1 -1
L 17400 8800 17300 8700 3 0 0 0 -1 -1
L 17900 8800 17400 8800 3 0 0 0 -1 -1
L 17900 8800 17900 8600 3 0 0 0 -1 -1
P 18100 8700 17900 8700 1 0 0
{
T 17850 8650 5 6 0 0 0 6 1
pinseq=1
T 17850 8650 5 6 0 1 0 6 1
pinnumber=1
}
T 18000 8900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 18000 8900 5 10 0 0 0 6 1
device=OUTPUT
T 17200 8600 5 10 1 1 0 6 1
value=P9-29
T 18100 8600 5 10 0 1 180 6 1
net=TO_P9_29:1
}
N 18100 8700 18400 8700 4
C 13300 16000 1 0 1 EMBEDDEDoutput-1.sym
[
L 12600 16000 13100 16000 3 0 0 0 -1 -1
L 12500 16100 12600 16000 3 0 0 0 -1 -1
L 12600 16200 12500 16100 3 0 0 0 -1 -1
L 13100 16200 12600 16200 3 0 0 0 -1 -1
L 13100 16200 13100 16000 3 0 0 0 -1 -1
P 13300 16100 13100 16100 1 0 0
{
T 13050 16050 5 6 0 0 0 6 1
pinseq=1
T 13050 16050 5 6 0 1 0 6 1
pinnumber=1
}
T 13200 16300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 13200 16300 5 10 0 0 0 6 1
device=OUTPUT
T 12400 16000 5 10 1 1 0 6 1
value=P9-29
T 13300 16000 5 10 0 1 180 6 1
net=TO_P9_29:1
}
C 18100 9400 1 0 1 EMBEDDEDoutput-1.sym
[
L 17400 9400 17900 9400 3 0 0 0 -1 -1
L 17300 9500 17400 9400 3 0 0 0 -1 -1
L 17400 9600 17300 9500 3 0 0 0 -1 -1
L 17900 9600 17400 9600 3 0 0 0 -1 -1
L 17900 9600 17900 9400 3 0 0 0 -1 -1
P 18100 9500 17900 9500 1 0 0
{
T 17850 9450 5 6 0 0 0 6 1
pinseq=1
T 17850 9450 5 6 0 1 0 6 1
pinnumber=1
}
T 18000 9700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 18000 9700 5 10 0 0 0 6 1
device=OUTPUT
T 18100 9400 5 10 0 1 180 6 1
net=GPIO_PWM0:1
T 17200 9400 5 10 1 1 0 6 1
value=GPIO_PWM0
}
C 13300 15600 1 0 1 EMBEDDEDoutput-1.sym
[
L 12600 15600 13100 15600 3 0 0 0 -1 -1
L 12500 15700 12600 15600 3 0 0 0 -1 -1
L 12600 15800 12500 15700 3 0 0 0 -1 -1
L 13100 15800 12600 15800 3 0 0 0 -1 -1
L 13100 15800 13100 15600 3 0 0 0 -1 -1
P 13300 15700 13100 15700 1 0 0
{
T 13050 15650 5 6 0 0 0 6 1
pinseq=1
T 13050 15650 5 6 0 1 0 6 1
pinnumber=1
}
T 13200 15900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 13200 15900 5 10 0 0 0 6 1
device=OUTPUT
T 13300 15600 5 10 0 1 180 6 1
net=GPIO_PWM1:1
T 12400 15600 5 10 1 1 0 6 1
value=GPIO_PWM1
}
N 13300 16100 13900 16100 4
N 13900 15700 13300 15700 4
C 17400 13900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 17450 14100 17750 14100 3 0 0 0 -1 -1
P 17600 13900 17600 14100 1 0 0
{
T 17650 13950 5 6 0 1 0 0 1
pintype=pwr
T 17650 13950 5 6 0 1 0 0 1
pinlabel=1
T 17650 13950 5 6 0 0 0 0 1
pinseq=1
T 17650 13950 5 6 0 1 0 0 1
pinnumber=1
}
T 17700 13900 8 8 0 0 0 0 1
net=+3.3V:1
T 17475 14150 9 8 1 0 0 0 1
+3.3V
]
C 20300 13900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 20350 14100 20650 14100 3 0 0 0 -1 -1
P 20500 13900 20500 14100 1 0 0
{
T 20550 13950 5 6 0 1 0 0 1
pintype=pwr
T 20550 13950 5 6 0 1 0 0 1
pinlabel=1
T 20550 13950 5 6 0 0 0 0 1
pinseq=1
T 20550 13950 5 6 0 1 0 0 1
pinnumber=1
}
T 20600 13900 8 8 0 0 0 0 1
net=+3.3V:1
T 20375 14150 9 8 1 0 0 0 1
+3.3V
]
N 19800 13900 20500 13900 4
N 17600 13900 18400 13900 4
C 3100 11400 1 0 1 EMBEDDEDoutput-1.sym
[
L 2400 11400 2900 11400 3 0 0 0 -1 -1
L 2300 11500 2400 11400 3 0 0 0 -1 -1
L 2400 11600 2300 11500 3 0 0 0 -1 -1
L 2900 11600 2400 11600 3 0 0 0 -1 -1
L 2900 11600 2900 11400 3 0 0 0 -1 -1
P 3100 11500 2900 11500 1 0 0
{
T 2850 11450 5 6 0 0 0 6 1
pinseq=1
T 2850 11450 5 6 0 1 0 6 1
pinnumber=1
}
T 3000 11700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3000 11700 5 10 0 0 0 6 1
device=OUTPUT
T 3100 11400 5 10 0 1 180 6 1
net=GPIO_5_0:1
T 2200 11400 5 10 1 1 0 6 1
value=GPIO_5_0
}
C 5000 11400 1 0 0 EMBEDDEDoutput-1.sym
[
L 5700 11400 5200 11400 3 0 0 0 -1 -1
L 5800 11500 5700 11400 3 0 0 0 -1 -1
L 5700 11600 5800 11500 3 0 0 0 -1 -1
L 5200 11600 5700 11600 3 0 0 0 -1 -1
L 5200 11600 5200 11400 3 0 0 0 -1 -1
P 5000 11500 5200 11500 1 0 0
{
T 5250 11450 5 6 0 0 0 0 1
pinseq=1
T 5250 11450 5 6 0 1 0 0 1
pinnumber=1
}
T 5100 11700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 5100 11700 5 10 0 0 0 0 1
device=OUTPUT
T 5000 11400 5 10 0 1 180 0 1
net=GPIO_5_1:1
T 5900 11400 5 10 1 1 0 0 1
value=GPIO_5_1
}
C 3100 11000 1 0 1 EMBEDDEDoutput-1.sym
[
L 2400 11000 2900 11000 3 0 0 0 -1 -1
L 2300 11100 2400 11000 3 0 0 0 -1 -1
L 2400 11200 2300 11100 3 0 0 0 -1 -1
L 2900 11200 2400 11200 3 0 0 0 -1 -1
L 2900 11200 2900 11000 3 0 0 0 -1 -1
P 3100 11100 2900 11100 1 0 0
{
T 2850 11050 5 6 0 0 0 6 1
pinseq=1
T 2850 11050 5 6 0 1 0 6 1
pinnumber=1
}
T 3000 11300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3000 11300 5 10 0 0 0 6 1
device=OUTPUT
T 3100 11000 5 10 0 1 180 6 1
net=GPIO_5_4:1
T 2200 11000 5 10 1 1 0 6 1
value=GPIO_5_4
}
C 5000 11000 1 0 0 EMBEDDEDoutput-1.sym
[
L 5700 11000 5200 11000 3 0 0 0 -1 -1
L 5800 11100 5700 11000 3 0 0 0 -1 -1
L 5700 11200 5800 11100 3 0 0 0 -1 -1
L 5200 11200 5700 11200 3 0 0 0 -1 -1
L 5200 11200 5200 11000 3 0 0 0 -1 -1
P 5000 11100 5200 11100 1 0 0
{
T 5250 11050 5 6 0 0 0 0 1
pinseq=1
T 5250 11050 5 6 0 1 0 0 1
pinnumber=1
}
T 5100 11300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 5100 11300 5 10 0 0 0 0 1
device=OUTPUT
T 5000 11000 5 10 0 1 180 0 1
net=GPIO_UART1_CTS:1
T 5900 11000 5 10 1 1 0 0 1
value=GPIO_UART1_CTS
}
C 9000 16000 1 0 1 EMBEDDEDoutput-1.sym
[
L 8300 16000 8800 16000 3 0 0 0 -1 -1
L 8200 16100 8300 16000 3 0 0 0 -1 -1
L 8300 16200 8200 16100 3 0 0 0 -1 -1
L 8800 16200 8300 16200 3 0 0 0 -1 -1
L 8800 16200 8800 16000 3 0 0 0 -1 -1
P 9000 16100 8800 16100 1 0 0
{
T 8750 16050 5 6 0 0 0 6 1
pinseq=1
T 8750 16050 5 6 0 1 0 6 1
pinnumber=1
}
T 8900 16300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 8900 16300 5 10 0 0 0 6 1
device=OUTPUT
T 9000 16000 5 10 0 1 180 6 1
net=GPIO_UART1_RTS:1
T 8100 16000 5 10 1 1 0 6 1
value=GPIO_UART1_RTS
}
C 9500 15500 1 0 0 EMBEDDEDheader3-1.sym
[
L 9800 15900 10200 15900 3 0 0 0 -1 -1
L 9800 16300 10200 16300 3 0 0 0 -1 -1
L 9800 15500 10200 15500 3 0 0 0 -1 -1
B 9800 15500 400 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 9500 15700 9800 15700 1 0 0
{
T 9600 15750 5 8 0 1 0 0 1
pintype=pas
T 9600 15750 5 8 0 1 0 0 1
pinlabel=3
T 9600 15750 5 8 0 0 0 0 1
pinseq=3
T 9600 15750 5 8 1 1 0 0 1
pinnumber=3
}
P 9500 16100 9800 16100 1 0 0
{
T 9600 16150 5 8 0 1 0 0 1
pintype=pas
T 9600 16150 5 8 0 1 0 0 1
pinlabel=2
T 9600 16150 5 8 0 0 0 0 1
pinseq=2
T 9600 16150 5 8 1 1 0 0 1
pinnumber=2
}
P 9500 16500 9800 16500 1 0 0
{
T 9600 16550 5 8 0 1 0 0 1
pintype=pas
T 9600 16550 5 8 0 1 0 0 1
pinlabel=1
T 9600 16550 5 8 0 0 0 0 1
pinseq=1
T 9600 16550 5 8 1 1 0 0 1
pinnumber=1
}
T 10500 16550 8 10 0 0 0 0 1
pins=3
T 10500 16350 8 10 0 0 0 0 1
class=IO
T 9900 16800 8 10 0 1 0 0 1
refdes=J?
T 10500 16150 8 10 0 0 0 0 1
device=HEADER3
]
{
T 10500 16150 5 10 0 0 0 0 1
device=HEADER3
T 9900 16800 5 10 1 1 0 0 1
refdes=JP4
T 9500 15500 5 10 0 0 0 0 1
footprint=JUMPER3
}
C 9000 15600 1 0 1 EMBEDDEDoutput-1.sym
[
L 8300 15600 8800 15600 3 0 0 0 -1 -1
L 8200 15700 8300 15600 3 0 0 0 -1 -1
L 8300 15800 8200 15700 3 0 0 0 -1 -1
L 8800 15800 8300 15800 3 0 0 0 -1 -1
L 8800 15800 8800 15600 3 0 0 0 -1 -1
P 9000 15700 8800 15700 1 0 0
{
T 8750 15650 5 6 0 0 0 6 1
pinseq=1
T 8750 15650 5 6 0 1 0 6 1
pinnumber=1
}
T 8900 15900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 8900 15900 5 10 0 0 0 6 1
device=OUTPUT
T 9000 15600 5 10 0 1 180 6 1
net=TO_P9_42:1
T 8100 15600 5 10 1 1 0 6 1
value=P9-42
}
C 9000 16400 1 0 1 EMBEDDEDoutput-1.sym
[
L 8300 16400 8800 16400 3 0 0 0 -1 -1
L 8200 16500 8300 16400 3 0 0 0 -1 -1
L 8300 16600 8200 16500 3 0 0 0 -1 -1
L 8800 16600 8300 16600 3 0 0 0 -1 -1
L 8800 16600 8800 16400 3 0 0 0 -1 -1
P 9000 16500 8800 16500 1 0 0
{
T 8750 16450 5 6 0 0 0 6 1
pinseq=1
T 8750 16450 5 6 0 1 0 6 1
pinnumber=1
}
T 8900 16700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 8900 16700 5 10 0 0 0 6 1
device=OUTPUT
T 8100 16400 5 10 1 1 0 6 1
value=P9-41
T 9000 16400 5 10 0 1 180 6 1
net=TO_P9_41:1
}
C 18100 6200 1 0 1 EMBEDDEDoutput-1.sym
[
L 17400 6200 17900 6200 3 0 0 0 -1 -1
L 17300 6300 17400 6200 3 0 0 0 -1 -1
L 17400 6400 17300 6300 3 0 0 0 -1 -1
L 17900 6400 17400 6400 3 0 0 0 -1 -1
L 17900 6400 17900 6200 3 0 0 0 -1 -1
P 18100 6300 17900 6300 1 0 0
{
T 17850 6250 5 6 0 0 0 6 1
pinseq=1
T 17850 6250 5 6 0 1 0 6 1
pinnumber=1
}
T 18000 6500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 18000 6500 5 10 0 0 0 6 1
device=OUTPUT
T 17200 6200 5 10 1 1 0 6 1
value=P9-41
T 18100 6200 5 10 0 1 180 6 1
net=TO_P9_41:1
}
C 20100 6200 1 0 0 EMBEDDEDoutput-1.sym
[
L 20800 6200 20300 6200 3 0 0 0 -1 -1
L 20900 6300 20800 6200 3 0 0 0 -1 -1
L 20800 6400 20900 6300 3 0 0 0 -1 -1
L 20300 6400 20800 6400 3 0 0 0 -1 -1
L 20300 6400 20300 6200 3 0 0 0 -1 -1
P 20100 6300 20300 6300 1 0 0
{
T 20350 6250 5 6 0 0 0 0 1
pinseq=1
T 20350 6250 5 6 0 1 0 0 1
pinnumber=1
}
T 20200 6500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20200 6500 5 10 0 0 0 0 1
device=OUTPUT
T 20100 6200 5 10 0 1 180 0 1
net=TO_P9_42:1
T 21000 6200 5 10 1 1 0 0 1
value=P9-42
}
N 9000 16100 9500 16100 4
N 9500 15700 9000 15700 4
N 9000 16500 9500 16500 4
N 18100 6300 18400 6300 4
N 19800 6300 20100 6300 4
N 3100 11500 3400 11500 4
N 3100 11100 3400 11100 4
N 4800 11500 5000 11500 4
N 4800 11100 5000 11100 4
C 9000 14000 1 0 1 EMBEDDEDoutput-1.sym
[
T 8900 14300 5 10 0 0 0 6 1
device=OUTPUT
L 8300 14000 8800 14000 3 0 0 0 -1 -1
L 8200 14100 8300 14000 3 0 0 0 -1 -1
L 8300 14200 8200 14100 3 0 0 0 -1 -1
L 8800 14200 8300 14200 3 0 0 0 -1 -1
L 8800 14200 8800 14000 3 0 0 0 -1 -1
P 9000 14100 8800 14100 1 0 0
{
T 8750 14050 5 6 0 0 0 6 1
pinseq=1
T 8750 14050 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 8900 14300 5 10 0 0 0 6 1
device=OUTPUT
T 9000 14000 5 10 0 1 180 6 1
net=GPIO_SPI_MISO:1
T 8100 14000 5 10 1 1 0 6 1
value=GPIO_SPI_MISO
}
C 9500 2700 1 0 0 EMBEDDEDmount_hole.sym
[
V 10399 3199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 10399 3199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 9500 3200 10100 3200 1 0 0
{
T 9500 3200 5 10 0 0 0 0 1
pintype=unknown
T 10155 3195 5 10 0 1 0 0 1
pinlabel=unknown
T 10005 3245 5 10 0 1 0 6 1
pinnumber=1
T 9500 3200 5 10 0 0 0 0 1
pinseq=1
T 9900 3500 5 10 0 1 0 0 1
device=mount_hole
}
T 10295 2699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 10295 2699 5 10 1 1 0 0 1
refdes=MH6
T 9500 2700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 12200 2700 1 0 0 EMBEDDEDmount_hole.sym
[
V 13099 3199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 13099 3199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 12200 3200 12800 3200 1 0 0
{
T 12200 3200 5 10 0 0 0 0 1
pintype=unknown
T 12855 3195 5 10 0 1 0 0 1
pinlabel=unknown
T 12705 3245 5 10 0 1 0 6 1
pinnumber=1
T 12200 3200 5 10 0 0 0 0 1
pinseq=1
T 12600 3500 5 10 0 1 0 0 1
device=mount_hole
}
T 12995 2699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 12995 2699 5 10 1 1 0 0 1
refdes=MH8
T 12200 2700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 8200 2700 1 0 0 EMBEDDEDmount_hole.sym
[
V 9099 3199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 9099 3199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 8200 3200 8800 3200 1 0 0
{
T 8200 3200 5 10 0 0 0 0 1
pintype=unknown
T 8855 3195 5 10 0 1 0 0 1
pinlabel=unknown
T 8705 3245 5 10 0 1 0 6 1
pinnumber=1
T 8200 3200 5 10 0 0 0 0 1
pinseq=1
T 8600 3500 5 10 0 1 0 0 1
device=mount_hole
}
T 8995 2699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 8995 2699 5 10 1 1 0 0 1
refdes=MH5
T 8200 2700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 10900 2700 1 0 0 EMBEDDEDmount_hole.sym
[
V 11799 3199 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 11799 3199 5 10 0 1 0 0 1
footprint=mount_hole
}
P 10900 3200 11500 3200 1 0 0
{
T 10900 3200 5 10 0 0 0 0 1
pintype=unknown
T 11555 3195 5 10 0 1 0 0 1
pinlabel=unknown
T 11405 3245 5 10 0 1 0 6 1
pinnumber=1
T 10900 3200 5 10 0 0 0 0 1
pinseq=1
T 11300 3500 5 10 0 1 0 0 1
device=mount_hole
}
T 11695 2699 8 10 0 1 0 0 1
refdes=MH?
]
{
T 11695 2699 5 10 1 1 0 0 1
refdes=MH7
T 10900 2700 5 10 0 0 0 0 1
footprint=mount_hole_125
}
N 18100 13100 18400 13100 4
N 18400 13500 18100 13500 4
N 20100 13100 20100 13500 4
N 20100 13500 19800 13500 4
