verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ipshared/ec67/hdl" --include "../../../../Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ipshared/a317/hdl" --include "../../../../Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ipshared/3242" \
"../../../bd/Kria_BD/ip/Kria_BD_zynq_ultra_ps_e_0_0/sim/Kria_BD_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/Kria_BD/ip/Kria_BD_clk_wiz_0_1/Kria_BD_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/Kria_BD/ip/Kria_BD_clk_wiz_0_1/Kria_BD_clk_wiz_0_1.v" \
"../../../bd/Kria_BD/ip/Kria_BD_xbar_0/sim/Kria_BD_xbar_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_0_0/sim/Kria_BD_motor_controller_0_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_10_0/sim/Kria_BD_motor_controller_10_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_11_0/sim/Kria_BD_motor_controller_11_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_12_0/sim/Kria_BD_motor_controller_12_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_13_0/sim/Kria_BD_motor_controller_13_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_1_0/sim/Kria_BD_motor_controller_1_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_2_0/sim/Kria_BD_motor_controller_2_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_3_0/sim/Kria_BD_motor_controller_3_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_4_0/sim/Kria_BD_motor_controller_4_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_5_0/sim/Kria_BD_motor_controller_5_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_6_0/sim/Kria_BD_motor_controller_6_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_7_0/sim/Kria_BD_motor_controller_7_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_8_0/sim/Kria_BD_motor_controller_8_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_motor_controller_9_0/sim/Kria_BD_motor_controller_9_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_watchdog_0_0/sim/Kria_BD_watchdog_0_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_xlconstant_0_0/sim/Kria_BD_xlconstant_0_0.v" \
"../../../bd/Kria_BD/sim/Kria_BD.v" \
"../../../bd/Kria_BD/ip/Kria_BD_tier2_xbar_0_0/sim/Kria_BD_tier2_xbar_0_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_tier2_xbar_1_0/sim/Kria_BD_tier2_xbar_1_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_tier2_xbar_2_0/sim/Kria_BD_tier2_xbar_2_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_auto_pc_0/sim/Kria_BD_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
