{"sha": "bf3ad1397654a3469e8481066d4d7a6b3ac2286e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YmYzYWQxMzk3NjU0YTM0NjllODQ4MTA2NmQ0ZDdhNmIzYWMyMjg2ZQ==", "commit": {"author": {"name": "Nick Clifton", "email": "nickc@cygnus.com", "date": "1998-06-18T11:44:52Z"}, "committer": {"name": "Nick Clifton", "email": "nickc@gcc.gnu.org", "date": "1998-06-18T11:44:52Z"}, "message": "Imported fixes for testsuite failures from psion branch.\n\nFrom-SVN: r20560", "tree": {"sha": "ad06d18ca37ee1038b2c2ce9f4ca26eb52b88240", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ad06d18ca37ee1038b2c2ce9f4ca26eb52b88240"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/bf3ad1397654a3469e8481066d4d7a6b3ac2286e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bf3ad1397654a3469e8481066d4d7a6b3ac2286e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bf3ad1397654a3469e8481066d4d7a6b3ac2286e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bf3ad1397654a3469e8481066d4d7a6b3ac2286e/comments", "author": null, "committer": null, "parents": [{"sha": "f9df0a1d520372d709a60b9cc2f8890e38df6e35", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f9df0a1d520372d709a60b9cc2f8890e38df6e35", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f9df0a1d520372d709a60b9cc2f8890e38df6e35"}], "stats": {"total": 21, "additions": 17, "deletions": 4}, "files": [{"sha": "a170d27ac49d4becc6512a3e30289ad3d92bf683", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bf3ad1397654a3469e8481066d4d7a6b3ac2286e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bf3ad1397654a3469e8481066d4d7a6b3ac2286e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=bf3ad1397654a3469e8481066d4d7a6b3ac2286e", "patch": "@@ -1,3 +1,9 @@\n+Thu Jun 18 11:43:54 1998  Nick Clifton  <nickc@cygnus.com>\n+\n+\t* config/arm/thumb.h (GO_IF_LEGITIMATE_ADDRESS): Disallow REG+REG \n+\taddressing when one register is the frame pointer or stack\n+\tpointer.  Disallow REG+CONST addressing in HI mode.\n+\n Thu Jun 18 17:30:39 1998  J\"orn Rennecke <amylaar@cygnus.co.uk>\n \n \t* reload.c (find_reloads): Don't narrow scope of RELOAD_OTHER to"}, {"sha": "976fe7878306dec0a7e0d4d7936523c90543680f", "filename": "gcc/config/arm/thumb.h", "status": "modified", "additions": 10, "deletions": 3, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bf3ad1397654a3469e8481066d4d7a6b3ac2286e/gcc%2Fconfig%2Farm%2Fthumb.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bf3ad1397654a3469e8481066d4d7a6b3ac2286e/gcc%2Fconfig%2Farm%2Fthumb.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fthumb.h?ref=bf3ad1397654a3469e8481066d4d7a6b3ac2286e", "patch": "@@ -1,5 +1,5 @@\n /* Definitions of target machine for GNU compiler, for ARM/Thumb.\n-   Copyright (C) 19996, 1997, 1998 Free Software Foundation, Inc.\n+   Copyright (C) 1996, 1997, 1998 Free Software Foundation, Inc.\n    The basis of this contribution was generated by\n    \t\tRichard Earnshaw, Advanced RISC Machines Ltd\n \n@@ -900,15 +900,22 @@ int thumb_shiftable_const ();\n       if (GET_MODE_SIZE (MODE) <= 4\t\t\t\t\t\\\n \t  && GET_CODE (XEXP (X, 0)) == REG\t\t\t\t\\\n \t  && GET_CODE (XEXP (X, 1)) == REG\t\t\t\t\\\n-\t  && XEXP (X, 0) != frame_pointer_rtx\t\t\\\n-\t  && XEXP (X, 1) != frame_pointer_rtx\t\t\\\n+\t  && XEXP (X, 0) != frame_pointer_rtx\t\t\t\t\\\n+\t  && XEXP (X, 1) != frame_pointer_rtx\t\t\t\t\\\n+\t  /* CYGNUS LOCAL nickc */ \\\n+\t  && XEXP (X, 0) != virtual_stack_vars_rtx\t\t\t\\\n+\t  && XEXP (X, 1) != virtual_stack_vars_rtx\t\t\t\\\n+\t  /* END CYGNUS LOCAL */ \\\n \t  && REG_OK_FOR_INDEX_P (XEXP (X, 0))\t\t\t\t\\\n \t  && REG_OK_FOR_INDEX_P (XEXP (X, 1)))\t\t\t\t\\\n \tgoto WIN;\t\t\t\t\t\t\t\\\n       /* REG+const has 5-7 bit offset for non-SP registers.  */\t\t\\\n       else if (GET_CODE (XEXP (X, 0)) == REG\t\t\t\t\\\n \t       && (REG_OK_FOR_INDEX_P (XEXP (X, 0))\t\t\t\\\n \t\t   || XEXP (X, 0) == arg_pointer_rtx)\t\t\t\\\n+\t       /* CYGNUS LOCAL nickc */ \\\n+\t       && GET_MODE_SIZE (MODE) != 2\t\t\t\t\\\n+\t       /* END CYGNUS LOCAL */ \\\n \t       && GET_CODE (XEXP (X, 1)) == CONST_INT\t\t\t\\\n \t       && LEGITIMATE_OFFSET (MODE, INTVAL (XEXP (X, 1))))\t\\\n \tgoto WIN;\t\t\t\t\t\t\t\\"}, {"sha": "65b92cec3e930b7e363519a554589cd5c96c9703", "filename": "gcc/config/arm/thumb.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bf3ad1397654a3469e8481066d4d7a6b3ac2286e/gcc%2Fconfig%2Farm%2Fthumb.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bf3ad1397654a3469e8481066d4d7a6b3ac2286e/gcc%2Fconfig%2Farm%2Fthumb.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fthumb.md?ref=bf3ad1397654a3469e8481066d4d7a6b3ac2286e", "patch": "@@ -1,5 +1,5 @@\n ;; thumb.md\tMachine description for ARM/Thumb processors\n-;; Copyright (C) 19996, 1997, 1998 Free Software Foundation, Inc.\n+;; Copyright (C) 1996, 1997, 1998 Free Software Foundation, Inc.\n ;; The basis of this contribution was generated by\n ;;\t\tRichard Earnshaw, Advanced RISC Machines Ltd\n "}]}