<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_R_U_e4aa89a9</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_R_U_e4aa89a9'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_R_U_e4aa89a9')">rsnoc_z_H_R_G_G2_R_U_e4aa89a9</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.16</td>
<td class="s6 cl rt"><a href="mod1150.html#Line" > 60.80</a></td>
<td class="s4 cl rt"><a href="mod1150.html#Cond" > 41.67</a></td>
<td class="s0 cl rt"><a href="mod1150.html#Toggle" >  0.15</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1150.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1150.html#inst_tag_357055"  onclick="showContent('inst_tag_357055')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ir</a></td>
<td class="s3 cl rt"> 38.16</td>
<td class="s6 cl rt"><a href="mod1150.html#Line" > 60.80</a></td>
<td class="s4 cl rt"><a href="mod1150.html#Cond" > 41.67</a></td>
<td class="s0 cl rt"><a href="mod1150.html#Toggle" >  0.15</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1150.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_R_U_e4aa89a9'>
<hr>
<a name="inst_tag_357055"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_357055" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ir</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.16</td>
<td class="s6 cl rt"><a href="mod1150.html#Line" > 60.80</a></td>
<td class="s4 cl rt"><a href="mod1150.html#Cond" > 41.67</a></td>
<td class="s0 cl rt"><a href="mod1150.html#Toggle" >  0.15</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1150.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.17</td>
<td class="s6 cl rt"> 60.80</td>
<td class="s4 cl rt"> 41.67</td>
<td class="s0 cl rt">  0.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 26.71</td>
<td class="s5 cl rt"> 58.75</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.74</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.35</td>
<td class="wht cl rt"></td>
<td><a href="mod666.html#inst_tag_215936" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254300" id="tag_urg_inst_254300">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254302" id="tag_urg_inst_254302">ud25</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254301" id="tag_urg_inst_254301">ud60</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159567" id="tag_urg_inst_159567">ud87</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod12.html#inst_tag_229" id="tag_urg_inst_229">un92cfaf8f</a></td>
<td class="s0 cl rt">  1.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod470.html#inst_tag_159700" id="tag_urg_inst_159700">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_R_U_e4aa89a9'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1150.html" >rsnoc_z_H_R_G_G2_R_U_e4aa89a9</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>125</td><td>76</td><td>60.80</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47867</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47872</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47879</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47885</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>47891</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47901</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>47913</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48097</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48102</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48107</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48112</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48117</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48122</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48127</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48132</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>48137</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48162</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48167</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48172</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48177</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48182</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48187</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48192</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>48197</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>48202</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>48235</td><td>7</td><td>3</td><td>42.86</td></tr>
</table>
<pre class="code"><br clear=all>
47866                   	assign Ord_KeyMatchId =
47867      1/1          		{
47868      1/1          		OrdKeyMatchId_7
47869      1/1          		,
47870      <font color = "red">0/1     ==>  		OrdKeyMatchId_6</font>
                        MISSING_ELSE
47871                   		,
47872      1/1          		OrdKeyMatchId_5
47873      1/1          		,
47874      1/1          		OrdKeyMatchId_4
47875      <font color = "red">0/1     ==>  		,</font>
                        MISSING_ELSE
47876                   		OrdKeyMatchId_3
47877                   		,
47878                   		OrdKeyMatchId_2
47879      1/1          		,
47880      1/1          		OrdKeyMatchId_1
47881      1/1          		,
47882      <font color = "red">0/1     ==>  		OrdKeyMatchId_0</font>
                        MISSING_ELSE
47883                   		};
47884                   	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
47885      1/1          	assign CxtOpen = ~ First;
47886      1/1          	assign Go_Ord =
47887      1/1          				GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre
47888      <font color = "red">0/1     ==>  			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId &amp; ~ Ord_ValMatchId ) ) &amp; ( ~ RxPre | Rdy_Ord ) : Rdy_Ord</font>
                        MISSING_ELSE
47889                   				)
47890                   		|	CxtOpen &amp; CxtEmpty;
47891      1/1          	assign RxAbort = RxPre &amp; ~ GenRx_Req_Lock;
47892      <font color = "red">0/1     ==>  	assign GoPkt = Go_BufAlloc &amp; Go_CxtAlloc &amp; Go_Ord | RxAbort;</font>
47893      <font color = "red">0/1     ==>  	assign GenTx_Req_Vld = GenRx_Req_Vld &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );</font>
47894      <font color = "red">0/1     ==>  	assign NextTx = GenTx_Req_Vld &amp; GenTx_Req_Rdy;</font>
47895      <font color = "red">0/1     ==>  	assign CmdTx_CxtId = First ? Cxt_Id : Cxt_IdR;</font>
47896      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue128( .I( CxtId ) , .O( u_1674 ) );
47897                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47898                   		if ( ! Sys_Clk_RstN )
47899                   			Cxt_IdR &lt;= #1.0 ( 3'b0 );
47900                   		else if ( Vld_CxtAlloc )
47901      1/1          			Cxt_IdR &lt;= #1.0 ( u_1674 );
47902      1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );
47903      1/1          	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
47904      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue760( .I( Ord_KeyMatchId ) , .O( u_e936 ) );</font>
                        MISSING_ELSE
47905                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47906                   		if ( ! Sys_Clk_RstN )
47907                   			Ret_OrdId &lt;= #1.0 ( 4'b0 );
47908                   		else if ( Vld_CxtAlloc )
47909                   			Ret_OrdId &lt;= #1.0 ( Cxt_OrdPtr );
47910                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud260( .I( Ret_OrdId ) , .O( u_6521 ) );
47911                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47912                   		if ( ! Sys_Clk_RstN )
47913      1/1          			u_1a73 &lt;= #1.0 ( 5'b0 );
47914      1/1          		else if ( OrdValEn [7] )
47915      <font color = "red">0/1     ==>  			u_1a73 &lt;= #1.0 ( Ord_Val );</font>
47916      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
47917      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
47918      <font color = "red">0/1     ==>  			u_3aa8 &lt;= #1.0 ( 5'b0 );</font>
47919                   		else if ( OrdValEn [6] )
47920                   			u_3aa8 &lt;= #1.0 ( Ord_Val );
47921                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47922                   		if ( ! Sys_Clk_RstN )
47923                   			u_fc39 &lt;= #1.0 ( 5'b0 );
47924                   		else if ( OrdValEn [5] )
47925                   			u_fc39 &lt;= #1.0 ( Ord_Val );
47926                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47927                   		if ( ! Sys_Clk_RstN )
47928                   			u_41b9 &lt;= #1.0 ( 5'b0 );
47929                   		else if ( OrdValEn [4] )
47930                   			u_41b9 &lt;= #1.0 ( Ord_Val );
47931                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47932                   		if ( ! Sys_Clk_RstN )
47933                   			u_1cc5 &lt;= #1.0 ( 5'b0 );
47934                   		else if ( OrdValEn [3] )
47935                   			u_1cc5 &lt;= #1.0 ( Ord_Val );
47936                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47937                   		if ( ! Sys_Clk_RstN )
47938                   			u_93a9 &lt;= #1.0 ( 5'b0 );
47939                   		else if ( OrdValEn [2] )
47940                   			u_93a9 &lt;= #1.0 ( Ord_Val );
47941                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47942                   		if ( ! Sys_Clk_RstN )
47943                   			u_6553 &lt;= #1.0 ( 5'b0 );
47944                   		else if ( OrdValEn [1] )
47945                   			u_6553 &lt;= #1.0 ( Ord_Val );
47946                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47947                   		if ( ! Sys_Clk_RstN )
47948                   			u_4d47 &lt;= #1.0 ( 5'b0 );
47949                   		else if ( OrdValEn [0] )
47950                   			u_4d47 &lt;= #1.0 ( Ord_Val );
47951                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47952                   		if ( ! Sys_Clk_RstN )
47953                   			u_ac19 &lt;= #1.0 ( 1'b0 );
47954                   		else if ( u_244 )
47955                   			u_ac19 &lt;= #1.0 ( u_bb2b );
47956                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47957                   		if ( ! Sys_Clk_RstN )
47958                   			u_14a &lt;= #1.0 ( 1'b0 );
47959                   		else if ( GenTx_Req_Vld )
47960                   			u_14a &lt;= #1.0 ( GenTx_Req_Rdy );
47961                   	rsnoc_z_T_C_S_C_L_R_E_z_8 ue218( .I( New_OrdIdDec ) , .O( New_OrdId ) );
47962                   	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud257( .I( New_OrdId ) , .O( u_af3f ) );
47963                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47964                   		if ( ! Sys_Clk_RstN )
47965                   			u_2ce7 &lt;= #1.0 ( 5'b0 );
47966                   		else if ( OrdKeyEn [7] )
47967                   			u_2ce7 &lt;= #1.0 ( Ord_Key );
47968                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47969                   		if ( ! Sys_Clk_RstN )
47970                   			u_4d1c &lt;= #1.0 ( 5'b0 );
47971                   		else if ( OrdKeyEn [6] )
47972                   			u_4d1c &lt;= #1.0 ( Ord_Key );
47973                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47974                   		if ( ! Sys_Clk_RstN )
47975                   			u_e9c5 &lt;= #1.0 ( 5'b0 );
47976                   		else if ( OrdKeyEn [5] )
47977                   			u_e9c5 &lt;= #1.0 ( Ord_Key );
47978                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47979                   		if ( ! Sys_Clk_RstN )
47980                   			u_542d &lt;= #1.0 ( 5'b0 );
47981                   		else if ( OrdKeyEn [4] )
47982                   			u_542d &lt;= #1.0 ( Ord_Key );
47983                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47984                   		if ( ! Sys_Clk_RstN )
47985                   			u_5421 &lt;= #1.0 ( 5'b0 );
47986                   		else if ( OrdKeyEn [3] )
47987                   			u_5421 &lt;= #1.0 ( Ord_Key );
47988                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47989                   		if ( ! Sys_Clk_RstN )
47990                   			u_47de &lt;= #1.0 ( 5'b0 );
47991                   		else if ( OrdKeyEn [2] )
47992                   			u_47de &lt;= #1.0 ( Ord_Key );
47993                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47994                   		if ( ! Sys_Clk_RstN )
47995                   			u_6f58 &lt;= #1.0 ( 5'b0 );
47996                   		else if ( OrdKeyEn [1] )
47997                   			u_6f58 &lt;= #1.0 ( Ord_Key );
47998                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
47999                   		if ( ! Sys_Clk_RstN )
48000                   			u_db1e &lt;= #1.0 ( 5'b0 );
48001                   		else if ( OrdKeyEn [0] )
48002                   			u_db1e &lt;= #1.0 ( Ord_Key );
48003                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
48004                   		if ( ! Sys_Clk_RstN )
48005                   			First &lt;= #1.0 ( 1'b1 );
48006                   		else if ( CmdRx_Vld &amp; NextTx )
48007                   			First &lt;= #1.0 ( ~ CmdRx_Split );
48008                   	assign CmdTx_Err = CmdRx_Err;
48009                   	assign CmdTx_MatchId = CmdRx_MatchId;
48010                   	assign CmdTx_Split = CmdRx_Split;
48011                   	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
48012                   	assign CmdTx_StrmValid = CmdRx_StrmValid;
48013                   	assign CmdTx_Vld = CmdRx_Vld;
48014                   	assign u_2393 = GenRx_Req_Data;
48015                   	assign u_828c = u_2393 [63:32];
48016                   	assign upreStrm_Len1W = u_828c [7:0];
48017                   	assign Len1W = upreStrm_Len1W;
48018                   	assign upreStrm_AddrLsb = u_828c [18:12];
48019                   	assign Addr = upreStrm_AddrLsb;
48020                   	assign u_8ebf = Addr [6:3];
48021                   	assign u_b175 = GenRx_Req_Data [63:60];
48022                   	assign u_5190 = RxPre &amp; u_b175 == 4'b1101;
48023                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
48024                   		if ( ! Sys_Clk_RstN )
48025                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( 1'b0 );
48026                   		else if ( u_5190 &amp; CmdRx_Vld &amp; NextTx )
48027                   			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( CmdRx_StrmType ? u_8ebf [0] : Len1W [0] );
48028                   	assign Cxt_StrmRatio = u_a157 &amp; { 1 { ( GenRx_Req_Opc == 3'b000 ) }  };
48029                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
48030                   		if ( ! Sys_Clk_RstN )
48031                   			u_a157 &lt;= #1.0 ( 1'b0 );
48032                   		else if ( CmdRx_Vld &amp; NextTx )
48033                   			u_a157 &lt;= #1.0 ( CmdRx_StrmRatio &amp; { 1 { u_5190 }  } );
48034                   	assign Cxt_StrmType = u_1380 &amp; GenRx_Req_Opc == 3'b000;
48035                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
48036                   		if ( ! Sys_Clk_RstN )
48037                   			u_1380 &lt;= #1.0 ( 1'b0 );
48038                   		else if ( CmdRx_Vld &amp; NextTx )
48039                   			u_1380 &lt;= #1.0 ( CmdRx_StrmType &amp; u_5190 );
48040                   	assign Cxt_Update_BufId = RaBRequired &amp; ~ First;
48041                   	assign Cxt_Update_PktCnt1 = CmdRx_Vld &amp; ~ First &amp; NextTx &amp; ~ RxPre;
48042                   	assign Cxt_Used = CxtUsed;
48043                   	assign Cxt_Write = Vld_CxtAlloc;
48044                   	assign u_6cc7 = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; First &amp; ~ Rdy_CxtAlloc;
48045                   	assign u_3f3e =
48046                   							( GenRx_Req_Opc == 3'b000 | GenRx_Req_Opc == 3'b001 | GenRx_Req_Opc == 3'b010 ) &amp; ( Aper_SubWordInterleave )
48047                   					&amp;	( First | Ret_BufId == 4'b1111 )
48048                   				&amp;
48049                   				CmdRx_Vld
48050                   			&amp;
48051                   			GenRx_Req_Vld
48052                   		&amp;	~ Rdy_BufAlloc;
48053                   	assign u_6f5a =
48054                   							CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxPre &amp; First &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ Ord_KeyMatch &amp; ~ Rdy_Ord;
48055                   	assign Stall_Ordering_On = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; ~ Go_Ord;
48056                   	always @(
48057                   			Stall_Ordering_On  or u_3f3e  or u_6cc7  or u_6f5a
48058                   	) begin
48059                   		if ( u_6cc7 )
48060                   			DbgStall = 3'b001 ;
48061                   		else if ( u_3f3e )
48062                   			DbgStall = 3'b010 ;
48063                   		else if ( u_6f5a )
48064                   			DbgStall = 3'b011 ;
48065                   		else if ( Stall_Ordering_On )
48066                   			DbgStall = 3'b100 ;
48067                   		else	DbgStall = 3'b000 ;
48068                   	end
48069                   	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );
48070                   	assign GenTx_Req_Addr = GenRx_Req_Addr &amp; IdInfo_AddrMask;
48071                   	assign GenTx_Req_Be = GenRx_Req_Be;
48072                   	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
48073                   	assign GenTx_Req_Data = GenRx_Req_Data;
48074                   	assign GenTx_Req_Last = GenRx_Req_Last;
48075                   	assign GenTx_Req_Len1 = GenRx_Req_Len1;
48076                   	assign GenTx_Req_Lock = GenRx_Req_Lock;
48077                   	assign GenTx_Req_Opc = GenRx_Req_Opc;
48078                   	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
48079                   	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
48080                   	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
48081                   	assign GenTx_Req_User = GenRx_Req_User;
48082                   	assign IdInfo_Id = CmdRx_MatchId &amp; ~ { 5 { ( CmdRx_MatchId == 5'b11111 ) }  };
48083                   	assign Shortage =
48084                   					(		~ Go_CxtAlloc
48085                   						|	~ Go_BufAlloc
48086                   						|			~ Ord_KeyMatch &amp; ~ Rdy_Ord &amp; ~ ( GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre )
48087                   					)
48088                   				&amp;
48089                   				CmdRx_Vld
48090                   			&amp;
48091                   			GenRx_Req_Vld
48092                   		&amp;	~ RxAbort;
48093                   	assign u_21c = Ord_KeyMatchId [0];
48094                   	assign u_7c54 = Ord_KeyMatchId [1];
48095                   	assign u_d817 = Ord_KeyMatchId [2];
48096                   	assign u_17dd = Ord_KeyMatchId [3];
48097      1/1          	assign u_48c1 = Ord_KeyMatchId [4];
48098      1/1          	assign u_e4e1 = Ord_KeyMatchId [5];
48099      1/1          	assign u_90e4 = Ord_KeyMatchId [6];
48100      <font color = "red">0/1     ==>  	assign u_c082 = Ord_KeyMatchId [7];</font>
                        MISSING_ELSE
48101                   	assign Stall_Ordering_Id = u_6cd9;
48102      1/1          	always @(
48103      1/1          			OrdCam_0_Val
48104      1/1          			 or
48105      <font color = "red">0/1     ==>  			OrdCam_1_Val</font>
                        MISSING_ELSE
48106                   			 or
48107      1/1          			OrdCam_2_Val
48108      1/1          			 or
48109      1/1          			OrdCam_3_Val
48110      <font color = "red">0/1     ==>  			 or</font>
                        MISSING_ELSE
48111                   			OrdCam_4_Val
48112      1/1          			 or
48113      1/1          			OrdCam_5_Val
48114      1/1          			 or
48115      <font color = "red">0/1     ==>  			OrdCam_6_Val</font>
                        MISSING_ELSE
48116                   			 or
48117      1/1          			OrdCam_7_Val
48118      1/1          			 or
48119      1/1          			u_17dd
48120      <font color = "red">0/1     ==>  			 or</font>
                        MISSING_ELSE
48121                   			u_21c
48122      1/1          			 or
48123      1/1          			u_48c1
48124      1/1          			 or
48125      <font color = "red">0/1     ==>  			u_7c54</font>
                        MISSING_ELSE
48126                   			 or
48127      1/1          			u_90e4
48128      1/1          			 or
48129      1/1          			u_c082
48130      <font color = "red">0/1     ==>  			 or</font>
                        MISSING_ELSE
48131                   			u_d817
48132      1/1          			 or
48133      1/1          			u_e4e1
48134      1/1          	) begin
48135      <font color = "red">0/1     ==>  		if ( u_21c )</font>
                        MISSING_ELSE
48136                   			u_6cd9 = OrdCam_0_Val ;
48137      1/1          		else if ( u_7c54 )
48138      1/1          			u_6cd9 = OrdCam_1_Val ;
48139      <font color = "red">0/1     ==>  		else if ( u_d817 )</font>
48140      <font color = "red">0/1     ==>  			u_6cd9 = OrdCam_2_Val ;</font>
48141      <font color = "red">0/1     ==>  		else if ( u_17dd )</font>
48142      <font color = "red">0/1     ==>  			u_6cd9 = OrdCam_3_Val ;</font>
48143      <font color = "red">0/1     ==>  		else if ( u_48c1 )</font>
48144      <font color = "red">0/1     ==>  			u_6cd9 = OrdCam_4_Val ;</font>
48145      <font color = "red">0/1     ==>  		else if ( u_e4e1 )</font>
48146      <font color = "red">0/1     ==>  			u_6cd9 = OrdCam_5_Val ;</font>
48147      1/1          		else if ( u_90e4 )
48148                   			u_6cd9 = OrdCam_6_Val ;
48149                   		else if ( u_c082 )
48150                   			u_6cd9 = OrdCam_7_Val ;
48151                   		else	u_6cd9 = 5'b0 ;
48152                   	end
48153                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
48154                   	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
48155                   	// synopsys translate_off
48156                   	// synthesis translate_off
48157                   	always @( posedge Sys_Clk )
48158                   		if ( Sys_Clk == 1'b1 )
48159                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
48160                   				dontStop = 0;
48161                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
48162      1/1          				if (!dontStop) begin
48163      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[G2T] - Illegal SrcId val considering the srcIdMask.&quot; );
48164      1/1          					$stop;
48165      <font color = "red">0/1     ==>  				end</font>
                        MISSING_ELSE
48166                   			end
48167      1/1          	// synthesis translate_on
48168      1/1          	// synopsys translate_on
48169      1/1          	// synopsys translate_off
48170      <font color = "red">0/1     ==>  	// synthesis translate_off</font>
                        MISSING_ELSE
48171                   	always @( posedge Sys_Clk )
48172      1/1          		if ( Sys_Clk == 1'b1 )
48173      1/1          			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b1111 &amp; u_ff23 &amp; ~ u_1b06 ) !== 1'b0 ) begin
48174      1/1          				dontStop = 0;
48175      <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
                        MISSING_ELSE
48176                   				if (!dontStop) begin
48177      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt overflow.&quot; );
48178      1/1          					$stop;
48179      1/1          				end
48180      <font color = "red">0/1     ==>  			end</font>
                        MISSING_ELSE
48181                   	// synthesis translate_on
48182      1/1          	// synopsys translate_on
48183      1/1          	// synopsys translate_off
48184      1/1          	// synthesis translate_off
48185      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk )</font>
                        MISSING_ELSE
48186                   		if ( Sys_Clk == 1'b1 )
48187      1/1          			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b0 &amp; ~ u_ff23 &amp; u_1b06 ) !== 1'b0 ) begin
48188      1/1          				dontStop = 0;
48189      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
48190      <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
                        MISSING_ELSE
48191                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt underflow.&quot; );
48192      1/1          					$stop;
48193      1/1          				end
48194      1/1          			end
48195      <font color = "red">0/1     ==>  	// synthesis translate_on</font>
                        MISSING_ELSE
48196                   	// synopsys translate_on
48197      1/1          	// synopsys translate_off
48198      1/1          	// synthesis translate_off
48199      1/1          	always @( posedge Sys_Clk )
48200      <font color = "red">0/1     ==>  		if ( Sys_Clk == 1'b1 )</font>
                        MISSING_ELSE
48201                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_1_PndCnt == 4'b1111 &amp; u_8bca &amp; ~ u_5cda ) !== 1'b0 ) begin
48202      1/1          				dontStop = 0;
48203      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
48204      <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
48205      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.1.PndCnt overflow.&quot; );</font>
48206      <font color = "red">0/1     ==>  					$stop;</font>
48207      <font color = "red">0/1     ==>  				end</font>
48208      <font color = "red">0/1     ==>  			end</font>
48209      <font color = "red">0/1     ==>  	// synthesis translate_on</font>
48210      <font color = "red">0/1     ==>  	// synopsys translate_on</font>
48211      <font color = "red">0/1     ==>  	// synopsys translate_off</font>
48212      1/1          	// synthesis translate_off
48213                   	always @( posedge Sys_Clk )
48214                   		if ( Sys_Clk == 1'b1 )
48215                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_1_PndCnt == 4'b0 &amp; ~ u_8bca &amp; u_5cda ) !== 1'b0 ) begin
48216                   				dontStop = 0;
48217                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
48218                   				if (!dontStop) begin
48219                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.1.PndCnt underflow.&quot; );
48220                   					$stop;
48221                   				end
48222                   			end
48223                   	// synthesis translate_on
48224                   	// synopsys translate_on
48225                   	// synopsys translate_off
48226                   	// synthesis translate_off
48227                   	always @( posedge Sys_Clk )
48228                   		if ( Sys_Clk == 1'b1 )
48229                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_2_PndCnt == 4'b1111 &amp; u_ad2f &amp; ~ u_e98d ) !== 1'b0 ) begin
48230                   				dontStop = 0;
48231                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
48232                   				if (!dontStop) begin
48233                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.2.PndCnt overflow.&quot; );
48234                   					$stop;
48235      1/1          				end
48236      1/1          			end
48237      <font color = "red">0/1     ==>  	// synthesis translate_on</font>
48238      <font color = "red">0/1     ==>  	// synopsys translate_on</font>
48239      <font color = "red">0/1     ==>  	// synopsys translate_off</font>
48240      <font color = "red">0/1     ==>  	// synthesis translate_off</font>
48241      1/1          	always @( posedge Sys_Clk )
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1150.html" >rsnoc_z_H_R_G_G2_R_U_e4aa89a9</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>12</td><td>5</td><td>41.67</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>12</td><td>5</td><td>41.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47779
 EXPRESSION (RxErr ? 8'b11111111 : Be)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47787
 EXPRESSION (u_ba23 ? u_7d1d : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47798
 EXPRESSION (RxHead ? u_8ebf : u_c41b)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47827
 EXPRESSION (u_5a53 ? u_4f86 : u_21aa)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47861
 EXPRESSION (u_d54f ? u_4d3d : u_44bc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47870
 EXPRESSION (RxHead ? ((u_8ebf - 5'b1)) : ((RdCnt - 5'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1150.html" >rsnoc_z_H_R_G_G2_R_U_e4aa89a9</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">226</td>
<td class="rt">2</td>
<td class="rt">0.88  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">4526</td>
<td class="rt">7</td>
<td class="rt">0.15  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2263</td>
<td class="rt">4</td>
<td class="rt">0.18  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2263</td>
<td class="rt">3</td>
<td class="rt">0.13  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">2</td>
<td class="rt">4.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">596</td>
<td class="rt">7</td>
<td class="rt">1.17  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">298</td>
<td class="rt">4</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">298</td>
<td class="rt">3</td>
<td class="rt">1.01  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">176</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">3930</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1965</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1965</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Cxt_BufId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_PktCnt1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cxt_WrInErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ErrPld[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ResponsePipe_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_BufId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_18b5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_198c[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1ad2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_21aa[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_25e7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2698</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e4d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2f5e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_370c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_390d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4046[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_44bc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_46d7[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4aba</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4c36[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4d3d[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4f86[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5a53</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ba9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5d9e[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_11[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_12[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_15[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_17[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_18</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_19[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_21</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_22</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_24</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_5[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6389_9[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7d1d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7e8b[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7f25[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_83c0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8793</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8e33[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8ebf[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9ab6[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b5de[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ba23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bc3c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c30</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c41b[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4a1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d54f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dbb4[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_11[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_12[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_15[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_17[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_18</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_19[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_21</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_22</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_24</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_5[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df6b_9[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f498[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7b[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f9a5[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fc0a[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fd20[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fdc0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BufBe[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BufEn_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BufEn_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BufEn_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BufEn_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BufEn_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BufEn_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BufEn_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BufEn_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataBuf_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataBuf_1[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataBuf_2[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataBuf_3[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataBuf_4[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataBuf_5[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataBuf_6[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataBuf_7[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DataMaskErr[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Expand</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenData[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LastWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_BufEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_CondL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_DataMaskErr[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_HitBufId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_MyBe[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RdRspData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_RxRdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Response_WordErrDflt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_BufEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_CondL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_DataMaskErr[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_GenTx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_HitBufId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_MyBe[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RdRspData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_RxRdCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponseP_WordErrDflt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponsePwr_Fwd_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ResponsePwr_Fwd_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxCont</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxData[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxFail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxTail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxUrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxVldResponseP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErrBuf_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErrBuf_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErrBuf_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErrBuf_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErrBuf_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErrBuf_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErrBuf_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WdErrBuf_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WordErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErrRet</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGenData_caseSel[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uGenTx_Rsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uResponse_GenTx_Rsp_Opc_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uResponse_GenTx_Rsp_Status_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uWdErr_caseSel[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1150.html" >rsnoc_z_H_R_G_G2_R_U_e4aa89a9</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">110</td>
<td class="rt">55</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47787</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47798</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47827</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47861</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47867</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47872</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47879</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47885</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">47891</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47901</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">47913</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48097</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48102</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48107</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48112</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48117</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48127</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48132</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">48137</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48162</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48167</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48172</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48177</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48182</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48187</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48192</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">48197</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">48202</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">48235</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47779      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47780      		if ( ! Sys_Clk_RstN )
           		                     
47781      			OrdCam_0_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47782      		else if ( u_ff23 ^ u_1b06 )
           		                           
47783      			OrdCam_0_PndCnt <= #1.0 ( NextPndCnt_0 );
           			                                         
47784      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47785      		if ( ! Sys_Clk_RstN )
           		                     
47786      			OrdCam_1_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47787      		else if ( u_8bca ^ u_5cda )
           		                           
47788      			OrdCam_1_PndCnt <= #1.0 ( NextPndCnt_1 );
           			                                         
47789      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47790      		if ( ! Sys_Clk_RstN )
           		                     
47791      			OrdCam_2_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47792      		else if ( u_ad2f ^ u_e98d )
           		                           
47793      			OrdCam_2_PndCnt <= #1.0 ( NextPndCnt_2 );
           			                                         
47794      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47795      		if ( ! Sys_Clk_RstN )
           		                     
47796      			OrdCam_3_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47797      		else if ( u_eec8 ^ u_74fb )
           		                           
47798      			OrdCam_3_PndCnt <= #1.0 ( NextPndCnt_3 );
           			                                         
47799      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47800      		if ( ! Sys_Clk_RstN )
           		                     
47801      			OrdCam_4_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47802      		else if ( u_5e34 ^ u_a9a5 )
           		                           
47803      			OrdCam_4_PndCnt <= #1.0 ( NextPndCnt_4 );
           			                                         
47804      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47805      		if ( ! Sys_Clk_RstN )
           		                     
47806      			OrdCam_5_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47807      		else if ( u_f2f ^ u_2bb8 )
           		                          
47808      			OrdCam_5_PndCnt <= #1.0 ( NextPndCnt_5 );
           			                                         
47809      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47810      		if ( ! Sys_Clk_RstN )
           		                     
47811      			OrdCam_6_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47812      		else if ( u_e519 ^ u_deaf )
           		                           
47813      			OrdCam_6_PndCnt <= #1.0 ( NextPndCnt_6 );
           			                                         
47814      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47815      		if ( ! Sys_Clk_RstN )
           		                     
47816      			OrdCam_7_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47817      		else if ( u_d022 ^ u_d4ea )
           		                           
47818      			OrdCam_7_PndCnt <= #1.0 ( NextPndCnt_7 );
           			                                         
47819      	rsnoc_z_T_C_S_C_L_R_R_8 ur(
           	                           
47820      		.I(			{	NextPndCnt_0 == 4'b0
           		   			 	                    
47821      			,	NextPndCnt_1 == 4'b0
           			 	                    
47822      			,	NextPndCnt_2 == 4'b0
           			 	                    
47823      			,	NextPndCnt_3 == 4'b0
           			 	                    
47824      			,	NextPndCnt_4 == 4'b0
           			 	                    
47825      			,	NextPndCnt_5 == 4'b0
           			 	                    
47826      			,	NextPndCnt_6 == 4'b0
           			 	                    
47827      			,	NextPndCnt_7 == 4'b0
           			 	                    
47828      			}
           			 
47829      		)
           		 
47830      	,	.O( u_ab1f )
           	 	            
47831      	);
           	  
47832      	rsnoc_z_H_R_U_C_C_A_eb725436 Ioa(
           	                                 
47833      		.CxtUsed( Ord_Used )
           		                    
47834      	,	.FreeCxt( Ord_FreeCxt )
           	 	                       
47835      	,	.FreeVld( Rsp_GenLast & Rsp_GenNext )
           	 	                                     
47836      	,	.NewCxt( New_OrdIdDec )
           	 	                       
47837      	,	.NewRdy( Rdy_Ord )
           	 	                  
47838      	,	.NewVld( Vld_Ord )
           	 	                  
47839      	,	.Sys_Clk( Sys_Clk )
           	 	                   
47840      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
47841      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
47842      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
47843      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
47844      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
47845      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
47846      	,	.Sys_Pwr_Idle( )
           	 	                
47847      	,	.Sys_Pwr_WakeUp( )
           	 	                  
47848      	);
           	  
47849      	assign OrdKeyEn = u_af3f & { 8 { Vld_Ord }  };
           	                                              
47850      	assign OrdCam_7_Key = u_2ce7;
           	                             
47851      	assign OrdKeyMatchId_7 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_7_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [7];
           	                                                                                                                    
47852      	assign OrdCam_6_Key = u_4d1c;
           	                             
47853      	assign OrdKeyMatchId_6 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_6_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [6];
           	                                                                                                                    
47854      	assign OrdCam_5_Key = u_e9c5;
           	                             
47855      	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
47856      	assign OrdCam_4_Key = u_542d;
           	                             
47857      	assign OrdKeyMatchId_4 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_4_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [4];
           	                                                                                                                    
47858      	assign OrdCam_3_Key = u_5421;
           	                             
47859      	assign OrdKeyMatchId_3 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_3_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [3];
           	                                                                                                                    
47860      	assign OrdCam_2_Key = u_47de;
           	                             
47861      	assign OrdKeyMatchId_2 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [2];
           	                                                                                                                    
47862      	assign OrdCam_1_Key = u_6f58;
           	                             
47863      	assign OrdKeyMatchId_1 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_1_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [1];
           	                                                                                                                    
47864      	assign OrdCam_0_Key = u_db1e;
           	                             
47865      	assign OrdKeyMatchId_0 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_0_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [0];
           	                                                                                                                    
47866      	assign Ord_KeyMatchId =
           	                       
47867      		{
           		 
47868      		OrdKeyMatchId_7
           		               
47869      		,
           		 
47870      		OrdKeyMatchId_6
           		               
47871      		,
           		 
47872      		OrdKeyMatchId_5
           		               
47873      		,
           		 
47874      		OrdKeyMatchId_4
           		               
47875      		,
           		 
47876      		OrdKeyMatchId_3
           		               
47877      		,
           		 
47878      		OrdKeyMatchId_2
           		               
47879      		,
           		 
47880      		OrdKeyMatchId_1
           		               
47881      		,
           		 
47882      		OrdKeyMatchId_0
           		               
47883      		};
           		  
47884      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
47885      	assign CxtOpen = ~ First;
           	                         
47886      	assign Go_Ord =
           	               
47887      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
47888      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47787      		else if ( u_8bca ^ u_5cda )
           		                           
47788      			OrdCam_1_PndCnt <= #1.0 ( NextPndCnt_1 );
           			                                         
47789      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47790      		if ( ! Sys_Clk_RstN )
           		                     
47791      			OrdCam_2_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47792      		else if ( u_ad2f ^ u_e98d )
           		                           
47793      			OrdCam_2_PndCnt <= #1.0 ( NextPndCnt_2 );
           			                                         
47794      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47795      		if ( ! Sys_Clk_RstN )
           		                     
47796      			OrdCam_3_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47797      		else if ( u_eec8 ^ u_74fb )
           		                           
47798      			OrdCam_3_PndCnt <= #1.0 ( NextPndCnt_3 );
           			                                         
47799      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47800      		if ( ! Sys_Clk_RstN )
           		                     
47801      			OrdCam_4_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47802      		else if ( u_5e34 ^ u_a9a5 )
           		                           
47803      			OrdCam_4_PndCnt <= #1.0 ( NextPndCnt_4 );
           			                                         
47804      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47805      		if ( ! Sys_Clk_RstN )
           		                     
47806      			OrdCam_5_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47807      		else if ( u_f2f ^ u_2bb8 )
           		                          
47808      			OrdCam_5_PndCnt <= #1.0 ( NextPndCnt_5 );
           			                                         
47809      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47810      		if ( ! Sys_Clk_RstN )
           		                     
47811      			OrdCam_6_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47812      		else if ( u_e519 ^ u_deaf )
           		                           
47813      			OrdCam_6_PndCnt <= #1.0 ( NextPndCnt_6 );
           			                                         
47814      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
47815      		if ( ! Sys_Clk_RstN )
           		                     
47816      			OrdCam_7_PndCnt <= #1.0 ( 4'b0 );
           			                                 
47817      		else if ( u_d022 ^ u_d4ea )
           		                           
47818      			OrdCam_7_PndCnt <= #1.0 ( NextPndCnt_7 );
           			                                         
47819      	rsnoc_z_T_C_S_C_L_R_R_8 ur(
           	                           
47820      		.I(			{	NextPndCnt_0 == 4'b0
           		   			 	                    
47821      			,	NextPndCnt_1 == 4'b0
           			 	                    
47822      			,	NextPndCnt_2 == 4'b0
           			 	                    
47823      			,	NextPndCnt_3 == 4'b0
           			 	                    
47824      			,	NextPndCnt_4 == 4'b0
           			 	                    
47825      			,	NextPndCnt_5 == 4'b0
           			 	                    
47826      			,	NextPndCnt_6 == 4'b0
           			 	                    
47827      			,	NextPndCnt_7 == 4'b0
           			 	                    
47828      			}
           			 
47829      		)
           		 
47830      	,	.O( u_ab1f )
           	 	            
47831      	);
           	  
47832      	rsnoc_z_H_R_U_C_C_A_eb725436 Ioa(
           	                                 
47833      		.CxtUsed( Ord_Used )
           		                    
47834      	,	.FreeCxt( Ord_FreeCxt )
           	 	                       
47835      	,	.FreeVld( Rsp_GenLast & Rsp_GenNext )
           	 	                                     
47836      	,	.NewCxt( New_OrdIdDec )
           	 	                       
47837      	,	.NewRdy( Rdy_Ord )
           	 	                  
47838      	,	.NewVld( Vld_Ord )
           	 	                  
47839      	,	.Sys_Clk( Sys_Clk )
           	 	                   
47840      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
47841      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
47842      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
47843      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
47844      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
47845      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
47846      	,	.Sys_Pwr_Idle( )
           	 	                
47847      	,	.Sys_Pwr_WakeUp( )
           	 	                  
47848      	);
           	  
47849      	assign OrdKeyEn = u_af3f & { 8 { Vld_Ord }  };
           	                                              
47850      	assign OrdCam_7_Key = u_2ce7;
           	                             
47851      	assign OrdKeyMatchId_7 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_7_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [7];
           	                                                                                                                    
47852      	assign OrdCam_6_Key = u_4d1c;
           	                             
47853      	assign OrdKeyMatchId_6 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_6_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [6];
           	                                                                                                                    
47854      	assign OrdCam_5_Key = u_e9c5;
           	                             
47855      	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
47856      	assign OrdCam_4_Key = u_542d;
           	                             
47857      	assign OrdKeyMatchId_4 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_4_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [4];
           	                                                                                                                    
47858      	assign OrdCam_3_Key = u_5421;
           	                             
47859      	assign OrdKeyMatchId_3 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_3_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [3];
           	                                                                                                                    
47860      	assign OrdCam_2_Key = u_47de;
           	                             
47861      	assign OrdKeyMatchId_2 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [2];
           	                                                                                                                    
47862      	assign OrdCam_1_Key = u_6f58;
           	                             
47863      	assign OrdKeyMatchId_1 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_1_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [1];
           	                                                                                                                    
47864      	assign OrdCam_0_Key = u_db1e;
           	                             
47865      	assign OrdKeyMatchId_0 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_0_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [0];
           	                                                                                                                    
47866      	assign Ord_KeyMatchId =
           	                       
47867      		{
           		 
47868      		OrdKeyMatchId_7
           		               
47869      		,
           		 
47870      		OrdKeyMatchId_6
           		               
47871      		,
           		 
47872      		OrdKeyMatchId_5
           		               
47873      		,
           		 
47874      		OrdKeyMatchId_4
           		               
47875      		,
           		 
47876      		OrdKeyMatchId_3
           		               
47877      		,
           		 
47878      		OrdKeyMatchId_2
           		               
47879      		,
           		 
47880      		OrdKeyMatchId_1
           		               
47881      		,
           		 
47882      		OrdKeyMatchId_0
           		               
47883      		};
           		  
47884      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
47885      	assign CxtOpen = ~ First;
           	                         
47886      	assign Go_Ord =
           	               
47887      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
47888      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47798      			OrdCam_3_PndCnt <= #1.0 ( NextPndCnt_3 );
           			                                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RxHead) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47827      			,	NextPndCnt_7 == 4'b0
           			 	                    
47828      			}
           			 
47829      		)
           		 
47830      	,	.O( u_ab1f )
           	 	            
47831      	);
           	  
47832      	rsnoc_z_H_R_U_C_C_A_eb725436 Ioa(
           	                                 
47833      		.CxtUsed( Ord_Used )
           		                    
47834      	,	.FreeCxt( Ord_FreeCxt )
           	 	                       
47835      	,	.FreeVld( Rsp_GenLast & Rsp_GenNext )
           	 	                                     
47836      	,	.NewCxt( New_OrdIdDec )
           	 	                       
47837      	,	.NewRdy( Rdy_Ord )
           	 	                  
47838      	,	.NewVld( Vld_Ord )
           	 	                  
47839      	,	.Sys_Clk( Sys_Clk )
           	 	                   
47840      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
47841      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
47842      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
47843      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
47844      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
47845      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
47846      	,	.Sys_Pwr_Idle( )
           	 	                
47847      	,	.Sys_Pwr_WakeUp( )
           	 	                  
47848      	);
           	  
47849      	assign OrdKeyEn = u_af3f & { 8 { Vld_Ord }  };
           	                                              
47850      	assign OrdCam_7_Key = u_2ce7;
           	                             
47851      	assign OrdKeyMatchId_7 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_7_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [7];
           	                                                                                                                    
47852      	assign OrdCam_6_Key = u_4d1c;
           	                             
47853      	assign OrdKeyMatchId_6 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_6_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [6];
           	                                                                                                                    
47854      	assign OrdCam_5_Key = u_e9c5;
           	                             
47855      	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
47856      	assign OrdCam_4_Key = u_542d;
           	                             
47857      	assign OrdKeyMatchId_4 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_4_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [4];
           	                                                                                                                    
47858      	assign OrdCam_3_Key = u_5421;
           	                             
47859      	assign OrdKeyMatchId_3 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_3_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [3];
           	                                                                                                                    
47860      	assign OrdCam_2_Key = u_47de;
           	                             
47861      	assign OrdKeyMatchId_2 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [2];
           	                                                                                                                    
47862      	assign OrdCam_1_Key = u_6f58;
           	                             
47863      	assign OrdKeyMatchId_1 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_1_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [1];
           	                                                                                                                    
47864      	assign OrdCam_0_Key = u_db1e;
           	                             
47865      	assign OrdKeyMatchId_0 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_0_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [0];
           	                                                                                                                    
47866      	assign Ord_KeyMatchId =
           	                       
47867      		{
           		 
47868      		OrdKeyMatchId_7
           		               
47869      		,
           		 
47870      		OrdKeyMatchId_6
           		               
47871      		,
           		 
47872      		OrdKeyMatchId_5
           		               
47873      		,
           		 
47874      		OrdKeyMatchId_4
           		               
47875      		,
           		 
47876      		OrdKeyMatchId_3
           		               
47877      		,
           		 
47878      		OrdKeyMatchId_2
           		               
47879      		,
           		 
47880      		OrdKeyMatchId_1
           		               
47881      		,
           		 
47882      		OrdKeyMatchId_0
           		               
47883      		};
           		  
47884      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
47885      	assign CxtOpen = ~ First;
           	                         
47886      	assign Go_Ord =
           	               
47887      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
47888      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47861      	assign OrdKeyMatchId_2 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [2];
           	                                                                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_d54f) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47867      		{
           		<font color = "green">-1-</font> 
47868      		OrdKeyMatchId_7
           <font color = "green">		==></font>
47869      		,
           		<font color = "red">-2-</font> 
47870      		OrdKeyMatchId_6
           		               
47871      		,
           		 
47872      		OrdKeyMatchId_5
           		               
47873      		,
           		 
47874      		OrdKeyMatchId_4
           		               
47875      		,
           		 
47876      		OrdKeyMatchId_3
           		               
47877      		,
           		 
47878      		OrdKeyMatchId_2
           		               
47879      		,
           		 
47880      		OrdKeyMatchId_1
           		               
47881      		,
           		 
47882      		OrdKeyMatchId_0
           		               
47883      		};
           		  
47884      	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
47885      	assign CxtOpen = ~ First;
           	                         
47886      	assign Go_Ord =
           	               
47887      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
47888      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-3-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47872      		OrdKeyMatchId_5
           		<font color = "green">-1-</font>               
47873      		,
           <font color = "green">		==></font>
47874      		OrdKeyMatchId_4
           		<font color = "red">-2-</font>               
47875      		,
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47879      		,
           		<font color = "green">-1-</font> 
47880      		OrdKeyMatchId_1
           <font color = "green">		==></font>
47881      		,
           		<font color = "red">-2-</font> 
47882      		OrdKeyMatchId_0
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47885      	assign CxtOpen = ~ First;
           	<font color = "green">-1-</font>                         
47886      	assign Go_Ord =
           <font color = "green">	==></font>
47887      				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				<font color = "red">-2-</font>                                           
47888      			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47891      	assign RxAbort = RxPre & ~ GenRx_Req_Lock;
           	<font color = "red">-1-</font>                                          
47892      	assign GoPkt = Go_BufAlloc & Go_CxtAlloc & Go_Ord | RxAbort;
           <font color = "red">	==></font>
47893      	assign GenTx_Req_Vld = GenRx_Req_Vld & ( CmdRx_Vld & GoPkt | ~ CmdRx_Vld );
           <font color = "red">	==></font>
47894      	assign NextTx = GenTx_Req_Vld & GenTx_Req_Rdy;
           <font color = "red">	==></font>
47895      	assign CmdTx_CxtId = First ? Cxt_Id : Cxt_IdR;
           <font color = "red">	==></font>
47896      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue128( .I( CxtId ) , .O( u_1674 ) );
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47901      			Cxt_IdR <= #1.0 ( u_1674 );
           			<font color = "green">-1-</font>                           
47902      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );
           <font color = "green">	==></font>
47903      	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
           	<font color = "red">-2-</font>                                                                                            
47904      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue760( .I( Ord_KeyMatchId ) , .O( u_e936 ) );
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47913      			u_1a73 <= #1.0 ( 5'b0 );
           			<font color = "red">-1-</font>                        
47914      		else if ( OrdValEn [7] )
           <font color = "green">		==></font>
47915      			u_1a73 <= #1.0 ( Ord_Val );
           <font color = "red">			==></font>
47916      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
47917      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
47918      			u_3aa8 <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48097      	assign u_48c1 = Ord_KeyMatchId [4];
           	<font color = "green">-1-</font>                                   
48098      	assign u_e4e1 = Ord_KeyMatchId [5];
           <font color = "green">	==></font>
48099      	assign u_90e4 = Ord_KeyMatchId [6];
           	<font color = "red">-2-</font>                                   
48100      	assign u_c082 = Ord_KeyMatchId [7];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48102      	always @(
           	<font color = "green">-1-</font>         
48103      			OrdCam_0_Val
           <font color = "green">			==></font>
48104      			 or
           			 <font color = "red">-2-</font>  
48105      			OrdCam_1_Val
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48107      			OrdCam_2_Val
           			<font color = "green">-1-</font>            
48108      			 or
           <font color = "green">			 ==></font>
48109      			OrdCam_3_Val
           			<font color = "red">-2-</font>            
48110      			 or
           <font color = "red">			 ==></font>
           			 MISSING_ELSE
           <font color = "green">			 ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48112      			 or
           			 <font color = "green">-1-</font>  
48113      			OrdCam_5_Val
           <font color = "green">			==></font>
48114      			 or
           			 <font color = "red">-2-</font>  
48115      			OrdCam_6_Val
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48117      			OrdCam_7_Val
           			<font color = "green">-1-</font>            
48118      			 or
           <font color = "green">			 ==></font>
48119      			u_17dd
           			<font color = "red">-2-</font>      
48120      			 or
           <font color = "red">			 ==></font>
           			 MISSING_ELSE
           <font color = "green">			 ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48122      			 or
           			 <font color = "green">-1-</font>  
48123      			u_48c1
           <font color = "green">			==></font>
48124      			 or
           			 <font color = "red">-2-</font>  
48125      			u_7c54
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48127      			u_90e4
           			<font color = "green">-1-</font>      
48128      			 or
           <font color = "green">			 ==></font>
48129      			u_c082
           			<font color = "red">-2-</font>      
48130      			 or
           <font color = "red">			 ==></font>
           			 MISSING_ELSE
           <font color = "green">			 ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48132      			 or
           			 <font color = "green">-1-</font>  
48133      			u_e4e1
           <font color = "green">			==></font>
48134      	) begin
           	<font color = "red">-2-</font>       
48135      		if ( u_21c )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48137      		else if ( u_7c54 )
           		<font color = "red">-1-</font>                  
48138      			u_6cd9 = OrdCam_1_Val ;
           <font color = "green">			==></font>
48139      		else if ( u_d817 )
           <font color = "red">		==></font>
48140      			u_6cd9 = OrdCam_2_Val ;
           <font color = "red">			==></font>
48141      		else if ( u_17dd )
           <font color = "red">		==></font>
48142      			u_6cd9 = OrdCam_3_Val ;
           <font color = "red">			==></font>
48143      		else if ( u_48c1 )
           <font color = "red">		==></font>
48144      			u_6cd9 = OrdCam_4_Val ;
           <font color = "red">			==></font>
48145      		else if ( u_e4e1 )
           <font color = "red">		==></font>
48146      			u_6cd9 = OrdCam_5_Val ;
           <font color = "red">			==></font>
48147      		else if ( u_90e4 )
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>8'b00000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b01000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b10000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48162      				if (!dontStop) begin
           				<font color = "green">-1-</font>  
48163      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[G2T] - Illegal SrcId val considering the srcIdMask." );
           <font color = "green">					==></font>
48164      					$stop;
           					<font color = "red">-2-</font>      
48165      				end
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48167      	// synthesis translate_on
           	                         <font color = "green">-1-</font>
48168      	// synopsys translate_on
           <font color = "green">	==></font>
48169      	// synopsys translate_off
           	                         <font color = "red">-2-</font>
48170      	// synthesis translate_off
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48172      		if ( Sys_Clk == 1'b1 )
           		<font color = "green">-1-</font>  
48173      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_0_PndCnt == 4'b1111 & u_ff23 & ~ u_1b06 ) !== 1'b0 ) begin
           <font color = "green">			==></font>
48174      				dontStop = 0;
           				<font color = "red">-2-</font>             
48175      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48177      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.0.PndCnt overflow." );
           					<font color = "green">-1-</font>                                                                                                                      
48178      					$stop;
           <font color = "green">					==></font>
48179      				end
           				<font color = "red">-2-</font>   
48180      			end
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48182      	// synopsys translate_on
           	                        <font color = "green">-1-</font>
48183      	// synopsys translate_off
           <font color = "green">	==></font>
48184      	// synthesis translate_off
           	                          <font color = "red">-2-</font>
48185      	always @( posedge Sys_Clk )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48187      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_0_PndCnt == 4'b0 & ~ u_ff23 & u_1b06 ) !== 1'b0 ) begin
           			<font color = "green">-1-</font>  
48188      				dontStop = 0;
           <font color = "green">				==></font>
48189      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "red">-2-</font>  
48190      				if (!dontStop) begin
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48192      					$stop;
           					<font color = "green">-1-</font>      
48193      				end
           <font color = "green">				==></font>
48194      			end
           			<font color = "red">-2-</font>   
48195      	// synthesis translate_on
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48197      	// synopsys translate_off
           	                         <font color = "green">-1-</font>
48198      	// synthesis translate_off
           <font color = "green">	==></font>
48199      	always @( posedge Sys_Clk )
           	<font color = "red">-2-</font>                           
48200      		if ( Sys_Clk == 1'b1 )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48202      				dontStop = 0;
           				<font color = "red">-1-</font>             
48203      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "green">				==></font>
48204      				if (!dontStop) begin
           <font color = "red">				==></font>
48205      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.1.PndCnt overflow." );
           <font color = "red">					==></font>
48206      					$stop;
           <font color = "red">					==></font>
48207      				end
           <font color = "red">				==></font>
48208      			end
           <font color = "red">			==></font>
48209      	// synthesis translate_on
           <font color = "red">	==></font>
48210      	// synopsys translate_on
           <font color = "red">	==></font>
48211      	// synopsys translate_off
           <font color = "red">	==></font>
48212      	// synthesis translate_off
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>8'b00000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b01000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b10000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48235      				end
           				<font color = "red">-1-</font>   
48236      			end
           <font color = "green">			==></font>
48237      	// synthesis translate_on
           <font color = "red">	==></font>
48238      	// synopsys translate_on
           <font color = "red">	==></font>
48239      	// synopsys translate_off
           <font color = "red">	==></font>
48240      	// synthesis translate_off
           <font color = "red">	==></font>
48241      	always @( posedge Sys_Clk )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_357055">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_R_U_e4aa89a9">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
