Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 01:54:38 2025
| Host         : JC-ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning           Wide multiplier                             3           
TIMING-18  Warning           Missing input or output delay               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1235)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3688)
5. checking no_input_delay (8)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1235)
---------------------------
 There are 1235 register/latch pins with no clock driven by root clock pin: D_s_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3688)
---------------------------------------------------
 There are 3688 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.810        0.000                      0                    4        0.243        0.000                      0                    4        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_65  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65              8.810        0.000                      0                    4        0.243        0.000                      0                    4        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_65                      
(none)                      clk_65        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65
  To Clock:  clk_65

Setup :            0  Failing Endpoints,  Worst Slack        8.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.474%)  route 0.618ns (57.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.618     6.214    reset_cond/D_stage_d[1]
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.439    14.843    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.297    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X44Y52         FDPE (Setup_fdpe_C_D)       -0.081    15.024    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.876ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.262%)  route 0.574ns (55.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.574     6.170    reset_cond/D_stage_d[3]
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.439    14.843    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.297    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X44Y52         FDPE (Setup_fdpe_C_D)       -0.058    15.047    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  8.876    

Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 D_s_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_s_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.149    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  D_s_q_reg/Q
                         net (fo=2, routed)           0.522     6.127    D_s_q
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.251 r  D_s_q_i_1/O
                         net (fo=1, routed)           0.000     6.251    D_s_d
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445    14.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.143    D_s_q_reg
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  8.892    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.521     6.117    reset_cond/D_stage_d[2]
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.439    14.843    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.297    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X44Y52         FDPE (Setup_fdpe_C_D)       -0.061    15.044    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  8.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.820    reset_cond/D_stage_d[2]
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.833     2.022    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X44Y52         FDPE (Hold_fdpe_C_D)         0.070     1.577    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.182     1.830    reset_cond/D_stage_d[3]
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.833     2.022    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X44Y52         FDPE (Hold_fdpe_C_D)         0.072     1.579    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.918%)  route 0.204ns (59.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.204     1.851    reset_cond/D_stage_d[1]
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.833     2.022    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X44Y52         FDPE (Hold_fdpe_C_D)         0.066     1.573    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 D_s_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_s_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  D_s_q_reg/Q
                         net (fo=2, routed)           0.185     1.832    D_s_q
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  D_s_q_i_1/O
                         net (fo=1, routed)           0.000     1.877    D_s_d
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.598    D_s_q_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   D_s_q_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52   reset_cond/D_stage_q_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52   reset_cond/D_stage_q_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52   reset_cond/D_stage_q_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52   reset_cond/D_stage_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3643 Endpoints
Min Delay          3643 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.232ns  (logic 15.036ns (38.325%)  route 24.196ns (61.675%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=5 MUXF7=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[1]
                         net (fo=257, routed)         7.177     9.631    beta_manual/motherboard/beta/regfile_system/regfile/id[3]
    SLICE_X56Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.755 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178/O
                         net (fo=1, routed)           0.000     9.755    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178_n_0
    SLICE_X56Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78/O
                         net (fo=1, routed)           1.005    11.000    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.298 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_27/O
                         net (fo=3, routed)           2.202    13.500    beta_manual/motherboard/beta/M_regfile_system_rd1[9]
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.624 r  beta_manual/motherboard/beta/mul0__0_i_8/O
                         net (fo=15, routed)          2.397    16.021    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_0[9]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    20.057 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.059    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.577 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[0]
                         net (fo=2, routed)           1.131    22.709    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.833 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.833    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.366 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.366    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.605 f  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[2]
                         net (fo=1, routed)           1.232    24.837    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[6]
    SLICE_X47Y61         LUT5 (Prop_lut5_I1_O)        0.301    25.138 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][22]_i_2/O
                         net (fo=2, routed)           0.815    25.953    beta_manual/motherboard/memory_unit/data_memory/io_led[1][6]_INST_0_i_2_0[5]
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.077 f  beta_manual/motherboard/memory_unit/data_memory/io_led[0][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.077    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_1
    SLICE_X46Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    26.291 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_2/O
                         net (fo=3, routed)           1.239    27.530    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]_1
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.297    27.827 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           1.007    28.833    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][3]_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I3_O)        0.152    28.985 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=8, routed)           0.980    29.966    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_19
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.352    30.318 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.625    30.943    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_6_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.326    31.269 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.384    35.653    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    39.232 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.232    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.840ns  (logic 15.087ns (38.843%)  route 23.754ns (61.157%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=3 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[1]
                         net (fo=257, routed)         7.177     9.631    beta_manual/motherboard/beta/regfile_system/regfile/id[3]
    SLICE_X56Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.755 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178/O
                         net (fo=1, routed)           0.000     9.755    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178_n_0
    SLICE_X56Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78/O
                         net (fo=1, routed)           1.005    11.000    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.298 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_27/O
                         net (fo=3, routed)           2.202    13.500    beta_manual/motherboard/beta/M_regfile_system_rd1[9]
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.624 r  beta_manual/motherboard/beta/mul0__0_i_8/O
                         net (fo=15, routed)          2.397    16.021    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_0[9]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    20.057 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.059    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.577 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[0]
                         net (fo=2, routed)           1.131    22.709    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.833 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.833    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.366 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.366    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.689 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.967    24.656    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.306    24.962 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3/O
                         net (fo=1, routed)           0.836    25.798    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124    25.922 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.853    26.775    beta_manual/motherboard/memory_unit/data_memory/io_led[1][6]_INST_0_i_2_0[4]
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.899 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.899    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    27.116 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_2/O
                         net (fo=2, routed)           0.452    27.568    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.299    27.867 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=2, routed)           1.170    29.037    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_2_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I1_O)        0.124    29.161 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=12, routed)          1.360    30.521    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.645 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000    30.645    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[3]_inst_i_2_n_0
    SLICE_X30Y62         MUXF7 (Prop_muxf7_I0_O)      0.241    30.886 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.201    35.088    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.753    38.840 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.840    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.740ns  (logic 15.049ns (38.846%)  route 23.691ns (61.154%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=3 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[1]
                         net (fo=257, routed)         7.177     9.631    beta_manual/motherboard/beta/regfile_system/regfile/id[3]
    SLICE_X56Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.755 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178/O
                         net (fo=1, routed)           0.000     9.755    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178_n_0
    SLICE_X56Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78/O
                         net (fo=1, routed)           1.005    11.000    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.298 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_27/O
                         net (fo=3, routed)           2.202    13.500    beta_manual/motherboard/beta/M_regfile_system_rd1[9]
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.624 r  beta_manual/motherboard/beta/mul0__0_i_8/O
                         net (fo=15, routed)          2.397    16.021    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_0[9]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    20.057 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.059    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.577 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[0]
                         net (fo=2, routed)           1.131    22.709    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.833 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.833    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.366 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.366    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.689 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.967    24.656    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.306    24.962 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3/O
                         net (fo=1, routed)           0.836    25.798    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124    25.922 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.853    26.775    beta_manual/motherboard/memory_unit/data_memory/io_led[1][6]_INST_0_i_2_0[4]
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.899 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.899    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    27.116 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_2/O
                         net (fo=2, routed)           0.452    27.568    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.299    27.867 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=2, routed)           1.170    29.037    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_2_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I1_O)        0.124    29.161 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=12, routed)          1.164    30.325    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    30.449 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    30.449    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[1]_inst_i_3_n_0
    SLICE_X31Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    30.666 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.335    35.001    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.739    38.740 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.740    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.428ns  (logic 15.043ns (39.145%)  route 23.386ns (60.855%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=3 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[1]
                         net (fo=257, routed)         7.177     9.631    beta_manual/motherboard/beta/regfile_system/regfile/id[3]
    SLICE_X56Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.755 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178/O
                         net (fo=1, routed)           0.000     9.755    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178_n_0
    SLICE_X56Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78/O
                         net (fo=1, routed)           1.005    11.000    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.298 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_27/O
                         net (fo=3, routed)           2.202    13.500    beta_manual/motherboard/beta/M_regfile_system_rd1[9]
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.624 r  beta_manual/motherboard/beta/mul0__0_i_8/O
                         net (fo=15, routed)          2.397    16.021    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_0[9]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    20.057 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.059    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.577 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[0]
                         net (fo=2, routed)           1.131    22.709    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.833 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.833    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.366 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.366    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.689 f  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.967    24.656    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.306    24.962 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3/O
                         net (fo=1, routed)           0.836    25.798    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124    25.922 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.853    26.775    beta_manual/motherboard/memory_unit/data_memory/io_led[1][6]_INST_0_i_2_0[4]
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.899 f  beta_manual/motherboard/memory_unit/data_memory/io_led[0][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.899    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    27.116 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_2/O
                         net (fo=2, routed)           0.452    27.568    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.299    27.867 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=2, routed)           1.170    29.037    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_2_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I1_O)        0.124    29.161 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=12, routed)          0.957    30.118    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.242 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    30.242    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X30Y62         MUXF7 (Prop_muxf7_I0_O)      0.209    30.451 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.237    34.688    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.741    38.428 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.428    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.274ns  (logic 15.081ns (39.401%)  route 23.194ns (60.599%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=3 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[1]
                         net (fo=257, routed)         7.177     9.631    beta_manual/motherboard/beta/regfile_system/regfile/id[3]
    SLICE_X56Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.755 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178/O
                         net (fo=1, routed)           0.000     9.755    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178_n_0
    SLICE_X56Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78/O
                         net (fo=1, routed)           1.005    11.000    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.298 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_27/O
                         net (fo=3, routed)           2.202    13.500    beta_manual/motherboard/beta/M_regfile_system_rd1[9]
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.624 r  beta_manual/motherboard/beta/mul0__0_i_8/O
                         net (fo=15, routed)          2.397    16.021    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_0[9]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    20.057 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.059    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.577 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[0]
                         net (fo=2, routed)           1.131    22.709    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.833 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.833    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.366 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.366    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.689 f  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.967    24.656    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.306    24.962 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3/O
                         net (fo=1, routed)           0.836    25.798    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124    25.922 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.853    26.775    beta_manual/motherboard/memory_unit/data_memory/io_led[1][6]_INST_0_i_2_0[4]
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.899 f  beta_manual/motherboard/memory_unit/data_memory/io_led[0][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.899    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    27.116 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_2/O
                         net (fo=2, routed)           0.452    27.568    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.299    27.867 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=2, routed)           1.170    29.037    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_2_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I1_O)        0.124    29.161 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=12, routed)          1.337    30.498    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.124    30.622 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.000    30.622    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X31Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    30.867 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.664    34.532    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.743    38.274 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.274    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.262ns  (logic 15.051ns (39.336%)  route 23.211ns (60.664%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=3 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[1]
                         net (fo=257, routed)         7.177     9.631    beta_manual/motherboard/beta/regfile_system/regfile/id[3]
    SLICE_X56Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.755 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178/O
                         net (fo=1, routed)           0.000     9.755    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178_n_0
    SLICE_X56Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78/O
                         net (fo=1, routed)           1.005    11.000    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.298 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_27/O
                         net (fo=3, routed)           2.202    13.500    beta_manual/motherboard/beta/M_regfile_system_rd1[9]
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.624 r  beta_manual/motherboard/beta/mul0__0_i_8/O
                         net (fo=15, routed)          2.397    16.021    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_0[9]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    20.057 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.059    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.577 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[0]
                         net (fo=2, routed)           1.131    22.709    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.833 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.833    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.366 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.366    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.689 f  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.967    24.656    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.306    24.962 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3/O
                         net (fo=1, routed)           0.836    25.798    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124    25.922 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.853    26.775    beta_manual/motherboard/memory_unit/data_memory/io_led[1][6]_INST_0_i_2_0[4]
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.899 f  beta_manual/motherboard/memory_unit/data_memory/io_led[0][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.899    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    27.116 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_2/O
                         net (fo=2, routed)           0.452    27.568    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.299    27.867 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=2, routed)           1.170    29.037    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_2_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I1_O)        0.124    29.161 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=12, routed)          0.984    30.145    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I4_O)        0.124    30.269 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000    30.269    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_3_n_0
    SLICE_X30Y63         MUXF7 (Prop_muxf7_I1_O)      0.214    30.483 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.036    34.518    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.744    38.262 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    38.262    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.156ns  (logic 15.053ns (39.451%)  route 23.103ns (60.549%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=3 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[1]
                         net (fo=257, routed)         7.177     9.631    beta_manual/motherboard/beta/regfile_system/regfile/id[3]
    SLICE_X56Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.755 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178/O
                         net (fo=1, routed)           0.000     9.755    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178_n_0
    SLICE_X56Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78/O
                         net (fo=1, routed)           1.005    11.000    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.298 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_27/O
                         net (fo=3, routed)           2.202    13.500    beta_manual/motherboard/beta/M_regfile_system_rd1[9]
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.624 r  beta_manual/motherboard/beta/mul0__0_i_8/O
                         net (fo=15, routed)          2.397    16.021    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_0[9]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    20.057 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.059    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.577 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[0]
                         net (fo=2, routed)           1.131    22.709    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.833 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.833    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.366 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.366    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.689 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.967    24.656    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.306    24.962 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3/O
                         net (fo=1, routed)           0.836    25.798    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124    25.922 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.853    26.775    beta_manual/motherboard/memory_unit/data_memory/io_led[1][6]_INST_0_i_2_0[4]
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.899 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.899    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    27.116 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_2/O
                         net (fo=2, routed)           0.452    27.568    beta_manual/motherboard/memory_unit/instruction_memory/io_dip[0][2]_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.299    27.867 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=2, routed)           1.170    29.037    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_2_1
    SLICE_X35Y64         LUT6 (Prop_lut6_I1_O)        0.124    29.161 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=12, routed)          0.829    29.990    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124    30.114 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000    30.114    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[2]_inst_i_3_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    30.331 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.082    34.413    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.743    38.156 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.156    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.856ns  (logic 14.393ns (41.293%)  route 20.463ns (58.707%))
  Logic Levels:           16  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[1]
                         net (fo=257, routed)         7.177     9.631    beta_manual/motherboard/beta/regfile_system/regfile/id[3]
    SLICE_X56Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.755 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178/O
                         net (fo=1, routed)           0.000     9.755    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178_n_0
    SLICE_X56Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78/O
                         net (fo=1, routed)           1.005    11.000    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.298 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_27/O
                         net (fo=3, routed)           2.202    13.500    beta_manual/motherboard/beta/M_regfile_system_rd1[9]
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.624 r  beta_manual/motherboard/beta/mul0__0_i_8/O
                         net (fo=15, routed)          2.397    16.021    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_0[9]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    20.057 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.059    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.577 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[0]
                         net (fo=2, routed)           1.131    22.709    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.833 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.833    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.366 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.366    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.689 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[1]
                         net (fo=1, routed)           0.967    24.656    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.306    24.962 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3/O
                         net (fo=1, routed)           0.836    25.798    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.124    25.922 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.853    26.775    beta_manual/motherboard/memory_unit/data_memory/io_led[1][6]_INST_0_i_2_0[4]
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.124    26.899 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.899    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1
    SLICE_X45Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    27.116 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_2/O
                         net (fo=2, routed)           0.810    27.925    beta_manual/motherboard/beta/pc_system/io_led[0][5]
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.299    28.224 r  beta_manual/motherboard/beta/pc_system/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           3.084    31.308    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    34.856 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    34.856    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.780ns  (logic 14.156ns (40.703%)  route 20.623ns (59.297%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[1]
                         net (fo=257, routed)         7.177     9.631    beta_manual/motherboard/beta/regfile_system/regfile/id[3]
    SLICE_X56Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.755 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178/O
                         net (fo=1, routed)           0.000     9.755    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178_n_0
    SLICE_X56Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78/O
                         net (fo=1, routed)           1.005    11.000    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.298 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_27/O
                         net (fo=3, routed)           2.202    13.500    beta_manual/motherboard/beta/M_regfile_system_rd1[9]
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.624 r  beta_manual/motherboard/beta/mul0__0_i_8/O
                         net (fo=15, routed)          2.397    16.021    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_0[9]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    20.057 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.059    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.577 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[0]
                         net (fo=2, routed)           1.131    22.709    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.833 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.833    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.366 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    23.366    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.585 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[0]
                         net (fo=1, routed)           1.098    24.682    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[4]
    SLICE_X50Y61         LUT6 (Prop_lut6_I3_O)        0.295    24.977 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_2/O
                         net (fo=2, routed)           1.293    26.271    beta_manual/motherboard/memory_unit/data_memory/io_led[1][6]_INST_0_i_2_0[3]
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.395 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.395    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_1
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    26.612 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.878    27.489    beta_manual/motherboard/beta/pc_system/io_led[0][4]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.299    27.788 r  beta_manual/motherboard/beta/pc_system/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.441    31.230    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    34.780 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    34.780    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.709ns  (logic 14.058ns (40.504%)  route 20.651ns (59.496%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[1]
                         net (fo=257, routed)         7.177     9.631    beta_manual/motherboard/beta/regfile_system/regfile/id[3]
    SLICE_X56Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.755 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178/O
                         net (fo=1, routed)           0.000     9.755    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_178_n_0
    SLICE_X56Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     9.996 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78/O
                         net (fo=1, routed)           1.005    11.000    beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_78_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.298    11.298 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0__0_i_27/O
                         net (fo=3, routed)           2.202    13.500    beta_manual/motherboard/beta/M_regfile_system_rd1[9]
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.624 r  beta_manual/motherboard/beta/mul0__0_i_8/O
                         net (fo=15, routed)          2.397    16.021    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_0[9]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    20.057 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.059    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.577 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[0]
                         net (fo=2, routed)           1.131    22.709    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_105
    SLICE_X54Y61         LUT2 (Prop_lut2_I0_O)        0.124    22.833 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.833    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_3_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.476 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/O[3]
                         net (fo=1, routed)           1.201    24.677    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[3]
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.307    24.984 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][19]_i_2/O
                         net (fo=2, routed)           1.197    26.181    beta_manual/motherboard/memory_unit/data_memory/io_led[1][6]_INST_0_i_2_0[2]
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.305 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    26.305    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]_INST_0_i_1
    SLICE_X44Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    26.522 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]_INST_0_i_2/O
                         net (fo=2, routed)           1.093    27.616    beta_manual/motherboard/beta/pc_system/io_led[0][3]
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.299    27.915 r  beta_manual/motherboard/beta/pc_system/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           3.245    31.160    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    34.709 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    34.709    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.328%)  route 0.119ns (44.672%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/C
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/Q
                         net (fo=2, routed)           0.119     0.267    beta_manual/motherboard/acc/D_in_byte_cache_q[5]
    SLICE_X45Y65         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.226%)  route 0.108ns (39.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[1]/C
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[1]/Q
                         net (fo=2, routed)           0.108     0.272    beta_manual/motherboard/acc/D_in_byte_cache_q[1]
    SLICE_X45Y65         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/C
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/Q
                         net (fo=2, routed)           0.111     0.275    beta_manual/motherboard/acc/D_in_byte_cache_q[2]
    SLICE_X45Y65         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_cache_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[3]/C
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[3]/Q
                         net (fo=2, routed)           0.112     0.276    beta_manual/motherboard/acc/D_in_byte_cache_q[3]
    SLICE_X46Y65         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_cache_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/C
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/Q
                         net (fo=2, routed)           0.129     0.277    beta_manual/motherboard/acc/D_in_byte_cache_q[6]
    SLICE_X46Y65         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.148ns (52.132%)  route 0.136ns (47.868%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/C
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/Q
                         net (fo=2, routed)           0.136     0.284    beta_manual/motherboard/acc/D_in_byte_cache_q[5]
    SLICE_X46Y65         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_cache_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.843%)  route 0.125ns (43.157%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/C
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/Q
                         net (fo=2, routed)           0.125     0.289    beta_manual/motherboard/acc/D_in_byte_cache_q[2]
    SLICE_X46Y65         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/forLoop_idx_0_1251057232[0].interrupt_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE                         0.000     0.000 r  beta_manual/forLoop_idx_0_1251057232[0].interrupt_button_edge/D_last_q_reg/C
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  beta_manual/forLoop_idx_0_1251057232[0].interrupt_button_edge/D_last_q_reg/Q
                         net (fo=2, routed)           0.068     0.196    beta_manual/motherboard/beta/control_system/D_last_q
    SLICE_X49Y64         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1/O
                         net (fo=1, routed)           0.000     0.295    beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1_n_0
    SLICE_X49Y64         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/forLoop_idx_0_619505620[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/forLoop_idx_0_619505620[0].interrupt_button_conditioner/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE                         0.000     0.000 r  beta_manual/forLoop_idx_0_619505620[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/forLoop_idx_0_619505620[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     0.311    beta_manual/forLoop_idx_0_619505620[0].interrupt_button_conditioner/sync/D_pipe_d[1]
    SLICE_X51Y47         FDRE                                         r  beta_manual/forLoop_idx_0_619505620[0].interrupt_button_conditioner/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/lcd/D_out_byte_cache_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/lcd/D_out_byte_cache_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE                         0.000     0.000 r  beta_manual/motherboard/lcd/D_out_byte_cache_q_reg[4]/C
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  beta_manual/motherboard/lcd/D_out_byte_cache_q_reg[4]/Q
                         net (fo=1, routed)           0.086     0.214    beta_manual/motherboard/lcd/D_out_byte_cache_q_reg_n_0_[4]
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.098     0.312 r  beta_manual/motherboard/lcd/D_out_byte_cache_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.312    beta_manual/motherboard/lcd/D_out_byte_cache_d[5]
    SLICE_X49Y66         FDRE                                         r  beta_manual/motherboard/lcd/D_out_byte_cache_q_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_65
  To Clock:  

Max Delay          1148 Endpoints
Min Delay          1148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.980ns  (logic 0.606ns (5.059%)  route 11.374ns (94.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.998     8.594    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X34Y61         LUT4 (Prop_lut4_I0_O)        0.150     8.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.375    17.120    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X55Y65         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.976ns  (logic 0.606ns (5.060%)  route 11.370ns (94.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.998     8.594    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X34Y61         LUT4 (Prop_lut4_I0_O)        0.150     8.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.372    17.116    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X56Y66         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.976ns  (logic 0.606ns (5.060%)  route 11.370ns (94.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.998     8.594    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X34Y61         LUT4 (Prop_lut4_I0_O)        0.150     8.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.372    17.116    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X56Y66         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.836ns  (logic 0.606ns (5.120%)  route 11.230ns (94.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.998     8.594    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X34Y61         LUT4 (Prop_lut4_I0_O)        0.150     8.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.232    16.976    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X54Y66         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.836ns  (logic 0.606ns (5.120%)  route 11.230ns (94.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.998     8.594    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X34Y61         LUT4 (Prop_lut4_I0_O)        0.150     8.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.232    16.976    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X55Y66         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.834ns  (logic 0.606ns (5.121%)  route 11.228ns (94.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.998     8.594    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X34Y61         LUT4 (Prop_lut4_I0_O)        0.150     8.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.229    16.974    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X57Y67         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.834ns  (logic 0.606ns (5.121%)  route 11.228ns (94.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.998     8.594    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X34Y61         LUT4 (Prop_lut4_I0_O)        0.150     8.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.229    16.974    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X56Y67         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.676ns  (logic 0.606ns (5.190%)  route 11.070ns (94.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.998     8.594    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X34Y61         LUT4 (Prop_lut4_I0_O)        0.150     8.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.071    16.816    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X54Y67         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.676ns  (logic 0.606ns (5.190%)  route 11.070ns (94.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.998     8.594    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X34Y61         LUT4 (Prop_lut4_I0_O)        0.150     8.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.071    16.816    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X54Y67         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.676ns  (logic 0.606ns (5.190%)  route 11.070ns (94.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.556     5.140    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.998     8.594    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X34Y61         LUT4 (Prop_lut4_I0_O)        0.150     8.744 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.071    16.816    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X55Y67         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4][8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (37.028%)  route 0.240ns (62.972%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.240     1.888    beta_manual/motherboard/Q[0]
    SLICE_X41Y53         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (37.028%)  route 0.240ns (62.972%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.240     1.888    beta_manual/motherboard/Q[0]
    SLICE_X41Y53         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (37.028%)  route 0.240ns (62.972%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.240     1.888    beta_manual/motherboard/Q[0]
    SLICE_X41Y53         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[20]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.141ns (27.518%)  route 0.371ns (72.482%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.371     2.019    beta_manual/frequency_divider/Q[0]
    SLICE_X50Y52         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[21]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.141ns (27.518%)  route 0.371ns (72.482%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.371     2.019    beta_manual/frequency_divider/Q[0]
    SLICE_X50Y52         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[22]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.141ns (27.518%)  route 0.371ns (72.482%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.371     2.019    beta_manual/frequency_divider/Q[0]
    SLICE_X50Y52         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[23]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.141ns (27.518%)  route 0.371ns (72.482%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.371     2.019    beta_manual/frequency_divider/Q[0]
    SLICE_X50Y52         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[24]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.141ns (24.856%)  route 0.426ns (75.144%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.426     2.074    beta_manual/frequency_divider/Q[0]
    SLICE_X50Y53         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[25]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.141ns (24.856%)  route 0.426ns (75.144%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.426     2.074    beta_manual/frequency_divider/Q[0]
    SLICE_X50Y53         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[26]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.141ns (24.856%)  route 0.426ns (75.144%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.426     2.074    beta_manual/frequency_divider/Q[0]
    SLICE_X50Y53         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[26]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_65

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 1.634ns (27.206%)  route 4.372ns (72.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.652     5.162    reset_cond/rst_n_IBUF
    SLICE_X40Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.286 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.720     6.006    reset_cond/M_reset_cond_in
    SLICE_X44Y52         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.439     4.843    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 1.634ns (27.206%)  route 4.372ns (72.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.652     5.162    reset_cond/rst_n_IBUF
    SLICE_X40Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.286 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.720     6.006    reset_cond/M_reset_cond_in
    SLICE_X44Y52         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.439     4.843    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 1.634ns (27.206%)  route 4.372ns (72.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.652     5.162    reset_cond/rst_n_IBUF
    SLICE_X40Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.286 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.720     6.006    reset_cond/M_reset_cond_in
    SLICE_X44Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.439     4.843    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 1.634ns (27.206%)  route 4.372ns (72.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.652     5.162    reset_cond/rst_n_IBUF
    SLICE_X40Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.286 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.720     6.006    reset_cond/M_reset_cond_in
    SLICE_X44Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.439     4.843    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.226ns  (logic 0.322ns (14.483%)  route 1.904ns (85.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.634     1.911    reset_cond/rst_n_IBUF
    SLICE_X40Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.270     2.226    reset_cond/M_reset_cond_in
    SLICE_X44Y52         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.833     2.022    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.226ns  (logic 0.322ns (14.483%)  route 1.904ns (85.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.634     1.911    reset_cond/rst_n_IBUF
    SLICE_X40Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.270     2.226    reset_cond/M_reset_cond_in
    SLICE_X44Y52         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.833     2.022    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.226ns  (logic 0.322ns (14.483%)  route 1.904ns (85.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.634     1.911    reset_cond/rst_n_IBUF
    SLICE_X40Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.270     2.226    reset_cond/M_reset_cond_in
    SLICE_X44Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.833     2.022    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.226ns  (logic 0.322ns (14.483%)  route 1.904ns (85.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.634     1.911    reset_cond/rst_n_IBUF
    SLICE_X40Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.270     2.226    reset_cond/M_reset_cond_in
    SLICE_X44Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.833     2.022    reset_cond/CLK
    SLICE_X44Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





