- ğŸ‘‹ Hi, Iâ€™m Manikanta
- ğŸ‘€ Iâ€™m interested in VLSI Design Verification 
- ğŸŒ± Iâ€™m currently learning Verilog , System Verilog
  

<!---
Manikanta-1723/Manikanta-1723 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
