module div40m(
	input clk,
	output led,
	
reg[24:0]dly;
);
always @(posedge clk)
dly<=dly+1'b1;
assign led=dly[24];

endmodule