/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [3:0] _05_;
  wire [11:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [19:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [19:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [17:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [16:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [13:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [15:0] celloutsig_0_62z;
  wire [5:0] celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_78z;
  wire [19:0] celloutsig_0_79z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire [17:0] celloutsig_0_96z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z[2] ? in_data[61] : celloutsig_0_3z;
  assign celloutsig_0_47z = celloutsig_0_18z[1] ? celloutsig_0_38z[11] : celloutsig_0_45z;
  assign celloutsig_0_30z = celloutsig_0_13z ? celloutsig_0_15z[1] : celloutsig_0_15z[9];
  assign celloutsig_0_34z = !(celloutsig_0_20z[2] ? celloutsig_0_26z[5] : celloutsig_0_9z[12]);
  assign celloutsig_0_60z = !(celloutsig_0_6z ? celloutsig_0_37z : in_data[57]);
  assign celloutsig_0_67z = !(celloutsig_0_37z ? celloutsig_0_62z[10] : _01_);
  assign celloutsig_0_78z = !(celloutsig_0_50z ? celloutsig_0_38z[12] : celloutsig_0_39z[1]);
  assign celloutsig_0_46z = ~((celloutsig_0_31z[5] | celloutsig_0_3z) & celloutsig_0_22z);
  assign celloutsig_0_86z = ~((celloutsig_0_75z | celloutsig_0_23z) & in_data[92]);
  assign celloutsig_0_10z = ~((celloutsig_0_7z[0] | celloutsig_0_9z[11]) & celloutsig_0_7z[1]);
  assign celloutsig_0_95z = ~((celloutsig_0_86z | celloutsig_0_79z[7]) & celloutsig_0_46z);
  assign celloutsig_1_17z = ~((celloutsig_1_16z | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_1_19z = ~((celloutsig_1_10z[0] | celloutsig_1_4z) & celloutsig_1_13z);
  assign celloutsig_0_16z = ~((celloutsig_0_2z[22] | celloutsig_0_2z[11]) & celloutsig_0_10z);
  assign celloutsig_0_50z = celloutsig_0_45z | celloutsig_0_22z;
  assign celloutsig_0_6z = celloutsig_0_2z[6] | celloutsig_0_0z;
  assign celloutsig_0_75z = celloutsig_0_60z | celloutsig_0_3z;
  assign celloutsig_1_4z = celloutsig_1_3z | in_data[133];
  assign celloutsig_1_16z = celloutsig_1_5z[3] | celloutsig_1_3z;
  reg [3:0] _26_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 4'h0;
    else _26_ <= { _04_[3:1], _03_ };
  assign { _01_, _05_[2], _02_, _05_[0] } = _26_;
  reg [11:0] _27_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 12'h000;
    else _27_ <= { celloutsig_0_9z[11:6], celloutsig_0_8z, celloutsig_0_23z };
  assign { _00_, _06_[10:7], _04_[3:1], _03_, _06_[2:0] } = _27_;
  assign celloutsig_1_2z = { in_data[135:131], celloutsig_1_0z, celloutsig_1_0z } & { in_data[186:185], celloutsig_1_1z };
  assign celloutsig_0_26z = { celloutsig_0_19z[15:4], celloutsig_0_10z } & { celloutsig_0_2z[6:4], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_3z };
  assign celloutsig_0_39z = celloutsig_0_19z[2:0] / { 1'h1, celloutsig_0_35z[2:1] };
  assign celloutsig_0_65z = celloutsig_0_28z[7:2] / { 1'h1, celloutsig_0_62z[10:6] };
  assign celloutsig_1_5z = in_data[108:102] / { 1'h1, celloutsig_1_1z[3:0], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_2z[17:13], celloutsig_0_1z } / { 1'h1, in_data[88:87], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_10z = { celloutsig_1_5z[1], celloutsig_1_8z } / { 1'h1, celloutsig_1_1z[3:0] };
  assign celloutsig_0_19z = celloutsig_0_2z[21:2] / { 1'h1, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_17z = celloutsig_0_8z[3:0] / { 1'h1, celloutsig_0_14z[5:3] };
  assign celloutsig_0_36z = { celloutsig_0_27z[2:1], celloutsig_0_15z, celloutsig_0_4z } >= { celloutsig_0_15z[7:1], celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_7z };
  assign celloutsig_0_37z = { celloutsig_0_12z[5:4], celloutsig_0_0z } >= celloutsig_0_27z;
  assign celloutsig_0_5z = { celloutsig_0_2z[22:16], celloutsig_0_0z } >= celloutsig_0_2z[14:7];
  assign celloutsig_0_0z = in_data[62:57] && in_data[53:48];
  assign celloutsig_0_45z = celloutsig_0_26z[11:8] && celloutsig_0_8z[3:0];
  assign celloutsig_1_0z = in_data[182:175] && in_data[109:102];
  assign celloutsig_0_32z = { celloutsig_0_2z[20:17], celloutsig_0_16z } && { celloutsig_0_8z[3:0], celloutsig_0_13z };
  assign celloutsig_0_3z = celloutsig_0_0z & ~(celloutsig_0_2z[15]);
  assign celloutsig_0_35z = { celloutsig_0_33z[5:3], celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_6z } % { 1'h1, celloutsig_0_26z[9:0], celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_34z };
  assign celloutsig_0_7z = { celloutsig_0_2z[16:14], celloutsig_0_6z } % { 1'h1, in_data[11:10], celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_2z[8:6], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z } % { 1'h1, celloutsig_0_8z[2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_11z[9:5], celloutsig_0_24z, _00_, _06_[10:7], _04_[3:1], _03_, _06_[2:0] } * { in_data[84:76], celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_36z, celloutsig_0_1z };
  assign celloutsig_0_96z = { celloutsig_0_38z[16:7], celloutsig_0_67z, celloutsig_0_65z, celloutsig_0_16z } * { celloutsig_0_57z[2:0], _00_, _06_[10:7], _04_[3:1], _03_, _06_[2:0], celloutsig_0_6z, celloutsig_0_67z, celloutsig_0_10z };
  assign celloutsig_0_12z = { celloutsig_0_11z[8:4], celloutsig_0_6z } * { in_data[44:43], celloutsig_0_7z };
  assign celloutsig_0_27z = { in_data[37:36], celloutsig_0_4z } * celloutsig_0_21z[8:6];
  assign celloutsig_0_33z = celloutsig_0_21z[6:0] * celloutsig_0_21z[6:0];
  assign celloutsig_0_62z = celloutsig_0_21z[1] ? { celloutsig_0_2z[2], celloutsig_0_9z, celloutsig_0_6z } : { celloutsig_0_14z[2:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_24z };
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[180:176] : in_data[102:98];
  assign celloutsig_0_20z = celloutsig_0_18z[0] ? { celloutsig_0_11z[1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_16z } : celloutsig_0_12z[5:1];
  assign celloutsig_0_1z = - { in_data[18:15], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = - in_data[89:67];
  assign celloutsig_0_28z = - celloutsig_0_9z;
  assign celloutsig_0_44z = ~ { celloutsig_0_15z[9:2], celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_0_48z = ~ { celloutsig_0_44z[13:9], celloutsig_0_47z, celloutsig_0_3z, celloutsig_0_33z };
  assign celloutsig_0_8z = ~ in_data[84:80];
  assign celloutsig_0_79z = ~ { celloutsig_0_62z[14:2], celloutsig_0_78z, celloutsig_0_31z };
  assign celloutsig_1_8z = ~ celloutsig_1_1z[4:1];
  assign celloutsig_0_14z = ~ { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_21z = ~ celloutsig_0_19z[8:0];
  assign celloutsig_0_57z = celloutsig_0_48z[6:0] | celloutsig_0_19z[17:11];
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_17z } | { celloutsig_1_2z[3:1], celloutsig_1_16z };
  assign celloutsig_0_15z = { celloutsig_0_1z[5:3], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z } | { celloutsig_0_1z[2:0], celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_18z = celloutsig_0_2z[13:11] | celloutsig_0_7z[2:0];
  assign celloutsig_0_22z = | { celloutsig_0_8z[2:0], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_24z = | { celloutsig_0_7z[3:2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_3z = celloutsig_1_2z[0] & in_data[150];
  assign celloutsig_1_13z = celloutsig_1_2z[0] & celloutsig_1_2z[1];
  assign celloutsig_0_13z = celloutsig_0_0z & celloutsig_0_10z;
  assign celloutsig_0_23z = celloutsig_0_0z & celloutsig_0_20z[3];
  assign celloutsig_0_31z = { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_22z } >>> { celloutsig_0_13z, celloutsig_0_20z };
  assign _04_[0] = _03_;
  assign { _05_[3], _05_[1] } = { _01_, _02_ };
  assign { _06_[11], _06_[6:3] } = { _00_, _04_[3:1], _03_ };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
