Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/test_bench.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'address' [C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/test_bench.v:150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/test_bench.v:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.ifid_buffer
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.or_gate
Compiling module xil_defaultlib.idex_buffer
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.exwb_buffer
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
