{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639746187461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639746187462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 17 16:33:04 2021 " "Processing started: Fri Dec 17 16:33:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639746187462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639746187462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639746187462 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1639746188262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "../WB_Stage.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/val2_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/val2_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2_Generator " "Found entity 1: Val2_Generator" {  } { { "../Val2_Generator.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Val2_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "../Top_Module.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/status_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/status_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Register " "Found entity 1: Status_Register" {  } { { "../Status_Register.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Status_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188368 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(52) " "Verilog HDL warning at SRAM_Controller.v(52): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1639746188371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(53) " "Verilog HDL warning at SRAM_Controller.v(53): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1639746188371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(17) " "Verilog HDL warning at SRAM.v(17): extended using \"x\" or \"z\"" {  } { { "../SRAM.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1639746188373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../SRAM.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/mem_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/mem_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage_Reg " "Found entity 1: MEM_Stage_Reg" {  } { { "../MEM_Stage_Reg.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/MEM_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/lab1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/lab1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_TB " "Found entity 1: Lab1_TB" {  } { { "../Lab1_TB.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Lab1_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage_Reg " "Found entity 1: IF_Stage_Reg" {  } { { "../IF_Stage_Reg.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/IF_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "../IF_Stage.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188382 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ID_Stage_Reg.v(28) " "Verilog HDL information at ID_Stage_Reg.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "../ID_Stage_Reg.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/ID_Stage_Reg.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639746188383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage_Reg " "Found entity 1: ID_Stage_Reg" {  } { { "../ID_Stage_Reg.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/ID_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "../ID_Stage.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "../Hazard_Detection_Unit.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "../Forwarding_Unit.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Forwarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/exe_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/exe_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage_Reg " "Found entity 1: EXE_Stage_Reg" {  } { { "../EXE_Stage_Reg.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/EXE_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "../EXE_Stage.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controler.v(28) " "Verilog HDL warning at controler.v(28): extended using \"x\" or \"z\"" {  } { { "../controler.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/controler.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1639746188392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/controler.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "../controler.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/controler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/condition_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/condition_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "../Condition_Check.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Condition_Check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut_courses/semester9/dld2 lab/reports/sram/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut_courses/semester9/dld2 lab/reports/sram/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746188396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746188396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Module " "Elaborating entity \"Top_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639746188446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage IF_Stage:ifstage " "Elaborating entity \"IF_Stage\" for hierarchy \"IF_Stage:ifstage\"" {  } { { "../Top_Module.v" "ifstage" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage_Reg IF_Stage_Reg:ifstagereg " "Elaborating entity \"IF_Stage_Reg\" for hierarchy \"IF_Stage_Reg:ifstagereg\"" {  } { { "../Top_Module.v" "ifstagereg" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ID_Stage:idstage " "Elaborating entity \"ID_Stage\" for hierarchy \"ID_Stage:idstage\"" {  } { { "../Top_Module.v" "idstage" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_Stage:idstage\|RegisterFile:R1 " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_Stage:idstage\|RegisterFile:R1\"" {  } { { "../ID_Stage.v" "R1" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/ID_Stage.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controler ID_Stage:idstage\|controler:C1 " "Elaborating entity \"controler\" for hierarchy \"ID_Stage:idstage\|controler:C1\"" {  } { { "../ID_Stage.v" "C1" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/ID_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check ID_Stage:idstage\|Condition_Check:C2 " "Elaborating entity \"Condition_Check\" for hierarchy \"ID_Stage:idstage\|Condition_Check:C2\"" {  } { { "../ID_Stage.v" "C2" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/ID_Stage.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage_Reg ID_Stage_Reg:idstagereg " "Elaborating entity \"ID_Stage_Reg\" for hierarchy \"ID_Stage_Reg:idstagereg\"" {  } { { "../Top_Module.v" "idstagereg" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage EXE_Stage:exestage " "Elaborating entity \"EXE_Stage\" for hierarchy \"EXE_Stage:exestage\"" {  } { { "../Top_Module.v" "exestage" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_Stage:exestage\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"EXE_Stage:exestage\|ALU:alu\"" {  } { { "../EXE_Stage.v" "alu" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/EXE_Stage.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2_Generator EXE_Stage:exestage\|Val2_Generator:val2gen " "Elaborating entity \"Val2_Generator\" for hierarchy \"EXE_Stage:exestage\|Val2_Generator:val2gen\"" {  } { { "../EXE_Stage.v" "val2gen" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/EXE_Stage.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage_Reg EXE_Stage_Reg:exestagereg " "Elaborating entity \"EXE_Stage_Reg\" for hierarchy \"EXE_Stage_Reg:exestagereg\"" {  } { { "../Top_Module.v" "exestagereg" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:sramcontroller " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:sramcontroller\"" {  } { { "../Top_Module.v" "sramcontroller" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188653 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_en SRAM_Controller.v(41) " "Verilog HDL or VHDL warning at SRAM_Controller.v(41): object \"cnt_en\" assigned a value but never read" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639746188654 "|Top_Module|SRAM_Controller:sramcontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 SRAM_Controller.v(54) " "Verilog HDL assignment warning at SRAM_Controller.v(54): truncated value with size 32 to match size of target (17)" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639746188654 "|Top_Module|SRAM_Controller:sramcontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SRAM_Controller.v(76) " "Verilog HDL assignment warning at SRAM_Controller.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639746188654 "|Top_Module|SRAM_Controller:sramcontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SRAM_Controller.v(77) " "Verilog HDL assignment warning at SRAM_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639746188655 "|Top_Module|SRAM_Controller:sramcontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:sram " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:sram\"" {  } { { "../Top_Module.v" "sram" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage_Reg MEM_Stage_Reg:memstagereg " "Elaborating entity \"MEM_Stage_Reg\" for hierarchy \"MEM_Stage_Reg:memstagereg\"" {  } { { "../Top_Module.v" "memstagereg" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage WB_Stage:wbstage " "Elaborating entity \"WB_Stage\" for hierarchy \"WB_Stage:wbstage\"" {  } { { "../Top_Module.v" "wbstage" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Register Status_Register:statusregister " "Elaborating entity \"Status_Register\" for hierarchy \"Status_Register:statusregister\"" {  } { { "../Top_Module.v" "statusregister" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit Hazard_Detection_Unit:hazarddetector " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"Hazard_Detection_Unit:hazarddetector\"" {  } { { "../Top_Module.v" "hazarddetector" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit Forwarding_Unit:forwardingunit " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"Forwarding_Unit:forwardingunit\"" {  } { { "../Top_Module.v" "forwardingunit" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Top_Module.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746188702 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ID_Stage:idstage\|RegisterFile:R1\|register_rtl_0 " "Inferred dual-clock RAM node \"ID_Stage:idstage\|RegisterFile:R1\|register_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1639746189125 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Quartus/db/Top_Module.ram0_RegisterFile_878b6b30.hdl.mif " "Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Quartus/db/Top_Module.ram0_RegisterFile_878b6b30.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1639746189127 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ID_Stage:idstage\|RegisterFile:R1\|register " "RAM logic \"ID_Stage:idstage\|RegisterFile:R1\|register\" is uninferred due to asynchronous read logic" {  } { { "../RegisterFile.v" "register" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/RegisterFile.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1639746189129 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SRAM:sram\|memory " "RAM logic \"SRAM:sram\|memory\" is uninferred due to asynchronous read logic" {  } { { "../SRAM.v" "memory" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1639746189129 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1639746189129 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Stage:idstage\|RegisterFile:R1\|register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID_Stage:idstage\|RegisterFile:R1\|register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15 " "Parameter NUMWORDS_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15 " "Parameter NUMWORDS_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Top_Module.ram0_RegisterFile_878b6b30.hdl.mif " "Parameter INIT_FILE set to db/Top_Module.ram0_RegisterFile_878b6b30.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639746197812 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639746197812 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1639746197812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Stage:idstage\|RegisterFile:R1\|altsyncram:register_rtl_0 " "Elaborated megafunction instantiation \"ID_Stage:idstage\|RegisterFile:R1\|altsyncram:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639746198073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Stage:idstage\|RegisterFile:R1\|altsyncram:register_rtl_0 " "Instantiated megafunction \"ID_Stage:idstage\|RegisterFile:R1\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 15 " "Parameter \"NUMWORDS_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 15 " "Parameter \"NUMWORDS_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Top_Module.ram0_RegisterFile_878b6b30.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Top_Module.ram0_RegisterFile_878b6b30.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639746198074 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639746198074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8i1 " "Found entity 1: altsyncram_o8i1" {  } { { "db/altsyncram_o8i1.tdf" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Quartus/db/altsyncram_o8i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639746198154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639746198154 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1639746200741 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[31\] MEM_Stage_Reg:memstagereg\|MEM_result\[31\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[31\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[31\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[15\] MEM_Stage_Reg:memstagereg\|MEM_result\[15\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[15\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[15\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[16\] MEM_Stage_Reg:memstagereg\|MEM_result\[16\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[16\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[16\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[17\] MEM_Stage_Reg:memstagereg\|MEM_result\[17\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[17\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[17\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[18\] MEM_Stage_Reg:memstagereg\|MEM_result\[18\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[18\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[18\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[19\] MEM_Stage_Reg:memstagereg\|MEM_result\[19\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[19\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[19\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[20\] MEM_Stage_Reg:memstagereg\|MEM_result\[20\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[20\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[20\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[21\] MEM_Stage_Reg:memstagereg\|MEM_result\[21\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[21\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[21\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[22\] MEM_Stage_Reg:memstagereg\|MEM_result\[22\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[22\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[22\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[23\] MEM_Stage_Reg:memstagereg\|MEM_result\[23\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[23\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[23\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[24\] MEM_Stage_Reg:memstagereg\|MEM_result\[24\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[24\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[24\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[25\] MEM_Stage_Reg:memstagereg\|MEM_result\[25\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[25\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[25\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[26\] MEM_Stage_Reg:memstagereg\|MEM_result\[26\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[26\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[26\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[27\] MEM_Stage_Reg:memstagereg\|MEM_result\[27\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[27\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[27\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[28\] MEM_Stage_Reg:memstagereg\|MEM_result\[28\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[28\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[28\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[29\] MEM_Stage_Reg:memstagereg\|MEM_result\[29\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[29\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[29\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[30\] MEM_Stage_Reg:memstagereg\|MEM_result\[30\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[30\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[30\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[14\] MEM_Stage_Reg:memstagereg\|MEM_result\[14\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[14\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[14\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[13\] MEM_Stage_Reg:memstagereg\|MEM_result\[13\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[13\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[13\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[12\] MEM_Stage_Reg:memstagereg\|MEM_result\[12\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[12\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[12\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[11\] MEM_Stage_Reg:memstagereg\|MEM_result\[11\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[11\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[11\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[10\] MEM_Stage_Reg:memstagereg\|MEM_result\[10\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[10\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[10\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[9\] MEM_Stage_Reg:memstagereg\|MEM_result\[9\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[9\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[9\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[8\] MEM_Stage_Reg:memstagereg\|MEM_result\[8\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[8\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[8\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[7\] MEM_Stage_Reg:memstagereg\|MEM_result\[7\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[7\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[7\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[6\] MEM_Stage_Reg:memstagereg\|MEM_result\[6\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[6\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[6\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[5\] MEM_Stage_Reg:memstagereg\|MEM_result\[5\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[5\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[5\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[4\] MEM_Stage_Reg:memstagereg\|MEM_result\[4\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[4\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[4\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[3\] MEM_Stage_Reg:memstagereg\|MEM_result\[3\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[3\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[3\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[2\] MEM_Stage_Reg:memstagereg\|MEM_result\[2\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[2\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[2\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[1\] MEM_Stage_Reg:memstagereg\|MEM_result\[1\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[1\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[1\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|readData\[0\] MEM_Stage_Reg:memstagereg\|MEM_result\[0\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|readData\[0\]\" to the node \"MEM_Stage_Reg:memstagereg\|MEM_result\[0\]\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201327 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1639746201327 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[31\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[31\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[15\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[15\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[16\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[16\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[17\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[17\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[18\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[18\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[19\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[19\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[20\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[20\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[21\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[21\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[22\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[22\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[23\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[23\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[24\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[24\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[25\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[25\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[26\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[26\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[27\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[27\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[28\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[28\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[29\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[29\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[30\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[30\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[14\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[14\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[13\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[13\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[12\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[12\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[11\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[11\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[10\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[10\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[9\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[9\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[8\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[8\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[7\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[7\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[6\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[6\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[5\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[5\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[4\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[4\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[3\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[3\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[2\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[2\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[1\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[1\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sramcontroller\|SRAM_DQ\[0\] SRAM:sram\|memory " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sramcontroller\|SRAM_DQ\[0\]\" to the node \"SRAM:sram\|memory\" into an OR gate" {  } { { "../SRAM_Controller.v" "" { Text "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/SRAM_Controller.v" 31 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1639746201657 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1639746201657 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1639746227026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Quartus/output_files/Top_Module.map.smsg " "Generated suppressed messages file D:/UT_Courses/Semester9/DLD2 lab/Reports/SRAM/Quartus/output_files/Top_Module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1639746227636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639746228805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639746228805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30255 " "Implemented 30255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639746230484 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639746230484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30219 " "Implemented 30219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639746230484 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1639746230484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639746230484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639746230524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 17 16:33:50 2021 " "Processing ended: Fri Dec 17 16:33:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639746230524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639746230524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639746230524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639746230524 ""}
