$date
	Fri Aug 18 23:54:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RAMtb $end
$var wire 8 ! rdData [7:0] $end
$var reg 1 " clk $end
$var reg 4 # rdAddr [3:0] $end
$var reg 4 $ wrAddr [3:0] $end
$var reg 8 % wrData [7:0] $end
$var reg 1 & wrEn $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 4 ' rdAddr [3:0] $end
$var wire 4 ( wrAddr [3:0] $end
$var wire 8 ) wrData [7:0] $end
$var wire 1 & wrEn $end
$var reg 8 * rdData [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
bx (
bx '
x&
bx %
bx $
bx #
0"
bx !
$end
#5
1"
#10
0"
#15
1"
0&
#20
0"
#25
1"
b11001 %
b11001 )
b0 $
b0 (
1&
#30
0"
#35
1"
b11010 %
b11010 )
b1 $
b1 (
#40
0"
#45
1"
b11011 %
b11011 )
b10 $
b10 (
#50
0"
#55
1"
b11100 %
b11100 )
b11 $
b11 (
#60
0"
#65
1"
b11101 %
b11101 )
b100 $
b100 (
#70
0"
#75
1"
b11110 %
b11110 )
b101 $
b101 (
#80
0"
#85
1"
b11111 %
b11111 )
b110 $
b110 (
#90
0"
#95
1"
b100000 %
b100000 )
b111 $
b111 (
#100
0"
#105
1"
b100001 %
b100001 )
b1000 $
b1000 (
#110
0"
#115
1"
b100010 %
b100010 )
b1001 $
b1001 (
#120
0"
#125
1"
b100011 %
b100011 )
b1010 $
b1010 (
#130
0"
#135
1"
b100100 %
b100100 )
b1011 $
b1011 (
#140
0"
#145
1"
b100101 %
b100101 )
b1100 $
b1100 (
#150
0"
#155
b11001 !
b11001 *
1"
b0 #
b0 '
0&
#160
0"
#165
b11010 !
b11010 *
1"
b1 #
b1 '
#170
0"
#175
b11011 !
b11011 *
1"
b10 #
b10 '
#180
0"
#185
b11100 !
b11100 *
1"
b11 #
b11 '
#190
0"
#195
b11101 !
b11101 *
1"
b100 #
b100 '
#200
0"
#205
b11110 !
b11110 *
1"
b101 #
b101 '
#210
0"
#215
b11111 !
b11111 *
1"
b110 #
b110 '
#220
0"
#225
b100000 !
b100000 *
1"
b111 #
b111 '
#230
0"
#235
b100001 !
b100001 *
1"
b1000 #
b1000 '
#240
0"
#245
b100010 !
b100010 *
1"
b1001 #
b1001 '
#250
0"
#255
b100011 !
b100011 *
1"
b1010 #
b1010 '
#260
0"
#265
b100100 !
b100100 *
1"
b1011 #
b1011 '
#270
0"
#275
b100101 !
b100101 *
1"
b1100 #
b1100 '
#280
0"
#285
1"
#290
0"
#295
1"
