<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - rtl/VsetModule.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">rtl</a> - VsetModule.sv<span style="font-size: 80%;"> (source / <a href="VsetModule.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">100.0&nbsp;%</td>
            <td class="headerCovTableEntry">19</td>
            <td class="headerCovTableEntry">19</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2025-01-23 11:29:08</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">             Branch data     Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>                 :             : // Generated by CIRCT firtool-1.62.1</span>
<span id="L2"><span class="lineNum">       2</span>                 :             : // Standard header to adapt well known macros for register randomization.</span>
<span id="L3"><span class="lineNum">       3</span>                 :             : `ifndef RANDOMIZE</span>
<span id="L4"><span class="lineNum">       4</span>                 :             :   `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L5"><span class="lineNum">       5</span>                 :             :     `define RANDOMIZE</span>
<span id="L6"><span class="lineNum">       6</span>                 :             :   `endif // RANDOMIZE_MEM_INIT</span>
<span id="L7"><span class="lineNum">       7</span>                 :             : `endif // not def RANDOMIZE</span>
<span id="L8"><span class="lineNum">       8</span>                 :             : `ifndef RANDOMIZE</span>
<span id="L9"><span class="lineNum">       9</span>                 :             :   `ifdef RANDOMIZE_REG_INIT</span>
<span id="L10"><span class="lineNum">      10</span>                 :             :     `define RANDOMIZE</span>
<span id="L11"><span class="lineNum">      11</span>                 :             :   `endif // RANDOMIZE_REG_INIT</span>
<span id="L12"><span class="lineNum">      12</span>                 :             : `endif // not def RANDOMIZE</span>
<span id="L13"><span class="lineNum">      13</span>                 :             : </span>
<span id="L14"><span class="lineNum">      14</span>                 :             : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</span>
<span id="L15"><span class="lineNum">      15</span>                 :             : `ifndef RANDOM</span>
<span id="L16"><span class="lineNum">      16</span>                 :             :   `define RANDOM $random</span>
<span id="L17"><span class="lineNum">      17</span>                 :             : `endif // not def RANDOM</span>
<span id="L18"><span class="lineNum">      18</span>                 :             : </span>
<span id="L19"><span class="lineNum">      19</span>                 :             : // Users can define INIT_RANDOM as general code that gets injected into the</span>
<span id="L20"><span class="lineNum">      20</span>                 :             : // initializer block for modules with registers.</span>
<span id="L21"><span class="lineNum">      21</span>                 :             : `ifndef INIT_RANDOM</span>
<span id="L22"><span class="lineNum">      22</span>                 :             :   `define INIT_RANDOM</span>
<span id="L23"><span class="lineNum">      23</span>                 :             : `endif // not def INIT_RANDOM</span>
<span id="L24"><span class="lineNum">      24</span>                 :             : </span>
<span id="L25"><span class="lineNum">      25</span>                 :             : // If using random initialization, you can also define RANDOMIZE_DELAY to</span>
<span id="L26"><span class="lineNum">      26</span>                 :             : // customize the delay used, otherwise 0.002 is used.</span>
<span id="L27"><span class="lineNum">      27</span>                 :             : `ifndef RANDOMIZE_DELAY</span>
<span id="L28"><span class="lineNum">      28</span>                 :             :   `define RANDOMIZE_DELAY 0.002</span>
<span id="L29"><span class="lineNum">      29</span>                 :             : `endif // not def RANDOMIZE_DELAY</span>
<span id="L30"><span class="lineNum">      30</span>                 :             : </span>
<span id="L31"><span class="lineNum">      31</span>                 :             : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</span>
<span id="L32"><span class="lineNum">      32</span>                 :             : `ifndef INIT_RANDOM_PROLOG_</span>
<span id="L33"><span class="lineNum">      33</span>                 :             :   `ifdef RANDOMIZE</span>
<span id="L34"><span class="lineNum">      34</span>                 :             :     `ifdef VERILATOR</span>
<span id="L35"><span class="lineNum">      35</span>                 :             :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</span>
<span id="L36"><span class="lineNum">      36</span>                 :             :     `else  // VERILATOR</span>
<span id="L37"><span class="lineNum">      37</span>                 :             :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</span>
<span id="L38"><span class="lineNum">      38</span>                 :             :     `endif // VERILATOR</span>
<span id="L39"><span class="lineNum">      39</span>                 :             :   `else  // RANDOMIZE</span>
<span id="L40"><span class="lineNum">      40</span>                 :             :     `define INIT_RANDOM_PROLOG_</span>
<span id="L41"><span class="lineNum">      41</span>                 :             :   `endif // RANDOMIZE</span>
<span id="L42"><span class="lineNum">      42</span>                 :             : `endif // not def INIT_RANDOM_PROLOG_</span>
<span id="L43"><span class="lineNum">      43</span>                 :             : </span>
<span id="L44"><span class="lineNum">      44</span>                 :             : // Include register initializers in init blocks unless synthesis is set</span>
<span id="L45"><span class="lineNum">      45</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L46"><span class="lineNum">      46</span>                 :             :   `ifndef ENABLE_INITIAL_REG_</span>
<span id="L47"><span class="lineNum">      47</span>                 :             :     `define ENABLE_INITIAL_REG_</span>
<span id="L48"><span class="lineNum">      48</span>                 :             :   `endif // not def ENABLE_INITIAL_REG_</span>
<span id="L49"><span class="lineNum">      49</span>                 :             : `endif // not def SYNTHESIS</span>
<span id="L50"><span class="lineNum">      50</span>                 :             : </span>
<span id="L51"><span class="lineNum">      51</span>                 :             : // Include rmemory initializers in init blocks unless synthesis is set</span>
<span id="L52"><span class="lineNum">      52</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L53"><span class="lineNum">      53</span>                 :             :   `ifndef ENABLE_INITIAL_MEM_</span>
<span id="L54"><span class="lineNum">      54</span>                 :             :     `define ENABLE_INITIAL_MEM_</span>
<span id="L55"><span class="lineNum">      55</span>                 :             :   `endif // not def ENABLE_INITIAL_MEM_</span>
<span id="L56"><span class="lineNum">      56</span>                 :             : `endif // not def SYNTHESIS</span>
<span id="L57"><span class="lineNum">      57</span>                 :             : </span>
<span id="L58"><span class="lineNum">      58</span>                 :             : module VsetModule(</span>
<span id="L59"><span class="lineNum">      59</span>                 :<span class="tlaGNC tlaBgGNC">           2 :   input  [63:0] io_in_avl,</span></span>
<span id="L60"><span class="lineNum">      60</span>                 :<span class="tlaGNC">           2 :   input         io_in_vtype_illegal,</span></span>
<span id="L61"><span class="lineNum">      61</span>                 :<span class="tlaGNC">          20 :   input  [54:0] io_in_vtype_reserved,</span></span>
<span id="L62"><span class="lineNum">      62</span>                 :<span class="tlaGNC">          26 :   input         io_in_vtype_vma,</span></span>
<span id="L63"><span class="lineNum">      63</span>                 :<span class="tlaGNC">          14 :   input         io_in_vtype_vta,</span></span>
<span id="L64"><span class="lineNum">      64</span>                 :<span class="tlaGNC">          24 :   input  [2:0]  io_in_vtype_vsew,</span></span>
<span id="L65"><span class="lineNum">      65</span>                 :<span class="tlaGNC">          25 :   input  [2:0]  io_in_vtype_vlmul,</span></span>
<span id="L66"><span class="lineNum">      66</span>                 :<span class="tlaGNC">           3 :   input  [8:0]  io_in_func,</span></span>
<span id="L67"><span class="lineNum">      67</span>                 :<span class="tlaGNC">          33 :   output        io_out_vconfig_vtype_illegal,</span></span>
<span id="L68"><span class="lineNum">      68</span>                 :<span class="tlaGNC">           9 :   output        io_out_vconfig_vtype_vma,</span></span>
<span id="L69"><span class="lineNum">      69</span>                 :<span class="tlaGNC">           6 :   output        io_out_vconfig_vtype_vta,</span></span>
<span id="L70"><span class="lineNum">      70</span>                 :<span class="tlaGNC">           5 :   output [1:0]  io_out_vconfig_vtype_vsew,</span></span>
<span id="L71"><span class="lineNum">      71</span>                 :<span class="tlaGNC">           3 :   output [2:0]  io_out_vconfig_vtype_vlmul,</span></span>
<span id="L72"><span class="lineNum">      72</span>                 :<span class="tlaGNC">           2 :   output [7:0]  io_out_vconfig_vl,</span></span>
<span id="L73"><span class="lineNum">      73</span>                 :<span class="tlaGNC">          29 :   output [7:0]  io_out_vlmax</span></span>
<span id="L74"><span class="lineNum">      74</span>                 :             : );</span>
<span id="L75"><span class="lineNum">      75</span>                 :             : </span>
<span id="L76"><span class="lineNum">      76</span>                 :<span class="tlaGNC">          30 :   wire [2:0]  log2Vsew = 3'({1'h0, io_in_vtype_vsew[1:0]} + 3'h3);</span></span>
<span id="L77"><span class="lineNum">      77</span>                 :<span class="tlaGNC">          32 :   wire [14:0] vlmax = 15'h1 &lt;&lt; 3'(3'(io_in_vtype_vlmul - 3'h1) - log2Vsew);</span></span>
<span id="L78"><span class="lineNum">      78</span>                 :<span class="tlaGNC">          33 :   wire        illegal =</span></span>
<span id="L79"><span class="lineNum">      79</span>                 :             :     io_in_vtype_vlmul == 3'h4 | io_in_vtype_vsew[2]</span>
<span id="L80"><span class="lineNum">      80</span>                 :             :     | log2Vsew &gt; (io_in_vtype_vlmul[2] ? 3'(io_in_vtype_vlmul - 3'h2) : 3'h6)</span>
<span id="L81"><span class="lineNum">      81</span>                 :             :     | (|io_in_vtype_reserved) | io_in_vtype_illegal;</span>
<span id="L82"><span class="lineNum">      82</span>                 :<span class="tlaGNC">          30 :   wire [14:0] vlenDivVsew = 15'h1 &lt;&lt; 3'(3'h7 - log2Vsew);</span></span>
<span id="L83"><span class="lineNum">      83</span>                 :             :   assign io_out_vconfig_vtype_illegal = illegal;</span>
<span id="L84"><span class="lineNum">      84</span>                 :             :   assign io_out_vconfig_vtype_vma = ~illegal &amp; io_in_vtype_vma;</span>
<span id="L85"><span class="lineNum">      85</span>                 :             :   assign io_out_vconfig_vtype_vta = ~illegal &amp; io_in_vtype_vta;</span>
<span id="L86"><span class="lineNum">      86</span>                 :             :   assign io_out_vconfig_vtype_vsew = illegal ? 2'h0 : io_in_vtype_vsew[1:0];</span>
<span id="L87"><span class="lineNum">      87</span>                 :             :   assign io_out_vconfig_vtype_vlmul = illegal ? 3'h0 : io_in_vtype_vlmul;</span>
<span id="L88"><span class="lineNum">      88</span>                 :             :   assign io_out_vconfig_vl =</span>
<span id="L89"><span class="lineNum">      89</span>                 :             :     illegal</span>
<span id="L90"><span class="lineNum">      90</span>                 :             :       ? 8'h0</span>
<span id="L91"><span class="lineNum">      91</span>                 :             :       : (|(io_in_func[7:6])) &amp; io_in_func[0] | io_in_avl &gt; {49'h0, vlmax}</span>
<span id="L92"><span class="lineNum">      92</span>                 :             :           ? vlmax[7:0]</span>
<span id="L93"><span class="lineNum">      93</span>                 :             :           : io_in_avl[7:0];</span>
<span id="L94"><span class="lineNum">      94</span>                 :             :   assign io_out_vlmax = vlmax &gt;= vlenDivVsew ? vlmax[7:0] : vlenDivVsew[7:0];</span>
<span id="L95"><span class="lineNum">      95</span>                 :             : endmodule</span>
<span id="L96"><span class="lineNum">      96</span>                 :             : </span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
