/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [9:0] _04_;
  wire [3:0] _05_;
  wire [4:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [32:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_28z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [13:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_6z ? celloutsig_1_6z : celloutsig_1_0z[1];
  assign celloutsig_1_17z = celloutsig_1_11z ? celloutsig_1_7z : celloutsig_1_5z;
  assign celloutsig_0_3z = ~(celloutsig_0_0z[3] | celloutsig_0_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_11z | celloutsig_1_7z);
  assign celloutsig_1_5z = ~celloutsig_1_4z;
  assign celloutsig_1_3z = ~((celloutsig_1_1z[2] | celloutsig_1_1z[3]) & celloutsig_1_0z[3]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[2] | celloutsig_1_2z[1]) & celloutsig_1_1z[0]);
  assign celloutsig_1_7z = ~((celloutsig_1_1z[2] | celloutsig_1_1z[4]) & celloutsig_1_5z);
  assign celloutsig_0_1z = ~((in_data[33] | celloutsig_0_0z[1]) & celloutsig_0_0z[0]);
  assign celloutsig_0_6z = ~((_02_ | _03_) & (celloutsig_0_5z | celloutsig_0_5z));
  assign celloutsig_1_8z = celloutsig_1_6z ^ celloutsig_1_0z[5];
  assign celloutsig_0_13z = celloutsig_0_9z ^ in_data[60];
  assign celloutsig_1_0z = in_data[156:150] + in_data[146:140];
  reg [9:0] _19_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 10'h000;
    else _19_ <= { celloutsig_0_0z[2:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign { _00_, _04_[8], _03_, _04_[6:3], _02_, _04_[1:0] } = _19_;
  reg [3:0] _20_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 4'h0;
    else _20_ <= celloutsig_0_8z[3:0];
  assign { _05_[3:1], _01_ } = _20_;
  assign celloutsig_0_7z = celloutsig_0_2z[16:10] & { _00_, _04_[8], _03_, _04_[6:4], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[149:145] / { 1'h1, celloutsig_1_0z[3:0] };
  assign celloutsig_0_20z = { in_data[43:17], celloutsig_0_17z, celloutsig_0_5z, _05_[3:1], _01_ } / { 1'h1, celloutsig_0_2z[13:0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_10z[7:1], celloutsig_0_10z[1], celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_35z = { celloutsig_0_20z[10:4], celloutsig_0_31z, celloutsig_0_11z } / { 1'h1, celloutsig_0_20z[13:1] };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_6z, _00_, _04_[8], _03_, _04_[6:3], _02_, _04_[1:0] } / { 1'h1, celloutsig_0_2z[17:7] };
  assign celloutsig_0_11z = celloutsig_0_2z[5:0] / { 1'h1, _03_, _04_[6:3] };
  assign celloutsig_0_17z = ! celloutsig_0_10z[7:5];
  assign celloutsig_1_19z = { in_data[160:156], celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, celloutsig_1_9z[12:7], celloutsig_1_17z, celloutsig_1_1z[4:1], in_data[96] };
  assign celloutsig_0_36z = celloutsig_0_20z[27:24] !== { celloutsig_0_23z, celloutsig_0_15z };
  assign celloutsig_0_5z = celloutsig_0_0z[3:0] !== { _00_, _04_[8], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_18z = celloutsig_0_9z & celloutsig_0_15z;
  assign celloutsig_1_9z = { in_data[187:180], celloutsig_1_3z, celloutsig_1_1z } << { in_data[120:113], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_28z = { celloutsig_0_20z[27:17], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_14z } >> { _05_[3:1], _01_, celloutsig_0_10z[7:1], celloutsig_0_10z[1], celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_2z = in_data[33:14] >>> { in_data[50:32], celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_16z[0], celloutsig_0_21z, celloutsig_0_5z } >>> celloutsig_0_0z[4:2];
  assign celloutsig_0_16z = { _03_, _04_[6], celloutsig_0_5z } - { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[29:25] ^ in_data[65:61];
  assign celloutsig_1_2z = celloutsig_1_1z[2:0] ^ in_data[152:150];
  assign celloutsig_0_14z = ~((celloutsig_0_13z & celloutsig_0_11z[1]) | celloutsig_0_6z);
  assign celloutsig_0_31z = ~((celloutsig_0_7z[3] & _04_[3]) | (celloutsig_0_18z & celloutsig_0_28z[6]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_0z[4]) | (celloutsig_1_1z[0] & celloutsig_1_0z[3]));
  assign celloutsig_0_9z = ~((celloutsig_0_0z[3] & celloutsig_0_5z) | (celloutsig_0_8z[8] & _04_[4]));
  assign celloutsig_0_15z = ~((celloutsig_0_6z & in_data[63]) | (celloutsig_0_6z & celloutsig_0_10z[5]));
  assign celloutsig_0_21z = ~((_05_[1] & celloutsig_0_0z[2]) | (celloutsig_0_11z[3] & celloutsig_0_1z));
  assign { celloutsig_0_10z[1], celloutsig_0_10z[7:2] } = ~ { celloutsig_0_9z, celloutsig_0_2z[6:1] };
  assign { _04_[9], _04_[7], _04_[2] } = { _00_, _03_, _02_ };
  assign _05_[0] = _01_;
  assign celloutsig_0_10z[0] = celloutsig_0_10z[1];
  assign { out_data[128], out_data[108:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
