// hssi_ss_1_intel_niosv_c_120_hdbg4ty.v

// This file was auto-generated from intel_niosv_c_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_1_intel_niosv_c_120_hdbg4ty (
		input  wire        clk,                         //                 clk.clk,        Clock Input
		input  wire        reset_reset,                 //               reset.reset,      Reset Input
		output wire [1:0]  cpu_ecc_status_ecc_status,   //      cpu_ecc_status.ecc_status, The error correction code error status. 2'b00: No ECC event; 2'b01: Reserved; 2'b10: Correctable single bit ECC error; 2'b11 Uncorrectable ECC error, likely fatal and halts the processor.
		output wire [3:0]  cpu_ecc_status_ecc_source,   //                    .ecc_source, The error correction code error source. 4'b0000: No ECC event; 4'b0001: General Purpose Register; 4'b1111: Reserved; Otherwise: Other RAM blocks.
		output wire [31:0] instruction_manager_awaddr,  // instruction_manager.awaddr,     Write Address Channel -- Write Address. This is unused.
		output wire [2:0]  instruction_manager_awprot,  //                    .awprot,     Write Address Channel -- Protection Type. This is unused.
		output wire        instruction_manager_awvalid, //                    .awvalid,    Write Address Channel -- Write Address Valid. This is unused.
		input  wire        instruction_manager_awready, //                    .awready,    Write Address Channel -- Write Address Ready. This is unused.
		output wire [31:0] instruction_manager_wdata,   //                    .wdata,      Write Data Channel -- Write Data. This is unused.
		output wire [3:0]  instruction_manager_wstrb,   //                    .wstrb,      Write Data Channel -- Write Strobes. This is unused.
		output wire        instruction_manager_wvalid,  //                    .wvalid,     Write Data Channel -- Write Valid. This is unused.
		input  wire        instruction_manager_wready,  //                    .wready,     Write Data Channel -- Write Ready. This is unused.
		input  wire [1:0]  instruction_manager_bresp,   //                    .bresp,      Write Response Channel -- Write Response. This is unused.
		input  wire        instruction_manager_bvalid,  //                    .bvalid,     Write Response Channel -- Write Response Valid. This is unused.
		output wire        instruction_manager_bready,  //                    .bready,     Write Response Channel -- Write Response Ready. This is unused.
		output wire [31:0] instruction_manager_araddr,  //                    .araddr,     Read Address Channel -- Read Address. Instruction address (program counter).
		output wire [2:0]  instruction_manager_arprot,  //                    .arprot,     Read Address Channel -- Protection Type. This is unused.
		output wire        instruction_manager_arvalid, //                    .arvalid,    Read Address Channel -- Read Address Valid. Instruction address valid.
		input  wire        instruction_manager_arready, //                    .arready,    Read Address Channel -- Read Address Ready. Instruction address ready (from memory).
		input  wire [31:0] instruction_manager_rdata,   //                    .rdata,      Read Data Channel -- Read Data. Instruction word.
		input  wire [1:0]  instruction_manager_rresp,   //                    .rresp,      Read Data Channel -- Read Response. Instruction response. A non-zero value indicates an instruction access fault exception.
		input  wire        instruction_manager_rvalid,  //                    .rvalid,     Read Data Channel -- Read Valid. Instruction valid.
		output wire        instruction_manager_rready,  //                    .rready,     Read Data Channel -- Read Ready. This is tied high since the core is always ready to receive an instruction.
		output wire [31:0] data_manager_awaddr,         //        data_manager.awaddr,     Write Address Channel -- Write Address. Store address.
		output wire [2:0]  data_manager_awprot,         //                    .awprot,     Write Address Channel -- Protection Type. This is unused.
		output wire        data_manager_awvalid,        //                    .awvalid,    Write Address Channel -- Write Address Valid. Store address valid.
		input  wire        data_manager_awready,        //                    .awready,    Write Address Channel -- Write Address Ready. Store address ready (from memory).
		output wire [31:0] data_manager_wdata,          //                    .wdata,      Write Data Channel -- Write Data. Store data.
		output wire [3:0]  data_manager_wstrb,          //                    .wstrb,      Write Data Channel -- Write Strobes. Byte position in word.
		output wire        data_manager_wvalid,         //                    .wvalid,     Write Data Channel -- Write Valid. Store data valid.
		input  wire        data_manager_wready,         //                    .wready,     Write Data Channel -- Write Ready. Store data ready (from memory).
		input  wire [1:0]  data_manager_bresp,          //                    .bresp,      Write Response Channel -- Write Response. Store response. A non-zero value indicates a store access fault exception.
		input  wire        data_manager_bvalid,         //                    .bvalid,     Write Response Channel -- Write Response Valid. Store response valid.
		output wire        data_manager_bready,         //                    .bready,     Write Response Channel -- Write Response Ready. This is tied high since the core is always ready to receive a store response.
		output wire [31:0] data_manager_araddr,         //                    .araddr,     Read Address Channel -- Read Address. Load address.
		output wire [2:0]  data_manager_arprot,         //                    .arprot,     Read Address Channel -- Protection Type. This is unused.
		output wire        data_manager_arvalid,        //                    .arvalid,    Read Address Channel -- Read Address Valid. Load address valid.
		input  wire        data_manager_arready,        //                    .arready,    Read Address Channel -- Read Address Ready. Load address ready (from agents).
		input  wire [31:0] data_manager_rdata,          //                    .rdata,      Read Data Channel -- Read Data. Load data.
		input  wire [1:0]  data_manager_rresp,          //                    .rresp,      Read Data Channel -- Read Response. Load response. A non-zero value indicates a load access fault exception.
		input  wire        data_manager_rvalid,         //                    .rvalid,     Read Data Channel -- Read Valid. Load data valid.
		output wire        data_manager_rready          //                    .rready,     Read Data Channel -- Read Ready. This is tied high since the core is always ready to receive the load data.
	);

	niosv_c_core #(
		.RESET_VECTOR    (32'b00000000000000000000000000000000),
		.DBG_EXPN_VECTOR (32'b11111111111111111111111111111111),
		.CORE_EXTN       (256),
		.DEBUG_ENABLED   (0),
		.DEVICE_FAMILY   ("Agilex 7"),
		.USE_RESET_REQ   (0),
		.CSR_ENABLED     (0),
		.ECC_EN          (1)
	) hart (
		.clk             (clk),                         //   input,   width = 1,             cpu_clk.clk
		.reset           (reset_reset),                 //   input,   width = 1,           cpu_reset.reset
		.core_ecc_status (cpu_ecc_status_ecc_status),   //  output,   width = 2,      cpu_ecc_status.ecc_status
		.core_ecc_src    (cpu_ecc_status_ecc_source),   //  output,   width = 4,                    .ecc_source
		.instr_awaddr    (instruction_manager_awaddr),  //  output,  width = 32, instruction_manager.awaddr
		.instr_awprot    (instruction_manager_awprot),  //  output,   width = 3,                    .awprot
		.instr_awvalid   (instruction_manager_awvalid), //  output,   width = 1,                    .awvalid
		.instr_awready   (instruction_manager_awready), //   input,   width = 1,                    .awready
		.instr_wdata     (instruction_manager_wdata),   //  output,  width = 32,                    .wdata
		.instr_wstrb     (instruction_manager_wstrb),   //  output,   width = 4,                    .wstrb
		.instr_wvalid    (instruction_manager_wvalid),  //  output,   width = 1,                    .wvalid
		.instr_wready    (instruction_manager_wready),  //   input,   width = 1,                    .wready
		.instr_bresp     (instruction_manager_bresp),   //   input,   width = 2,                    .bresp
		.instr_bvalid    (instruction_manager_bvalid),  //   input,   width = 1,                    .bvalid
		.instr_bready    (instruction_manager_bready),  //  output,   width = 1,                    .bready
		.instr_araddr    (instruction_manager_araddr),  //  output,  width = 32,                    .araddr
		.instr_arprot    (instruction_manager_arprot),  //  output,   width = 3,                    .arprot
		.instr_arvalid   (instruction_manager_arvalid), //  output,   width = 1,                    .arvalid
		.instr_arready   (instruction_manager_arready), //   input,   width = 1,                    .arready
		.instr_rdata     (instruction_manager_rdata),   //   input,  width = 32,                    .rdata
		.instr_rresp     (instruction_manager_rresp),   //   input,   width = 2,                    .rresp
		.instr_rvalid    (instruction_manager_rvalid),  //   input,   width = 1,                    .rvalid
		.instr_rready    (instruction_manager_rready),  //  output,   width = 1,                    .rready
		.data_awaddr     (data_manager_awaddr),         //  output,  width = 32,        data_manager.awaddr
		.data_awprot     (data_manager_awprot),         //  output,   width = 3,                    .awprot
		.data_awvalid    (data_manager_awvalid),        //  output,   width = 1,                    .awvalid
		.data_awready    (data_manager_awready),        //   input,   width = 1,                    .awready
		.data_wdata      (data_manager_wdata),          //  output,  width = 32,                    .wdata
		.data_wstrb      (data_manager_wstrb),          //  output,   width = 4,                    .wstrb
		.data_wvalid     (data_manager_wvalid),         //  output,   width = 1,                    .wvalid
		.data_wready     (data_manager_wready),         //   input,   width = 1,                    .wready
		.data_bresp      (data_manager_bresp),          //   input,   width = 2,                    .bresp
		.data_bvalid     (data_manager_bvalid),         //   input,   width = 1,                    .bvalid
		.data_bready     (data_manager_bready),         //  output,   width = 1,                    .bready
		.data_araddr     (data_manager_araddr),         //  output,  width = 32,                    .araddr
		.data_arprot     (data_manager_arprot),         //  output,   width = 3,                    .arprot
		.data_arvalid    (data_manager_arvalid),        //  output,   width = 1,                    .arvalid
		.data_arready    (data_manager_arready),        //   input,   width = 1,                    .arready
		.data_rdata      (data_manager_rdata),          //   input,  width = 32,                    .rdata
		.data_rresp      (data_manager_rresp),          //   input,   width = 2,                    .rresp
		.data_rvalid     (data_manager_rvalid),         //   input,   width = 1,                    .rvalid
		.data_rready     (data_manager_rready),         //  output,   width = 1,                    .rready
		.reset_req       (1'b0),                        // (terminated),                                  
		.reset_req_ack   (),                            // (terminated),                                  
		.irq_plat_vec    (16'b0000000000000000),        // (terminated),                                  
		.irq_debug       (1'b0),                        // (terminated),                                  
		.irq_ext         (1'b0),                        // (terminated),                                  
		.irq_timer       (1'b0),                        // (terminated),                                  
		.irq_sw          (1'b0)                         // (terminated),                                  
	);

endmodule
