<profile>

<section name = "Vivado HLS Report for 'pointwise_conv2d_fix_2'" level="0">
<item name = "Date">Tue Jan  7 20:04:24 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.702, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">13601, 13601, 13601, 13601, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">13600, 13600, 1700, -, -, 8, no</column>
<column name=" + Loop 1.1">16, 16, 2, -, -, 8, no</column>
<column name=" + Loop 1.2">1680, 1680, 240, -, -, 7, no</column>
<column name="  ++ Loop 1.2.1">238, 238, 34, -, -, 7, no</column>
<column name="   +++ Loop 1.2.1.1">32, 32, 4, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 267, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 59, 21, 0</column>
<column name="Multiplexer">-, -, -, 140, -</column>
<column name="Register">-, -, 186, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16s_15s_31_1_1_U51">network_mul_mul_16s_15s_31_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="kernel_buffer_1_U">pointwise_conv2d_fix_1_kernel_buffer_1, 0, 30, 4, 0, 16, 15, 1, 240</column>
<column name="SeparableConv2D_2_b_s_U">pointwise_conv2d_fix_2_SeparableConv2D_2_b_s, 0, 14, 2, 0, 8, 14, 1, 112</column>
<column name="SeparableConv2D_2_w_s_U">pointwise_conv2d_fix_2_SeparableConv2D_2_w_s, 0, 15, 15, 0, 64, 15, 1, 960</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln24_fu_221_p2">+, 0, 0, 15, 9, 6</column>
<column name="add_ln28_fu_275_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln37_1_fu_371_p2">+, 0, 0, 14, 10, 10</column>
<column name="add_ln37_6_fu_365_p2">+, 0, 0, 15, 9, 6</column>
<column name="add_ln37_fu_340_p2">+, 0, 0, 15, 7, 7</column>
<column name="add_ln43_fu_418_p2">+, 0, 0, 14, 10, 10</column>
<column name="buffer_fu_455_p2">+, 0, 0, 30, 23, 23</column>
<column name="i_fu_265_p2">+, 0, 0, 13, 4, 1</column>
<column name="in_d_fu_359_p2">+, 0, 0, 13, 4, 1</column>
<column name="out_d_fu_233_p2">+, 0, 0, 13, 4, 1</column>
<column name="out_h_fu_296_p2">+, 0, 0, 12, 3, 1</column>
<column name="out_w_fu_330_p2">+, 0, 0, 12, 3, 1</column>
<column name="sub_ln37_fu_318_p2">-, 0, 0, 15, 7, 7</column>
<column name="output_r_d0">and, 0, 0, 16, 16, 16</column>
<column name="icmp_ln24_fu_227_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln26_fu_259_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln31_fu_290_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="icmp_ln33_fu_324_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="icmp_ln35_fu_353_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="select_ln42_fu_403_p3">select, 0, 0, 2, 1, 2</column>
<column name="xor_ln42_fu_397_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="buffer_0_reg_184">9, 2, 23, 46</column>
<column name="i_0_reg_150">9, 2, 4, 8</column>
<column name="in_d_0_reg_194">9, 2, 4, 8</column>
<column name="kernel_buffer_1_address0">15, 3, 4, 12</column>
<column name="out_d_0_reg_128">9, 2, 4, 8</column>
<column name="out_h_0_reg_162">9, 2, 3, 6</column>
<column name="out_w_0_reg_173">9, 2, 3, 6</column>
<column name="phi_mul1_reg_139">9, 2, 9, 18</column>
<column name="phi_mul_reg_206">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln24_reg_473">9, 0, 9, 0</column>
<column name="add_ln37_6_reg_554">9, 0, 9, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="buffer_0_reg_184">23, 0, 23, 0</column>
<column name="i_0_reg_150">4, 0, 4, 0</column>
<column name="i_reg_509">4, 0, 4, 0</column>
<column name="in_d_0_reg_194">4, 0, 4, 0</column>
<column name="in_d_reg_549">4, 0, 4, 0</column>
<column name="input_load_reg_564">16, 0, 16, 0</column>
<column name="out_d_0_reg_128">4, 0, 4, 0</column>
<column name="out_d_reg_481">4, 0, 4, 0</column>
<column name="out_h_0_reg_162">3, 0, 3, 0</column>
<column name="out_h_reg_522">3, 0, 3, 0</column>
<column name="out_w_0_reg_173">3, 0, 3, 0</column>
<column name="out_w_reg_535">3, 0, 3, 0</column>
<column name="phi_mul1_reg_139">9, 0, 9, 0</column>
<column name="phi_mul_reg_206">9, 0, 9, 0</column>
<column name="sext_ln37_reg_540">10, 0, 10, 0</column>
<column name="shl_ln_reg_501">3, 0, 6, 3</column>
<column name="sub_ln37_reg_527">7, 0, 7, 0</column>
<column name="tmp_2_reg_574">18, 0, 18, 0</column>
<column name="trunc_ln28_reg_491">3, 0, 3, 0</column>
<column name="zext_ln24_reg_468">9, 0, 10, 1</column>
<column name="zext_ln34_reg_496">14, 0, 23, 9</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pointwise_conv2d_fix.2, return value</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
