# Reading pref.tcl
# do kd_tree_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:33 on Apr 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v 
# -- Compiling module cluster_PE
# 
# Top level modules:
# 	cluster_PE
# End time: 00:13:33 on Apr 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_pe_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:33 on Apr 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_pe_tb.v 
# -- Compiling module cluster_pe_tb
# 
# Top level modules:
# 	cluster_pe_tb
# End time: 00:13:34 on Apr 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_pe_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:34 on Apr 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_pe_tb.v 
# -- Compiling module cluster_pe_tb
# 
# Top level modules:
# 	cluster_pe_tb
# End time: 00:13:34 on Apr 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cluster_pe_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cluster_pe_tb 
# Start time: 00:13:34 on Apr 09,2021
# Loading work.cluster_pe_tb
# Loading work.cluster_PE
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Receive Point => Point: [  0,   0,   0], Point_In: [255, 255, 255]
# Next Level => Time To Live:  3
# Receive Point => Point: [255, 255, 255], Point_In: [255, 255, 255]
# Next Level => Time To Live:  2
# Inc => Point: [255, 255, 255], Acc: [   0,    0,    0], Counter:    0
# Inc => Point: [255, 255, 255], Acc: [ 255,  255,  255], Counter:    1
# Parent Switch => Old Center: [101,   0,   0], Parent Center: [  0,   0, 128], Child Center: [  x,   x,   x]  0  0 64  x  x  x
# Parent Switch => Old Center: [  0,   0, 128], Parent Center: [  0,   0, 128], Child Center: [101,   0,   0]  0  0 64  x  x  x
# Parent Switch => Old Center: [  0,   0, 128], Parent Center: [  0,   0,  32], Child Center: [  0,   0, 128]  0  0 16  x  x  x
# Parent Switch => Old Center: [  0,   0,  16], Parent Center: [  0,   0,  32], Child Center: [  0,   0, 128]  0  0 16  0  0128
# Parent Switch => Old Center: [  0,   0,  16], Parent Center: [  0,   0,   8], Child Center: [  0,   0, 128]255255  3  0  0 16
# Parent Switch => Old Center: [  0,   0,   8], Parent Center: [  0,   0,   8], Child Center: [  0,   0,  16]255255  3  0  0 16
# ** Note: $finish    : C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_pe_tb.v(50)
#    Time: 160 ns  Iteration: 0  Instance: /cluster_pe_tb
# 1
# Break in Module cluster_pe_tb at C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_pe_tb.v line 50
add wave -position insertpoint sim:/cluster_pe_tb/pe_test/*
restart -f
run -all
# Receive Point => Point: [  0,   0,   0], Point_In: [255, 255, 255]
# Next Level => Time To Live:  3
# Receive Point => Point: [255, 255, 255], Point_In: [255, 255, 255]
# Next Level => Time To Live:  2
# Inc => Point: [255, 255, 255], Acc: [   0,    0,    0], Counter:    0
# Inc => Point: [255, 255, 255], Acc: [ 255,  255,  255], Counter:    1
# Parent Switch => Old Center: [101,   0,   0], Parent Center: [  0,   0, 128], Child Center: [  x,   x,   x]  0  0 64  x  x  x
# Parent Switch => Old Center: [  0,   0, 128], Parent Center: [  0,   0, 128], Child Center: [101,   0,   0]  0  0 64  x  x  x
# Parent Switch => Old Center: [  0,   0, 128], Parent Center: [  0,   0,  32], Child Center: [  0,   0, 128]  0  0 16  x  x  x
# Parent Switch => Old Center: [  0,   0,  16], Parent Center: [  0,   0,  32], Child Center: [  0,   0, 128]  0  0 16  0  0128
# Parent Switch => Old Center: [  0,   0,  16], Parent Center: [  0,   0,   8], Child Center: [  0,   0, 128]255255  3  0  0 16
# Parent Switch => Old Center: [  0,   0,   8], Parent Center: [  0,   0,   8], Child Center: [  0,   0,  16]255255  3  0  0 16
# ** Note: $finish    : C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_pe_tb.v(50)
#    Time: 160 ns  Iteration: 0  Instance: /cluster_pe_tb
# 1
# Break in Module cluster_pe_tb at C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_pe_tb.v line 50
# End time: 00:15:48 on Apr 09,2021, Elapsed time: 0:02:14
# Errors: 0, Warnings: 0
