{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712334794292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712334794293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 10:33:14 2024 " "Processing started: Fri Apr 05 10:33:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712334794293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334794293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Risc_V_Multiciclo -c Risc_V_Multiciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_V_Multiciclo -c Risc_V_Multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334794293 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "src/PLL_Clock_Gen.qip " "Tcl Script File src/PLL_Clock_Gen.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE src/PLL_Clock_Gen.qip " "set_global_assignment -name QIP_FILE src/PLL_Clock_Gen.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1712334795135 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1712334795135 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "src/PLL_Clock_Gen.sip " "Tcl Script File src/PLL_Clock_Gen.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE src/PLL_Clock_Gen.sip " "set_global_assignment -name SIP_FILE src/PLL_Clock_Gen.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1712334795135 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1712334795135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712334795627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712334795627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll_clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Clock_Gen " "Found entity 1: PLL_Clock_Gen" {  } { { "src/PLL/PLL_Clock_Gen.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_clock_gen/pll_clock_gen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll_clock_gen/pll_clock_gen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Clock_Gen_0002 " "Found entity 1: PLL_Clock_Gen_0002" {  } { { "src/PLL/PLL_Clock_Gen/PLL_Clock_Gen_0002.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen/PLL_Clock_Gen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_register_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_register_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Register_Decoder " "Found entity 1: Tx_Register_Decoder" {  } { { "src/Tx_Register_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_TX_Reg_In UART_Tx_Reg_In UART_Register_Decode.v(4) " "Verilog HDL Declaration information at UART_Register_Decode.v(4): object \"UART_TX_Reg_In\" differs only in case from object \"UART_Tx_Reg_In\" in the same scope" {  } { { "src/UART_Register_Decode.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712334807913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_register_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_register_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Register_Decode " "Found entity 1: UART_Register_Decode" {  } { { "src/UART_Register_Decode.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Rx " "Found entity 1: UART_Tx_Rx" {  } { { "src/UART_Tx_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_register_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_register_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Register_Decoder " "Found entity 1: Rx_Register_Decoder" {  } { { "src/Rx_Register_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Rx_Register_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_register_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_register_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Register_Encoder " "Found entity 1: Tx_Register_Encoder" {  } { { "src/Tx_Register_Encoder.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Rx_TB " "Found entity 1: UART_Tx_Rx_TB" {  } { { "src/UART_Tx_Rx_TB.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_full_duplex.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_full_duplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Full_Duplex " "Found entity 1: UART_Full_Duplex" {  } { { "src/UART_Full_Duplex.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "src/UART_Tx.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bit_rate_pulse_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bit_rate_pulse_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse_Tx " "Found entity 1: Bit_Rate_Pulse_Tx" {  } { { "src/Bit_Rate_Pulse_Tx.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_done TX_Done Uart_Tx_Fsm.v(13) " "Verilog HDL Declaration information at Uart_Tx_Fsm.v(13): object \"tx_done\" differs only in case from object \"TX_Done\" in the same scope" {  } { { "src/Uart_Tx_Fsm.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712334807930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Tx_Fsm " "Found entity 1: Uart_Tx_Fsm" {  } { { "src/Uart_Tx_Fsm.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoderbindec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoderbindec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_bin_hex_7seg " "Found entity 1: decoder_bin_hex_7seg" {  } { { "src/DecoderBinDec7seg.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/DecoderBinDec7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serializer " "Found entity 1: Serializer" {  } { { "src/Serializer.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_param_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_param_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param_Tx " "Found entity 1: Counter_Param_Tx" {  } { { "src/Counter_Param_Tx.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx_TB " "Found entity 1: UART_Rx_TB" {  } { { "src/UART_Rx_TB.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx_TB.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "src/UART_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "src/Shift_Register_R_Param.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_param.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Param " "Found entity 1: Reg_Param" {  } { { "src/Reg_Param.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/heard_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/heard_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Heard_Bit " "Found entity 1: Heard_Bit" {  } { { "src/Heard_Bit.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "src/FSM_UART_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ff_d_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ff_d_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_enable " "Found entity 1: FF_D_enable" {  } { { "src/FF_D_enable.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "src/Counter_Param.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "src/Bit_Rate_Pulse.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_tb " "Found entity 1: UART_Tx_tb" {  } { { "src/UART_Tx_tb.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "src/Sign_Extend.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_2 " "Found entity 1: Shift_Left_2" {  } { { "src/Shift_Left_2.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_multi_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Multi_Cycle " "Found entity 1: RISC_V_Multi_Cycle" {  } { { "src/RISC_V_Multi_Cycle.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "src/Register_File.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "src/Register.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "src/Program_Memory.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux32x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux32x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32x1 " "Found entity 1: Mux32x1" {  } { { "src/Mux32x1.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "src/Mux4x1.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux3x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux3x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3x1 " "Found entity 1: Mux3x1" {  } { { "src/Mux3x1.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "src/Mux2x1.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory_system.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_System " "Found entity 1: Memory_System" {  } { { "src/Memory_System.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Decoder " "Found entity 1: Instr_Decoder" {  } { { "src/Instr_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "src/Extend.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/device_select.v 1 1 " "Found 1 design units, including 1 entities, in source file src/device_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 Device_Select " "Found entity 1: Device_Select" {  } { { "src/Device_Select.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "src/Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334807996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334807996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "src/Data_Path.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "src/Data_Memory.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "src/Control_Unit.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Signals " "Found entity 1: Control_Signals" {  } { { "src/Control_Signals.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "src/ALU_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_multi_cycle_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Multi_Cycle_Processor " "Found entity 1: RISC_V_Multi_Cycle_Processor" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_TX UART_Tx Device_Selector.v(4) " "Verilog HDL Declaration information at Device_Selector.v(4): object \"UART_TX\" differs only in case from object \"UART_Tx\" in the same scope" {  } { { "src/Device_Selector.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712334808019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_RX UART_Rx Device_Selector.v(5) " "Verilog HDL Declaration information at Device_Selector.v(5): object \"UART_RX\" differs only in case from object \"UART_Rx\" in the same scope" {  } { { "src/Device_Selector.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712334808020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_TX_O UART_Tx_o Device_Selector.v(7) " "Verilog HDL Declaration information at Device_Selector.v(7): object \"UART_TX_O\" differs only in case from object \"UART_Tx_o\" in the same scope" {  } { { "src/Device_Selector.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712334808020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/device_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/device_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Device_Selector " "Found entity 1: Device_Selector" {  } { { "src/Device_Selector.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_multi_cycle_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Multi_Cycle_Processor_TB " "Found entity 1: RISC_V_Multi_Cycle_Processor_TB" {  } { { "src/RISC_V_Multi_Cycle_Processor_TB.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Mux " "Found entity 1: Register_Mux" {  } { { "src/Register_Mux.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_multiciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_multiciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_MultyCycle " "Found entity 1: RISC_V_MultyCycle" {  } { { "src/Risc_V_Multiciclo.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Risc_V_Multiciclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_clock_gen_25m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll_clock_gen_25m.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Clock_Gen_25M " "Found entity 1: PLL_Clock_Gen_25M" {  } { { "src/PLL/PLL_Clock_Gen_25M.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_clock_gen_25m/pll_clock_gen_25m_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll_clock_gen_25m/pll_clock_gen_25m_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Clock_Gen_25M_0002 " "Found entity 1: PLL_Clock_Gen_25M_0002" {  } { { "src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334808040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334808040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "heard_bit_out RISC_V_Multi_Cycle_Processor.v(58) " "Verilog HDL Implicit Net warning at RISC_V_Multi_Cycle_Processor.v(58): created implicit net for \"heard_bit_out\"" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RISC_V_Multi_Cycle_Processor.v(34) " "Verilog HDL Instantiation warning at RISC_V_Multi_Cycle_Processor.v(34): instance has no name" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1712334808046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Multi_Cycle_Processor " "Elaborating entity \"RISC_V_Multi_Cycle_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712334808126 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_Lock_PLL RISC_V_Multi_Cycle_Processor.v(8) " "Output port \"LED_Lock_PLL\" at RISC_V_Multi_Cycle_Processor.v(8) has no driver" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712334808127 "|RISC_V_Multi_Cycle_Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_heard_bit_out RISC_V_Multi_Cycle_Processor.v(10) " "Output port \"LED_heard_bit_out\" at RISC_V_Multi_Cycle_Processor.v(10) has no driver" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712334808127 "|RISC_V_Multi_Cycle_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Clock_Gen_25M PLL_Clock_Gen_25M:comb_3 " "Elaborating entity \"PLL_Clock_Gen_25M\" for hierarchy \"PLL_Clock_Gen_25M:comb_3\"" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "comb_3" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Clock_Gen_25M_0002 PLL_Clock_Gen_25M:comb_3\|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst " "Elaborating entity \"PLL_Clock_Gen_25M_0002\" for hierarchy \"PLL_Clock_Gen_25M:comb_3\|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst\"" {  } { { "src/PLL/PLL_Clock_Gen_25M.v" "pll_clock_gen_25m_inst" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_Clock_Gen_25M:comb_3\|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_Clock_Gen_25M:comb_3\|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst\|altera_pll:altera_pll_i\"" {  } { { "src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v" "altera_pll_i" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808193 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1712334808205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Clock_Gen_25M:comb_3\|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_Clock_Gen_25M:comb_3\|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst\|altera_pll:altera_pll_i\"" {  } { { "src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Clock_Gen_25M:comb_3\|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_Clock_Gen_25M:comb_3\|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712334808219 ""}  } { { "src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712334808219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_V_Multi_Cycle RISC_V_Multi_Cycle:RISC_V " "Elaborating entity \"RISC_V_Multi_Cycle\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\"" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "RISC_V" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control " "Elaborating entity \"Control_Unit\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\"" {  } { { "src/RISC_V_Multi_Cycle.v" "Control" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Signals RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Control_Signals:State_and_Signals " "Elaborating entity \"Control_Signals\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Control_Signals:State_and_Signals\"" {  } { { "src/Control_Unit.v" "State_and_Signals" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|ALU_Decoder:Operation " "Elaborating entity \"ALU_Decoder\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|ALU_Decoder:Operation\"" {  } { { "src/Control_Unit.v" "Operation" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Decoder RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Instr_Decoder:Instant_Dec " "Elaborating entity \"Instr_Decoder\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Instr_Decoder:Instant_Dec\"" {  } { { "src/Control_Unit.v" "Instant_Dec" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Path RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath " "Elaborating entity \"Data_Path\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\"" {  } { { "src/RISC_V_Multi_Cycle.v" "DataPath" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Program_Counter " "Elaborating entity \"Register\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Program_Counter\"" {  } { { "src/Data_Path.v" "Program_Counter" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux2x1:Instr_or_Data " "Elaborating entity \"Mux2x1\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux2x1:Instr_or_Data\"" {  } { { "src/Data_Path.v" "Instr_or_Data" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_System RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM " "Elaborating entity \"Memory_System\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\"" {  } { { "src/Data_Path.v" "ROM_RAM" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Program_Memory:ROM " "Elaborating entity \"Program_Memory\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Program_Memory:ROM\"" {  } { { "src/Memory_System.v" "ROM" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808296 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(12) " "Net \"rom.data_a\" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "src/Program_Memory.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712334808303 "|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(12) " "Net \"rom.waddr_a\" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "src/Program_Memory.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712334808303 "|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(12) " "Net \"rom.we_a\" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "src/Program_Memory.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712334808303 "|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Data_Memory:RAM " "Elaborating entity \"Data_Memory\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Data_Memory:RAM\"" {  } { { "src/Memory_System.v" "RAM" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Device_Select RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Device_Select:DEV_SEL " "Elaborating entity \"Device_Select\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Device_Select:DEV_SEL\"" {  } { { "src/Memory_System.v" "DEV_SEL" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808317 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Device_Select.v(34) " "Verilog HDL Case Statement warning at Device_Select.v(34): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src/Device_Select.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v" 34 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1712334808318 "|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Mux RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Device_Select:DEV_SEL\|Register_Mux:Reg_Mux_Write_Read " "Elaborating entity \"Register_Mux\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Device_Select:DEV_SEL\|Register_Mux:Reg_Mux_Write_Read\"" {  } { { "src/Device_Select.v" "Reg_Mux_Write_Read" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Instruction_Register " "Elaborating entity \"Register\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Instruction_Register\"" {  } { { "src/Data_Path.v" "Instruction_Register" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File " "Elaborating entity \"Register_File\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\"" {  } { { "src/Data_Path.v" "Reg_File" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Decoder:DEC " "Elaborating entity \"Decoder\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Decoder:DEC\"" {  } { { "src/Register_File.v" "DEC" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Register:sp " "Elaborating entity \"Register\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Register:sp\"" {  } { { "src/Register_File.v" "sp" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32x1 RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Mux32x1:Rrs " "Elaborating entity \"Mux32x1\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Mux32x1:Rrs\"" {  } { { "src/Register_File.v" "Rrs" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Sign_Extend:Sign_Ext " "Elaborating entity \"Sign_Extend\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Sign_Extend:Sign_Ext\"" {  } { { "src/Data_Path.v" "Sign_Ext" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3x1 RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux3x1:A_Input " "Elaborating entity \"Mux3x1\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux3x1:A_Input\"" {  } { { "src/Data_Path.v" "A_Input" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|ALU:ALU\"" {  } { { "src/Data_Path.v" "ALU" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx_Rx UART_Tx_Rx:UART " "Elaborating entity \"UART_Tx_Rx\" for hierarchy \"UART_Tx_Rx:UART\"" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "UART" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_Tx_Rx.v(46) " "Verilog HDL assignment warning at UART_Tx_Rx.v(46): truncated value with size 32 to match size of target (1)" {  } { { "src/UART_Tx_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712334808438 "|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Full_Duplex UART_Tx_Rx:UART\|UART_Full_Duplex:UART " "Elaborating entity \"UART_Full_Duplex\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\"" {  } { { "src/UART_Tx_Rx.v" "UART" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\"" {  } { { "src/UART_Full_Duplex.v" "UART_Rx_i" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_rate_w UART_Rx.v(61) " "Verilog HDL or VHDL warning at UART_Rx.v(61): object \"bit_rate_w\" assigned a value but never read" {  } { { "src/UART_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712334808449 "|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Shift_Register_R_Param:shift_reg " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Shift_Register_R_Param:shift_reg\"" {  } { { "src/UART_Rx.v" "shift_reg" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Reg_Param:rx_Data_reg " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Reg_Param:rx_Data_reg\"" {  } { { "src/UART_Rx.v" "rx_Data_reg" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_enable UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FF_D_enable:ff_par " "Elaborating entity \"FF_D_enable\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FF_D_enable:ff_par\"" {  } { { "src/UART_Rx.v" "ff_par" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "src/UART_Rx.v" "BR_pulse" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FSM_UART_Rx:FSM_Rx " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FSM_UART_Rx:FSM_Rx\"" {  } { { "src/UART_Rx.v" "FSM_Rx" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Counter_Param:Counter_bits " "Elaborating entity \"Counter_Param\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Counter_Param:Counter_bits\"" {  } { { "src/UART_Rx.v" "Counter_bits" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heard_Bit UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Heard_Bit:design_monitor " "Elaborating entity \"Heard_Bit\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Heard_Bit:design_monitor\"" {  } { { "src/UART_Rx.v" "design_monitor" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i " "Elaborating entity \"UART_Tx\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\"" {  } { { "src/UART_Full_Duplex.v" "UART_Tx_i" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param_Tx UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Counter_Param_Tx:Counter_Param_Tx_i " "Elaborating entity \"Counter_Param_Tx\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Counter_Param_Tx:Counter_Param_Tx_i\"" {  } { { "src/UART_Tx.v" "Counter_Param_Tx_i" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse_Tx UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i " "Elaborating entity \"Bit_Rate_Pulse_Tx\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i\"" {  } { { "src/UART_Tx.v" "Bit_Rate_Pulse_Tx_i" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Tx_Fsm UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Uart_Tx_Fsm:Uart_Tx_Fsm_i " "Elaborating entity \"Uart_Tx_Fsm\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Uart_Tx_Fsm:Uart_Tx_Fsm_i\"" {  } { { "src/UART_Tx.v" "Uart_Tx_Fsm_i" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serializer UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Serializer:Serializer_i " "Elaborating entity \"Serializer\" for hierarchy \"UART_Tx_Rx:UART\|UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Serializer:Serializer_i\"" {  } { { "src/UART_Tx.v" "Serializer_i" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Register_Decode UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg " "Elaborating entity \"UART_Register_Decode\" for hierarchy \"UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\"" {  } { { "src/UART_Tx_Rx.v" "UART_Reg" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_Register_Decoder UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder " "Elaborating entity \"Rx_Register_Decoder\" for hierarchy \"UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder\"" {  } { { "src/UART_Register_Decode.v" "Rx_Decoder" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder\|Reg_Param:UART_RX_Register " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder\|Reg_Param:UART_RX_Register\"" {  } { { "src/Rx_Register_Decoder.v" "UART_RX_Register" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Rx_Register_Decoder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Register_Encoder UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Tx_Register_Encoder:Tx_Encoder " "Elaborating entity \"Tx_Register_Encoder\" for hierarchy \"UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Tx_Register_Encoder:Tx_Encoder\"" {  } { { "src/UART_Register_Decode.v" "Tx_Encoder" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Register_Decoder UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Tx_Register_Decoder:Tx_Decoder " "Elaborating entity \"Tx_Register_Decoder\" for hierarchy \"UART_Tx_Rx:UART\|UART_Register_Decode:UART_Reg\|Tx_Register_Decoder:Tx_Decoder\"" {  } { { "src/UART_Register_Decode.v" "Tx_Decoder" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334808559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ve84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ve84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ve84 " "Found entity 1: altsyncram_ve84" {  } { { "db/altsyncram_ve84.tdf" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/altsyncram_ve84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334811009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334811009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334811324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334811324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334811419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334811419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tai " "Found entity 1: cntr_tai" {  } { { "db/cntr_tai.tdf" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_tai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334811577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334811577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334811628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334811628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334811695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334811695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334811786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334811786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334811830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334811830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334811888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334811888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334811934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334811934 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334812430 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712334812586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.05.10:33:35 Progress: Loading sld618beada/alt_sld_fab_wrapper_hw.tcl " "2024.04.05.10:33:35 Progress: Loading sld618beada/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334815602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334818011 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334818103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334821487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334821574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334821663 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334821766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334821776 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334821777 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712334822463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld618beada/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld618beada/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld618beada/alt_sld_fab.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334822661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334822661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334822734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334822734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334822744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334822744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334822800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334822800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334822875 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334822875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334822875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712334822933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334822933 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Decoder:DEC\|Ram0 " "RAM logic \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Decoder:DEC\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "src/Decoder.v" "Ram0" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1712334824420 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Data_Memory:RAM\|ram " "RAM logic \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Data_Memory:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "src/Data_Memory.v" "ram" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1712334824420 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Program_Memory:ROM\|rom " "RAM logic \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Program_Memory:ROM\|rom\" is uninferred due to inappropriate RAM size" {  } { { "src/Program_Memory.v" "rom" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1712334824420 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1712334824420 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712334826462 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Lock_PLL GND " "Pin \"LED_Lock_PLL\" is stuck at GND" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712334828246 "|RISC_V_Multi_Cycle_Processor|LED_Lock_PLL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_heard_bit_out GND " "Pin \"LED_heard_bit_out\" is stuck at GND" {  } { { "src/RISC_V_Multi_Cycle_Processor.v" "" { Text "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712334828246 "|RISC_V_Multi_Cycle_Processor|LED_heard_bit_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712334828246 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334828479 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712334832770 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Clock_Gen 13 " "Ignored 13 assignments for entity \"PLL_Clock_Gen\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1712334832916 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Clock_Gen_0002 317 " "Ignored 317 assignments for entity \"PLL_Clock_Gen_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1712334832916 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/output_files/Risc_V_Multiciclo.map.smsg " "Generated suppressed messages file C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/output_files/Risc_V_Multiciclo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334833098 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 374 375 0 0 1 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 374 of its 375 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1712334834237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712334834352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712334834352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8681 " "Implemented 8681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712334835170 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712334835170 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8376 " "Implemented 8376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712334835170 ""} { "Info" "ICUT_CUT_TM_RAMS" "291 " "Implemented 291 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712334835170 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712334835170 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712334835170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712334835170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712334835220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 10:33:55 2024 " "Processing ended: Fri Apr 05 10:33:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712334835220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712334835220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712334835220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712334835220 ""}
