I 000050 55 3672          1553889049626 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553889049627 2019.03.29 21:50:49)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters dbg tan)
	(_code 47114144111017544316521c474143444640424016)
	(_ent
		(_time 1553889049615)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1169          1553889112188 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889112189 2019.03.29 21:51:52)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a9a7abfff1fef9baabadeff2fcafabaeacaef8afad)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 52 (uzd1_tb))
	(_version vd0)
	(_time 1553889112195 2019.03.29 21:51:52)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a9a7aafea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553889125039 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889125040 2019.03.29 21:52:05)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code d581d986818285c6d0d9938e80d3d7d2d0d284d3d1)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 76 (uzd1_tb))
	(_version vd0)
	(_time 1553889125049 2019.03.29 21:52:05)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e4b0e9b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553889130552 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553889130553 2019.03.29 21:52:10)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 60333361313730736431753b606664636167656731)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553889130887 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889130888 2019.03.29 21:52:10)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code b8eabdede1efe8abbdb4fee3edbebabfbdbfe9bebc)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 76 (uzd1_tb))
	(_version vd0)
	(_time 1553889130894 2019.03.29 21:52:10)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code b8eabcecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553889172015 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889172016 2019.03.29 21:52:52)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 5d52595f580a0d4e58511b06085b5f5a585a0c5b59)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 76 (uzd1_tb))
	(_version vd0)
	(_time 1553889172028 2019.03.29 21:52:52)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 6d62686d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553889176541 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553889176542 2019.03.29 21:52:56)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 101e1616414740031441054b101614131117151741)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553889176766 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889176767 2019.03.29 21:52:56)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code ebe5edb9e8bcbbf8eee7adb0beede9eceeecbaedef)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 76 (uzd1_tb))
	(_version vd0)
	(_time 1553889176773 2019.03.29 21:52:56)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code ebe5ecb8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553889237175 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889237176 2019.03.29 21:53:57)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e1e1b2b3b1b6b1f2e4eda7bab4e7e3e6e4e6b0e7e5)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 76 (uzd1_tb))
	(_version vd0)
	(_time 1553889237185 2019.03.29 21:53:57)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code f1f1a3a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553889241022 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553889241023 2019.03.29 21:54:01)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code e5eab5b7b1b2b5f6e1b4f0bee5e3e1e6e4e2e0e2b4)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553889241239 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889241240 2019.03.29 21:54:01)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code c0cf9394919790d3c5cc869b95c6c2c7c5c791c6c4)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 76 (uzd1_tb))
	(_version vd0)
	(_time 1553889241245 2019.03.29 21:54:01)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code d0df8282d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553889340003 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889340004 2019.03.29 21:55:40)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 8e888a818ad9de9d8b82c8d5db888c898b89df888a)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 76 (uzd1_tb))
	(_version vd0)
	(_time 1553889340014 2019.03.29 21:55:40)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 9d9b9892cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553889344341 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553889344342 2019.03.29 21:55:44)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 8580828ad1d2d59681d490de8583818684828082d4)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553889344567 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889344568 2019.03.29 21:55:44)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 6065666131373073656c263b356662676567316664)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 76 (uzd1_tb))
	(_version vd0)
	(_time 1553889344574 2019.03.29 21:55:44)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 70757771752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553889413622 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889413623 2019.03.29 21:56:53)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 27232322717077342273617c722125202220762123)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1553889413632 2019.03.29 21:56:53)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 27232223257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553889423612 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553889423613 2019.03.29 21:57:03)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 27252a22717077342376327c272123242620222076)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553889423838 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889423839 2019.03.29 21:57:03)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 11131d17414641021445574a441713161416401715)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1553889423844 2019.03.29 21:57:03)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 11131c16154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553889474975 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889474976 2019.03.29 21:57:54)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code c6c3c392919196d5c392809d93c0c4c1c3c197c0c2)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1553889474986 2019.03.29 21:57:54)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code d6d3d284d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553889478803 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553889478804 2019.03.29 21:57:58)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code babfe9efbaedeaa9beebafe1babcbeb9bbbdbfbdeb)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553889479027 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889479028 2019.03.29 21:57:59)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a5a1a0f3f1f2f5b6a0f1e3fef0a3a7a2a0a2f4a3a1)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 77 (uzd1_tb))
	(_version vd0)
	(_time 1553889479033 2019.03.29 21:57:59)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a5a1a1f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553889593960 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889593961 2019.03.29 21:59:53)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 8fde8b8088d8df9c8a88c9d4da898d888a88de898b)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553889593969 2019.03.29 21:59:53)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 9ecf9b91cec8c9899a9f8cc4ca98cb989d98969bc8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553889601117 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553889601118 2019.03.29 22:00:01)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 8384d28cd1d4d39087d296d88385878082848684d2)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553889601339 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889601340 2019.03.29 22:00:01)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 6d6a3d6c683a3d7e686a2b36386b6f6a686a3c6b69)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553889601346 2019.03.29 22:00:01)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 6d6a3c6d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553889661360 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889661361 2019.03.29 22:01:01)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code dd8cd08ed88a8dced8dc9b8688dbdfdad8da8cdbd9)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 71 (uzd1_tb))
	(_version vd0)
	(_time 1553889661370 2019.03.29 22:01:01)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code edbce1bebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553889664792 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553889664793 2019.03.29 22:01:04)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 4a4d49494a1d1a594e1b5f114a4c4e494b4d4f4d1b)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553889665012 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889665013 2019.03.29 22:01:05)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 25222720717275362024637e702327222022742321)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 71 (uzd1_tb))
	(_version vd0)
	(_time 1553889665019 2019.03.29 22:01:05)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 25222621257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553889768980 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889768981 2019.03.29 22:02:48)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 46481745111116554347001d134044414341174042)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 71 (uzd1_tb))
	(_version vd0)
	(_time 1553889768989 2019.03.29 22:02:48)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 46481644451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553889771996 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553889771997 2019.03.29 22:02:51)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 0e5802090a595e1d0a5f1b550e080a0d0f090b095f)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553889772222 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889772223 2019.03.29 22:02:52)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e8bee4bab1bfb8fbede9aeb3bdeeeaefedefb9eeec)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 71 (uzd1_tb))
	(_version vd0)
	(_time 1553889772228 2019.03.29 22:02:52)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e8bee5bbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553889866281 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889866282 2019.03.29 22:04:26)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 57515b55010007445256110c025155505250065153)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 71 (uzd1_tb))
	(_version vd0)
	(_time 1553889866291 2019.03.29 22:04:26)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 57515a54550100405356450d0351025154515f5201)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553889870942 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553889870943 2019.03.29 22:04:30)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 8782d088d1d0d79483d692dc8781838486808280d6)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553889871162 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553889871163 2019.03.29 22:04:31)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 626734633135327167632439376460656765336466)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 71 (uzd1_tb))
	(_version vd0)
	(_time 1553889871168 2019.03.29 22:04:31)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 71742670752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553890237868 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890237869 2019.03.29 22:10:37)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e1b5e0b3b1b6b1f2e4e0a7bab4e7e3e6e4e6b0e7e5)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 71 (uzd1_tb))
	(_version vd0)
	(_time 1553890237878 2019.03.29 22:10:37)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e1b5e1b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553890242005 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553890242006 2019.03.29 22:10:42)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code feadffaffaa9aeedfaafeba5fef8fafdfff9fbf9af)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553890242232 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890242233 2019.03.29 22:10:42)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e8bbe8bab1bfb8fbede9aeb3bdeeeaefedefb9eeec)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 71 (uzd1_tb))
	(_version vd0)
	(_time 1553890242238 2019.03.29 22:10:42)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e8bbe9bbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553890298275 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890298276 2019.03.29 22:11:38)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code d782d284818087c4d2d6918c82d1d5d0d2d086d1d3)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 71 (uzd1_tb))
	(_version vd0)
	(_time 1553890298285 2019.03.29 22:11:38)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code d782d385d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553890308310 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553890308311 2019.03.29 22:11:48)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 06550b01515156150257135d060002050701030157)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553890308534 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890308535 2019.03.29 22:11:48)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e1b2ecb3b1b6b1f2e4e0a7bab4e7e3e6e4e6b0e7e5)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 71 (uzd1_tb))
	(_version vd0)
	(_time 1553890308540 2019.03.29 22:11:48)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e1b2edb2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553890394755 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890394756 2019.03.29 22:13:14)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code aca9a0faaefbfcbfa9afeaf7f9aaaeaba9abfdaaa8)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 73 (uzd1_tb))
	(_version vd0)
	(_time 1553890394766 2019.03.29 22:13:14)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code bbbeb6efecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553890399983 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553890399984 2019.03.29 22:13:19)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 1e1a4e181a494e0d1a4f0b451e181a1d1f191b194f)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553890400195 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890400196 2019.03.29 22:13:20)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e9edb9bbb1beb9faeceaafb2bcefebeeeceeb8efed)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 73 (uzd1_tb))
	(_version vd0)
	(_time 1553890400201 2019.03.29 22:13:20)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code f9fda8a9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553890471256 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890471257 2019.03.29 22:14:31)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 8082818fd1d7d0938582c6dbd58682878587d18684)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 74 (uzd1_tb))
	(_version vd0)
	(_time 1553890471267 2019.03.29 22:14:31)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 8f8d8f81dcd9d8988b8e9dd5db89da898c89878ad9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553890474791 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553890474792 2019.03.29 22:14:34)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 5a5b5d585a0d0a495e0b4f015a5c5e595b5d5f5d0b)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553890475016 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890475017 2019.03.29 22:14:35)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 35343331616265263037736e603337323032643331)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 74 (uzd1_tb))
	(_version vd0)
	(_time 1553890475022 2019.03.29 22:14:35)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 35343230356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553890525713 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890525714 2019.03.29 22:15:25)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 44414847111314574146021f114246434143154240)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 74 (uzd1_tb))
	(_version vd0)
	(_time 1553890525723 2019.03.29 22:15:25)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 44414946451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553890529633 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553890529634 2019.03.29 22:15:29)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 87838a88d1d0d79483d692dc8781838486808280d6)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553890529862 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890529863 2019.03.29 22:15:29)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 71757d71212621627473372a247773767476207775)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 74 (uzd1_tb))
	(_version vd0)
	(_time 1553890529868 2019.03.29 22:15:29)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 71757c70752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553890599423 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890599424 2019.03.29 22:16:39)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 2b28272e287c7b382e266d707e2d292c2e2c7a2d2f)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553890599433 2019.03.29 22:16:39)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 3b38363e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553890602831 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553890602832 2019.03.29 22:16:42)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 7a78797a7a2d2a697e2b6f217a7c7e797b7d7f7d2b)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553890603050 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890603051 2019.03.29 22:16:43)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 54565656010304475159120f015256535153055250)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553890603058 2019.03.29 22:16:43)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 64666764653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553890985000 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553890985001 2019.03.29 22:23:05)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 5653015401010645535b100d035054515351075052)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553890985010 2019.03.29 22:23:05)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 56530055550001415257440c0250035055505e5300)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553891007006 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553891007007 2019.03.29 22:23:27)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 46494245111116554217531d464042454741434117)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553891007234 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553891007235 2019.03.29 22:23:27)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 303f373461676023353d766b653632373537613634)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553891007240 2019.03.29 22:23:27)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 303f3635356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553891138137 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553891138138 2019.03.29 22:25:38)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 8a858e858addda998f87ccd1df8c888d8f8ddb8c8e)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553891138146 2019.03.29 22:25:38)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 8a858f84dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553891141851 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553891141852 2019.03.29 22:25:41)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 010f0406515651120550145a010705020006040650)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553891142075 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553891142076 2019.03.29 22:25:42)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code ece2e9beeebbbcffe9e1aab7b9eaeeebe9ebbdeae8)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553891142082 2019.03.29 22:25:42)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code ece2e8bfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553892395582 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553892395583 2019.03.29 22:46:35)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 683d6c69313f387b6d652e333d6e6a6f6d6f396e6c)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553892395592 2019.03.29 22:46:35)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 77227276752120607376652d2371227174717f7221)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553892399683 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553892399684 2019.03.29 22:46:39)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 75217175212225667124602e757371767472707224)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553892399931 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553892399932 2019.03.29 22:46:39)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 6f3b686e68383f7c6a6229343a696d686a683e696b)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553892399937 2019.03.29 22:46:39)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 6f3b696f3c3938786b6e7d353b693a696c69676a39)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553892409378 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553892409379 2019.03.29 22:46:49)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 4d1f4f4e481a1d5e491c58164d4b494e4c4a484a1c)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553892409604 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553892409605 2019.03.29 22:46:49)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 37653a3361606724323a716c623135303230663133)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553892409611 2019.03.29 22:46:49)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 37653b32356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553892498063 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553892498064 2019.03.29 22:48:18)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code bcbfb8e9beebecafb9b1fae7e9babebbb9bbedbab8)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553892498073 2019.03.29 22:48:18)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code cccfc9999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553892502672 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553892502673 2019.03.29 22:48:22)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code bdbfbbe8b8eaedaeb9eca8e6bdbbb9bebcbab8baec)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553892502898 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553892502899 2019.03.29 22:48:22)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 989a9996c1cfc88b9d95dec3cd9e9a9f9d9fc99e9c)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553892502904 2019.03.29 22:48:22)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a8aaa8ffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553892879257 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553892879258 2019.03.29 22:54:39)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code c0c6c794919790d3c491d59bc0c6c4c3c1c7c5c791)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553892879487 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553892879488 2019.03.29 22:54:39)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code aaacacfcaafdfab9afa7ecf1ffaca8adafadfbacae)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 75 (uzd1_tb))
	(_version vd0)
	(_time 1553892879494 2019.03.29 22:54:39)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code aaacadfdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553893006097 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553893006098 2019.03.29 22:56:46)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 3b3c3c3f386c6b283e3f7d606e3d393c3e3c6a3d3f)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 68 (uzd1_tb))
	(_version vd0)
	(_time 1553893006106 2019.03.29 22:56:46)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 4b4c4d491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553893012855 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553893012856 2019.03.29 22:56:52)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code a9affffff1fef9baadf8bcf2a9afadaaa8aeacaef8)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553893013077 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553893013078 2019.03.29 22:56:53)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 8482d58bd1d3d4978180c2dfd18286838183d58280)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 68 (uzd1_tb))
	(_version vd0)
	(_time 1553893013083 2019.03.29 22:56:53)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 8482d48a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553893031027 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553893031028 2019.03.29 22:57:11)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a5a4a3f3f1f2f5b6a0a2e3fef0a3a7a2a0a2f4a3a1)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553893031036 2019.03.29 22:57:11)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a5a4a2f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553893034180 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553893034181 2019.03.29 22:57:14)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code e9e8babbb1beb9faedb8fcb2e9efedeae8eeeceeb8)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553893034406 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553893034407 2019.03.29 22:57:14)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code d4d4d187818384c7d1d3928f81d2d6d3d1d385d2d0)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553893034412 2019.03.29 22:57:14)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code d4d4d086d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553893075272 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553893075273 2019.03.29 22:57:55)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 6f696a6e68383f7c6a6829343a696d686a683e696b)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553893075280 2019.03.29 22:57:55)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 7f797b7e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553893079527 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553893079528 2019.03.29 22:57:59)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 191c1d1f414e490a1d480c42191f1d1a181e1c1e48)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553893079758 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553893079759 2019.03.29 22:57:59)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code f4f1f0a5a1a3a4e7f1f3b2afa1f2f6f3f1f3a5f2f0)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553893079765 2019.03.29 22:57:59)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 0306050505555414070211595705560500050b0655)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553893092204 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553893092205 2019.03.29 22:58:12)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 999b9e97c1cec98a9c9edfc2cc9f9b9e9c9ec89f9d)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553893092214 2019.03.29 22:58:12)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code a8aaaeffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553893097977 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553893097978 2019.03.29 22:58:17)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 1e1f12181a494e0d1a4f0b451e181a1d1f191b194f)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553893098199 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553893098200 2019.03.29 22:58:18)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 09085d0e515e591a0c0e4f525c0f0b0e0c0e580f0d)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553893098205 2019.03.29 22:58:18)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 09085c0f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553894513114 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553894513115 2019.03.29 23:21:53)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 030407045154531006044558560501040604520507)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553894513125 2019.03.29 23:21:53)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 1314161415454404171201494715461510151b1645)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553894517645 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553894517646 2019.03.29 23:21:57)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code b6b0b1e3e1e1e6a5b2e7a3edb6b0b2b5b7b1b3b1e7)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553894517860 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553894517861 2019.03.29 23:21:57)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 9197979fc1c6c1829496d7cac49793969496c09795)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553894517866 2019.03.29 23:21:57)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 9197969e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553894558397 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553894558398 2019.03.29 23:22:38)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code e4b1e0b6b1b3b4f7e1e3a2bfb1e2e6e3e1e3b5e2e0)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553894558406 2019.03.29 23:22:38)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code f4a1f1a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553894565276 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553894565277 2019.03.29 23:22:45)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code cf9b999bc8989fdccac889949ac9cdc8cac89ec9cb)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553894565285 2019.03.29 23:22:45)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code cf9b989a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553894568762 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553894568763 2019.03.29 23:22:48)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 6b383f6a683c3b786f3a7e306b6d6f686a6c6e6c3a)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553894568984 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553894568985 2019.03.29 23:22:48)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 46151145111116554341001d134044414341174042)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553894568991 2019.03.29 23:22:48)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 46151044451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553894675077 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553894675078 2019.03.29 23:24:35)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code b4b4b8e1e1e3e4a7b1b3f2efe1b2b6b3b1b3e5b2b0)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553894675089 2019.03.29 23:24:35)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code c3c3ce96c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 3668          1553894679768 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553894679769 2019.03.29 23:24:39)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 030c55045154531007521658030507000204060452)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
I 000056 55 1452          1553894679992 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553894679993 2019.03.29 23:24:39)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code ded1888dda898ecddbd998858bd8dcd9dbd98fd8da)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553894679999 2019.03.29 23:24:39)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code eee1b9bdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000056 55 1452          1553894717270 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553894717271 2019.03.29 23:25:17)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 7f792f7f78282f6c7a7839242a797d787a782e797b)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553894717280 2019.03.29 23:25:17)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 8f89de81dcd9d8988b8e9dd5db89da898c89878ad9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
V 000050 55 3668          1553894721332 SCHEMATIC
(_unit VHDL (uzd1 0 8(schematic 0 18))
	(_version vd0)
	(_time 1553894721333 2019.03.29 23:25:21)
	(_source (\./../../impl1/uzd1.vhd\))
	(_parameters tan)
	(_code 5e5b0e5c5a090e4d5a0f4b055e585a5d5f595b590f)
	(_ent
		(_time 1553889049614)
	)
	(_comp
		(xnor2
			(_object
				(_port (_int A -1 0 36(_ent (_in))))
				(_port (_int B -1 0 37(_ent (_in))))
				(_port (_int Z -1 0 38(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int C -1 0 61(_ent (_in))))
				(_port (_int Z -1 0 62(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 66(_ent (_in))))
				(_port (_int B -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I11 0 75(_comp xnor2)
		(_port
			((A)(N_7))
			((B)(N_3))
			((Z)(R))
		)
		(_use (_ent xp2 xnor2)
		)
	)
	(_inst I12 0 77(_comp inv)
		(_port
			((A)(x4))
			((Z)(N_7))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x2))
			((Z)(N_9))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(x3))
			((Z)(N_2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I13 0 83(_comp or2)
		(_port
			((A)(x2))
			((B)(N_2))
			((Z)(N_3))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I14 0 85(_comp or2)
		(_port
			((A)(N_8))
			((B)(N_7))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I15 0 87(_comp xor2)
		(_port
			((A)(N_9))
			((B)(x3))
			((Z)(N_8))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Statinis_DUMMY))
			((B)(N_4))
			((C)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_6))
			((B)(N_5))
			((Z)(Statinis_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(S))
			((B)(x1))
			((Z)(N_6))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(x1))
			((B)(R))
			((Z)(N_4))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x2 -1 0 9(_ent(_in))))
		(_port (_int x3 -1 0 10(_ent(_in))))
		(_port (_int x4 -1 0 11(_ent(_in))))
		(_port (_int x1 -1 0 12(_ent(_in))))
		(_port (_int Reset -1 0 13(_ent(_in))))
		(_port (_int Statinis -1 0 14(_ent(_out))))
		(_sig (_int gnd -1 0 20(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 21(_arch(_uni((i 3))))))
		(_sig (_int N_7 -1 0 23(_arch(_uni))))
		(_sig (_int N_8 -1 0 24(_arch(_uni))))
		(_sig (_int N_9 -1 0 25(_arch(_uni))))
		(_sig (_int Statinis_DUMMY -1 0 26(_arch(_uni))))
		(_sig (_int R -1 0 27(_arch(_uni))))
		(_sig (_int S -1 0 28(_arch(_uni))))
		(_sig (_int N_2 -1 0 29(_arch(_uni))))
		(_sig (_int N_3 -1 0 30(_arch(_uni))))
		(_sig (_int N_4 -1 0 31(_arch(_uni))))
		(_sig (_int N_5 -1 0 32(_arch(_uni))))
		(_sig (_int N_6 -1 0 33(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Statinis)(Statinis_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 1 -1)
)
V 000056 55 1452          1553894721557 TB_ARCHITECTURE
(_unit VHDL (uzd1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553894721558 2019.03.29 23:25:21)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 484d1b4b111f185b4d4f0e131d4e4a4f4d4f194e4c)
	(_ent
		(_time 1553889084609)
	)
	(_comp
		(UZD1
			(_object
				(_port (_int x2 -1 0 15(_ent (_in))))
				(_port (_int x3 -1 0 16(_ent (_in))))
				(_port (_int x4 -1 0 17(_ent (_in))))
				(_port (_int x1 -1 0 18(_ent (_in))))
				(_port (_int Reset -1 0 19(_ent (_in))))
				(_port (_int Statinis -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp UZD1)
		(_port
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((x1)(x1))
			((Reset)(Reset))
			((Statinis)(Statinis))
		)
		(_use (_ent . UZD1)
		)
	)
	(_object
		(_sig (_int x2 -1 0 24(_arch(_uni))))
		(_sig (_int x3 -1 0 25(_arch(_uni))))
		(_sig (_int x4 -1 0 26(_arch(_uni))))
		(_sig (_int x1 -1 0 27(_arch(_uni))))
		(_sig (_int Reset -1 0 28(_arch(_uni))))
		(_sig (_int Statinis -1 0 30(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 48(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 53(_prcs (_wait_for)(_trgt(3)))))
			(RS_proc(_arch 2 0 58(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000037 55 387 0 testbench_for_uzd1
(_configuration VHDL (testbench_for_uzd1 0 69 (uzd1_tb))
	(_version vd0)
	(_time 1553894721562 2019.03.29 23:25:21)
	(_source (\./../src/TestBench/uzd1_TB.vhd\))
	(_parameters tan)
	(_code 484d1a4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . UZD1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
