

================================================================
== Vivado HLS Report for 'compute_ipv4_checksu'
================================================================
* Date:           Mon Mar  1 13:04:09 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.507|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     914|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      63|    -|
|Register         |        -|      -|     598|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     598|     977|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln214_10_fu_625_p2            |     +    |      0|  0|   16|          16|          16|
    |add_ln214_11_fu_631_p2            |     +    |      0|  0|   16|          16|          16|
    |add_ln214_1_fu_637_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_4_fu_589_p2             |     +    |      0|  0|   23|          16|          16|
    |add_ln214_5_fu_595_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_6_fu_601_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_7_fu_607_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_8_fu_613_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_9_fu_619_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_fu_583_p2               |     +    |      0|  0|   23|          16|          16|
    |add_ln700_12_fu_305_p2            |     +    |      0|  0|   24|          17|          17|
    |add_ln700_13_fu_315_p2            |     +    |      0|  0|   25|          18|          18|
    |add_ln700_14_fu_453_p2            |     +    |      0|  0|   16|          19|          19|
    |add_ln700_15_fu_459_p2            |     +    |      0|  0|   24|          17|          17|
    |add_ln700_16_fu_469_p2            |     +    |      0|  0|   25|          18|          18|
    |add_ln700_17_fu_479_p2            |     +    |      0|  0|   16|          19|          19|
    |add_ln700_18_fu_553_p2            |     +    |      0|  0|   24|          17|          17|
    |add_ln700_19_fu_563_p2            |     +    |      0|  0|   27|          20|          20|
    |add_ln700_fu_231_p2               |     +    |      0|  0|   24|          17|          17|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op5           |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op91          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|    2|           1|           1|
    |or_ln99_fu_693_p2                 |    or    |      0|  0|    2|           1|           1|
    |tx_ip2crcFifo_V_data_din          |  select  |      0|  0|  505|           1|         512|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |r_V_fu_647_p2                     |    xor   |      0|  0|   16|           2|          16|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  914|         332|         858|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |ip2checksum_V_data_V_blk_n  |   9|          2|    1|          2|
    |ip2checksum_V_keep_V_blk_n  |   9|          2|    1|          2|
    |ip2checksum_V_last_V_blk_n  |   9|          2|    1|          2|
    |tx_ip2crcFifo_V_data_blk_n  |   9|          2|    1|          2|
    |tx_ip2crcFifo_V_keep_blk_n  |   9|          2|    1|          2|
    |tx_ip2crcFifo_V_last_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  63|         14|    7|         14|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_ln214_1_reg_725      |   16|   0|   16|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |cics_firstWord           |    1|   0|    1|          0|
    |tmp_data_V_66_reg_707    |  512|   0|  512|          0|
    |tmp_keep_V_reg_713       |   64|   0|   64|          0|
    |tmp_last_V_reg_718       |    1|   0|    1|          0|
    |tmp_reg_703              |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  598|   0|  598|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ip2checksum_V_data_V_dout     |  in |  512|   ap_fifo  | ip2checksum_V_data_V |    pointer   |
|ip2checksum_V_data_V_empty_n  |  in |    1|   ap_fifo  | ip2checksum_V_data_V |    pointer   |
|ip2checksum_V_data_V_read     | out |    1|   ap_fifo  | ip2checksum_V_data_V |    pointer   |
|ip2checksum_V_keep_V_dout     |  in |   64|   ap_fifo  | ip2checksum_V_keep_V |    pointer   |
|ip2checksum_V_keep_V_empty_n  |  in |    1|   ap_fifo  | ip2checksum_V_keep_V |    pointer   |
|ip2checksum_V_keep_V_read     | out |    1|   ap_fifo  | ip2checksum_V_keep_V |    pointer   |
|ip2checksum_V_last_V_dout     |  in |    1|   ap_fifo  | ip2checksum_V_last_V |    pointer   |
|ip2checksum_V_last_V_empty_n  |  in |    1|   ap_fifo  | ip2checksum_V_last_V |    pointer   |
|ip2checksum_V_last_V_read     | out |    1|   ap_fifo  | ip2checksum_V_last_V |    pointer   |
|tx_ip2crcFifo_V_data_din      | out |  512|   ap_fifo  | tx_ip2crcFifo_V_data |    pointer   |
|tx_ip2crcFifo_V_data_full_n   |  in |    1|   ap_fifo  | tx_ip2crcFifo_V_data |    pointer   |
|tx_ip2crcFifo_V_data_write    | out |    1|   ap_fifo  | tx_ip2crcFifo_V_data |    pointer   |
|tx_ip2crcFifo_V_keep_din      | out |   64|   ap_fifo  | tx_ip2crcFifo_V_keep |    pointer   |
|tx_ip2crcFifo_V_keep_full_n   |  in |    1|   ap_fifo  | tx_ip2crcFifo_V_keep |    pointer   |
|tx_ip2crcFifo_V_keep_write    | out |    1|   ap_fifo  | tx_ip2crcFifo_V_keep |    pointer   |
|tx_ip2crcFifo_V_last_din      | out |    1|   ap_fifo  | tx_ip2crcFifo_V_last |    pointer   |
|tx_ip2crcFifo_V_last_full_n   |  in |    1|   ap_fifo  | tx_ip2crcFifo_V_last |    pointer   |
|tx_ip2crcFifo_V_last_write    | out |    1|   ap_fifo  | tx_ip2crcFifo_V_last |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

