// Seed: 3484441561
module module_0 (
    output wire id_0,
    input wire id_1,
    output wire id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    input wire id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wand id_12,
    output uwire id_13,
    output tri0 id_14,
    output wor id_15,
    output supply1 id_16
);
  wire [1 : 1] id_18;
endmodule
module module_1 #(
    parameter id_11 = 32'd6
) (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wor id_5,
    input tri id_6,
    input tri0 id_7,
    input wand id_8,
    inout wor id_9,
    input tri1 id_10,
    input tri1 _id_11,
    input wand id_12,
    input tri0 id_13
);
  logic [id_11 : -1 'h0 <  1] id_15, id_16, id_17, id_18;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_4,
      id_5,
      id_4,
      id_4,
      id_8,
      id_13,
      id_2,
      id_7,
      id_9,
      id_9,
      id_10,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
