Fitter report for ivs_project
Thu Sep 19 14:12:29 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |ivs_project|system:inst|system_shared_ocm:shared_ocm|altsyncram:the_altsyncram|altsyncram_5642:auto_generated|ALTSYNCRAM
 30. Fitter DSP Block Usage Summary
 31. DSP Block Details
 32. Routing Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Sep 19 14:12:28 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ivs_project                                 ;
; Top-level Entity Name              ; ivs_project                                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 20,218 / 22,320 ( 91 % )                    ;
;     Total combinational functions  ; 17,491 / 22,320 ( 78 % )                    ;
;     Dedicated logic registers      ; 12,720 / 22,320 ( 57 % )                    ;
; Total registers                    ; 12789                                       ;
; Total pins                         ; 41 / 154 ( 27 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 199,008 / 608,256 ( 33 % )                  ;
; Embedded Multiplier 9-bit elements ; 30 / 132 ( 23 % )                           ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device Migration List                                              ; EP4CE22F17C6                          ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.4%      ;
;     Processor 3            ;   2.3%      ;
;     Processor 4            ;   2.2%      ;
;     Processor 5            ;   2.1%      ;
;     Processor 6            ;   1.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                          ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                             ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; system:inst|system_manager:manager|system_manager_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_bht_module:system_manager_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_bht_module:system_manager_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                           ; DATAA            ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                                                            ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                                                            ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                                                            ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; DATAOUT          ;                       ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; system:inst|system_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[0]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[1]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[2]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[3]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[4]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[5]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[6]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[7]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[8]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[9]~output                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[10]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[11]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system:inst|system_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[12]~output                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; system:inst|system_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[0]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[1]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_we_n~output                                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:inst|system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cas_n~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ras_n~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cs_n~output                                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:inst|system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[0]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[1]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[2]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[3]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[4]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[5]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[6]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[7]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[8]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[9]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[10]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[11]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[12]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[13]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[14]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; system:inst|system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:inst|system_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:inst|system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[15]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; system:inst|system_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[0]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; system:inst|system_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[1]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; system:inst|system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[15]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[14]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[13]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[12]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[11]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[10]~output                                                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[9]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[8]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                               ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[7]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[6]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[5]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[4]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[3]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[2]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:inst|system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[1]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[0]~output                                                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; system:inst|system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; system:inst|system_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[0]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[1]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[2]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[3]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[4]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[5]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[6]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[7]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[8]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[9]~input                                                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[10]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[11]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[12]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[13]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[14]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; system:inst|system_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[15]~input                                                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_bht_module:system_worker_0_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_bht_module:system_worker_0_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_bht_module:system_worker_1_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_bht_module:system_worker_1_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_bht_module:system_worker_2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_bht_module:system_worker_2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_bht_module:system_worker_3_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_bht_module:system_worker_3_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; system_sdram   ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 32057 ) ; 0.00 % ( 0 / 32057 )       ; 0.00 % ( 0 / 32057 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 32057 ) ; 0.00 % ( 0 / 32057 )       ; 0.00 % ( 0 / 32057 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 31412 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 196 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 436 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/User/13m041vs_projekat/ivs_project/output_files/ivs_project.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 20,218 / 22,320 ( 91 % )   ;
;     -- Combinational with no register       ; 7498                       ;
;     -- Register only                        ; 2727                       ;
;     -- Combinational with a register        ; 9993                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 9490                       ;
;     -- 3 input functions                    ; 5039                       ;
;     -- <=2 input functions                  ; 2962                       ;
;     -- Register only                        ; 2727                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 15880                      ;
;     -- arithmetic mode                      ; 1611                       ;
;                                             ;                            ;
; Total registers*                            ; 12,789 / 23,018 ( 56 % )   ;
;     -- Dedicated logic registers            ; 12,720 / 22,320 ( 57 % )   ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 1,385 / 1,395 ( 99 % )     ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 41 / 154 ( 27 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 62 / 66 ( 94 % )           ;
; Total block memory bits                     ; 199,008 / 608,256 ( 33 % ) ;
; Total block memory implementation bits      ; 571,392 / 608,256 ( 94 % ) ;
; Embedded Multiplier 9-bit elements          ; 30 / 132 ( 23 % )          ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 20                         ;
;     -- Global clocks                        ; 20 / 20 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 39.3% / 40.3% / 37.9%      ;
; Peak interconnect usage (total/H/V)         ; 55.9% / 56.7% / 55.5%      ;
; Maximum fan-out                             ; 11732                      ;
; Highest non-global fan-out                  ; 913                        ;
; Total fan-out                               ; 112490                     ;
; Average fan-out                             ; 3.45                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                            ;
+----------------------------------------------+------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                    ; pzdyqx:nabboc         ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                    ; Low                   ; Low                   ; Low                            ;
;                                              ;                        ;                       ;                       ;                                ;
; Total logic elements                         ; 19768 / 22320 ( 89 % ) ; 129 / 22320 ( < 1 % ) ; 321 / 22320 ( 1 % )   ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 7250                   ; 57                    ; 191                   ; 0                              ;
;     -- Register only                         ; 2704                   ; 7                     ; 16                    ; 0                              ;
;     -- Combinational with a register         ; 9814                   ; 65                    ; 114                   ; 0                              ;
;                                              ;                        ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                        ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 9254                   ; 54                    ; 182                   ; 0                              ;
;     -- 3 input functions                     ; 4943                   ; 22                    ; 74                    ; 0                              ;
;     -- <=2 input functions                   ; 2867                   ; 46                    ; 49                    ; 0                              ;
;     -- Register only                         ; 2704                   ; 7                     ; 16                    ; 0                              ;
;                                              ;                        ;                       ;                       ;                                ;
; Logic elements by mode                       ;                        ;                       ;                       ;                                ;
;     -- normal mode                           ; 15467                  ; 118                   ; 295                   ; 0                              ;
;     -- arithmetic mode                       ; 1597                   ; 4                     ; 10                    ; 0                              ;
;                                              ;                        ;                       ;                       ;                                ;
; Total registers                              ; 12587                  ; 72                    ; 130                   ; 0                              ;
;     -- Dedicated logic registers             ; 12518 / 22320 ( 56 % ) ; 72 / 22320 ( < 1 % )  ; 130 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                    ; 0                     ; 0                     ; 0                              ;
;                                              ;                        ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 1352 / 1395 ( 97 % )   ; 11 / 1395 ( < 1 % )   ; 26 / 1395 ( 2 % )     ; 0 / 1395 ( 0 % )               ;
;                                              ;                        ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                      ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 41                     ; 0                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 30 / 132 ( 23 % )      ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 199008                 ; 0                     ; 0                     ; 0                              ;
; Total RAM block bits                         ; 571392                 ; 0                     ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 62 / 66 ( 93 % )       ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 15 / 24 ( 62 % )       ; 2 / 24 ( 8 % )        ; 1 / 24 ( 4 % )        ; 2 / 24 ( 8 % )                 ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )       ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                        ;                       ;                       ;                                ;
; Connections                                  ;                        ;                       ;                       ;                                ;
;     -- Input Connections                     ; 13136                  ; 73                    ; 239                   ; 1                              ;
;     -- Registered Input Connections          ; 12290                  ; 30                    ; 141                   ; 0                              ;
;     -- Output Connections                    ; 752                    ; 12                    ; 952                   ; 11733                          ;
;     -- Registered Output Connections         ; 41                     ; 9                     ; 757                   ; 0                              ;
;                                              ;                        ;                       ;                       ;                                ;
; Internal Connections                         ;                        ;                       ;                       ;                                ;
;     -- Total Connections                     ; 111729                 ; 578                   ; 2454                  ; 11742                          ;
;     -- Registered Connections                ; 55030                  ; 300                   ; 1582                  ; 0                              ;
;                                              ;                        ;                       ;                       ;                                ;
; External Connections                         ;                        ;                       ;                       ;                                ;
;     -- Top                                   ; 998                    ; 35                    ; 1121                  ; 11734                          ;
;     -- pzdyqx:nabboc                         ; 35                     ; 0                     ; 50                    ; 0                              ;
;     -- sld_hub:auto_hub                      ; 1121                   ; 50                    ; 20                    ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 11734                  ; 0                     ; 0                     ; 0                              ;
;                                              ;                        ;                       ;                       ;                                ;
; Partition Interface                          ;                        ;                       ;                       ;                                ;
;     -- Input Ports                           ; 176                    ; 11                    ; 287                   ; 1                              ;
;     -- Output Ports                          ; 49                     ; 4                     ; 304                   ; 2                              ;
;     -- Bidir Ports                           ; 16                     ; 0                     ; 0                     ; 0                              ;
;                                              ;                        ;                       ;                       ;                                ;
; Registered Ports                             ;                        ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                      ; 3                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                      ; 3                     ; 216                   ; 0                              ;
;                                              ;                        ;                       ;                       ;                                ;
; Port Connectivity                            ;                        ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                      ; 0                     ; 11                    ; 0                              ;
;     -- Output Ports driven by GND            ; 0                      ; 0                     ; 33                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                      ; 0                     ; 240                   ; 0                              ;
;     -- Output Ports with no Source           ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                      ; 2                     ; 245                   ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                      ; 0                     ; 197                   ; 0                              ;
+----------------------------------------------+------------------------+-----------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk_50MHz ; R8    ; 3        ; 27           ; 0            ; 21           ; 548                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; reset_n   ; J15   ; 5        ; 53           ; 14           ; 0            ; 23                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; sdram_addr[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; L1    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; P6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; L2    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; C2    ; 1        ; 0            ; 27           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------+
; sdram_dq[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_15 ;
; sdram_dq[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_5  ;
; sdram_dq[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_4  ;
; sdram_dq[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_3  ;
; sdram_dq[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_2  ;
; sdram_dq[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_1  ;
; sdram_dq[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe               ;
; sdram_dq[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_14 ;
; sdram_dq[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_13 ;
; sdram_dq[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_12 ;
; sdram_dq[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_11 ;
; sdram_dq[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_10 ;
; sdram_dq[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_9  ;
; sdram_dq[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_8  ;
; sdram_dq[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_7  ;
; sdram_dq[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; system:inst|system_sdram:sdram|oe~_Duplicate_6  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; reset_n                 ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % )  ; 2.5V          ; --           ;
; 2        ; 13 / 16 ( 81 % ) ; 2.5V          ; --           ;
; 3        ; 24 / 25 ( 96 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 20 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 1 / 18 ( 6 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 13 ( 8 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; sdram_dq[1]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; sdram_dq[0]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; sdram_dq[6]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; sdram_dq[5]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; reset_n                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; sdram_dq[15]                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; sdram_dq[4]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; sdram_dq[3]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; sdram_addr[12]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; sdram_dq[2]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; sdram_ba[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; sdram_ba[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; sdram_dq[14]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; sdram_dq[13]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; sdram_dq[11]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; sdram_dq[12]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; sdram_dq[7]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; clk_50MHz                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; sdram_dq[9]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; sdram_dq[10]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; sdram_dq[8]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                               ;
+-------------------------------+---------------------------------------------------------------------------+
; Name                          ; system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|pll7 ;
+-------------------------------+---------------------------------------------------------------------------+
; SDC pin name                  ; inst|altpll_0|sd1|pll7                                                    ;
; PLL mode                      ; Normal                                                                    ;
; Compensate clock              ; clock0                                                                    ;
; Compensated input/output pins ; --                                                                        ;
; Switchover type               ; --                                                                        ;
; Input frequency 0             ; 50.0 MHz                                                                  ;
; Input frequency 1             ; --                                                                        ;
; Nominal PFD frequency         ; 50.0 MHz                                                                  ;
; Nominal VCO frequency         ; 500.0 MHz                                                                 ;
; VCO post scale K counter      ; 2                                                                         ;
; VCO frequency control         ; Auto                                                                      ;
; VCO phase shift step          ; 250 ps                                                                    ;
; VCO multiply                  ; --                                                                        ;
; VCO divide                    ; --                                                                        ;
; Freq min lock                 ; 30.0 MHz                                                                  ;
; Freq max lock                 ; 65.02 MHz                                                                 ;
; M VCO Tap                     ; 4                                                                         ;
; M Initial                     ; 2                                                                         ;
; M value                       ; 10                                                                        ;
; N value                       ; 1                                                                         ;
; Charge pump current           ; setting 1                                                                 ;
; Loop filter resistance        ; setting 27                                                                ;
; Loop filter capacitance       ; setting 0                                                                 ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                      ;
; Bandwidth type                ; Medium                                                                    ;
; Real time reconfigurable      ; Off                                                                       ;
; Scan chain MIF file           ; --                                                                        ;
; Preserve PLL counter order    ; Off                                                                       ;
; PLL location                  ; PLL_4                                                                     ;
; Inclk0 signal                 ; clk_50MHz                                                                 ;
; Inclk1 signal                 ; --                                                                        ;
; Inclk0 signal type            ; Dedicated Pin                                                             ;
; Inclk1 signal type            ; --                                                                        ;
+-------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------+
; Name                                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                  ;
+---------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------+
; system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|wire_pll7_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)        ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 2       ; 4       ; inst|altpll_0|sd1|pll7|clk[0] ;
; system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|wire_pll7_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -108 (-3000 ps) ; 9.00 (250 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; inst|altpll_0|sd1|pll7|clk[1] ;
+---------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; sdram_cas_n    ; Incomplete set of assignments ;
; sdram_cke      ; Incomplete set of assignments ;
; sdram_cs_n     ; Incomplete set of assignments ;
; sdram_ras_n    ; Incomplete set of assignments ;
; sdram_we_n     ; Incomplete set of assignments ;
; sdram_clk      ; Incomplete set of assignments ;
; sdram_addr[12] ; Incomplete set of assignments ;
; sdram_addr[11] ; Incomplete set of assignments ;
; sdram_addr[10] ; Incomplete set of assignments ;
; sdram_addr[9]  ; Incomplete set of assignments ;
; sdram_addr[8]  ; Incomplete set of assignments ;
; sdram_addr[7]  ; Incomplete set of assignments ;
; sdram_addr[6]  ; Incomplete set of assignments ;
; sdram_addr[5]  ; Incomplete set of assignments ;
; sdram_addr[4]  ; Incomplete set of assignments ;
; sdram_addr[3]  ; Incomplete set of assignments ;
; sdram_addr[2]  ; Incomplete set of assignments ;
; sdram_addr[1]  ; Incomplete set of assignments ;
; sdram_addr[0]  ; Incomplete set of assignments ;
; sdram_ba[1]    ; Incomplete set of assignments ;
; sdram_ba[0]    ; Incomplete set of assignments ;
; sdram_dqm[1]   ; Incomplete set of assignments ;
; sdram_dqm[0]   ; Incomplete set of assignments ;
; sdram_dq[15]   ; Incomplete set of assignments ;
; sdram_dq[14]   ; Incomplete set of assignments ;
; sdram_dq[13]   ; Incomplete set of assignments ;
; sdram_dq[12]   ; Incomplete set of assignments ;
; sdram_dq[11]   ; Incomplete set of assignments ;
; sdram_dq[10]   ; Incomplete set of assignments ;
; sdram_dq[9]    ; Incomplete set of assignments ;
; sdram_dq[8]    ; Incomplete set of assignments ;
; sdram_dq[7]    ; Incomplete set of assignments ;
; sdram_dq[6]    ; Incomplete set of assignments ;
; sdram_dq[5]    ; Incomplete set of assignments ;
; sdram_dq[4]    ; Incomplete set of assignments ;
; sdram_dq[3]    ; Incomplete set of assignments ;
; sdram_dq[2]    ; Incomplete set of assignments ;
; sdram_dq[1]    ; Incomplete set of assignments ;
; sdram_dq[0]    ; Incomplete set of assignments ;
; clk_50MHz      ; Incomplete set of assignments ;
; reset_n        ; Incomplete set of assignments ;
+----------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |ivs_project                                                                                                                            ; 20218 (0)   ; 12720 (0)                 ; 69 (69)       ; 199008      ; 62   ; 30           ; 0       ; 15        ; 41   ; 0            ; 7498 (0)     ; 2727 (0)          ; 9993 (0)         ; |ivs_project                                                                                                                                                                                                                                                                                                                                                                                                             ; ivs_project                                    ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 129 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 7 (0)             ; 65 (0)           ; |ivs_project|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                               ; pzdyqx                                         ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 129 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (4)       ; 7 (1)             ; 65 (8)           ; |ivs_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx_impl                                    ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 59 (29)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (21)      ; 6 (6)             ; 22 (2)           ; |ivs_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                    ; GHVD5181                                       ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |ivs_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                  ; LQYT7093                                       ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |ivs_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                ; KIFI3548                                       ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |ivs_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                ; LQYT7093                                       ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |ivs_project|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                ; PUDL0439                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 321 (1)     ; 130 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 191 (1)      ; 16 (0)            ; 114 (0)          ; |ivs_project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 320 (0)     ; 130 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 190 (0)      ; 16 (0)            ; 114 (0)          ; |ivs_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 320 (0)     ; 130 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 190 (0)      ; 16 (0)            ; 114 (0)          ; |ivs_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 320 (16)    ; 130 (15)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 190 (1)      ; 16 (4)            ; 114 (0)          ; |ivs_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 315 (0)     ; 115 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 189 (0)      ; 12 (0)            ; 114 (0)          ; |ivs_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 315 (257)   ; 115 (85)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 189 (161)    ; 12 (12)           ; 114 (86)         ; |ivs_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                            ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 38 (38)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 11 (11)          ; |ivs_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                    ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |ivs_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                  ; sld_shadow_jsm                                 ; altera_sld   ;
;    |system:inst|                                                                                                                        ; 19768 (0)   ; 12518 (0)                 ; 0 (0)         ; 199008      ; 62   ; 30           ; 0       ; 15        ; 0    ; 0            ; 7250 (0)     ; 2704 (0)          ; 9814 (0)         ; |ivs_project|system:inst                                                                                                                                                                                                                                                                                                                                                                                                 ; system                                         ; system       ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |ivs_project|system:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                        ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                      ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; system       ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |ivs_project|system:inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                        ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; system       ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |ivs_project|system:inst|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                        ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; system       ;
;       |system_altpll_0:altpll_0|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                        ; system_altpll_0                                ; system       ;
;          |system_altpll_0_altpll_nqa2:sd1|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1                                                                                                                                                                                                                                                                                                                                        ; system_altpll_0_altpll_nqa2                    ; system       ;
;       |system_manager:manager|                                                                                                          ; 2688 (40)   ; 1659 (39)                 ; 0 (0)         ; 37728       ; 10   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1026 (1)     ; 355 (0)           ; 1307 (32)        ; |ivs_project|system:inst|system_manager:manager                                                                                                                                                                                                                                                                                                                                                                          ; system_manager                                 ; system       ;
;          |system_manager_cpu:cpu|                                                                                                       ; 2655 (2275) ; 1620 (1350)               ; 0 (0)         ; 37728       ; 10   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1025 (917)   ; 355 (311)         ; 1275 (1047)      ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu                                                                                                                                                                                                                                                                                                                                                   ; system_manager_cpu                             ; system       ;
;             |system_manager_cpu_bht_module:system_manager_cpu_bht|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_bht_module:system_manager_cpu_bht                                                                                                                                                                                                                                                                                              ; system_manager_cpu_bht_module                  ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_bht_module:system_manager_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                    ; altsyncram                                     ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_bht_module:system_manager_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_97d1                                ; work         ;
;             |system_manager_cpu_dc_data_module:system_manager_cpu_dc_data|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data                                                                                                                                                                                                                                                                                      ; system_manager_cpu_dc_data_module              ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                            ; altsyncram                                     ; work         ;
;                   |altsyncram_sdf1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_sdf1:auto_generated                                                                                                                                                                                                                             ; altsyncram_sdf1                                ; work         ;
;             |system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 608         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag                                                                                                                                                                                                                                                                                        ; system_manager_cpu_dc_tag_module               ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 608         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                              ; altsyncram                                     ; work         ;
;                   |altsyncram_pic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 608         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated                                                                                                                                                                                                                               ; altsyncram_pic1                                ; work         ;
;             |system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim                                                                                                                                                                                                                                                                                  ; system_manager_cpu_dc_victim_module            ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                        ; altsyncram                                     ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                                         ; altsyncram_r3d1                                ; work         ;
;             |system_manager_cpu_ic_data_module:system_manager_cpu_ic_data|                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data                                                                                                                                                                                                                                                                                      ; system_manager_cpu_ic_data_module              ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                            ; altsyncram                                     ; work         ;
;                   |altsyncram_udd1:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated                                                                                                                                                                                                                             ; altsyncram_udd1                                ; work         ;
;             |system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag                                                                                                                                                                                                                                                                                        ; system_manager_cpu_ic_tag_module               ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                              ; altsyncram                                     ; work         ;
;                   |altsyncram_77d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_77d1:auto_generated                                                                                                                                                                                                                               ; altsyncram_77d1                                ; work         ;
;             |system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell                                                                                                                                                                                                                                                                                     ; system_manager_cpu_mult_cell                   ; system       ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                  ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                              ; altera_mult_add_vkp2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                     ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                            ; ama_multiplier_function                        ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                             ; lpm_mult                                       ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                                    ; mult_jp01                                      ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                  ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                              ; altera_mult_add_vkp2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                     ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                            ; ama_multiplier_function                        ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                             ; lpm_mult                                       ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                                    ; mult_j011                                      ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                  ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                              ; altera_mult_add_vkp2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                     ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                            ; ama_multiplier_function                        ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                             ; lpm_mult                                       ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                                    ; mult_j011                                      ; work         ;
;             |system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|                                                             ; 379 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (3)      ; 44 (9)            ; 228 (72)         ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci                                                                                                                                                                                                                                                                                     ; system_manager_cpu_nios2_oci                   ; system       ;
;                |system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|                                      ; 130 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 33 (0)            ; 63 (0)           ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper                                                                                                                                                                                                   ; system_manager_cpu_debug_slave_wrapper         ; system       ;
;                   |sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy|                                                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy                                                                                                                                         ; sld_virtual_jtag_basic                         ; work         ;
;                   |system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk|                                     ; 51 (47)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 24 (23)           ; 25 (22)          ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk                                                                                                                   ; system_manager_cpu_debug_slave_sysclk          ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                              ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                              ; altera_std_synchronizer                        ; work         ;
;                   |system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck|                                           ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 9 (5)             ; 52 (52)          ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck                                                                                                                         ; system_manager_cpu_debug_slave_tck             ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                    ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                    ; altera_std_synchronizer                        ; work         ;
;                |system_manager_cpu_nios2_avalon_reg:the_system_manager_cpu_nios2_avalon_reg|                                            ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_avalon_reg:the_system_manager_cpu_nios2_avalon_reg                                                                                                                                                                                                         ; system_manager_cpu_nios2_avalon_reg            ; system       ;
;                |system_manager_cpu_nios2_oci_break:the_system_manager_cpu_nios2_oci_break|                                              ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_oci_break:the_system_manager_cpu_nios2_oci_break                                                                                                                                                                                                           ; system_manager_cpu_nios2_oci_break             ; system       ;
;                |system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug|                                              ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (0)             ; 8 (7)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug                                                                                                                                                                                                           ; system_manager_cpu_nios2_oci_debug             ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                       ; altera_std_synchronizer                        ; work         ;
;                |system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem|                                                    ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 1 (1)             ; 54 (54)          ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem                                                                                                                                                                                                                 ; system_manager_cpu_nios2_ocimem                ; system       ;
;                   |system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram                                                                                                                                        ; system_manager_cpu_ociram_sp_ram_module        ; system       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                              ; altsyncram                                     ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                                               ; altsyncram_ac71                                ; work         ;
;             |system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a|                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a                                                                                                                                                                                                                                                                      ; system_manager_cpu_register_bank_a_module      ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                            ; altsyncram                                     ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                             ; altsyncram_fic1                                ; work         ;
;             |system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b|                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b                                                                                                                                                                                                                                                                      ; system_manager_cpu_register_bank_b_module      ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                            ; altsyncram                                     ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                             ; altsyncram_fic1                                ; work         ;
;       |system_manager_jtag_uart:manager_jtag_uart|                                                                                      ; 167 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (18)      ; 20 (1)            ; 95 (21)          ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart                                                                                                                                                                                                                                                                                                                                                      ; system_manager_jtag_uart                       ; system       ;
;          |alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|                                                                 ; 76 (76)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 19 (19)           ; 33 (33)          ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                              ; work         ;
;          |system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                              ; system_manager_jtag_uart_scfifo_r              ; system       ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                 ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                      ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                 ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (3)            ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                    ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                         ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                           ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                 ; cntr_1ob                                       ; work         ;
;          |system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                              ; system_manager_jtag_uart_scfifo_w              ; system       ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                 ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                      ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                 ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                    ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                         ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                           ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                 ; cntr_1ob                                       ; work         ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 2459 (0)    ; 1400 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 741 (0)      ; 585 (0)           ; 1133 (0)         ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                      ; system_mm_interconnect_0                       ; system       ;
;          |altera_avalon_sc_fifo:manager_debug_mem_slave_agent_rsp_fifo|                                                                 ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 7 (7)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:manager_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:manager_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                     ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:manager_jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|                                                     ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 71 (71)           ; 100 (100)        ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 91 (91)     ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 71 (71)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:shared_ocm_mutex_s1_agent_rdata_fifo|                                                                   ; 91 (91)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 23 (23)           ; 56 (56)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_ocm_mutex_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:shared_ocm_mutex_s1_agent_rsp_fifo|                                                                     ; 18 (18)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 5 (5)             ; 10 (10)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_ocm_mutex_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:shared_ocm_s1_agent_rsp_fifo|                                                                           ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_ocm_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:shared_ocm_s2_agent_rsp_fifo|                                                                           ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 10 (10)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_ocm_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 85 (0)      ; 82 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 66 (0)            ; 16 (0)           ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 85 (81)     ; 82 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 66 (63)           ; 16 (16)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 86 (0)      ; 84 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 41 (0)            ; 44 (0)           ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 86 (82)     ; 84 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 41 (40)           ; 44 (43)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 85 (0)      ; 82 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 77 (0)            ; 5 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 85 (81)     ; 82 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 77 (74)           ; 5 (5)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 87 (0)      ; 84 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 68 (0)            ; 17 (0)           ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 87 (83)     ; 84 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 68 (65)           ; 17 (17)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 74 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 35 (0)            ; 38 (0)           ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 74 (70)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 35 (33)           ; 38 (37)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 74 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 35 (0)            ; 37 (0)           ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 74 (71)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 35 (34)           ; 37 (36)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 74 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 36 (0)            ; 36 (0)           ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 74 (70)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 36 (34)           ; 36 (36)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 74 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 29 (0)            ; 43 (0)           ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 74 (70)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 29 (27)           ; 43 (43)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 73 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 38 (0)            ; 34 (0)           ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 73 (70)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 38 (37)           ; 34 (34)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 83 (0)      ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 40 (0)            ; 41 (0)           ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 83 (79)     ; 80 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 40 (39)           ; 41 (38)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_merlin_master_agent:manager_data_master_agent|                                                                         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:manager_data_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                     ; system       ;
;          |altera_merlin_master_agent:worker_0_worker_out_agent|                                                                         ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:worker_0_worker_out_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                     ; system       ;
;          |altera_merlin_master_agent:worker_1_worker_out_agent|                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:worker_1_worker_out_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                     ; system       ;
;          |altera_merlin_master_agent:worker_2_worker_out_agent|                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:worker_2_worker_out_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                     ; system       ;
;          |altera_merlin_master_agent:worker_3_worker_out_agent|                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:worker_3_worker_out_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                     ; system       ;
;          |altera_merlin_slave_agent:manager_debug_mem_slave_agent|                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:manager_debug_mem_slave_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:performance_counter_0_control_slave_agent|                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 16 (8)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (8)       ; 0 (0)             ; 3 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor               ; system       ;
;          |altera_merlin_slave_agent:shared_ocm_mutex_s1_agent|                                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_ocm_mutex_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:shared_ocm_s2_agent|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_ocm_s2_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_translator:manager_debug_mem_slave_translator|                                                            ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:manager_debug_mem_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:manager_jtag_uart_avalon_jtag_slave_translator|                                                ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:manager_jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:performance_counter_0_control_slave_translator|                                                ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:shared_ocm_mutex_s1_translator|                                                                ; 40 (40)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 34 (34)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_ocm_mutex_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:shared_ocm_s1_translator|                                                                      ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_ocm_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:shared_ocm_s2_translator|                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_ocm_s2_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_traffic_limiter:manager_data_master_limiter|                                                                    ; 29 (29)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 16 (16)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:manager_data_master_limiter                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                  ; system       ;
;          |altera_merlin_traffic_limiter:manager_instruction_master_limiter|                                                             ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 9 (9)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:manager_instruction_master_limiter                                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                  ; system       ;
;          |altera_merlin_traffic_limiter:worker_0_worker_out_limiter|                                                                    ; 20 (20)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 12 (12)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_0_worker_out_limiter                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                  ; system       ;
;          |altera_merlin_traffic_limiter:worker_1_worker_out_limiter|                                                                    ; 20 (20)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 11 (11)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_1_worker_out_limiter                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                  ; system       ;
;          |altera_merlin_traffic_limiter:worker_2_worker_out_limiter|                                                                    ; 19 (19)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 11 (11)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_2_worker_out_limiter                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                  ; system       ;
;          |altera_merlin_traffic_limiter:worker_3_worker_out_limiter|                                                                    ; 20 (20)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 11 (11)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_3_worker_out_limiter                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                  ; system       ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 143 (143)   ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 1 (1)             ; 85 (85)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                    ; system       ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 33 (33)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 26 (26)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                    ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                         ; system_mm_interconnect_0_cmd_demux             ; system       ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system       ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_002|                                                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system       ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_003|                                                                         ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_003                                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system       ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_004|                                                                         ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_004                                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system       ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_005|                                                                         ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_005                                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system       ;
;          |system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                 ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 50 (47)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                         ; system_mm_interconnect_0_cmd_mux               ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                     ; 20 (17)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (12)      ; 1 (1)             ; 6 (3)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                             ; system_mm_interconnect_0_cmd_mux               ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                             ; 190 (169)   ; 13 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (122)    ; 1 (1)             ; 56 (45)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_004           ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 22 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (4)       ; 0 (0)             ; 11 (6)           ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system       ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                          ; altera_merlin_arb_adder                        ; system       ;
;          |system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|                                                                             ; 136 (119)   ; 11 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (18)      ; 4 (4)             ; 107 (96)         ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_005           ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 18 (8)      ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (2)        ; 0 (0)             ; 11 (6)           ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system       ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 5 (5)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                          ; altera_merlin_arb_adder                        ; system       ;
;          |system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|                                                                             ; 152 (140)   ; 9 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (123)    ; 1 (1)             ; 20 (14)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_006           ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 14 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (4)        ; 0 (0)             ; 6 (5)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system       ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                          ; altera_merlin_arb_adder                        ; system       ;
;          |system_mm_interconnect_0_router:router|                                                                                       ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 8 (8)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                               ; system_mm_interconnect_0_router                ; system       ;
;          |system_mm_interconnect_0_router_001:router_001|                                                                               ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_001            ; system       ;
;          |system_mm_interconnect_0_router_002:router_002|                                                                               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_002            ; system       ;
;          |system_mm_interconnect_0_router_002:router_003|                                                                               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_002            ; system       ;
;          |system_mm_interconnect_0_router_002:router_004|                                                                               ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_002            ; system       ;
;          |system_mm_interconnect_0_router_002:router_005|                                                                               ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_002            ; system       ;
;          |system_mm_interconnect_0_router_010:router_010|                                                                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_010:router_010                                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_010            ; system       ;
;          |system_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_demux             ; system       ;
;          |system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                         ; system_mm_interconnect_0_rsp_demux             ; system       ;
;          |system_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_rsp_demux_004         ; system       ;
;          |system_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_rsp_demux_005         ; system       ;
;          |system_mm_interconnect_0_rsp_demux_006:rsp_demux_006|                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_rsp_demux_006         ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 131 (131)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 86 (86)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                             ; system_mm_interconnect_0_rsp_mux               ; system       ;
;          |system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 46 (46)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_mux_001           ; system       ;
;          |system_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                                             ; 65 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 64 (64)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_mux_001           ; system       ;
;          |system_mm_interconnect_0_rsp_mux_001:rsp_mux_003|                                                                             ; 65 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 65 (65)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_003                                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_mux_001           ; system       ;
;          |system_mm_interconnect_0_rsp_mux_001:rsp_mux_004|                                                                             ; 65 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 58 (58)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_004                                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_mux_001           ; system       ;
;          |system_mm_interconnect_0_rsp_mux_001:rsp_mux_005|                                                                             ; 65 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 63 (63)          ; |ivs_project|system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_005                                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_mux_001           ; system       ;
;       |system_performance_counter_0:performance_counter_0|                                                                              ; 1008 (1008) ; 614 (614)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 393 (393)    ; 0 (0)             ; 615 (615)        ; |ivs_project|system:inst|system_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                                                                                                              ; system_performance_counter_0                   ; system       ;
;       |system_sdram:sdram|                                                                                                              ; 356 (241)   ; 212 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (137)    ; 45 (5)            ; 167 (80)         ; |ivs_project|system:inst|system_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                              ; system_sdram                                   ; system       ;
;          |system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|                                                          ; 136 (136)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 40 (40)           ; 89 (89)          ; |ivs_project|system:inst|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                          ; system_sdram_input_efifo_module                ; system       ;
;       |system_shared_ocm:shared_ocm|                                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_shared_ocm:shared_ocm                                                                                                                                                                                                                                                                                                                                                                    ; system_shared_ocm                              ; system       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_shared_ocm:shared_ocm|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                     ; work         ;
;             |altsyncram_5642:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_shared_ocm:shared_ocm|altsyncram:the_altsyncram|altsyncram_5642:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_5642                                ; work         ;
;       |system_shared_ocm_mutex:shared_ocm_mutex|                                                                                        ; 83 (83)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 66 (66)          ; |ivs_project|system:inst|system_shared_ocm_mutex:shared_ocm_mutex                                                                                                                                                                                                                                                                                                                                                        ; system_shared_ocm_mutex                        ; system       ;
;       |system_worker_0:worker_0|                                                                                                        ; 3349 (0)    ; 2119 (0)                  ; 0 (0)         ; 39040       ; 12   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1230 (0)     ; 433 (0)           ; 1686 (0)         ; |ivs_project|system:inst|system_worker_0:worker_0                                                                                                                                                                                                                                                                                                                                                                        ; system_worker_0                                ; system       ;
;          |altera_avalon_mm_bridge:mm_bridge_0|                                                                                          ; 163 (163)   ; 161 (161)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 160 (160)        ; |ivs_project|system:inst|system_worker_0:worker_0|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_mm_bridge                        ; system       ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                        ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                      ; system       ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 18 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 10 (5)            ; 7 (6)            ; |ivs_project|system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                        ; system       ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                      ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                      ; system       ;
;          |system_manager_jtag_uart:jtag_uart_0|                                                                                         ; 166 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (16)      ; 21 (2)            ; 95 (22)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0                                                                                                                                                                                                                                                                                                                                   ; system_manager_jtag_uart                       ; system       ;
;             |alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|                                                              ; 75 (75)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 19 (19)           ; 33 (33)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                      ; alt_jtag_atlantic                              ; work         ;
;             |system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|                                                   ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r                                                                                                                                                                                                                                                           ; system_manager_jtag_uart_scfifo_r              ; system       ;
;                |scfifo:rfifo|                                                                                                           ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                              ; scfifo                                         ; work         ;
;                   |scfifo_jr21:auto_generated|                                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                                    ; work         ;
;                      |a_dpfifo_l011:dpfifo|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                                  ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                                   ; work         ;
;                            |cntr_do7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                                       ; work         ;
;                         |altsyncram_nio1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                                ; work         ;
;                         |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                                       ; work         ;
;                         |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                                       ; work         ;
;             |system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|                                                   ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w                                                                                                                                                                                                                                                           ; system_manager_jtag_uart_scfifo_w              ; system       ;
;                |scfifo:wfifo|                                                                                                           ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                              ; scfifo                                         ; work         ;
;                   |scfifo_jr21:auto_generated|                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                                    ; work         ;
;                      |a_dpfifo_l011:dpfifo|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                                  ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                                   ; work         ;
;                            |cntr_do7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                                       ; work         ;
;                         |altsyncram_nio1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                                ; work         ;
;                         |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                                       ; work         ;
;                         |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                                       ; work         ;
;          |system_worker_0_cpu:cpu|                                                                                                      ; 2777 (40)   ; 1712 (39)                 ; 0 (0)         ; 38016       ; 10   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1065 (1)     ; 381 (0)           ; 1331 (32)        ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                ; system_worker_0_cpu                            ; system       ;
;             |system_worker_0_cpu_cpu:cpu|                                                                                               ; 2744 (2358) ; 1673 (1403)               ; 0 (0)         ; 38016       ; 10   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1064 (947)   ; 381 (337)         ; 1299 (1074)      ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; system_worker_0_cpu_cpu                        ; system       ;
;                |system_worker_0_cpu_cpu_bht_module:system_worker_0_cpu_cpu_bht|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_bht_module:system_worker_0_cpu_cpu_bht                                                                                                                                                                                                                                                     ; system_worker_0_cpu_cpu_bht_module             ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_bht_module:system_worker_0_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                      |altsyncram_97d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_bht_module:system_worker_0_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                            ; altsyncram_97d1                                ; work         ;
;                |system_worker_0_cpu_cpu_dc_data_module:system_worker_0_cpu_cpu_dc_data|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_data_module:system_worker_0_cpu_cpu_dc_data                                                                                                                                                                                                                                             ; system_worker_0_cpu_cpu_dc_data_module         ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_data_module:system_worker_0_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_sdf1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_data_module:system_worker_0_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_sdf1:auto_generated                                                                                                                                                                                    ; altsyncram_sdf1                                ; work         ;
;                |system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag                                                                                                                                                                                                                                               ; system_worker_0_cpu_cpu_dc_tag_module          ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                      |altsyncram_dic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_dic1:auto_generated                                                                                                                                                                                      ; altsyncram_dic1                                ; work         ;
;                |system_worker_0_cpu_cpu_dc_victim_module:system_worker_0_cpu_cpu_dc_victim|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_victim_module:system_worker_0_cpu_cpu_dc_victim                                                                                                                                                                                                                                         ; system_worker_0_cpu_cpu_dc_victim_module       ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_victim_module:system_worker_0_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                      |altsyncram_r3d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_victim_module:system_worker_0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                ; altsyncram_r3d1                                ; work         ;
;                |system_worker_0_cpu_cpu_ic_data_module:system_worker_0_cpu_cpu_ic_data|                                                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_ic_data_module:system_worker_0_cpu_cpu_ic_data                                                                                                                                                                                                                                             ; system_worker_0_cpu_cpu_ic_data_module         ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_ic_data_module:system_worker_0_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_udd1:auto_generated|                                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_ic_data_module:system_worker_0_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated                                                                                                                                                                                    ; altsyncram_udd1                                ; work         ;
;                |system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag                                                                                                                                                                                                                                               ; system_worker_0_cpu_cpu_ic_tag_module          ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                      |altsyncram_d7d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_d7d1:auto_generated                                                                                                                                                                                      ; altsyncram_d7d1                                ; work         ;
;                |system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell                                                                                                                                                                                                                                            ; system_worker_0_cpu_cpu_mult_cell              ; system       ;
;                   |altera_mult_add:the_altmult_add_p1|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_jp01:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                           ; mult_jp01                                      ; work         ;
;                   |altera_mult_add:the_altmult_add_p2|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_j011:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                           ; mult_j011                                      ; work         ;
;                   |altera_mult_add:the_altmult_add_p3|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_j011:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                           ; mult_j011                                      ; work         ;
;                |system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|                                                ; 385 (85)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (5)      ; 44 (4)            ; 225 (76)         ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci                                                                                                                                                                                                                                            ; system_worker_0_cpu_cpu_nios2_oci              ; system       ;
;                   |system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|                         ; 135 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 39 (0)            ; 57 (0)           ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper                                                                                                                                                ; system_worker_0_cpu_cpu_debug_slave_wrapper    ; system       ;
;                      |sld_virtual_jtag_basic:system_worker_0_cpu_cpu_debug_slave_phy|                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_0_cpu_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                      |system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk|                        ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 31 (29)           ; 18 (16)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk                                                      ; system_worker_0_cpu_cpu_debug_slave_sysclk     ; system       ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                      |system_worker_0_cpu_cpu_debug_slave_tck:the_system_worker_0_cpu_cpu_debug_slave_tck|                              ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 8 (4)             ; 46 (46)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_tck:the_system_worker_0_cpu_cpu_debug_slave_tck                                                            ; system_worker_0_cpu_cpu_debug_slave_tck        ; system       ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_tck:the_system_worker_0_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_tck:the_system_worker_0_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                   |system_worker_0_cpu_cpu_nios2_avalon_reg:the_system_worker_0_cpu_cpu_nios2_avalon_reg|                               ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_avalon_reg:the_system_worker_0_cpu_cpu_nios2_avalon_reg                                                                                                                                                      ; system_worker_0_cpu_cpu_nios2_avalon_reg       ; system       ;
;                   |system_worker_0_cpu_cpu_nios2_oci_break:the_system_worker_0_cpu_cpu_nios2_oci_break|                                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_oci_break:the_system_worker_0_cpu_cpu_nios2_oci_break                                                                                                                                                        ; system_worker_0_cpu_cpu_nios2_oci_break        ; system       ;
;                   |system_worker_0_cpu_cpu_nios2_oci_debug:the_system_worker_0_cpu_cpu_nios2_oci_debug|                                 ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (0)             ; 8 (7)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_oci_debug:the_system_worker_0_cpu_cpu_nios2_oci_debug                                                                                                                                                        ; system_worker_0_cpu_cpu_nios2_oci_debug        ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_oci_debug:the_system_worker_0_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                   |system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem|                                       ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 53 (53)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem                                                                                                                                                              ; system_worker_0_cpu_cpu_nios2_ocimem           ; system       ;
;                      |system_worker_0_cpu_cpu_ociram_sp_ram_module:system_worker_0_cpu_cpu_ociram_sp_ram|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem|system_worker_0_cpu_cpu_ociram_sp_ram_module:system_worker_0_cpu_cpu_ociram_sp_ram                                                                           ; system_worker_0_cpu_cpu_ociram_sp_ram_module   ; system       ;
;                         |altsyncram:the_altsyncram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem|system_worker_0_cpu_cpu_ociram_sp_ram_module:system_worker_0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                            |altsyncram_ac71:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem|system_worker_0_cpu_cpu_ociram_sp_ram_module:system_worker_0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                ; work         ;
;                |system_worker_0_cpu_cpu_register_bank_a_module:system_worker_0_cpu_cpu_register_bank_a|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_register_bank_a_module:system_worker_0_cpu_cpu_register_bank_a                                                                                                                                                                                                                             ; system_worker_0_cpu_cpu_register_bank_a_module ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_register_bank_a_module:system_worker_0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_fic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_register_bank_a_module:system_worker_0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                    ; altsyncram_fic1                                ; work         ;
;                |system_worker_0_cpu_cpu_register_bank_b_module:system_worker_0_cpu_cpu_register_bank_b|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_register_bank_b_module:system_worker_0_cpu_cpu_register_bank_b                                                                                                                                                                                                                             ; system_worker_0_cpu_cpu_register_bank_b_module ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_register_bank_b_module:system_worker_0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_fic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_register_bank_b_module:system_worker_0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                    ; altsyncram_fic1                                ; work         ;
;          |system_worker_0_mm_interconnect_0:mm_interconnect_0|                                                                          ; 415 (0)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (0)      ; 18 (0)            ; 285 (0)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                    ; system_worker_0_mm_interconnect_0              ; system       ;
;             |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                  ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                        ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                                                       ; 27 (27)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 3 (3)             ; 17 (17)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_merlin_master_agent:cpu_data_master_agent|                                                                          ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                     ; system       ;
;             |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                             ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 23 (23)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                 ; system       ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                   ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 20 (20)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; system       ;
;             |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                     ; 16 (16)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 9 (9)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                  ; system       ;
;             |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                              ; 16 (16)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 7 (7)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                  ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_cmd_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                     ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (1)             ; 50 (47)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                     ; 71 (68)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 1 (1)             ; 65 (62)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|                                                                         ; 18 (16)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 7 (3)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                  ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_router:router_001|                                                                       ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                ; system_worker_0_mm_interconnect_0_router       ; system       ;
;             |system_worker_0_mm_interconnect_0_router:router|                                                                           ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; system_worker_0_mm_interconnect_0_router       ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                     ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 55 (55)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_rsp_mux      ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                         ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 33 (33)          ; |ivs_project|system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; system_worker_0_mm_interconnect_0_rsp_mux      ; system       ;
;       |system_worker_1:worker_1|                                                                                                        ; 3318 (0)    ; 2118 (0)                  ; 0 (0)         ; 39040       ; 12   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1198 (0)     ; 403 (0)           ; 1717 (0)         ; |ivs_project|system:inst|system_worker_1:worker_1                                                                                                                                                                                                                                                                                                                                                                        ; system_worker_1                                ; system       ;
;          |altera_avalon_mm_bridge:mm_bridge_0|                                                                                          ; 163 (163)   ; 161 (161)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 160 (160)        ; |ivs_project|system:inst|system_worker_1:worker_1|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_mm_bridge                        ; system       ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                        ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                      ; system       ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |ivs_project|system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                        ; system       ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                      ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                      ; system       ;
;          |system_manager_jtag_uart:jtag_uart_0|                                                                                         ; 164 (39)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (15)      ; 18 (0)            ; 98 (23)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0                                                                                                                                                                                                                                                                                                                                   ; system_manager_jtag_uart                       ; system       ;
;             |alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|                                                              ; 75 (75)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 18 (18)           ; 35 (35)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                      ; alt_jtag_atlantic                              ; work         ;
;             |system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|                                                   ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r                                                                                                                                                                                                                                                           ; system_manager_jtag_uart_scfifo_r              ; system       ;
;                |scfifo:rfifo|                                                                                                           ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                              ; scfifo                                         ; work         ;
;                   |scfifo_jr21:auto_generated|                                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                                    ; work         ;
;                      |a_dpfifo_l011:dpfifo|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                                  ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                                   ; work         ;
;                            |cntr_do7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                                       ; work         ;
;                         |altsyncram_nio1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                                ; work         ;
;                         |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                                       ; work         ;
;                         |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                                       ; work         ;
;             |system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|                                                   ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w                                                                                                                                                                                                                                                           ; system_manager_jtag_uart_scfifo_w              ; system       ;
;                |scfifo:wfifo|                                                                                                           ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                              ; scfifo                                         ; work         ;
;                   |scfifo_jr21:auto_generated|                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                                    ; work         ;
;                      |a_dpfifo_l011:dpfifo|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                                  ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                                   ; work         ;
;                            |cntr_do7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                                       ; work         ;
;                         |altsyncram_nio1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                                ; work         ;
;                         |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                                       ; work         ;
;                         |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                                       ; work         ;
;          |system_worker_0_mm_interconnect_0:mm_interconnect_0|                                                                          ; 412 (0)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 14 (0)            ; 291 (0)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                    ; system_worker_0_mm_interconnect_0              ; system       ;
;             |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                  ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                        ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                                                       ; 27 (27)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 3 (3)             ; 17 (17)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_merlin_master_agent:cpu_data_master_agent|                                                                          ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                     ; system       ;
;             |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                             ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 26 (26)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                 ; system       ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                   ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 19 (19)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; system       ;
;             |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                     ; 16 (16)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 9 (9)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                  ; system       ;
;             |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                              ; 16 (16)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 7 (7)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                  ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_cmd_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                     ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 51 (47)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                     ; 70 (68)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 66 (62)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|                                                                         ; 18 (16)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (4)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                  ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_router:router_001|                                                                       ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                ; system_worker_0_mm_interconnect_0_router       ; system       ;
;             |system_worker_0_mm_interconnect_0_router:router|                                                                           ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; system_worker_0_mm_interconnect_0_router       ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                     ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 55 (55)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_rsp_mux      ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                         ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 33 (33)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; system_worker_0_mm_interconnect_0_rsp_mux      ; system       ;
;          |system_worker_1_cpu:cpu|                                                                                                      ; 2756 (40)   ; 1711 (39)                 ; 0 (0)         ; 38016       ; 10   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1041 (1)     ; 359 (0)           ; 1356 (32)        ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu                                                                                                                                                                                                                                                                                                                                                ; system_worker_1_cpu                            ; system       ;
;             |system_worker_1_cpu_cpu:cpu|                                                                                               ; 2723 (2341) ; 1672 (1402)               ; 0 (0)         ; 38016       ; 10   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1040 (931)   ; 359 (317)         ; 1324 (1092)      ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; system_worker_1_cpu_cpu                        ; system       ;
;                |system_worker_1_cpu_cpu_bht_module:system_worker_1_cpu_cpu_bht|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_bht_module:system_worker_1_cpu_cpu_bht                                                                                                                                                                                                                                                     ; system_worker_1_cpu_cpu_bht_module             ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_bht_module:system_worker_1_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                      |altsyncram_97d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_bht_module:system_worker_1_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                            ; altsyncram_97d1                                ; work         ;
;                |system_worker_1_cpu_cpu_dc_data_module:system_worker_1_cpu_cpu_dc_data|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_data_module:system_worker_1_cpu_cpu_dc_data                                                                                                                                                                                                                                             ; system_worker_1_cpu_cpu_dc_data_module         ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_data_module:system_worker_1_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_sdf1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_data_module:system_worker_1_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_sdf1:auto_generated                                                                                                                                                                                    ; altsyncram_sdf1                                ; work         ;
;                |system_worker_1_cpu_cpu_dc_tag_module:system_worker_1_cpu_cpu_dc_tag|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_tag_module:system_worker_1_cpu_cpu_dc_tag                                                                                                                                                                                                                                               ; system_worker_1_cpu_cpu_dc_tag_module          ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_tag_module:system_worker_1_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                      |altsyncram_dic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_tag_module:system_worker_1_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_dic1:auto_generated                                                                                                                                                                                      ; altsyncram_dic1                                ; work         ;
;                |system_worker_1_cpu_cpu_dc_victim_module:system_worker_1_cpu_cpu_dc_victim|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_victim_module:system_worker_1_cpu_cpu_dc_victim                                                                                                                                                                                                                                         ; system_worker_1_cpu_cpu_dc_victim_module       ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_victim_module:system_worker_1_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                      |altsyncram_r3d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_victim_module:system_worker_1_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                ; altsyncram_r3d1                                ; work         ;
;                |system_worker_1_cpu_cpu_ic_data_module:system_worker_1_cpu_cpu_ic_data|                                                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_ic_data_module:system_worker_1_cpu_cpu_ic_data                                                                                                                                                                                                                                             ; system_worker_1_cpu_cpu_ic_data_module         ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_ic_data_module:system_worker_1_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_udd1:auto_generated|                                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_ic_data_module:system_worker_1_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated                                                                                                                                                                                    ; altsyncram_udd1                                ; work         ;
;                |system_worker_1_cpu_cpu_ic_tag_module:system_worker_1_cpu_cpu_ic_tag|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_ic_tag_module:system_worker_1_cpu_cpu_ic_tag                                                                                                                                                                                                                                               ; system_worker_1_cpu_cpu_ic_tag_module          ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_ic_tag_module:system_worker_1_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                      |altsyncram_d7d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_ic_tag_module:system_worker_1_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_d7d1:auto_generated                                                                                                                                                                                      ; altsyncram_d7d1                                ; work         ;
;                |system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell                                                                                                                                                                                                                                            ; system_worker_1_cpu_cpu_mult_cell              ; system       ;
;                   |altera_mult_add:the_altmult_add_p1|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_jp01:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                           ; mult_jp01                                      ; work         ;
;                   |altera_mult_add:the_altmult_add_p2|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_j011:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                           ; mult_j011                                      ; work         ;
;                   |altera_mult_add:the_altmult_add_p3|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_j011:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                           ; mult_j011                                      ; work         ;
;                |system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|                                                ; 382 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (4)      ; 42 (4)            ; 231 (76)         ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci                                                                                                                                                                                                                                            ; system_worker_1_cpu_cpu_nios2_oci              ; system       ;
;                   |system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|                         ; 134 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 37 (0)            ; 59 (0)           ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper                                                                                                                                                ; system_worker_1_cpu_cpu_debug_slave_wrapper    ; system       ;
;                      |sld_virtual_jtag_basic:system_worker_1_cpu_cpu_debug_slave_phy|                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_1_cpu_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                      |system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk|                        ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 29 (26)           ; 20 (19)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk                                                      ; system_worker_1_cpu_cpu_debug_slave_sysclk     ; system       ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                      |system_worker_1_cpu_cpu_debug_slave_tck:the_system_worker_1_cpu_cpu_debug_slave_tck|                              ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 8 (4)             ; 50 (50)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_tck:the_system_worker_1_cpu_cpu_debug_slave_tck                                                            ; system_worker_1_cpu_cpu_debug_slave_tck        ; system       ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_tck:the_system_worker_1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_tck:the_system_worker_1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                   |system_worker_1_cpu_cpu_nios2_avalon_reg:the_system_worker_1_cpu_cpu_nios2_avalon_reg|                               ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_avalon_reg:the_system_worker_1_cpu_cpu_nios2_avalon_reg                                                                                                                                                      ; system_worker_1_cpu_cpu_nios2_avalon_reg       ; system       ;
;                   |system_worker_1_cpu_cpu_nios2_oci_break:the_system_worker_1_cpu_cpu_nios2_oci_break|                                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_oci_break:the_system_worker_1_cpu_cpu_nios2_oci_break                                                                                                                                                        ; system_worker_1_cpu_cpu_nios2_oci_break        ; system       ;
;                   |system_worker_1_cpu_cpu_nios2_oci_debug:the_system_worker_1_cpu_cpu_nios2_oci_debug|                                 ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (0)             ; 9 (8)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_oci_debug:the_system_worker_1_cpu_cpu_nios2_oci_debug                                                                                                                                                        ; system_worker_1_cpu_cpu_nios2_oci_debug        ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_oci_debug:the_system_worker_1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                   |system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem|                                       ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 58 (58)          ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem                                                                                                                                                              ; system_worker_1_cpu_cpu_nios2_ocimem           ; system       ;
;                      |system_worker_1_cpu_cpu_ociram_sp_ram_module:system_worker_1_cpu_cpu_ociram_sp_ram|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem|system_worker_1_cpu_cpu_ociram_sp_ram_module:system_worker_1_cpu_cpu_ociram_sp_ram                                                                           ; system_worker_1_cpu_cpu_ociram_sp_ram_module   ; system       ;
;                         |altsyncram:the_altsyncram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem|system_worker_1_cpu_cpu_ociram_sp_ram_module:system_worker_1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                            |altsyncram_ac71:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem|system_worker_1_cpu_cpu_ociram_sp_ram_module:system_worker_1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                ; work         ;
;                |system_worker_1_cpu_cpu_register_bank_a_module:system_worker_1_cpu_cpu_register_bank_a|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_register_bank_a_module:system_worker_1_cpu_cpu_register_bank_a                                                                                                                                                                                                                             ; system_worker_1_cpu_cpu_register_bank_a_module ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_register_bank_a_module:system_worker_1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_fic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_register_bank_a_module:system_worker_1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                    ; altsyncram_fic1                                ; work         ;
;                |system_worker_1_cpu_cpu_register_bank_b_module:system_worker_1_cpu_cpu_register_bank_b|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_register_bank_b_module:system_worker_1_cpu_cpu_register_bank_b                                                                                                                                                                                                                             ; system_worker_1_cpu_cpu_register_bank_b_module ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_register_bank_b_module:system_worker_1_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_fic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_register_bank_b_module:system_worker_1_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                    ; altsyncram_fic1                                ; work         ;
;       |system_worker_2:worker_2|                                                                                                        ; 3361 (0)    ; 2118 (0)                  ; 0 (0)         ; 39040       ; 12   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1240 (0)     ; 446 (0)           ; 1675 (0)         ; |ivs_project|system:inst|system_worker_2:worker_2                                                                                                                                                                                                                                                                                                                                                                        ; system_worker_2                                ; system       ;
;          |altera_avalon_mm_bridge:mm_bridge_0|                                                                                          ; 164 (164)   ; 161 (161)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 160 (160)        ; |ivs_project|system:inst|system_worker_2:worker_2|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_mm_bridge                        ; system       ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                        ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                      ; system       ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |ivs_project|system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                        ; system       ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                      ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                      ; system       ;
;          |system_manager_jtag_uart:jtag_uart_0|                                                                                         ; 167 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (17)      ; 20 (2)            ; 96 (21)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0                                                                                                                                                                                                                                                                                                                                   ; system_manager_jtag_uart                       ; system       ;
;             |alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|                                                              ; 76 (76)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 18 (18)           ; 35 (35)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                      ; alt_jtag_atlantic                              ; work         ;
;             |system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|                                                   ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r                                                                                                                                                                                                                                                           ; system_manager_jtag_uart_scfifo_r              ; system       ;
;                |scfifo:rfifo|                                                                                                           ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                              ; scfifo                                         ; work         ;
;                   |scfifo_jr21:auto_generated|                                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                                    ; work         ;
;                      |a_dpfifo_l011:dpfifo|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                                  ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                                   ; work         ;
;                            |cntr_do7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                                       ; work         ;
;                         |altsyncram_nio1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                                ; work         ;
;                         |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                                       ; work         ;
;                         |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                                       ; work         ;
;             |system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|                                                   ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w                                                                                                                                                                                                                                                           ; system_manager_jtag_uart_scfifo_w              ; system       ;
;                |scfifo:wfifo|                                                                                                           ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                              ; scfifo                                         ; work         ;
;                   |scfifo_jr21:auto_generated|                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                                    ; work         ;
;                      |a_dpfifo_l011:dpfifo|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                                  ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                                   ; work         ;
;                            |cntr_do7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                                       ; work         ;
;                         |altsyncram_nio1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                                ; work         ;
;                         |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                                       ; work         ;
;                         |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                                       ; work         ;
;          |system_worker_0_mm_interconnect_0:mm_interconnect_0|                                                                          ; 409 (0)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (0)      ; 12 (0)            ; 292 (0)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                    ; system_worker_0_mm_interconnect_0              ; system       ;
;             |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                  ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                        ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                                                       ; 27 (27)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 3 (3)             ; 17 (17)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_merlin_master_agent:cpu_data_master_agent|                                                                          ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                     ; system       ;
;             |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                             ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 25 (25)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                 ; system       ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                   ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 22 (22)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; system       ;
;             |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                     ; 15 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 9 (9)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                  ; system       ;
;             |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                              ; 16 (16)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 7 (7)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                  ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_cmd_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                     ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 51 (48)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                     ; 70 (68)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 66 (62)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|                                                                         ; 18 (16)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (7)           ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                  ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_router:router_001|                                                                       ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                ; system_worker_0_mm_interconnect_0_router       ; system       ;
;             |system_worker_0_mm_interconnect_0_router:router|                                                                           ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; system_worker_0_mm_interconnect_0_router       ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                     ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 55 (55)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_rsp_mux      ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                         ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 33 (33)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; system_worker_0_mm_interconnect_0_rsp_mux      ; system       ;
;          |system_worker_2_cpu:cpu|                                                                                                      ; 2798 (40)   ; 1711 (39)                 ; 0 (0)         ; 38016       ; 10   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1081 (1)     ; 402 (0)           ; 1315 (32)        ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu                                                                                                                                                                                                                                                                                                                                                ; system_worker_2_cpu                            ; system       ;
;             |system_worker_2_cpu_cpu:cpu|                                                                                               ; 2765 (2372) ; 1672 (1402)               ; 0 (0)         ; 38016       ; 10   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1080 (959)   ; 402 (350)         ; 1283 (1063)      ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; system_worker_2_cpu_cpu                        ; system       ;
;                |system_worker_2_cpu_cpu_bht_module:system_worker_2_cpu_cpu_bht|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_bht_module:system_worker_2_cpu_cpu_bht                                                                                                                                                                                                                                                     ; system_worker_2_cpu_cpu_bht_module             ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_bht_module:system_worker_2_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                      |altsyncram_97d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_bht_module:system_worker_2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                            ; altsyncram_97d1                                ; work         ;
;                |system_worker_2_cpu_cpu_dc_data_module:system_worker_2_cpu_cpu_dc_data|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_data_module:system_worker_2_cpu_cpu_dc_data                                                                                                                                                                                                                                             ; system_worker_2_cpu_cpu_dc_data_module         ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_data_module:system_worker_2_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_sdf1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_data_module:system_worker_2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_sdf1:auto_generated                                                                                                                                                                                    ; altsyncram_sdf1                                ; work         ;
;                |system_worker_2_cpu_cpu_dc_tag_module:system_worker_2_cpu_cpu_dc_tag|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_tag_module:system_worker_2_cpu_cpu_dc_tag                                                                                                                                                                                                                                               ; system_worker_2_cpu_cpu_dc_tag_module          ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_tag_module:system_worker_2_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                      |altsyncram_dic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_tag_module:system_worker_2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_dic1:auto_generated                                                                                                                                                                                      ; altsyncram_dic1                                ; work         ;
;                |system_worker_2_cpu_cpu_dc_victim_module:system_worker_2_cpu_cpu_dc_victim|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_victim_module:system_worker_2_cpu_cpu_dc_victim                                                                                                                                                                                                                                         ; system_worker_2_cpu_cpu_dc_victim_module       ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_victim_module:system_worker_2_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                      |altsyncram_r3d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_victim_module:system_worker_2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                ; altsyncram_r3d1                                ; work         ;
;                |system_worker_2_cpu_cpu_ic_data_module:system_worker_2_cpu_cpu_ic_data|                                                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_ic_data_module:system_worker_2_cpu_cpu_ic_data                                                                                                                                                                                                                                             ; system_worker_2_cpu_cpu_ic_data_module         ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_ic_data_module:system_worker_2_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_udd1:auto_generated|                                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_ic_data_module:system_worker_2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated                                                                                                                                                                                    ; altsyncram_udd1                                ; work         ;
;                |system_worker_2_cpu_cpu_ic_tag_module:system_worker_2_cpu_cpu_ic_tag|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_ic_tag_module:system_worker_2_cpu_cpu_ic_tag                                                                                                                                                                                                                                               ; system_worker_2_cpu_cpu_ic_tag_module          ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_ic_tag_module:system_worker_2_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                      |altsyncram_d7d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_ic_tag_module:system_worker_2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_d7d1:auto_generated                                                                                                                                                                                      ; altsyncram_d7d1                                ; work         ;
;                |system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell                                                                                                                                                                                                                                            ; system_worker_2_cpu_cpu_mult_cell              ; system       ;
;                   |altera_mult_add:the_altmult_add_p1|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_jp01:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                           ; mult_jp01                                      ; work         ;
;                   |altera_mult_add:the_altmult_add_p2|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_j011:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                           ; mult_j011                                      ; work         ;
;                   |altera_mult_add:the_altmult_add_p3|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_j011:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                           ; mult_j011                                      ; work         ;
;                |system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|                                                ; 392 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (4)      ; 52 (4)            ; 220 (76)         ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci                                                                                                                                                                                                                                            ; system_worker_2_cpu_cpu_nios2_oci              ; system       ;
;                   |system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|                         ; 141 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 46 (0)            ; 50 (0)           ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper                                                                                                                                                ; system_worker_2_cpu_cpu_debug_slave_wrapper    ; system       ;
;                      |sld_virtual_jtag_basic:system_worker_2_cpu_cpu_debug_slave_phy|                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_2_cpu_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                      |system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk|                        ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 38 (36)           ; 11 (9)           ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk                                                      ; system_worker_2_cpu_cpu_debug_slave_sysclk     ; system       ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                      |system_worker_2_cpu_cpu_debug_slave_tck:the_system_worker_2_cpu_cpu_debug_slave_tck|                              ; 90 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 8 (5)             ; 44 (44)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_tck:the_system_worker_2_cpu_cpu_debug_slave_tck                                                            ; system_worker_2_cpu_cpu_debug_slave_tck        ; system       ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_tck:the_system_worker_2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_tck:the_system_worker_2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                   |system_worker_2_cpu_cpu_nios2_avalon_reg:the_system_worker_2_cpu_cpu_nios2_avalon_reg|                               ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_avalon_reg:the_system_worker_2_cpu_cpu_nios2_avalon_reg                                                                                                                                                      ; system_worker_2_cpu_cpu_nios2_avalon_reg       ; system       ;
;                   |system_worker_2_cpu_cpu_nios2_oci_break:the_system_worker_2_cpu_cpu_nios2_oci_break|                                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_oci_break:the_system_worker_2_cpu_cpu_nios2_oci_break                                                                                                                                                        ; system_worker_2_cpu_cpu_nios2_oci_break        ; system       ;
;                   |system_worker_2_cpu_cpu_nios2_oci_debug:the_system_worker_2_cpu_cpu_nios2_oci_debug|                                 ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (0)             ; 8 (7)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_oci_debug:the_system_worker_2_cpu_cpu_nios2_oci_debug                                                                                                                                                        ; system_worker_2_cpu_cpu_nios2_oci_debug        ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_oci_debug:the_system_worker_2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                   |system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem|                                       ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 1 (1)             ; 53 (53)          ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem                                                                                                                                                              ; system_worker_2_cpu_cpu_nios2_ocimem           ; system       ;
;                      |system_worker_2_cpu_cpu_ociram_sp_ram_module:system_worker_2_cpu_cpu_ociram_sp_ram|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem|system_worker_2_cpu_cpu_ociram_sp_ram_module:system_worker_2_cpu_cpu_ociram_sp_ram                                                                           ; system_worker_2_cpu_cpu_ociram_sp_ram_module   ; system       ;
;                         |altsyncram:the_altsyncram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem|system_worker_2_cpu_cpu_ociram_sp_ram_module:system_worker_2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                            |altsyncram_ac71:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem|system_worker_2_cpu_cpu_ociram_sp_ram_module:system_worker_2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                ; work         ;
;                |system_worker_2_cpu_cpu_register_bank_a_module:system_worker_2_cpu_cpu_register_bank_a|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_register_bank_a_module:system_worker_2_cpu_cpu_register_bank_a                                                                                                                                                                                                                             ; system_worker_2_cpu_cpu_register_bank_a_module ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_register_bank_a_module:system_worker_2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_fic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_register_bank_a_module:system_worker_2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                    ; altsyncram_fic1                                ; work         ;
;                |system_worker_2_cpu_cpu_register_bank_b_module:system_worker_2_cpu_cpu_register_bank_b|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_register_bank_b_module:system_worker_2_cpu_cpu_register_bank_b                                                                                                                                                                                                                             ; system_worker_2_cpu_cpu_register_bank_b_module ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_register_bank_b_module:system_worker_2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_fic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_register_bank_b_module:system_worker_2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                    ; altsyncram_fic1                                ; work         ;
;       |system_worker_3:worker_3|                                                                                                        ; 3325 (0)    ; 2118 (0)                  ; 0 (0)         ; 39040       ; 12   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1207 (0)     ; 404 (0)           ; 1714 (0)         ; |ivs_project|system:inst|system_worker_3:worker_3                                                                                                                                                                                                                                                                                                                                                                        ; system_worker_3                                ; system       ;
;          |altera_avalon_mm_bridge:mm_bridge_0|                                                                                          ; 164 (164)   ; 161 (161)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 159 (159)        ; |ivs_project|system:inst|system_worker_3:worker_3|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_mm_bridge                        ; system       ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                        ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                      ; system       ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |ivs_project|system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                        ; system       ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                      ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                      ; system       ;
;          |system_manager_jtag_uart:jtag_uart_0|                                                                                         ; 161 (39)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (16)      ; 15 (0)            ; 101 (22)         ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0                                                                                                                                                                                                                                                                                                                                   ; system_manager_jtag_uart                       ; system       ;
;             |alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|                                                              ; 72 (72)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 15 (15)           ; 39 (39)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                      ; alt_jtag_atlantic                              ; work         ;
;             |system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|                                                   ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r                                                                                                                                                                                                                                                           ; system_manager_jtag_uart_scfifo_r              ; system       ;
;                |scfifo:rfifo|                                                                                                           ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                              ; scfifo                                         ; work         ;
;                   |scfifo_jr21:auto_generated|                                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                                    ; work         ;
;                      |a_dpfifo_l011:dpfifo|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                                  ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                                   ; work         ;
;                            |cntr_do7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                                       ; work         ;
;                         |altsyncram_nio1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                                ; work         ;
;                         |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                                       ; work         ;
;                         |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                                       ; work         ;
;             |system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|                                                   ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w                                                                                                                                                                                                                                                           ; system_manager_jtag_uart_scfifo_w              ; system       ;
;                |scfifo:wfifo|                                                                                                           ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                              ; scfifo                                         ; work         ;
;                   |scfifo_jr21:auto_generated|                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                   ; scfifo_jr21                                    ; work         ;
;                      |a_dpfifo_l011:dpfifo|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                              ; a_dpfifo_l011                                  ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                      ; a_fefifo_7cf                                   ; work         ;
;                            |cntr_do7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                 ; cntr_do7                                       ; work         ;
;                         |altsyncram_nio1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                      ; altsyncram_nio1                                ; work         ;
;                         |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                        ; cntr_1ob                                       ; work         ;
;                         |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                              ; cntr_1ob                                       ; work         ;
;          |system_worker_0_mm_interconnect_0:mm_interconnect_0|                                                                          ; 416 (0)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 16 (0)            ; 290 (0)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                    ; system_worker_0_mm_interconnect_0              ; system       ;
;             |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                  ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                        ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                                                       ; 27 (27)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 3 (3)             ; 17 (17)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                          ; system       ;
;             |altera_merlin_master_agent:cpu_data_master_agent|                                                                          ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                     ; system       ;
;             |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                             ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 26 (26)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                 ; system       ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                   ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 19 (19)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; system       ;
;             |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                     ; 16 (16)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 9 (9)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                  ; system       ;
;             |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                              ; 16 (16)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 7 (7)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                  ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_cmd_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                     ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (1)             ; 50 (47)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                     ; 70 (68)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 66 (62)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|                                                                         ; 19 (16)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 1 (1)             ; 9 (6)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                  ; system_worker_0_mm_interconnect_0_cmd_mux      ; system       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; system       ;
;             |system_worker_0_mm_interconnect_0_router:router_001|                                                                       ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                ; system_worker_0_mm_interconnect_0_router       ; system       ;
;             |system_worker_0_mm_interconnect_0_router:router|                                                                           ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; system_worker_0_mm_interconnect_0_router       ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                          ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_rsp_demux    ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                     ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 55 (55)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                              ; system_worker_0_mm_interconnect_0_rsp_mux      ; system       ;
;             |system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                         ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 33 (33)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; system_worker_0_mm_interconnect_0_rsp_mux      ; system       ;
;          |system_worker_3_cpu:cpu|                                                                                                      ; 2762 (40)   ; 1711 (39)                 ; 0 (0)         ; 38016       ; 10   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1049 (1)     ; 360 (0)           ; 1353 (32)        ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu                                                                                                                                                                                                                                                                                                                                                ; system_worker_3_cpu                            ; system       ;
;             |system_worker_3_cpu_cpu:cpu|                                                                                               ; 2729 (2342) ; 1672 (1402)               ; 0 (0)         ; 38016       ; 10   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1048 (931)   ; 360 (314)         ; 1321 (1096)      ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; system_worker_3_cpu_cpu                        ; system       ;
;                |system_worker_3_cpu_cpu_bht_module:system_worker_3_cpu_cpu_bht|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_bht_module:system_worker_3_cpu_cpu_bht                                                                                                                                                                                                                                                     ; system_worker_3_cpu_cpu_bht_module             ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_bht_module:system_worker_3_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                      |altsyncram_97d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_bht_module:system_worker_3_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                            ; altsyncram_97d1                                ; work         ;
;                |system_worker_3_cpu_cpu_dc_data_module:system_worker_3_cpu_cpu_dc_data|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_data_module:system_worker_3_cpu_cpu_dc_data                                                                                                                                                                                                                                             ; system_worker_3_cpu_cpu_dc_data_module         ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_data_module:system_worker_3_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_sdf1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_data_module:system_worker_3_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_sdf1:auto_generated                                                                                                                                                                                    ; altsyncram_sdf1                                ; work         ;
;                |system_worker_3_cpu_cpu_dc_tag_module:system_worker_3_cpu_cpu_dc_tag|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_tag_module:system_worker_3_cpu_cpu_dc_tag                                                                                                                                                                                                                                               ; system_worker_3_cpu_cpu_dc_tag_module          ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_tag_module:system_worker_3_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                      |altsyncram_dic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_tag_module:system_worker_3_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_dic1:auto_generated                                                                                                                                                                                      ; altsyncram_dic1                                ; work         ;
;                |system_worker_3_cpu_cpu_dc_victim_module:system_worker_3_cpu_cpu_dc_victim|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_victim_module:system_worker_3_cpu_cpu_dc_victim                                                                                                                                                                                                                                         ; system_worker_3_cpu_cpu_dc_victim_module       ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_victim_module:system_worker_3_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                      |altsyncram_r3d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_victim_module:system_worker_3_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                ; altsyncram_r3d1                                ; work         ;
;                |system_worker_3_cpu_cpu_ic_data_module:system_worker_3_cpu_cpu_ic_data|                                                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_ic_data_module:system_worker_3_cpu_cpu_ic_data                                                                                                                                                                                                                                             ; system_worker_3_cpu_cpu_ic_data_module         ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_ic_data_module:system_worker_3_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_udd1:auto_generated|                                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_ic_data_module:system_worker_3_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated                                                                                                                                                                                    ; altsyncram_udd1                                ; work         ;
;                |system_worker_3_cpu_cpu_ic_tag_module:system_worker_3_cpu_cpu_ic_tag|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_ic_tag_module:system_worker_3_cpu_cpu_ic_tag                                                                                                                                                                                                                                               ; system_worker_3_cpu_cpu_ic_tag_module          ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_ic_tag_module:system_worker_3_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                      |altsyncram_d7d1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1728        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_ic_tag_module:system_worker_3_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_d7d1:auto_generated                                                                                                                                                                                      ; altsyncram_d7d1                                ; work         ;
;                |system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell                                                                                                                                                                                                                                            ; system_worker_3_cpu_cpu_mult_cell              ; system       ;
;                   |altera_mult_add:the_altmult_add_p1|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_jp01:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                           ; mult_jp01                                      ; work         ;
;                   |altera_mult_add:the_altmult_add_p2|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_j011:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                           ; mult_j011                                      ; work         ;
;                   |altera_mult_add:the_altmult_add_p3|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                      |altera_mult_add_vkp2:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                     ; altera_mult_add_vkp2                           ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                               |lpm_mult:Mult0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                    ; lpm_mult                                       ; work         ;
;                                  |mult_j011:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                           ; mult_j011                                      ; work         ;
;                |system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|                                                ; 387 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (4)      ; 46 (4)            ; 224 (76)         ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci                                                                                                                                                                                                                                            ; system_worker_3_cpu_cpu_nios2_oci              ; system       ;
;                   |system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|                         ; 137 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 41 (0)            ; 55 (0)           ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper                                                                                                                                                ; system_worker_3_cpu_cpu_debug_slave_wrapper    ; system       ;
;                      |sld_virtual_jtag_basic:system_worker_3_cpu_cpu_debug_slave_phy|                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_3_cpu_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                      |system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk|                        ; 51 (47)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 33 (30)           ; 16 (15)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk                                                      ; system_worker_3_cpu_cpu_debug_slave_sysclk     ; system       ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                      |system_worker_3_cpu_cpu_debug_slave_tck:the_system_worker_3_cpu_cpu_debug_slave_tck|                              ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 8 (4)             ; 46 (46)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_tck:the_system_worker_3_cpu_cpu_debug_slave_tck                                                            ; system_worker_3_cpu_cpu_debug_slave_tck        ; system       ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_tck:the_system_worker_3_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_tck:the_system_worker_3_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                   |system_worker_3_cpu_cpu_nios2_avalon_reg:the_system_worker_3_cpu_cpu_nios2_avalon_reg|                               ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_avalon_reg:the_system_worker_3_cpu_cpu_nios2_avalon_reg                                                                                                                                                      ; system_worker_3_cpu_cpu_nios2_avalon_reg       ; system       ;
;                   |system_worker_3_cpu_cpu_nios2_oci_break:the_system_worker_3_cpu_cpu_nios2_oci_break|                                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_oci_break:the_system_worker_3_cpu_cpu_nios2_oci_break                                                                                                                                                        ; system_worker_3_cpu_cpu_nios2_oci_break        ; system       ;
;                   |system_worker_3_cpu_cpu_nios2_oci_debug:the_system_worker_3_cpu_cpu_nios2_oci_debug|                                 ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (0)             ; 8 (7)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_oci_debug:the_system_worker_3_cpu_cpu_nios2_oci_debug                                                                                                                                                        ; system_worker_3_cpu_cpu_nios2_oci_debug        ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_oci_debug:the_system_worker_3_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                   |system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem|                                       ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 54 (54)          ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem                                                                                                                                                              ; system_worker_3_cpu_cpu_nios2_ocimem           ; system       ;
;                      |system_worker_3_cpu_cpu_ociram_sp_ram_module:system_worker_3_cpu_cpu_ociram_sp_ram|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem|system_worker_3_cpu_cpu_ociram_sp_ram_module:system_worker_3_cpu_cpu_ociram_sp_ram                                                                           ; system_worker_3_cpu_cpu_ociram_sp_ram_module   ; system       ;
;                         |altsyncram:the_altsyncram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem|system_worker_3_cpu_cpu_ociram_sp_ram_module:system_worker_3_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                            |altsyncram_ac71:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem|system_worker_3_cpu_cpu_ociram_sp_ram_module:system_worker_3_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                ; work         ;
;                |system_worker_3_cpu_cpu_register_bank_a_module:system_worker_3_cpu_cpu_register_bank_a|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_register_bank_a_module:system_worker_3_cpu_cpu_register_bank_a                                                                                                                                                                                                                             ; system_worker_3_cpu_cpu_register_bank_a_module ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_register_bank_a_module:system_worker_3_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_fic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_register_bank_a_module:system_worker_3_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                    ; altsyncram_fic1                                ; work         ;
;                |system_worker_3_cpu_cpu_register_bank_b_module:system_worker_3_cpu_cpu_register_bank_b|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_register_bank_b_module:system_worker_3_cpu_cpu_register_bank_b                                                                                                                                                                                                                             ; system_worker_3_cpu_cpu_register_bank_b_module ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_register_bank_b_module:system_worker_3_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                      |altsyncram_fic1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ivs_project|system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_register_bank_b_module:system_worker_3_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                    ; altsyncram_fic1                                ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dq[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; clk_50MHz      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; reset_n        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                       ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_dq[15]                                                                                                                                                              ;                   ;         ;
; sdram_dq[14]                                                                                                                                                              ;                   ;         ;
; sdram_dq[13]                                                                                                                                                              ;                   ;         ;
; sdram_dq[12]                                                                                                                                                              ;                   ;         ;
; sdram_dq[11]                                                                                                                                                              ;                   ;         ;
; sdram_dq[10]                                                                                                                                                              ;                   ;         ;
; sdram_dq[9]                                                                                                                                                               ;                   ;         ;
; sdram_dq[8]                                                                                                                                                               ;                   ;         ;
; sdram_dq[7]                                                                                                                                                               ;                   ;         ;
; sdram_dq[6]                                                                                                                                                               ;                   ;         ;
; sdram_dq[5]                                                                                                                                                               ;                   ;         ;
; sdram_dq[4]                                                                                                                                                               ;                   ;         ;
; sdram_dq[3]                                                                                                                                                               ;                   ;         ;
; sdram_dq[2]                                                                                                                                                               ;                   ;         ;
; sdram_dq[1]                                                                                                                                                               ;                   ;         ;
; sdram_dq[0]                                                                                                                                                               ;                   ;         ;
; clk_50MHz                                                                                                                                                                 ;                   ;         ;
; reset_n                                                                                                                                                                   ;                   ;         ;
;      - system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 1                 ; 6       ;
;      - system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1                 ; 6       ;
;      - system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; 1                 ; 6       ;
;      - system:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 1                 ; 6       ;
;      - system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
;      - system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
;      - system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
;      - system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
;      - system:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1                 ; 6       ;
;      - system:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; 1                 ; 6       ;
;      - system:inst|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                              ; 1                 ; 6       ;
;      - system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; 1                 ; 6       ;
;      - system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; 1                 ; 6       ;
;      - system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; 1                 ; 6       ;
;      - system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; 1                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                          ; Location              ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                  ; JTAG_X1_Y17_N0        ; 587     ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                  ; JTAG_X1_Y17_N0        ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; clk_50MHz                                                                                                                                                                                                                                                                                                                                                                     ; PIN_R8                ; 547     ; Clock                                              ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; clk_50MHz                                                                                                                                                                                                                                                                                                                                                                     ; PIN_R8                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                           ; LCCOMB_X1_Y25_N0      ; 17      ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                           ; FF_X39_Y4_N7          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                           ; FF_X36_Y4_N19         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                           ; FF_X36_Y4_N17         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                           ; FF_X37_Y4_N7          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                           ; FF_X38_Y4_N7          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                           ; FF_X39_Y4_N5          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                           ; FF_X37_Y4_N5          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                           ; FF_X38_Y4_N1          ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                        ; FF_X1_Y25_N15         ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                                                                                                                                                                                              ; LCCOMB_X39_Y4_N6      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y23_N6     ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y23_N8     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                         ; FF_X20_Y27_N23        ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                        ; FF_X23_Y23_N1         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X23_Y23_N4     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y23_N22    ; 13      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X20_Y27_N22    ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X23_Y23_N12    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                                                                                                       ; PIN_J15               ; 23      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                      ; FF_X26_Y27_N1         ; 257     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                           ; LCCOMB_X28_Y26_N20    ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                             ; LCCOMB_X25_Y26_N10    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                           ; LCCOMB_X27_Y32_N24    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                              ; LCCOMB_X25_Y26_N26    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][0]~42                                            ; LCCOMB_X28_Y23_N0     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~12                                             ; LCCOMB_X29_Y23_N28    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~18                                             ; LCCOMB_X29_Y23_N2     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~24                                             ; LCCOMB_X28_Y23_N4     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]~30                                             ; LCCOMB_X28_Y23_N30    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][0]~36                                             ; LCCOMB_X28_Y23_N2     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~13                                               ; LCCOMB_X26_Y25_N4     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0                                                ; LCCOMB_X25_Y26_N12    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15                                ; LCCOMB_X29_Y26_N0     ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16                                ; LCCOMB_X25_Y26_N16    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                   ; LCCOMB_X26_Y25_N2     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                         ; LCCOMB_X26_Y26_N2     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[11][0]~34                                     ; LCCOMB_X25_Y23_N22    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                                       ; LCCOMB_X29_Y23_N16    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~10                                      ; LCCOMB_X29_Y23_N6     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~16                                      ; LCCOMB_X29_Y23_N4     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]~22                                      ; LCCOMB_X29_Y23_N22    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][0]~28                                      ; LCCOMB_X29_Y23_N12    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~31                        ; LCCOMB_X27_Y32_N30    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~16                   ; LCCOMB_X29_Y32_N26    ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~27                   ; LCCOMB_X29_Y32_N6     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                           ; FF_X24_Y26_N1         ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                          ; FF_X26_Y26_N7         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                           ; FF_X24_Y26_N3         ; 75      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                           ; FF_X26_Y26_N23        ; 193     ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                    ; LCCOMB_X26_Y26_N12    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                          ; FF_X26_Y26_N19        ; 91      ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                        ; LCCOMB_X25_Y26_N28    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y18_N30    ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                            ; FF_X24_Y17_N5         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                             ; FF_X24_Y17_N13        ; 604     ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; system:inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                             ; FF_X24_Y17_N13        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                     ; FF_X52_Y21_N9         ; 970     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; system:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                     ; FF_X52_Y21_N7         ; 544     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                         ; PLL_4                 ; 11707   ; Clock                                              ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; system:inst|system_manager:manager|d_writedata[26]~32                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y25_N6     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X19_Y25_N14    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y25_N0     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y25_N2     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y25_N24    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y25_N4     ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_dc_wr_data_cnt[1]~2                                                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y25_N14    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                          ; FF_X17_Y26_N15        ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                 ; FF_X18_Y25_N11        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y27_N14    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                               ; FF_X15_Y25_N5         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                      ; FF_X19_Y29_N5         ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                         ; FF_X15_Y28_N23        ; 882     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_pipe_flush_waddr[17]~21                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y25_N6     ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X17_Y25_N24    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X14_Y27_N16    ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                             ; LCCOMB_X8_Y32_N16     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                              ; FF_X6_Y30_N23         ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                  ; LCCOMB_X7_Y26_N28     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                             ; FF_X7_Y28_N19         ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|D_src2[0]~3                                                                                                                                                                                                                                                                                                         ; LCCOMB_X7_Y28_N8      ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|D_src2[16]~2                                                                                                                                                                                                                                                                                                        ; LCCOMB_X7_Y28_N14     ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|D_src2[5]~4                                                                                                                                                                                                                                                                                                         ; LCCOMB_X7_Y28_N26     ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                         ; FF_X6_Y28_N13         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X7_Y26_N4      ; 172     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                              ; LCCOMB_X15_Y28_N14    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X7_Y29_N26     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|M_dc_raw_hazard~19                                                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y25_N0     ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                                      ; FF_X19_Y26_N29        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|d_address_offset_field[1]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X20_Y25_N30    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                                                ; LCCOMB_X18_Y27_N10    ; 1       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y27_N0     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y25_N28    ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y21_N18    ; 1399    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                  ; FF_X24_Y25_N21        ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X23_Y21_N8     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y26_N24    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                               ; LCCOMB_X19_Y26_N26    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y26_N10    ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y26_N22    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ram_block1a0~0                                                                                                                                                                                ; LCCOMB_X20_Y27_N20    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                            ; FF_X23_Y18_N29        ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                       ; LCCOMB_X28_Y21_N0     ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy|virtual_state_uir~0                                                                                       ; LCCOMB_X27_Y18_N14    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk|jxuir                                                                               ; FF_X27_Y18_N9         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                ; LCCOMB_X26_Y18_N10    ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                              ; LCCOMB_X27_Y18_N22    ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                ; LCCOMB_X27_Y18_N16    ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk|update_jdo_strobe                                                                   ; FF_X27_Y18_N19        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck|sr[19]~29                                                                                 ; LCCOMB_X28_Y21_N12    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck|sr[37]~21                                                                                 ; LCCOMB_X28_Y21_N26    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck|sr[5]~13                                                                                  ; LCCOMB_X28_Y21_N30    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_avalon_reg:the_system_manager_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                           ; LCCOMB_X26_Y21_N14    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_oci_break:the_system_manager_cpu_nios2_oci_break|break_readreg[20]~1                                                                                                                                                         ; LCCOMB_X27_Y18_N20    ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem|MonDReg[0]~13                                                                                                                                                                     ; LCCOMB_X27_Y18_N24    ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem|MonDReg[25]~18                                                                                                                                                                    ; LCCOMB_X27_Y18_N6     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                  ; LCCOMB_X24_Y19_N0     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                    ; LCCOMB_X26_Y21_N18    ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                   ; LCCOMB_X32_Y21_N16    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                             ; LCCOMB_X31_Y22_N12    ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                           ; LCCOMB_X31_Y22_N30    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                                   ; LCCOMB_X31_Y24_N20    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y22_N4     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                ; FF_X29_Y22_N11        ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|ien_AF~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y22_N0     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X32_Y21_N22    ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|read_0                                                                                                                                                                                                                                                                                                                 ; FF_X29_Y22_N15        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                       ; LCCOMB_X29_Y24_N20    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                       ; LCCOMB_X27_Y24_N2     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y24_N28    ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:manager_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                             ; LCCOMB_X29_Y16_N6     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:manager_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                 ; LCCOMB_X29_Y18_N6     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                   ; LCCOMB_X2_Y13_N24     ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                                ; LCCOMB_X1_Y11_N24     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                                ; LCCOMB_X1_Y11_N30     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                                ; LCCOMB_X1_Y11_N8      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                                ; LCCOMB_X1_Y11_N6      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                                ; LCCOMB_X1_Y11_N20     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                                ; LCCOMB_X1_Y11_N14     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                                ; LCCOMB_X1_Y11_N16     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                                ; LCCOMB_X1_Y11_N26     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                  ; LCCOMB_X1_Y11_N4      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                ; LCCOMB_X27_Y14_N20    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                ; LCCOMB_X26_Y14_N6     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                ; LCCOMB_X26_Y14_N4     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                ; LCCOMB_X26_Y14_N22    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                ; LCCOMB_X26_Y14_N16    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                ; LCCOMB_X26_Y14_N30    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                ; LCCOMB_X26_Y14_N12    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~11                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y14_N26    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_ocm_mutex_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                   ; LCCOMB_X39_Y8_N10     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_ocm_mutex_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; LCCOMB_X38_Y8_N16     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_ocm_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                           ; LCCOMB_X30_Y12_N16    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                           ; LCCOMB_X27_Y8_N24     ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                           ; LCCOMB_X28_Y13_N30    ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                           ; LCCOMB_X31_Y13_N28    ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                           ; LCCOMB_X30_Y13_N14    ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                             ; LCCOMB_X36_Y8_N8      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                           ; LCCOMB_X36_Y8_N24     ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                           ; LCCOMB_X36_Y8_N16     ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                           ; LCCOMB_X36_Y8_N28     ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                           ; LCCOMB_X36_Y8_N14     ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                               ; LCCOMB_X26_Y16_N26    ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y14_N0     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                                                      ; LCCOMB_X26_Y14_N10    ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:manager_data_master_limiter|pending_response_count[3]~16                                                                                                                                                                                                                                 ; LCCOMB_X30_Y17_N22    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:manager_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                                               ; LCCOMB_X30_Y17_N24    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:manager_instruction_master_limiter|pending_response_count[3]~8                                                                                                                                                                                                                           ; LCCOMB_X26_Y17_N28    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:manager_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                                                        ; LCCOMB_X26_Y17_N14    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_0_worker_out_limiter|pending_response_count[3]~8                                                                                                                                                                                                                                  ; LCCOMB_X26_Y8_N18     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_0_worker_out_limiter|save_dest_id~2                                                                                                                                                                                                                                               ; LCCOMB_X27_Y8_N2      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_1_worker_out_limiter|pending_response_count[3]~8                                                                                                                                                                                                                                  ; LCCOMB_X27_Y13_N4     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_1_worker_out_limiter|save_dest_id~2                                                                                                                                                                                                                                               ; LCCOMB_X27_Y13_N6     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_2_worker_out_limiter|pending_response_count[3]~8                                                                                                                                                                                                                                  ; LCCOMB_X32_Y13_N2     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_2_worker_out_limiter|save_dest_id~2                                                                                                                                                                                                                                               ; LCCOMB_X31_Y13_N18    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_3_worker_out_limiter|pending_response_count[3]~8                                                                                                                                                                                                                                  ; LCCOMB_X34_Y13_N20    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:worker_3_worker_out_limiter|save_dest_id~2                                                                                                                                                                                                                                               ; LCCOMB_X34_Y13_N2     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[12]~0                                                                                                                                                                                                                                                  ; LCCOMB_X27_Y10_N18    ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                         ; FF_X29_Y13_N31        ; 73      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                        ; LCCOMB_X28_Y16_N2     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y16_N8     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                            ; LCCOMB_X29_Y17_N22    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y17_N18    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[5]~2                                                                                                                                                                                                                    ; LCCOMB_X25_Y13_N20    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y13_N28    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[4]~6                                                                                                                                                                                                                    ; LCCOMB_X37_Y5_N18     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_005:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                        ; LCCOMB_X37_Y8_N26     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                    ; LCCOMB_X32_Y10_N18    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_006:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y13_N22    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always0~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y7_N18     ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always10~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X46_Y5_N10     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always12~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X44_Y6_N2      ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always13~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X46_Y5_N28     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always15~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X44_Y6_N26     ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always16~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X46_Y5_N14     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always1~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y6_N22     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always3~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y7_N26     ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always4~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y7_N20     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always6~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y6_N6      ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always7~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X46_Y5_N24     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|always9~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y6_N14     ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_performance_counter_0:performance_counter_0|global_reset~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X44_Y6_N16     ; 586     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|Selector27~6                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X7_Y11_N4      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|Selector34~4                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X9_Y11_N2      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X12_Y11_N0     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X8_Y11_N10     ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|m_addr[10]~1                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y11_N16    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                              ; FF_X8_Y11_N23         ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                              ; FF_X11_Y11_N15        ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y7_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y23_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_0[42]~0                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y11_N12    ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_1[42]~0                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y11_N30    ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_shared_ocm:shared_ocm|wren2~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y12_N20    ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_shared_ocm:shared_ocm|wren~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y15_N14    ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_shared_ocm_mutex:shared_ocm_mutex|mutex_reg_enable~17                                                                                                                                                                                                                                                                                                      ; LCCOMB_X38_Y7_N30     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_waitrequest~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y8_N28     ; 66      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|altera_avalon_mm_bridge:mm_bridge_0|wait_rise                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y5_N16     ; 63      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X51_Y19_N25        ; 103     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y1_N12     ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                        ; FF_X27_Y1_N21         ; 247     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                ; LCCOMB_X35_Y2_N28     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                          ; LCCOMB_X35_Y3_N6      ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                        ; LCCOMB_X35_Y3_N0      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                ; LCCOMB_X35_Y3_N2      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y2_N0      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                             ; FF_X35_Y2_N27         ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X27_Y2_N18     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X35_Y2_N16     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                              ; FF_X27_Y2_N13         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                    ; LCCOMB_X27_Y2_N6      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                    ; LCCOMB_X34_Y2_N26     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                            ; LCCOMB_X34_Y2_N12     ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|d_writedata[28]~32                                                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y3_N0      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y2_N2      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y1_N30     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y3_N2      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y3_N2      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y3_N10     ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_dc_wr_data_cnt[3]~2                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y3_N22     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                           ; FF_X18_Y2_N1          ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                  ; FF_X18_Y1_N11         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y3_N30      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                ; FF_X8_Y1_N25          ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                       ; FF_X12_Y1_N7          ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                          ; FF_X16_Y1_N23         ; 913     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_pipe_flush_waddr[2]~22                                                                                                                                                                                                                                                             ; LCCOMB_X8_Y1_N8       ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y4_N8      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                       ; LCCOMB_X12_Y6_N4      ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                              ; LCCOMB_X10_Y7_N4      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                               ; FF_X6_Y5_N13          ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                   ; LCCOMB_X8_Y8_N8       ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                              ; FF_X6_Y2_N25          ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|D_src2[0]~3                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y4_N4      ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|D_src2[16]~1                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y4_N30     ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|D_src2[5]~2                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y4_N14     ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                          ; FF_X7_Y2_N17          ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                            ; LCCOMB_X9_Y9_N14      ; 181     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                               ; LCCOMB_X8_Y2_N12      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                         ; LCCOMB_X8_Y2_N22      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|M_dc_raw_hazard~20                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y1_N0      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                       ; FF_X21_Y8_N1          ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|d_address_offset_field[0]~0                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y3_N4      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                 ; LCCOMB_X15_Y1_N6      ; 1       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y1_N4      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y3_N18     ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y1_N26     ; 1452    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                   ; FF_X26_Y6_N1          ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y5_N16     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y8_N18     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y8_N4      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y8_N18     ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y8_N8      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_ic_data_module:system_worker_0_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ram_block1a0~0                                                                                                                                       ; LCCOMB_X12_Y5_N26     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                   ; FF_X25_Y5_N25         ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_0_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                               ; LCCOMB_X30_Y3_N6      ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_0_cpu_cpu_debug_slave_phy|virtual_state_uir~0                               ; LCCOMB_X34_Y1_N4      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk|jxuir                  ; FF_X34_Y1_N27         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X29_Y5_N4      ; 6       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X34_Y1_N30     ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X34_Y1_N28     ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_sysclk:the_system_worker_0_cpu_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X34_Y1_N25         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_tck:the_system_worker_0_cpu_cpu_debug_slave_tck|sr[1]~13                     ; LCCOMB_X30_Y3_N22     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_tck:the_system_worker_0_cpu_cpu_debug_slave_tck|sr[34]~31                    ; LCCOMB_X29_Y3_N20     ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_debug_slave_wrapper:the_system_worker_0_cpu_cpu_debug_slave_wrapper|system_worker_0_cpu_cpu_debug_slave_tck:the_system_worker_0_cpu_cpu_debug_slave_tck|sr[36]~21                    ; LCCOMB_X30_Y3_N2      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_avalon_reg:the_system_worker_0_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                        ; LCCOMB_X29_Y4_N2      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_oci_break:the_system_worker_0_cpu_cpu_nios2_oci_break|break_readreg[3]~1                                                                                                       ; LCCOMB_X34_Y1_N2      ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem|MonDReg[0]~17                                                                                                                  ; LCCOMB_X34_Y1_N8      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                               ; LCCOMB_X31_Y1_N2      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                 ; LCCOMB_X34_Y1_N16     ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                               ; LCCOMB_X28_Y1_N6      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                     ; LCCOMB_X26_Y6_N20     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                        ; LCCOMB_X21_Y6_N12     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                        ; LCCOMB_X21_Y6_N18     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                        ; LCCOMB_X21_Y6_N20     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                        ; LCCOMB_X21_Y6_N14     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~2                                                                                                                                                                                                                    ; LCCOMB_X21_Y6_N16     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                    ; LCCOMB_X24_Y1_N16     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                 ; LCCOMB_X25_Y2_N26     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]~0                                                                                                                                                                                             ; LCCOMB_X20_Y5_N8      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                          ; LCCOMB_X23_Y5_N30     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                             ; LCCOMB_X24_Y2_N30     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                 ; LCCOMB_X24_Y2_N4      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                             ; LCCOMB_X24_Y5_N10     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                 ; LCCOMB_X24_Y5_N22     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                 ; LCCOMB_X26_Y2_N28     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                     ; LCCOMB_X26_Y2_N6      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|altera_avalon_mm_bridge:mm_bridge_0|cmd_waitrequest~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y13_N20    ; 66      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|altera_avalon_mm_bridge:mm_bridge_0|wait_rise                                                                                                                                                                                                                                                                                            ; LCCOMB_X15_Y12_N2     ; 63      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X23_Y24_N23        ; 103     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X12_Y10_N2     ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                        ; FF_X12_Y10_N13        ; 247     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                ; LCCOMB_X20_Y18_N30    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                          ; LCCOMB_X19_Y19_N2     ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                        ; LCCOMB_X20_Y19_N16    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                ; LCCOMB_X20_Y19_N14    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                           ; LCCOMB_X16_Y16_N0     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                             ; FF_X20_Y16_N7         ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y16_N24    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y18_N14    ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                              ; FF_X16_Y16_N29        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                    ; LCCOMB_X24_Y16_N2     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                    ; LCCOMB_X20_Y16_N4     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y16_N10    ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                               ; LCCOMB_X9_Y12_N10     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                     ; LCCOMB_X17_Y16_N26    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                        ; LCCOMB_X23_Y13_N28    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                        ; LCCOMB_X21_Y13_N18    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                        ; LCCOMB_X21_Y13_N22    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                        ; LCCOMB_X21_Y13_N14    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~2                                                                                                                                                                                                                    ; LCCOMB_X19_Y13_N10    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                    ; LCCOMB_X11_Y14_N16    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                 ; LCCOMB_X11_Y12_N22    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]~0                                                                                                                                                                                             ; LCCOMB_X9_Y15_N24     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                          ; LCCOMB_X12_Y16_N4     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                             ; LCCOMB_X7_Y12_N20     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                 ; LCCOMB_X9_Y12_N8      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                             ; LCCOMB_X12_Y15_N24    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                 ; LCCOMB_X19_Y13_N28    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                 ; LCCOMB_X15_Y16_N8     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                     ; LCCOMB_X16_Y16_N8     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|d_writedata[28]~32                                                                                                                                                                                                                                                                                               ; LCCOMB_X11_Y15_N22    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                ; LCCOMB_X8_Y14_N20     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_dc_rd_data_cnt[2]~0                                                                                                                                                                                                                                                                ; LCCOMB_X7_Y14_N16     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_dc_rd_data_cnt[2]~1                                                                                                                                                                                                                                                                ; LCCOMB_X6_Y13_N8      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y15_N12    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y14_N20    ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                                                                ; LCCOMB_X8_Y14_N30     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                           ; FF_X9_Y14_N27         ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                  ; FF_X10_Y14_N27        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                ; LCCOMB_X7_Y16_N12     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                ; FF_X6_Y16_N17         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                       ; FF_X12_Y19_N27        ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                          ; FF_X7_Y14_N9          ; 913     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_pipe_flush_waddr[5]~22                                                                                                                                                                                                                                                             ; LCCOMB_X6_Y16_N8      ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y14_N20    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                       ; LCCOMB_X7_Y16_N26     ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                              ; LCCOMB_X2_Y22_N26     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                               ; FF_X5_Y15_N23         ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                   ; LCCOMB_X7_Y22_N18     ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                              ; FF_X2_Y16_N11         ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|D_src2[0]~2                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y21_N22    ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|D_src2[16]~3                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y21_N24    ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|D_src2[5]~1                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y19_N14    ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                          ; FF_X4_Y15_N25         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                            ; LCCOMB_X7_Y22_N20     ; 181     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                               ; LCCOMB_X6_Y15_N4      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                         ; LCCOMB_X6_Y15_N12     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|M_dc_raw_hazard~22                                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y14_N28    ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                       ; FF_X21_Y22_N3         ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|d_address_offset_field[2]~0                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y15_N18    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                 ; LCCOMB_X8_Y13_N26     ; 1       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y13_N16     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y14_N24    ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                    ; LCCOMB_X11_Y11_N12    ; 1451    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                   ; FF_X17_Y16_N29        ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y15_N16     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y22_N28    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y22_N16    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y18_N10    ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y22_N20    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_ic_data_module:system_worker_1_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ram_block1a0~0                                                                                                                                       ; LCCOMB_X10_Y20_N20    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                   ; FF_X14_Y12_N23        ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_1_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                               ; LCCOMB_X18_Y13_N6     ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_1_cpu_cpu_debug_slave_phy|virtual_state_uir~0                               ; LCCOMB_X18_Y13_N10    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk|jxuir                  ; FF_X18_Y13_N19        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X16_Y11_N30    ; 6       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X16_Y11_N4     ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X16_Y11_N26    ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_sysclk:the_system_worker_1_cpu_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X18_Y13_N17        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_tck:the_system_worker_1_cpu_cpu_debug_slave_tck|sr[33]~31                    ; LCCOMB_X17_Y13_N24    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_tck:the_system_worker_1_cpu_cpu_debug_slave_tck|sr[37]~21                    ; LCCOMB_X17_Y13_N6     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_debug_slave_wrapper:the_system_worker_1_cpu_cpu_debug_slave_wrapper|system_worker_1_cpu_cpu_debug_slave_tck:the_system_worker_1_cpu_cpu_debug_slave_tck|sr[6]~13                     ; LCCOMB_X18_Y13_N4     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_avalon_reg:the_system_worker_1_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                        ; LCCOMB_X8_Y12_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_oci_break:the_system_worker_1_cpu_cpu_nios2_oci_break|break_readreg[17]~1                                                                                                      ; LCCOMB_X16_Y11_N6     ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem|MonDReg[0]~17                                                                                                                  ; LCCOMB_X16_Y11_N28    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                               ; LCCOMB_X17_Y11_N24    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                 ; LCCOMB_X16_Y11_N16    ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|altera_avalon_mm_bridge:mm_bridge_0|cmd_waitrequest~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X34_Y13_N6     ; 66      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|altera_avalon_mm_bridge:mm_bridge_0|wait_rise                                                                                                                                                                                                                                                                                            ; LCCOMB_X38_Y14_N10    ; 63      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X40_Y22_N5         ; 103     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X37_Y24_N2     ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                        ; FF_X37_Y24_N13        ; 247     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                ; LCCOMB_X31_Y19_N28    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                          ; LCCOMB_X30_Y20_N26    ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                        ; LCCOMB_X30_Y20_N30    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                ; LCCOMB_X31_Y20_N10    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y17_N22    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                             ; FF_X32_Y17_N27        ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X38_Y17_N28    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X31_Y19_N4     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                              ; FF_X38_Y17_N11        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                    ; LCCOMB_X30_Y18_N14    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                    ; LCCOMB_X32_Y19_N2     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                            ; LCCOMB_X31_Y18_N30    ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                               ; LCCOMB_X39_Y19_N24    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                     ; LCCOMB_X39_Y17_N0     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                        ; LCCOMB_X37_Y15_N30    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                        ; LCCOMB_X37_Y15_N4     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                        ; LCCOMB_X38_Y15_N10    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                        ; LCCOMB_X38_Y13_N2     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~2                                                                                                                                                                                                                    ; LCCOMB_X38_Y14_N16    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                    ; LCCOMB_X45_Y22_N2     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                 ; LCCOMB_X45_Y22_N30    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]~0                                                                                                                                                                                             ; LCCOMB_X40_Y12_N26    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                          ; LCCOMB_X39_Y12_N10    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                             ; LCCOMB_X41_Y19_N24    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                 ; LCCOMB_X40_Y19_N14    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                             ; LCCOMB_X38_Y14_N4     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                 ; LCCOMB_X38_Y14_N26    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                 ; LCCOMB_X40_Y17_N16    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                     ; LCCOMB_X40_Y17_N24    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|d_writedata[28]~32                                                                                                                                                                                                                                                                                               ; LCCOMB_X45_Y19_N8     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                                                                                                                ; LCCOMB_X47_Y20_N2     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                ; LCCOMB_X47_Y21_N14    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                ; LCCOMB_X48_Y21_N2     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                          ; LCCOMB_X45_Y19_N26    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                              ; LCCOMB_X45_Y19_N28    ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_dc_wr_data_cnt[0]~2                                                                                                                                                                                                                                                                ; LCCOMB_X45_Y19_N2     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                           ; FF_X48_Y20_N21        ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                  ; FF_X45_Y17_N1         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                ; LCCOMB_X50_Y13_N22    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                ; FF_X50_Y15_N17        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                       ; FF_X48_Y18_N9         ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                          ; FF_X48_Y21_N21        ; 913     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_pipe_flush_waddr[6]~21                                                                                                                                                                                                                                                             ; LCCOMB_X50_Y15_N14    ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                              ; LCCOMB_X47_Y19_N14    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                       ; LCCOMB_X40_Y11_N24    ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                              ; LCCOMB_X50_Y18_N6     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                               ; FF_X48_Y11_N9         ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                   ; LCCOMB_X43_Y10_N18    ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                              ; FF_X49_Y13_N19        ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|D_src2[0]~3                                                                                                                                                                                                                                                                          ; LCCOMB_X46_Y19_N16    ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|D_src2[16]~1                                                                                                                                                                                                                                                                         ; LCCOMB_X46_Y19_N8     ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|D_src2[5]~2                                                                                                                                                                                                                                                                          ; LCCOMB_X46_Y19_N10    ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                          ; FF_X49_Y20_N5         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                            ; LCCOMB_X48_Y10_N20    ; 181     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                               ; LCCOMB_X48_Y10_N26    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                         ; LCCOMB_X48_Y10_N0     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|M_dc_raw_hazard~21                                                                                                                                                                                                                                                                   ; LCCOMB_X47_Y11_N6     ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                       ; FF_X45_Y12_N29        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|d_address_offset_field[2]~0                                                                                                                                                                                                                                                          ; LCCOMB_X45_Y19_N4     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                 ; LCCOMB_X47_Y20_N22    ; 1       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                  ; LCCOMB_X47_Y20_N24    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                     ; LCCOMB_X45_Y19_N12    ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                    ; LCCOMB_X40_Y21_N10    ; 1451    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                   ; FF_X39_Y12_N5         ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                               ; LCCOMB_X41_Y12_N2     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                               ; LCCOMB_X41_Y8_N12     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                ; LCCOMB_X41_Y8_N10     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                          ; LCCOMB_X45_Y12_N16    ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                          ; LCCOMB_X45_Y12_N18    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_ic_data_module:system_worker_2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ram_block1a0~0                                                                                                                                       ; LCCOMB_X44_Y10_N24    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                   ; FF_X37_Y16_N9         ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                               ; LCCOMB_X36_Y22_N6     ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_2_cpu_cpu_debug_slave_phy|virtual_state_uir~0                               ; LCCOMB_X39_Y23_N16    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk|jxuir                  ; FF_X39_Y23_N11        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X38_Y23_N18    ; 6       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X39_Y23_N6     ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X39_Y23_N4     ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_sysclk:the_system_worker_2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X39_Y22_N31        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_tck:the_system_worker_2_cpu_cpu_debug_slave_tck|sr[14]~13                    ; LCCOMB_X36_Y22_N4     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_tck:the_system_worker_2_cpu_cpu_debug_slave_tck|sr[34]~31                    ; LCCOMB_X37_Y22_N12    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_debug_slave_wrapper:the_system_worker_2_cpu_cpu_debug_slave_wrapper|system_worker_2_cpu_cpu_debug_slave_tck:the_system_worker_2_cpu_cpu_debug_slave_tck|sr[37]~21                    ; LCCOMB_X36_Y22_N16    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_avalon_reg:the_system_worker_2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                        ; LCCOMB_X39_Y19_N22    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_oci_break:the_system_worker_2_cpu_cpu_nios2_oci_break|break_readreg[6]~1                                                                                                       ; LCCOMB_X38_Y23_N28    ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem|MonDReg[0]~18                                                                                                                  ; LCCOMB_X39_Y23_N20    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                               ; LCCOMB_X36_Y19_N6     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                 ; LCCOMB_X39_Y23_N14    ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|altera_avalon_mm_bridge:mm_bridge_0|cmd_waitrequest~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X29_Y21_N24    ; 66      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|altera_avalon_mm_bridge:mm_bridge_0|wait_rise                                                                                                                                                                                                                                                                                            ; LCCOMB_X34_Y25_N18    ; 63      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X25_Y33_N21        ; 103     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y33_N8     ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                        ; FF_X27_Y33_N9         ; 247     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                ; LCCOMB_X32_Y31_N30    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                          ; LCCOMB_X30_Y33_N10    ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                        ; LCCOMB_X30_Y33_N16    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|alt_jtag_atlantic:system_manager_jtag_uart_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                ; LCCOMB_X30_Y33_N26    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                           ; LCCOMB_X32_Y28_N28    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                             ; FF_X35_Y31_N17        ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|ien_AF~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X32_Y28_N0     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X32_Y31_N2     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                              ; FF_X35_Y28_N17        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                    ; LCCOMB_X31_Y32_N26    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                    ; LCCOMB_X30_Y31_N28    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                            ; LCCOMB_X31_Y32_N8     ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                               ; LCCOMB_X30_Y26_N20    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                     ; LCCOMB_X35_Y28_N12    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                        ; LCCOMB_X32_Y24_N30    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                        ; LCCOMB_X32_Y24_N16    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                        ; LCCOMB_X34_Y24_N22    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                        ; LCCOMB_X34_Y24_N4     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~2                                                                                                                                                                                                                    ; LCCOMB_X34_Y24_N16    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                    ; LCCOMB_X35_Y27_N26    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                 ; LCCOMB_X35_Y26_N10    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]~0                                                                                                                                                                                             ; LCCOMB_X38_Y24_N28    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                          ; LCCOMB_X39_Y24_N22    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                             ; LCCOMB_X32_Y26_N14    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                 ; LCCOMB_X31_Y26_N6     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                             ; LCCOMB_X35_Y25_N4     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                 ; LCCOMB_X35_Y25_N16    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                 ; LCCOMB_X37_Y28_N16    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_0_mm_interconnect_0:mm_interconnect_0|system_worker_0_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                     ; LCCOMB_X38_Y28_N16    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|d_writedata[25]~32                                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y28_N12    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                ; LCCOMB_X36_Y28_N16    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                ; LCCOMB_X36_Y27_N14    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                ; LCCOMB_X36_Y27_N16    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                          ; LCCOMB_X37_Y28_N22    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y29_N28    ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                                                                ; LCCOMB_X37_Y28_N30    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                           ; FF_X38_Y29_N11        ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                  ; FF_X40_Y28_N1         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                ; LCCOMB_X43_Y24_N2     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                ; FF_X46_Y26_N1         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                       ; FF_X40_Y28_N3         ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                          ; FF_X38_Y28_N13        ; 913     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_pipe_flush_waddr[16]~22                                                                                                                                                                                                                                                            ; LCCOMB_X46_Y26_N22    ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y28_N24    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                       ; LCCOMB_X41_Y25_N4     ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                              ; LCCOMB_X49_Y29_N26    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                               ; FF_X48_Y25_N1         ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                   ; LCCOMB_X44_Y23_N30    ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                              ; FF_X50_Y26_N13        ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|D_src2[0]~3                                                                                                                                                                                                                                                                          ; LCCOMB_X50_Y29_N30    ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|D_src2[16]~1                                                                                                                                                                                                                                                                         ; LCCOMB_X50_Y29_N6     ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|D_src2[5]~2                                                                                                                                                                                                                                                                          ; LCCOMB_X50_Y29_N4     ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                          ; FF_X48_Y26_N9         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                            ; LCCOMB_X49_Y25_N30    ; 181     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                               ; LCCOMB_X41_Y25_N6     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                         ; LCCOMB_X41_Y25_N0     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|M_dc_raw_hazard~20                                                                                                                                                                                                                                                                   ; LCCOMB_X40_Y28_N30    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                       ; FF_X41_Y24_N19        ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|d_address_offset_field[1]~0                                                                                                                                                                                                                                                          ; LCCOMB_X37_Y29_N24    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y30_N24    ; 1       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y30_N4     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                     ; LCCOMB_X38_Y29_N12    ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y33_N18    ; 1451    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                   ; FF_X31_Y28_N13        ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                               ; LCCOMB_X38_Y24_N2     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                               ; LCCOMB_X40_Y24_N16    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                ; LCCOMB_X41_Y24_N6     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                          ; LCCOMB_X41_Y24_N28    ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                          ; LCCOMB_X40_Y24_N12    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_ic_data_module:system_worker_3_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ram_block1a0~0                                                                                                                                       ; LCCOMB_X43_Y25_N30    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                   ; FF_X31_Y27_N17        ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_3_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                               ; LCCOMB_X26_Y28_N6     ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_worker_3_cpu_cpu_debug_slave_phy|virtual_state_uir~0                               ; LCCOMB_X26_Y32_N28    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk|jxuir                  ; FF_X26_Y32_N27        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X26_Y30_N24    ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X26_Y30_N18    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LCCOMB_X26_Y32_N14    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X26_Y32_N24    ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_sysclk:the_system_worker_3_cpu_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X26_Y32_N9         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_tck:the_system_worker_3_cpu_cpu_debug_slave_tck|sr[34]~31                    ; LCCOMB_X26_Y31_N8     ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_tck:the_system_worker_3_cpu_cpu_debug_slave_tck|sr[36]~21                    ; LCCOMB_X27_Y28_N10    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_debug_slave_wrapper:the_system_worker_3_cpu_cpu_debug_slave_wrapper|system_worker_3_cpu_cpu_debug_slave_tck:the_system_worker_3_cpu_cpu_debug_slave_tck|sr[3]~13                     ; LCCOMB_X26_Y28_N0     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_avalon_reg:the_system_worker_3_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                        ; LCCOMB_X31_Y26_N2     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_oci_break:the_system_worker_3_cpu_cpu_nios2_oci_break|break_readreg[29]~1                                                                                                      ; LCCOMB_X26_Y30_N0     ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem|MonDReg[0]~16                                                                                                                  ; LCCOMB_X26_Y32_N30    ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                               ; LCCOMB_X28_Y32_N8     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                 ; LCCOMB_X23_Y30_N26    ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                     ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                             ; JTAG_X1_Y17_N0     ; 587     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; clk_50MHz                                                                                                                                                                                                                                                                                                                ; PIN_R8             ; 547     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                      ; LCCOMB_X1_Y25_N0   ; 17      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                      ; FF_X38_Y4_N1       ; 20      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; FF_X26_Y27_N1      ; 257     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; system:inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                        ; FF_X24_Y17_N13     ; 604     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; FF_X52_Y21_N9      ; 970     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; system:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; FF_X52_Y21_N7      ; 544     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                    ; PLL_4              ; 11707   ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|wire_pll7_clk[1]                                                                                                                                                                                                                                    ; PLL_4              ; 1       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                              ; LCCOMB_X24_Y21_N18 ; 1399    ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                       ; FF_X51_Y19_N25     ; 103     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                   ; FF_X27_Y1_N21      ; 247     ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                               ; LCCOMB_X27_Y1_N26  ; 1452    ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                   ; FF_X12_Y10_N13     ; 247     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                               ; LCCOMB_X11_Y11_N12 ; 1451    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                   ; FF_X37_Y24_N13     ; 247     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                               ; LCCOMB_X40_Y21_N10 ; 1451    ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                   ; FF_X27_Y33_N9      ; 247     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                               ; LCCOMB_X27_Y33_N18 ; 1451    ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                ;
+------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------+---------+
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|A_mem_stall ; 913     ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|A_mem_stall ; 913     ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|A_mem_stall ; 913     ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|A_mem_stall ; 913     ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|A_mem_stall                                ; 882     ;
; system:inst|system_performance_counter_0:performance_counter_0|global_reset~0                        ; 586     ;
+------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                   ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_bht_module:system_manager_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None                  ; M9K_X22_Y31_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_sdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1    ; None                  ; M9K_X22_Y29_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 19           ; 32           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 608   ; 32                          ; 19                          ; 32                          ; 19                          ; 608                 ; 1    ; None                  ; M9K_X22_Y24_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                  ; M9K_X22_Y28_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                  ; M9K_X22_Y25_N0, M9K_X22_Y27_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_77d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 24           ; 64           ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 1536  ; 64                          ; 24                          ; 64                          ; 24                          ; 1536                ; 1    ; None                  ; M9K_X22_Y26_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                  ; M9K_X22_Y19_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X22_Y33_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X22_Y32_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X33_Y22_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_manager_jtag_uart:manager_jtag_uart|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X33_Y21_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_shared_ocm:shared_ocm|altsyncram:the_altsyncram|altsyncram_5642:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2    ; system_shared_ocm.hex ; M9K_X33_Y12_N0, M9K_X33_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X33_Y3_N0                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_0:worker_0|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X33_Y2_N0                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_bht_module:system_worker_0_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None                  ; M9K_X22_Y2_N0                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_data_module:system_worker_0_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_sdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1    ; None                  ; M9K_X22_Y4_N0                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_tag_module:system_worker_0_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_dic1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 22           ; 32           ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 704   ; 32                          ; 22                          ; 32                          ; 22                          ; 704                 ; 1    ; None                  ; M9K_X22_Y1_N0                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_dc_victim_module:system_worker_0_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                  ; M9K_X22_Y3_N0                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_ic_data_module:system_worker_0_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                  ; M9K_X22_Y9_N0, M9K_X22_Y7_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_ic_tag_module:system_worker_0_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_d7d1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 27           ; 64           ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 1728  ; 64                          ; 27                          ; 64                          ; 27                          ; 1728                ; 1    ; None                  ; M9K_X22_Y8_N0                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_ocimem:the_system_worker_0_cpu_cpu_nios2_ocimem|system_worker_0_cpu_cpu_ociram_sp_ram_module:system_worker_0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                  ; M9K_X33_Y4_N0                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_register_bank_a_module:system_worker_0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X22_Y6_N0                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_register_bank_b_module:system_worker_0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X22_Y5_N0                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X22_Y15_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_1:worker_1|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X22_Y12_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_bht_module:system_worker_1_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None                  ; M9K_X22_Y23_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_data_module:system_worker_1_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_sdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1    ; None                  ; M9K_X22_Y17_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_tag_module:system_worker_1_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_dic1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 22           ; 32           ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 704   ; 32                          ; 22                          ; 32                          ; 22                          ; 704                 ; 1    ; None                  ; M9K_X22_Y13_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_dc_victim_module:system_worker_1_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                  ; M9K_X22_Y14_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_ic_data_module:system_worker_1_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                  ; M9K_X22_Y18_N0, M9K_X22_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_ic_tag_module:system_worker_1_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_d7d1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 27           ; 64           ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 1728  ; 64                          ; 27                          ; 64                          ; 27                          ; 1728                ; 1    ; None                  ; M9K_X22_Y22_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_ocimem:the_system_worker_1_cpu_cpu_nios2_ocimem|system_worker_1_cpu_cpu_ociram_sp_ram_module:system_worker_1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                  ; M9K_X22_Y11_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_register_bank_a_module:system_worker_1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X22_Y21_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_register_bank_b_module:system_worker_1_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X22_Y20_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X33_Y15_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_2:worker_2|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X33_Y16_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_bht_module:system_worker_2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None                  ; M9K_X33_Y7_N0                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_data_module:system_worker_2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_sdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1    ; None                  ; M9K_X33_Y18_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_tag_module:system_worker_2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_dic1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 22           ; 32           ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 704   ; 32                          ; 22                          ; 32                          ; 22                          ; 704                 ; 1    ; None                  ; M9K_X33_Y20_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_dc_victim_module:system_worker_2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                  ; M9K_X33_Y17_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_ic_data_module:system_worker_2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                  ; M9K_X33_Y11_N0, M9K_X33_Y9_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_ic_tag_module:system_worker_2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_d7d1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 27           ; 64           ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 1728  ; 64                          ; 27                          ; 64                          ; 27                          ; 1728                ; 1    ; None                  ; M9K_X33_Y8_N0                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_ocimem:the_system_worker_2_cpu_cpu_nios2_ocimem|system_worker_2_cpu_cpu_ociram_sp_ram_module:system_worker_2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                  ; M9K_X33_Y19_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_register_bank_a_module:system_worker_2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X33_Y13_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_register_bank_b_module:system_worker_2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X33_Y14_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_r:the_system_manager_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X33_Y28_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_3:worker_3|system_manager_jtag_uart:jtag_uart_0|system_manager_jtag_uart_scfifo_w:the_system_manager_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                  ; M9K_X33_Y31_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_bht_module:system_worker_3_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None                  ; M9K_X33_Y26_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_data_module:system_worker_3_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_sdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1    ; None                  ; M9K_X33_Y30_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_tag_module:system_worker_3_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_dic1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 22           ; 32           ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 704   ; 32                          ; 22                          ; 32                          ; 22                          ; 704                 ; 1    ; None                  ; M9K_X33_Y27_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_dc_victim_module:system_worker_3_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                  ; M9K_X33_Y29_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_ic_data_module:system_worker_3_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                  ; M9K_X33_Y25_N0, M9K_X33_Y24_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_ic_tag_module:system_worker_3_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_d7d1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 27           ; 64           ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 1728  ; 64                          ; 27                          ; 64                          ; 27                          ; 1728                ; 1    ; None                  ; M9K_X33_Y23_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_ocimem:the_system_worker_3_cpu_cpu_nios2_ocimem|system_worker_3_cpu_cpu_ociram_sp_ram_module:system_worker_3_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                  ; M9K_X22_Y30_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_register_bank_a_module:system_worker_3_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X33_Y33_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_register_bank_b_module:system_worker_3_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                  ; M9K_X33_Y32_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ivs_project|system:inst|system_shared_ocm:shared_ocm|altsyncram:the_altsyncram|altsyncram_5642:auto_generated|ALTSYNCRAM                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 15          ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 15          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 30          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 5           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 10          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                        ;                            ; DSPMULT_X13_Y30_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                                                        ;                            ; DSPMULT_X13_Y32_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                                                        ;                            ; DSPMULT_X13_Y31_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y2_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y6_N0  ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_mult_cell:the_system_worker_0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y5_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y20_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y18_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_mult_cell:the_system_worker_1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y19_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X42_Y28_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X42_Y31_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_mult_cell:the_system_worker_3_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X42_Y30_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X42_Y14_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X42_Y15_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_mult_cell:the_system_worker_2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X42_Y16_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 31,916 / 71,559 ( 45 % ) ;
; C16 interconnects     ; 323 / 2,597 ( 12 % )     ;
; C4 interconnects      ; 18,174 / 46,848 ( 39 % ) ;
; Direct links          ; 3,882 / 71,559 ( 5 % )   ;
; Global clocks         ; 20 / 20 ( 100 % )        ;
; Local interconnects   ; 10,024 / 24,624 ( 41 % ) ;
; R24 interconnects     ; 549 / 2,496 ( 22 % )     ;
; R4 interconnects      ; 25,114 / 62,424 ( 40 % ) ;
+-----------------------+--------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 14.60) ; Number of LABs  (Total = 1385) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 11                             ;
; 2                                           ; 6                              ;
; 3                                           ; 9                              ;
; 4                                           ; 14                             ;
; 5                                           ; 7                              ;
; 6                                           ; 11                             ;
; 7                                           ; 12                             ;
; 8                                           ; 11                             ;
; 9                                           ; 9                              ;
; 10                                          ; 15                             ;
; 11                                          ; 32                             ;
; 12                                          ; 46                             ;
; 13                                          ; 44                             ;
; 14                                          ; 96                             ;
; 15                                          ; 204                            ;
; 16                                          ; 858                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.86) ; Number of LABs  (Total = 1385) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 1047                           ;
; 1 Clock                            ; 1244                           ;
; 1 Clock enable                     ; 780                            ;
; 1 Sync. clear                      ; 131                            ;
; 1 Sync. load                       ; 203                            ;
; 2 Async. clears                    ; 167                            ;
; 2 Clock enables                    ; 290                            ;
; 2 Clocks                           ; 104                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 23.32) ; Number of LABs  (Total = 1385) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 4                              ;
; 2                                            ; 7                              ;
; 3                                            ; 2                              ;
; 4                                            ; 8                              ;
; 5                                            ; 5                              ;
; 6                                            ; 8                              ;
; 7                                            ; 3                              ;
; 8                                            ; 10                             ;
; 9                                            ; 4                              ;
; 10                                           ; 4                              ;
; 11                                           ; 8                              ;
; 12                                           ; 9                              ;
; 13                                           ; 14                             ;
; 14                                           ; 15                             ;
; 15                                           ; 22                             ;
; 16                                           ; 39                             ;
; 17                                           ; 35                             ;
; 18                                           ; 43                             ;
; 19                                           ; 66                             ;
; 20                                           ; 98                             ;
; 21                                           ; 68                             ;
; 22                                           ; 89                             ;
; 23                                           ; 90                             ;
; 24                                           ; 89                             ;
; 25                                           ; 95                             ;
; 26                                           ; 80                             ;
; 27                                           ; 104                            ;
; 28                                           ; 91                             ;
; 29                                           ; 61                             ;
; 30                                           ; 58                             ;
; 31                                           ; 38                             ;
; 32                                           ; 118                            ;
+----------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                           ;
+--------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 11.00) ; Number of LABs  (Total = 1385) ;
+--------------------------------------------------+--------------------------------+
; 0                                                ; 0                              ;
; 1                                                ; 23                             ;
; 2                                                ; 12                             ;
; 3                                                ; 22                             ;
; 4                                                ; 36                             ;
; 5                                                ; 33                             ;
; 6                                                ; 69                             ;
; 7                                                ; 84                             ;
; 8                                                ; 123                            ;
; 9                                                ; 117                            ;
; 10                                               ; 149                            ;
; 11                                               ; 132                            ;
; 12                                               ; 113                            ;
; 13                                               ; 89                             ;
; 14                                               ; 78                             ;
; 15                                               ; 77                             ;
; 16                                               ; 124                            ;
; 17                                               ; 31                             ;
; 18                                               ; 22                             ;
; 19                                               ; 13                             ;
; 20                                               ; 8                              ;
; 21                                               ; 9                              ;
; 22                                               ; 3                              ;
; 23                                               ; 2                              ;
; 24                                               ; 3                              ;
; 25                                               ; 1                              ;
; 26                                               ; 1                              ;
; 27                                               ; 1                              ;
; 28                                               ; 2                              ;
; 29                                               ; 1                              ;
; 30                                               ; 3                              ;
; 31                                               ; 2                              ;
; 32                                               ; 2                              ;
+--------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 20.97) ; Number of LABs  (Total = 1385) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 3                              ;
; 2                                            ; 6                              ;
; 3                                            ; 12                             ;
; 4                                            ; 26                             ;
; 5                                            ; 37                             ;
; 6                                            ; 5                              ;
; 7                                            ; 8                              ;
; 8                                            ; 15                             ;
; 9                                            ; 24                             ;
; 10                                           ; 22                             ;
; 11                                           ; 26                             ;
; 12                                           ; 38                             ;
; 13                                           ; 37                             ;
; 14                                           ; 55                             ;
; 15                                           ; 33                             ;
; 16                                           ; 46                             ;
; 17                                           ; 55                             ;
; 18                                           ; 40                             ;
; 19                                           ; 62                             ;
; 20                                           ; 53                             ;
; 21                                           ; 74                             ;
; 22                                           ; 70                             ;
; 23                                           ; 92                             ;
; 24                                           ; 69                             ;
; 25                                           ; 62                             ;
; 26                                           ; 69                             ;
; 27                                           ; 52                             ;
; 28                                           ; 48                             ;
; 29                                           ; 35                             ;
; 30                                           ; 46                             ;
; 31                                           ; 30                             ;
; 32                                           ; 23                             ;
; 33                                           ; 23                             ;
; 34                                           ; 18                             ;
; 35                                           ; 31                             ;
; 36                                           ; 19                             ;
; 37                                           ; 15                             ;
; 38                                           ; 6                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 41           ; 37           ; 41           ; 0            ; 0            ; 45        ; 41           ; 0            ; 45        ; 45        ; 0            ; 39           ; 0            ; 0            ; 18           ; 0            ; 39           ; 18           ; 0            ; 0            ; 0            ; 39           ; 0            ; 0            ; 0            ; 0            ; 0            ; 45        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 8            ; 4            ; 45           ; 45           ; 0         ; 4            ; 45           ; 0         ; 0         ; 45           ; 6            ; 45           ; 45           ; 27           ; 45           ; 6            ; 27           ; 45           ; 45           ; 45           ; 6            ; 45           ; 45           ; 45           ; 45           ; 45           ; 0         ; 45           ; 45           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sdram_cas_n         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_50MHz           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "ivs_project"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|pll7" as Cyclone IV E PLL type File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|wire_pll7_clk[0] port File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|wire_pll7_clk[1] port File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v Line: 150
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_worker_3_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_worker_2_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_worker_1_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_worker_0_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_manager_cpu.sdc'
Warning (332060): Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system:inst|system_sdram:sdram|m_addr[8] is being clocked by clk_50MHz
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst|altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst|altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk_50MHz~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_4) File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|wire_pll7_clk[1] (placed in counter C1 of PLL_4) File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 829
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|system_worker_0_cpu_cpu_nios2_oci:the_system_worker_0_cpu_cpu_nios2_oci|system_worker_0_cpu_cpu_nios2_oci_debug:the_system_worker_0_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|system_worker_1_cpu_cpu_nios2_oci:the_system_worker_1_cpu_cpu_nios2_oci|system_worker_1_cpu_cpu_nios2_oci_debug:the_system_worker_1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|system_worker_2_cpu_cpu_nios2_oci:the_system_worker_2_cpu_cpu_nios2_oci|system_worker_2_cpu_cpu_nios2_oci_debug:the_system_worker_2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|system_worker_3_cpu_cpu_nios2_oci:the_system_worker_3_cpu_cpu_nios2_oci|system_worker_3_cpu_cpu_nios2_oci_debug:the_system_worker_3_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node system:inst|system_manager:manager|system_manager_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system:inst|altera_reset_controller:rst_controller_001|r_sync_rst  File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:inst|system_sdram:sdram|active_rnw~2 File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v Line: 215
        Info (176357): Destination node system:inst|system_sdram:sdram|active_cs_n~0 File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v Line: 212
        Info (176357): Destination node system:inst|altera_reset_controller:rst_controller_001|WideOr0~0 File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node system:inst|system_manager:manager|system_manager_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node system:inst|system_sdram:sdram|i_refs[0] File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v Line: 356
        Info (176357): Destination node system:inst|system_sdram:sdram|i_refs[2] File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v Line: 356
        Info (176357): Destination node system:inst|system_sdram:sdram|i_refs[1] File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v Line: 356
Info (176353): Automatically promoted node system:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
Info (176353): Automatically promoted node system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:inst|system_worker_0:worker_0|system_worker_0_cpu:cpu|system_worker_0_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v Line: 290
Info (176353): Automatically promoted node system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:inst|system_worker_1:worker_1|system_worker_1_cpu:cpu|system_worker_1_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node system:inst|system_worker_1:worker_1|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v Line: 290
Info (176353): Automatically promoted node system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:inst|system_worker_2:worker_2|system_worker_2_cpu:cpu|system_worker_2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node system:inst|system_worker_2:worker_2|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v Line: 290
Info (176353): Automatically promoted node system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:inst|system_worker_3:worker_3|system_worker_3_cpu:cpu|system_worker_3_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node system:inst|system_worker_3:worker_3|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v Line: 290
Info (176353): Automatically promoted node system:inst|system_worker_0:worker_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 50 registers into blocks of type Block RAM
    Extra Info (176218): Packed 240 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 320 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 274 register duplicates
Warning (15064): PLL "system:inst|system_altpll_0:altpll_0|system_altpll_0_altpll_nqa2:sd1|pll7" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/User/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_altpll_0.v Line: 150
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:17
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:21
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 34% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 4.16 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:09
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/User/13m041vs_projekat/ivs_project/output_files/ivs_project.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 6092 megabytes
    Info: Processing ended: Thu Sep 19 14:12:33 2019
    Info: Elapsed time: 00:01:30
    Info: Total CPU time (on all processors): 00:02:41


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/User/13m041vs_projekat/ivs_project/output_files/ivs_project.fit.smsg.


