# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../exc2/exc2.srcs/sources_1/new/d_ff.vhd" \
"../../../../exc3.srcs/sources_1/new/pipelined_4bit_mul.vhd" \
"../../../../../exc1/exc1.srcs/sources_1/new/sync_fa.vhd" \
"../../../../exc3.srcs/sources_1/new/sync_fa_asterisk.vhd" \
"../../../../exc3.srcs/sim_1/new/sim.vhd" \

# Do not sort compile order
nosort
