#ifndef __sfp_EFM8LB1_100g_version_h__
#define __sfp_EFM8LB1_100g_version_h__

#define __VERSION_HI__	(1)
#define __VERSION_LO__	(49)

/******** Select QSFP28 Module Type **********/
//#define EFM8LB12E64_100G_SFP_AOC_101
//#define HW_VER_AM3_101
//#define HW_VER_AM4_101


//#define EFM8LB12E64_100G_SFP_CWDM4_202
//#define HW_VER_AM1_202
//#define HW_VER_AM2_202

//#define EFM8LB12E64_100G_SFP_CWDM4_206
//#define HW_VER_AM1_206
//#define HW_VER_AM2_206

//#define EFM8LB12E64_100G_SFP_LR4_301
//#define HW_VER_AM1_301
//#define HW_VER_AM2_301
//#define HW_VER_AM3_301
//#define HW_VER_AM4_301

//#define EFM8LB12E64_100G_SFP_CWDM4_207
//#define HW_VER_AM1_207

#define EFM8LB12E64_100G_SFP_CWDM4_211
//#define HW_VER_SEMTEC_AM1_211
//#define HW_VER_MAXIM_AM1_211
#define HW_VER_MAXIM_AM2_211
//#define HW_VER_MAXIM_AM3_211

#define  MSA_NORMAL_MODE
//#define  SKYLANE_MODE


#define SUPPORT_MSA_CONTROL_BYTE

/**************************** SR4 101 **************************/
#ifdef EFM8LB12E64_100G_SFP_AOC_101


#define SUPPORT_EXT_INT1_FUNC

#ifdef HW_VER_AM3_101

#define ADC0_MCU_TEMP		ADC0_POSITIVE_INPUT_TEMP
#define ADC0_VCC			ADC0_POSITIVE_INPUT_P6		// P1.0

#define ADC0_RSSI0			ADC0_POSITIVE_INPUT_P18		// P2.5
#define ADC0_RSSI1			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI2			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI3			ADC0_POSITIVE_INPUT_NONE

#define ADC0_MPD0			ADC0_POSITIVE_INPUT_P15		// P2.2
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_P13		// P1.7
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_P12		// P1.6
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_P11		// P1.4

#endif // HW_VER_AM3_101

#ifdef HW_VER_AM4_101

#define SUPPORT_EXT_INT0_FUNC
#define ADC0_MCU_TEMP		ADC0_POSITIVE_INPUT_TEMP
#define ADC0_VCC			ADC0_POSITIVE_INPUT_P13		// P1.7

#define ADC0_RSSI0			ADC0_POSITIVE_INPUT_P19		// P2.6
#define ADC0_RSSI1			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI2			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI3			ADC0_POSITIVE_INPUT_NONE

#define ADC0_MPD0			ADC0_POSITIVE_INPUT_P18		// P2.5
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_P17		// P2.4
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_P16		// P2.3
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_P15		// P2.2

#endif // HW_VER_AM4_101

#endif // EFM8LB12E64_100G_SFP_AOC_101

/**************************** LR4 301 **************************/
#ifdef EFM8LB12E64_100G_SFP_LR4_301

#define SUPPORT_EXT_INT0_FUNC
#define SUPPORT_EXT_INT1_FUNC
#define SUPPORT_PID_FUNC
#define SUPPORT_TEC_FUNC

#ifdef HW_VER_AM1_301
#define SUPPORT_DAC1_FUNC
#define ADC0_MCU_TEMP		ADC0_POSITIVE_INPUT_TEMP
#define ADC0_VCC			ADC0_POSITIVE_INPUT_P6		// P1.0

#define ADC0_RSSI0			ADC0_POSITIVE_INPUT_P18		// P2.5
#define ADC0_RSSI1			ADC0_POSITIVE_INPUT_P19		// P2.6
#define ADC0_RSSI2			ADC0_POSITIVE_INPUT_P17		// P2.4
#define ADC0_RSSI3			ADC0_POSITIVE_INPUT_P16		// P2.3

#define ADC0_MPD0			ADC0_POSITIVE_INPUT_P13		// P1.7
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_P10		// P1.4
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_P12		// P1.6
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_P11		// P1.5

#ifdef SUPPORT_TEC_FUNC
#define	ADC0_ITEC			ADC0_POSITIVE_INPUT_P0		// P0.1
#define ADC0_VTEC			ADC0_POSITIVE_INPUT_P1		// P0.2
#define ADC0_TEC_TEMPOUT	ADC0_POSITIVE_INPUT_P4		// P0.6
#endif // SUPPORT_TEC_FUNC

#endif // HW_VER_AM1_301

#if defined(HW_VER_AM2_301) || defined(HW_VER_AM3_301)
#define SUPPORT_DAC3_FUNC
#define ADC0_MCU_TEMP		ADC0_POSITIVE_INPUT_TEMP
#define ADC0_VCC			ADC0_POSITIVE_INPUT_P15		//P2.2

#define ADC0_RSSI0			ADC0_POSITIVE_INPUT_P19		// P2.6
#define ADC0_RSSI1			ADC0_POSITIVE_INPUT_P18		// P2.5
#define ADC0_RSSI2			ADC0_POSITIVE_INPUT_P17		// P2.4
#define ADC0_RSSI3			ADC0_POSITIVE_INPUT_P16		// P2.3

#define ADC0_MPD0			ADC0_POSITIVE_INPUT_P13		// P1.7
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_P10		// P1.4
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_P12		// P1.6
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_P11		// P1.5

#ifdef SUPPORT_TEC_FUNC
#define	ADC0_ITEC			ADC0_POSITIVE_INPUT_P4		//P0.6
#define ADC0_VTEC			ADC0_POSITIVE_INPUT_P5		//P0.7
#define ADC0_TEC_TEMPOUT	ADC0_POSITIVE_INPUT_P6		//P1.0
#endif // SUPPORT_TEC_FUNC

#endif // HW_VER_AM2_301 || HW_VER_AM3_301

#if defined(HW_VER_AM4_301)
#define SUPPORT_DAC3_FUNC
#define ADC0_MCU_TEMP		ADC0_POSITIVE_INPUT_TEMP
#define ADC0_VCC			ADC0_POSITIVE_INPUT_P15		//P2.2

#define ADC0_RSSI0			ADC0_POSITIVE_INPUT_P19		// P2.6
#define ADC0_RSSI1			ADC0_POSITIVE_INPUT_P18		// P2.5
#define ADC0_RSSI2			ADC0_POSITIVE_INPUT_P17		// P2.4
#define ADC0_RSSI3			ADC0_POSITIVE_INPUT_P16		// P2.3

#define ADC0_MPD0			ADC0_POSITIVE_INPUT_P13		// P1.7
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_P10		// P1.4
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_P12		// P1.6
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_P11		// P1.5

#ifdef SUPPORT_TEC_FUNC
#define	ADC0_ITEC			ADC0_POSITIVE_INPUT_P4		//P0.6
#define ADC0_TEC_TEMPOUT	ADC0_POSITIVE_INPUT_P6		//P1.0
#endif // SUPPORT_TEC_FUNC

#endif //HW_VER_AM4_301

#endif // EFM8LB12E64_100G_SFP_LR4_301


/**************************** CWDM4_202 **************************/
#ifdef EFM8LB12E64_100G_SFP_CWDM4_202
#define SUPPORT_EXT_INT0_FUNC
#define SUPPORT_EXT_INT1_FUNC


#if defined(HW_VER_AM1_202)
#define ADC0_MCU_TEMP		ADC0_POSITIVE_INPUT_TEMP
#define ADC0_VCC			ADC0_POSITIVE_INPUT_P6		// P1.0

#define ADC0_RSSI0			ADC0_POSITIVE_INPUT_P16		// P2.3
#define ADC0_RSSI1			ADC0_POSITIVE_INPUT_P17		// P2.4
#define ADC0_RSSI2			ADC0_POSITIVE_INPUT_P18		// P2.5
#define ADC0_RSSI3			ADC0_POSITIVE_INPUT_P19		// P2.6

#define ADC0_MPD0			ADC0_POSITIVE_INPUT_LDO_OUT
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_VDD
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_GND
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_NONE

#endif // HW_VER_AM1_201

#if defined(HW_VER_AM2_202)
#define ADC0_MCU_TEMP		ADC0_POSITIVE_INPUT_TEMP
#define ADC0_VCC			ADC0_POSITIVE_INPUT_P13		// P1.7

#define ADC0_RSSI0			ADC0_POSITIVE_INPUT_P16		// P2.3
#define ADC0_RSSI1			ADC0_POSITIVE_INPUT_P17		// P2.4
#define ADC0_RSSI2			ADC0_POSITIVE_INPUT_P18		// P2.5
#define ADC0_RSSI3			ADC0_POSITIVE_INPUT_P19		// P2.6

#define ADC0_MPD0			ADC0_POSITIVE_INPUT_LDO_OUT
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_VDD
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_GND
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_NONE

#endif // HW_VER_AM1_202

#endif //EFM8LB12E64_100G_SFP_CWDM4_202


/**************************** CWDM4_206 **************************/
#ifdef EFM8LB12E64_100G_SFP_CWDM4_206

#define SUPPORT_LOG_FUNC

#define SUPPORT_EXT_INT0_FUNC
#define SUPPORT_EXT_INT1_FUNC


#define ADC0_MCU_TEMP		ADC0_POSITIVE_INPUT_TEMP
#define ADC0_VCC			ADC0_POSITIVE_INPUT_P13		// P1.7

#define ADC0_RSSI0			ADC0_POSITIVE_INPUT_P18		// P2.5
#define ADC0_RSSI1			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI2			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI3			ADC0_POSITIVE_INPUT_NONE

#if defined(HW_VER_AM1_206)
#define ADC0_MPD0			ADC0_POSITIVE_INPUT_LDO_OUT
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_VDD
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_GND
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_NONE
#endif

#if defined(HW_VER_AM2_206)
#define ADC0_MPD0			ADC0_POSITIVE_INPUT_P15  // P2.2
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_P16	 // P2.3
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_P17  // P2.4
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_P19  // P2.6
#endif

#endif  //EFM8LB12E64_100G_SFP_CWDM4_206

/**************************** CWDM4 207 **************************/

#ifdef EFM8LB12E64_100G_SFP_CWDM4_207

#if defined(HW_VER_AM1_207)

#define SUPPORT_EXT_INT0_FUNC
#define ADC0_MCU_TEMP		ADC0_POSITIVE_INPUT_TEMP
#define ADC0_VCC			ADC0_POSITIVE_INPUT_P5		// P0.7

#define ADC0_RSSI0			ADC0_POSITIVE_INPUT_P11      //p1.5
#define ADC0_RSSI1			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI2			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI3			ADC0_POSITIVE_INPUT_NONE

#define ADC0_MPD0			ADC0_POSITIVE_INPUT_P6		// P1.0
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_P7		// P1.1
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_P8		// P1.2
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_P9		// P1.3

#endif

#endif // EFM8LB12E64_100G_SFP_CWDM4_207

/**************************** CWDM4 211 **************************/

#ifdef EFM8LB12E64_100G_SFP_CWDM4_211

//#define SUPPORT_LOG_FUNC

#define SUPPORT_EXT_INT0_FUNC
#define SUPPORT_EXT_INT1_FUNC


#define ADC0_MCU_TEMP		ADC0_POSITIVE_INPUT_TEMP
#define ADC0_VCC			ADC0_POSITIVE_INPUT_P13		// P1.7

#if defined(HW_VER_SEMTEC_AM1_211)

#define ADC0_RSSI0			ADC0_POSITIVE_INPUT_P18		// P2.5
#define ADC0_RSSI1			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI2			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI3			ADC0_POSITIVE_INPUT_NONE

#define ADC0_MPD0			ADC0_POSITIVE_INPUT_P15  // P2.2
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_P16	 // P2.3
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_P17  // P2.4
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_P19  // P2.6

#endif

#if defined(HW_VER_MAXIM_AM1_211) || defined(HW_VER_MAXIM_AM2_211) || defined(HW_VER_MAXIM_AM3_211)

#define ADC0_RSSI0			ADC0_POSITIVE_INPUT_P19		// P2.6
#define ADC0_RSSI1			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI2			ADC0_POSITIVE_INPUT_NONE
#define ADC0_RSSI3			ADC0_POSITIVE_INPUT_NONE

#define ADC0_MPD0			ADC0_POSITIVE_INPUT_P18  // P2.5
#define ADC0_MPD1			ADC0_POSITIVE_INPUT_P17  // P2.4
#define ADC0_MPD2			ADC0_POSITIVE_INPUT_P16	 // P2.3
#define ADC0_MPD3			ADC0_POSITIVE_INPUT_P15  // P2.2

#endif

#endif  //EFM8LB12E64_100G_SFP_CWDM4_211


#endif /* VERSION_H_ */
