# Copyright 2020 Huawei Technologies Co., Ltd
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# ============================================================================
"""
trans_data_positive_source_ntc
"""

from te import tik
from impl import trans_data_common_func as tdc


# used for scalar
PAD_IDX_LIST = (0, 1)
# frame up levels
FRAME_LEVEL = 2


# pylint: disable=too-many-locals, inconsistent-return-statements, too-many-return-statements, too-many-statements
def _renew_input_output_shape_format(in_shape, out_shape, in_format, out_format):
    """
    renew shape and format to adapt tiling process
    """

    in_format_upper = in_format.upper()
    out_format_upper = out_format.upper()

    if in_format_upper == "NCDHW" and out_format_upper == "NDC1HWC0":
        in_format_new = "NCDH"
        out_format_new = "NDCHT"
        axis_n, axis_c, axis_d, axis_h, axis_w = in_shape
        axis_c0 = out_shape[-1]
        axis_c1 = tdc.ceil_div(axis_c, axis_c0)
        in_shape_new = [axis_n] + [axis_c] + [axis_d] + [axis_h * axis_w]
        out_shape_new = [axis_n] + [axis_d] + [axis_c1] + [axis_h * axis_w] + [axis_c0]
        new_params_ndc1hwc0 = [in_shape_new, out_shape_new] + [in_format_new, out_format_new]

        return new_params_ndc1hwc0

    if in_format_upper == "NCHW" and out_format_upper == "NC1HWC0":
        in_format_new = "NCH"
        out_format_new = "NCHT"
        axis_n, axis_c, axis_h, axis_w = in_shape
        axis_c0 = out_shape[-1]
        axis_c1 = tdc.ceil_div(axis_c, axis_c0)
        in_shape_new = [axis_n] + [axis_c] + [axis_h * axis_w]
        out_shape_new = [axis_n] + [axis_c1] + [axis_h * axis_w] + [axis_c0]
        new_params_nc1hwc0 = [in_shape_new, out_shape_new] + [in_format_new, out_format_new]

        return new_params_nc1hwc0

    if in_format_upper == "HWCN" and out_format_upper in ("FRACTAL_Z", "FRACTAL_ZN"):
        in_format_new = "HCN"
        out_format_new = "CHNT"
        axis_h, axis_w, axis_c, axis_n = in_shape
        axis_c0 = out_shape[-1]
        axis_ni = tdc.NI_16
        axis_c1 = tdc.ceil_div(axis_c, axis_c0)
        axis_no = tdc.ceil_div(axis_n, axis_ni)
        in_shape_new = [axis_h * axis_w] + [axis_c] + [axis_n]
        out_shape_new = [axis_c1] + [axis_h * axis_w] + [axis_no * axis_ni] + [axis_c0]
        new_params_fz = [in_shape_new, out_shape_new] + [in_format_new, out_format_new]

        return new_params_fz

    if in_format_upper == "DHWCN" and out_format_upper == "FRACTAL_Z_3D":
        in_format_new = "DHCN"
        out_format_new = "DCHNT"
        axis_d, axis_h, axis_w, axis_c, axis_n = in_shape
        axis_c0 = out_shape[-1]
        axis_ni = tdc.NI_16
        axis_c1 = tdc.ceil_div(axis_c, axis_c0)
        axis_no = tdc.ceil_div(axis_n, axis_ni)
        in_shape_new = [axis_d] + [axis_h * axis_w] + [axis_c] + [axis_n]
        out_shape_new = [axis_d] + [axis_c1] + [axis_h * axis_w] + [axis_no * axis_ni] + [axis_c0]
        new_params_fz = [in_shape_new, out_shape_new] + [in_format_new, out_format_new]

        return new_params_fz

    if in_format_upper == "ND" and out_format_upper in ("FRACTAL_Z", "FRACTAL_ZN"):
        in_format_new = "HCN"
        out_format_new = "HCNT"
        in_shape_len = len(in_shape)
        if in_shape_len == 1:
            axis_h, axis_c, axis_n = 1, 1, in_shape[0]
        elif in_shape_len == 2:
            axis_h, axis_c, axis_n = 1, in_shape[0], in_shape[1]
        else:
            axis_h, axis_c, axis_n = tdc.get_shape_size(in_shape[:-2]), in_shape[-2], in_shape[-1]
        axis_c0 = out_shape[-1]
        axis_ni = tdc.NI_16
        axis_c1 = tdc.ceil_div(axis_c, axis_c0)
        axis_no = tdc.ceil_div(axis_n, axis_ni)
        in_shape_new = [axis_h] + [axis_c] + [axis_n]
        out_shape_new = [axis_h] + [axis_c1] + [axis_no * axis_ni] + [axis_c0]
        new_params_zn = [in_shape_new, out_shape_new] + [in_format_new, out_format_new]

        return new_params_zn

    if in_format_upper == "NCHW" and out_format_upper in ("FRACTAL_Z", "FRACTAL_ZN"):
        in_format_new = "NCH"
        out_format_new = "CHNT"
        axis_n, axis_c, axis_h, axis_w = in_shape
        axis_c0 = out_shape[-1]
        axis_ni = tdc.NI_16
        axis_c1 = tdc.ceil_div(axis_c, axis_c0)
        axis_no = tdc.ceil_div(axis_n, axis_ni)
        in_shape_new = [axis_n] + [axis_c] + [axis_h * axis_w]
        out_shape_new = [axis_c1] + [axis_h * axis_w] + [axis_no * axis_ni] + [axis_c0]
        new_params_fz = [in_shape_new, out_shape_new] + [in_format_new, out_format_new]

        return new_params_fz

    if in_format_upper == "NCDHW" and out_format_upper == "FRACTAL_Z_3D":
        in_format_new = "NCDH"
        out_format_new = "DCHNT"
        axis_n, axis_c, axis_d, axis_h, axis_w = in_shape
        axis_c0 = out_shape[-1]
        axis_ni = tdc.NI_16
        axis_c1 = tdc.ceil_div(axis_c, axis_c0)
        axis_no = tdc.ceil_div(axis_n, axis_ni)
        in_shape_new = [axis_n] + [axis_c] + [axis_d] + [axis_h * axis_w]
        out_shape_new = [axis_d] + [axis_c1] + [axis_h * axis_w] + [axis_no * axis_ni] + [axis_c0]
        new_params_z3d = [in_shape_new, out_shape_new] + [in_format_new, out_format_new]

        return new_params_z3d

    return [in_shape, out_shape] + [in_format, out_format]


# pylint: disable=too-many-locals, too-many-statements
def _get_mc_info_positive(cr_args, c_args, cl_args):
    """
    get multiple core axis position for positive transform
    """

    src_cr_lp_cnt, src_cr_size, src_cr_lp_unit, src_cr_lp_step_in, src_cr_lp_step_out = cr_args
    src_c_lp_cnt, src_c_size, src_c_lp_unit, src_c_lp_step_in, src_c_lp_step_out = c_args
    src_cl_lp_cnt, src_cl_size, src_cl_lp_unit, src_cl_lp_step_in, src_cl_lp_step_out = cl_args

    tmp_full_lp_cnt_cr = tdc.CORE_DIM_NUM if tdc.floor_div(src_cr_lp_cnt, tdc.CORE_DIM_NUM) > 0 else 0
    reminder_lp_cnt_cr = src_cr_lp_cnt % tdc.CORE_DIM_NUM
    if reminder_lp_cnt_cr == 0:
        tmp_full_lp_cnt_cr += tdc.CORE_DIM_NUM
    full_lp_cnt_cr = tmp_full_lp_cnt_cr + reminder_lp_cnt_cr

    tmp_full_lp_cnt_c = tdc.CORE_DIM_NUM if tdc.floor_div(src_c_lp_cnt, tdc.CORE_DIM_NUM) > 0 else 0
    reminder_lp_cnt_c = src_c_lp_cnt % tdc.CORE_DIM_NUM
    if reminder_lp_cnt_c == 0:
        tmp_full_lp_cnt_c += tdc.CORE_DIM_NUM
    full_lp_cnt_c = tmp_full_lp_cnt_c + reminder_lp_cnt_c

    tmp_full_lp_cnt_left = tdc.CORE_DIM_NUM if tdc.floor_div(src_cl_lp_cnt, tdc.CORE_DIM_NUM) > 0 else 0
    reminder_lp_cnt_left = src_cl_lp_cnt % tdc.CORE_DIM_NUM
    if reminder_lp_cnt_left == 0:
        tmp_full_lp_cnt_left += tdc.CORE_DIM_NUM
    full_lp_cnt_left = tmp_full_lp_cnt_left + reminder_lp_cnt_left

    lp_cnt_list = (full_lp_cnt_left, full_lp_cnt_c, full_lp_cnt_cr)
    if lp_cnt_list.index(max(lp_cnt_list)) == 0:
        tp_100_mc_pos = 0
        tp_100_used_core_cnt = tdc.ceil_div(src_cl_lp_cnt, tdc.ceil_div(src_cl_lp_cnt, tdc.CORE_DIM_NUM))
        tp_100_nlc_cl_lp_cnt = tdc.ceil_div(src_cl_lp_cnt, tp_100_used_core_cnt)
        tp_100_lc_cl_lp_cnt = src_cl_lp_cnt - tp_100_nlc_cl_lp_cnt * (tp_100_used_core_cnt - 1)
        tp_100_core_step_in = tp_100_nlc_cl_lp_cnt * src_cl_lp_step_in
        tp_100_core_step_out = tp_100_nlc_cl_lp_cnt * src_cl_lp_step_out
        tp_100_nlc_cl_left = 0
        tp_100_lc_cl_left = src_cl_size % src_cl_lp_unit
        tp_100_nlc_c_lp_cnt = src_c_lp_cnt
        tp_100_lc_c_lp_cnt = src_c_lp_cnt
        tp_100_nlc_c_left = src_c_size % src_c_lp_unit
        tp_100_lc_c_left = src_c_size % src_c_lp_unit
        tp_100_nlc_cr_lp_cnt = src_cr_lp_cnt
        tp_100_lc_cr_lp_cnt = src_cr_lp_cnt
        tp_100_nlc_cr_left = src_cr_size % src_cr_lp_unit
        tp_100_lc_cr_left = src_cr_size % src_cr_lp_unit
    elif lp_cnt_list.index(max(lp_cnt_list)) == 1:
        tp_100_mc_pos = 1
        tp_100_used_core_cnt = tdc.ceil_div(src_c_lp_cnt, tdc.ceil_div(src_c_lp_cnt, tdc.CORE_DIM_NUM))
        tp_100_nlc_c_lp_cnt = tdc.ceil_div(src_c_lp_cnt, tp_100_used_core_cnt)
        tp_100_lc_c_lp_cnt = src_c_lp_cnt - (tp_100_used_core_cnt - 1) * tp_100_nlc_c_lp_cnt
        tp_100_nlc_c_left = 0
        tp_100_lc_c_left = src_c_size % src_c_lp_unit
        tp_100_core_step_in = tp_100_nlc_c_lp_cnt * src_c_lp_step_in
        tp_100_core_step_out = tp_100_nlc_c_lp_cnt * src_c_lp_step_out
        tp_100_nlc_cr_lp_cnt = src_cr_lp_cnt
        tp_100_lc_cr_lp_cnt = src_cr_lp_cnt
        tp_100_nlc_cr_left = src_cr_size % src_cr_lp_unit
        tp_100_lc_cr_left = src_cr_size % src_cr_lp_unit
        tp_100_nlc_cl_lp_cnt = src_cl_lp_cnt
        tp_100_lc_cl_lp_cnt = src_cl_lp_cnt
        tp_100_nlc_cl_left = src_cl_size % src_cl_lp_unit
        tp_100_lc_cl_left = src_cl_size % src_cl_lp_unit
    else:
        tp_100_mc_pos = 2
        tp_100_used_core_cnt = tdc.ceil_div(src_cr_lp_cnt, tdc.ceil_div(src_cr_lp_cnt, tdc.CORE_DIM_NUM))
        tp_100_nlc_cr_lp_cnt = tdc.ceil_div(src_cr_lp_cnt, tp_100_used_core_cnt)
        tp_100_lc_cr_lp_cnt = src_cr_lp_cnt - (tp_100_used_core_cnt - 1) * tp_100_nlc_cr_lp_cnt
        tp_100_nlc_cr_left = 0
        tp_100_lc_cr_left = src_cr_size % src_cr_lp_unit
        tp_100_core_step_in = tp_100_nlc_cr_lp_cnt * src_cr_lp_step_in
        tp_100_core_step_out = tp_100_nlc_cr_lp_cnt * src_cr_lp_step_out
        tp_100_nlc_c_lp_cnt = src_c_lp_cnt
        tp_100_lc_c_lp_cnt = src_c_lp_cnt
        tp_100_nlc_c_left = src_c_size % src_c_lp_unit
        tp_100_lc_c_left = src_c_size % src_c_lp_unit
        tp_100_nlc_cl_lp_cnt = src_cl_lp_cnt
        tp_100_lc_cl_lp_cnt = src_cl_lp_cnt
        tp_100_nlc_cl_left = src_cl_size % src_cl_lp_unit
        tp_100_lc_cl_left = src_cl_size % src_cl_lp_unit
    tiling_params = [tp_100_mc_pos, tp_100_used_core_cnt, tp_100_core_step_in, tp_100_core_step_out] + \
                    [tp_100_nlc_cl_lp_cnt, tp_100_nlc_cl_left, tp_100_nlc_c_lp_cnt,
                     tp_100_nlc_c_left, tp_100_nlc_cr_lp_cnt, tp_100_nlc_cr_left] + \
                    [tp_100_lc_cl_lp_cnt, tp_100_lc_cl_left, tp_100_lc_c_lp_cnt,
                     tp_100_lc_c_left, tp_100_lc_cr_lp_cnt, tp_100_lc_cr_left]

    return tiling_params


# pylint: disable=redefined-builtin, too-many-statements, too-many-branches, unbalanced-tuple-unpacking
def _tiling_params_positive(args):
    """
    calculate real tiling params for positive transform and last axis of source format is not c
    """

    in_shape, out_shape, src_format, dst_format, block_elem_cnt, ub_size, in_dtype = args
    c0_len = out_shape[-1]  # axis c0
    tp_names = locals()

    # get tiling params for using vnchwconv
    half_ub_size = ub_size // 2 if c0_len == tdc.C0_16 else ub_size // 4  # for int8, c0 is 32
    one_vnc_line_size = half_ub_size // tdc.VNC_LINES // block_elem_cnt * block_elem_cnt
    tmp_ub_offset = one_vnc_line_size * tdc.VNC_LINES
    tp_100_ub_offset = tmp_ub_offset if c0_len == tdc.C0_16 else tmp_ub_offset * 2
    tp_100_vnc_line_size = one_vnc_line_size
    tp_100_c0_size = c0_len

    # axis c-right tiling parameters
    tp_100_cr_dims = FRAME_LEVEL
    tp_100_r1st_src_r2nd_dst_same = 1  # such as HWCN -> C1HWNoNiC0
    axis_src_cr_size = tdc.get_shape_size(in_shape[src_format.index("C") + 1:])
    tmp_src_cr_lp_unit = tp_100_vnc_line_size // c0_len // block_elem_cnt * block_elem_cnt
    if tmp_src_cr_lp_unit >= axis_src_cr_size or in_dtype in ("float32", "int32", "uint32"):
        tp_100_tiling_mode = 1000
        tp_100_src_cr_lp_unit = tmp_src_cr_lp_unit if axis_src_cr_size > tmp_src_cr_lp_unit else axis_src_cr_size
    else:
        tp_100_tiling_mode = 1001
        tp_100_src_cr_lp_unit = tp_100_vnc_line_size if axis_src_cr_size > tp_100_vnc_line_size else axis_src_cr_size
    # count method: cr_idx/dst_rsize%size*dst_asize
    tmp_src_cr_format = src_format[src_format.index("C") + 1:]
    tmp_src_cr_shape = in_shape[src_format.index("C") + 1:]
    tmp_src_cr_shape.append(1)
    for idx, char in enumerate(reversed(tmp_src_cr_format)):
        tmp_src_idx = src_format.index(char)
        tmp_dst_idx = dst_format.index(char)
        tp_names["tp_100_cr_out_idx_" + str(idx) + "_size"] = in_shape[tmp_src_idx]
        tp_names["tp_100_cr_out_idx_" + str(idx) + "_dst_rsize"] = tdc.get_shape_size(tmp_src_cr_shape[-1 - idx:])
        tp_names["tp_100_cr_out_idx_" + str(idx) + "_dst_asize"] = tdc.get_shape_size(out_shape[tmp_dst_idx + 1:])
    # suppose there are 2 axises
    pad_axis_cnt = FRAME_LEVEL - len(tmp_src_cr_format)
    if pad_axis_cnt:
        tp_100_cr_dims = 1
        for _, idx in enumerate(PAD_IDX_LIST[len(tmp_src_cr_format):]):
            tp_names["tp_100_cr_out_idx_" + str(idx) + "_size"] = 0
            tp_names["tp_100_cr_out_idx_" + str(idx) + "_dst_rsize"] = 0
            tp_names["tp_100_cr_out_idx_" + str(idx) + "_dst_asize"] = 0
    if src_format[-1] != dst_format[-2]:
        tp_100_r1st_src_r2nd_dst_same = 0
        if tp_100_tiling_mode == 1001 and tp_100_cr_dims != 1:  # for NCDHW -> DC1HWNoNiC0
            tmp_lp_unit = one_vnc_line_size // tdc.NI_16
            tp_100_src_cr_lp_unit = tmp_lp_unit if axis_src_cr_size > tmp_lp_unit else axis_src_cr_size
    src_cr_lp_cnt = tdc.ceil_div(axis_src_cr_size, tp_100_src_cr_lp_unit)
    tp_100_src_cr_step_in = 1
    tp_100_src_cr_lp_step_in = tdc.get_shape_size([tp_100_src_cr_step_in, tp_100_src_cr_lp_unit])
    if tp_100_cr_dims == 2:
        tp_100_src_cr_step_out = 0
        tp_100_src_cr_lp_step_out = 0
    else:
        cr_char = src_format[-1]
        tp_100_src_cr_step_out = tdc.get_shape_size(out_shape[dst_format.index(cr_char) + 1:])
        tp_100_src_cr_lp_step_out = tdc.get_shape_size([tp_100_src_cr_step_out, tp_100_src_cr_lp_unit])

    # axis c tiling parameters
    src_c_idx = src_format.index("C")
    axis_src_c_size = in_shape[src_format.index("C")]
    tp_100_src_c_lp_unit = c0_len
    src_c_lp_cnt = tdc.ceil_div(axis_src_c_size, tp_100_src_c_lp_unit)
    tp_100_src_c_step_in = tdc.get_shape_size(in_shape[src_c_idx + 1:])
    tp_100_src_c_lp_step_in = tdc.get_shape_size([tp_100_src_c_lp_unit] + in_shape[src_c_idx + 1:])
    tp_100_src_c_lp_step_out = tdc.get_shape_size(out_shape[dst_format.index("C") + 1:])
    tp_100_src_c_step_in = tdc.get_shape_size(in_shape[src_c_idx + 1:])
    tp_100_c_mod_c0 = axis_src_c_size % c0_len

    # axis left parameters
    tp_100_cl_dims = FRAME_LEVEL
    axis_src_cl_size = tdc.get_shape_size(in_shape[:src_format.index("C")])
    if tp_100_tiling_mode == 1000 or (tp_100_r1st_src_r2nd_dst_same == 0 and
                                      tp_100_tiling_mode == 1001 and tp_100_cr_dims != 1):
        tp_100_src_cl_lp_unit = tdc.NI_16 if axis_src_cl_size > tdc.NI_16 else axis_src_cl_size
    else:
        tp_100_src_cl_lp_unit = 1
    src_cl_lp_cnt = tdc.ceil_div(axis_src_cl_size, tp_100_src_cl_lp_unit)
    # count method: left_axis_size/dst_rsize%size*asize
    tmp_src_cl_format = src_format[:src_format.index("C")]
    tmp_src_cl_shape = in_shape[:src_format.index("C")]
    tmp_src_cl_shape.append(1)
    for idx, char in enumerate(reversed(tmp_src_cl_format)):
        tmp_src_chr = src_format.index(char)
        tmp_dst_chr = dst_format.index(char)
        tp_names["tp_100_cl_out_idx_" + str(idx) + "_size"] = in_shape[tmp_src_chr]
        tp_names["tp_100_cl_out_idx_" + str(idx) + "_dst_rsize"] = tdc.get_shape_size(tmp_src_cl_shape[-1 - idx:])
        tp_names["tp_100_cl_out_idx_" + str(idx) + "_dst_asize"] = tdc.get_shape_size(out_shape[tmp_dst_chr + 1:])
    # suppose there are 2 axises
    pad_axis_cnt = FRAME_LEVEL - len(tmp_src_cl_format)
    if pad_axis_cnt:
        tp_100_cl_dims = 1
        for _, idx in enumerate(PAD_IDX_LIST[len(tmp_src_cl_format):]):
            tp_names["tp_100_cl_out_idx_" + str(idx) + "_size"] = 0
            tp_names["tp_100_cl_out_idx_" + str(idx) + "_dst_rsize"] = 0
            tp_names["tp_100_cl_out_idx_" + str(idx) + "_dst_asize"] = 0

    tp_100_src_cl_step_in = tdc.get_shape_size(in_shape[src_c_idx:])
    tp_100_src_cl_lp_step_in = tdc.get_shape_size([tp_100_src_cl_step_in, tp_100_src_cl_lp_unit])
    if tp_100_cl_dims == 2:
        tp_100_src_cl_step_out = 0
        tp_100_src_cl_lp_step_out = 0
    else:
        cl_char = src_format[0]
        tp_100_src_cl_step_out = tdc.get_shape_size(out_shape[dst_format.index(cl_char) + 1:])
        tp_100_src_cl_lp_step_out = tdc.get_shape_size([tp_100_src_cl_step_out, tp_100_src_cl_lp_unit])

    # mulitple core parameters
    cr_args = (src_cr_lp_cnt, axis_src_cr_size, tp_100_src_cr_lp_unit,
               tp_100_src_cr_lp_step_in, tp_100_src_cr_lp_step_out)
    c_args = src_c_lp_cnt, axis_src_c_size, tp_100_src_c_lp_unit, tp_100_src_c_lp_step_in, tp_100_src_c_lp_step_out
    cl_args = (src_cl_lp_cnt, axis_src_cl_size, tp_100_src_cl_lp_unit,
               tp_100_src_cl_lp_step_in, tp_100_src_cl_lp_step_out)
    (tp_100_mc_pos, tp_100_used_core_cnt, tp_100_core_step_in, tp_100_core_step_out, tp_100_nlc_cl_lp_cnt,
     tp_100_nlc_cl_left, tp_100_nlc_c_lp_cnt, tp_100_nlc_c_left, tp_100_nlc_cr_lp_cnt, tp_100_nlc_cr_left,
     tp_100_lc_cl_lp_cnt, tp_100_lc_cl_left, tp_100_lc_c_lp_cnt, tp_100_lc_c_left, tp_100_lc_cr_lp_cnt,
     tp_100_lc_cr_left) = _get_mc_info_positive(cr_args, c_args, cl_args)

    sub_tiling_params = [tp_100_tiling_mode, tp_100_ub_offset, tp_100_mc_pos, tp_100_used_core_cnt, tp_100_core_step_in,
                         tp_100_core_step_out, tp_100_vnc_line_size, tp_100_c_mod_c0, tp_100_c0_size, tp_100_cl_dims,
                         tp_100_cr_dims, tp_100_r1st_src_r2nd_dst_same,
                         tp_100_src_cl_step_in, tp_100_src_cl_step_out, tp_100_src_cl_lp_unit, tp_100_src_cl_lp_step_in,
                         tp_100_src_cl_lp_step_out, tp_100_src_c_step_in, tp_100_src_c_lp_unit, tp_100_src_c_lp_step_in,
                         tp_100_src_c_lp_step_out, tp_100_src_cr_step_in, tp_100_src_cr_step_out, tp_100_src_cr_lp_unit,
                         tp_100_src_cr_lp_step_in, tp_100_src_cr_lp_step_out,
                         tp_100_nlc_cl_lp_cnt, tp_100_nlc_cl_left, tp_100_nlc_c_lp_cnt, tp_100_nlc_c_left,
                         tp_100_nlc_cr_lp_cnt, tp_100_nlc_cr_left, tp_100_lc_cl_lp_cnt, tp_100_lc_cl_left,
                         tp_100_lc_c_lp_cnt, tp_100_lc_c_left, tp_100_lc_cr_lp_cnt, tp_100_lc_cr_left,
                         tp_names["tp_100_cl_out_idx_0_size"], tp_names["tp_100_cl_out_idx_0_dst_rsize"],
                         tp_names["tp_100_cl_out_idx_0_dst_asize"], tp_names["tp_100_cl_out_idx_1_size"],
                         tp_names["tp_100_cl_out_idx_1_dst_rsize"], tp_names["tp_100_cl_out_idx_1_dst_asize"],
                         tp_names["tp_100_cr_out_idx_0_size"], tp_names["tp_100_cr_out_idx_0_dst_rsize"],
                         tp_names["tp_100_cr_out_idx_0_dst_asize"], tp_names["tp_100_cr_out_idx_1_size"],
                         tp_names["tp_100_cr_out_idx_1_dst_rsize"], tp_names["tp_100_cr_out_idx_1_dst_asize"]]

    return sub_tiling_params


def _get_tiling_params_func(args):
    """
    get tiling parameters function
    """

    in_shape, out_shape, src_format, dst_format, block_elem_cnt, ub_size, in_dtype = args

    (in_shape_new, out_shape_new,
     in_format_new, out_format_new) = _renew_input_output_shape_format(in_shape, out_shape, src_format, dst_format)
    args_get_tp = in_shape_new, out_shape_new, in_format_new, out_format_new, block_elem_cnt, ub_size, in_dtype
    tiling_params = _tiling_params_positive(args_get_tp)

    return tiling_params


# pylint: disable=unused-variable
def _twice_vnchwconv_invert(args):
    """
    do ncdh to ndhc transform by twice vnchwconv
    """

    (tik_inst, src_ub, mc_pos, ub_offset, vnc_col_size, plp_c_size,
     r1st_src_r2nd_dst_same, plp_cl_size, cr_lp_cnt, plp_cr_size, c_mod_c0, c0_size, ele_per_block) = args
    tensor_dtype = src_ub.dtype.lower()
    size_factor = tdc.get_dtype_factor(tensor_dtype)
    if tensor_dtype in ("float32", "int32", "uint32"):
        src_ub_casted = src_ub.reinterpret_cast_to("float16")
    else:
        src_ub_casted = src_ub
    ub_offset_casted = ub_offset * size_factor
    vnc_col_len = vnc_col_size * size_factor

    # do ncdh -> cdhn
    with tik_inst.new_stmt_scope():
        src_stride = tik_inst.Scalar()
        dst_stride = tik_inst.Scalar()
        plp_cr_block_align_size = tik_inst.Scalar(name="plp_cr_block_align_size")
        with tik_inst.if_scope(tik.all(cr_lp_cnt == 1, mc_pos != 2)):
            plp_cr_block_align_size.set_as(plp_cr_size)
        with tik_inst.else_scope():
            plp_cr_block_align_size.set_as(tdc.ceil_fill(plp_cr_size, ele_per_block))

        repeat_cnt = tdc.ceil_div(plp_c_size * plp_cr_block_align_size * size_factor, c0_size)
        if tensor_dtype not in ("int8", "uint8"):
            with tik_inst.if_scope(repeat_cnt == 1):
                src_stride.set_as(0)
                dst_stride.set_as(0)
            with tik_inst.else_scope():
                src_stride.set_as(1)
                dst_stride.set_as(16)
            src_addr_list = [src_ub_casted[vnc_col_len * i] for i in tdc.ADDR_IDX_LIST]
            dst_addr_list = [src_ub_casted[ub_offset_casted + c0_size * i] for i in tdc.ADDR_IDX_LIST]
            tik_inst.vnchwconv(False, False, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)
        else:
            with tik_inst.if_scope(repeat_cnt == 1):
                src_stride.set_as(0)
                dst_stride.set_as(0)
            with tik_inst.else_scope():
                src_stride.set_as(1)
                dst_stride.set_as(32)
            src_addr_list = [src_ub[vnc_col_len * i] for i in tdc.ADDR_IDX_LIST]
            dst_addr_list = [src_ub[ub_offset + c0_size * i] for i in tdc.ADDR_IDX_LIST]
            tik_inst.vnchwconv(False, False, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)
            dst_addr_list = [src_ub[ub_offset + (tdc.C0_16 + i) * c0_size] for i in tdc.ADDR_IDX_LIST]
            tik_inst.vnchwconv(False, True, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)

        # padding zero
        clean_len = plp_cr_size * tdc.ceil_fill(plp_c_size, c0_size) * c0_size
        with tik_inst.if_scope(plp_c_size < c0_size):
            if tensor_dtype in ("int8", "uint8"):
                src_ub_int32 = src_ub.reinterpret_cast_to("int32")
                tdc.clean_ubuf(tik_inst, src_ub_int32, 0, tdc.ceil_div(clean_len, 4))
            else:
                tdc.clean_ubuf(tik_inst, src_ub, 0, clean_len)
        # do cdhn -> dhcn
        with tik_inst.for_range(0, plp_c_size) as c_idx:
            tik_inst.data_move(src_ub[c_idx * c0_size], src_ub[ub_offset + c_idx * plp_cr_block_align_size * c0_size],
                               0, plp_cr_size, 1 * size_factor, 0, (c0_size - 1) * size_factor)

        # do dhcn -> ndhc or dhcn -> dhnc
        if tensor_dtype not in ("int8", "uint8"):
            with tik_inst.if_scope(r1st_src_r2nd_dst_same == 0):  # for NCHW -> C1HWNoNiC0
                with tik_inst.for_range(0, size_factor) as factor_idx:
                    src_addr_list = [src_ub_casted[tdc.C0_16 * (i + c0_size * factor_idx)] for i in tdc.ADDR_IDX_LIST]
                    dst_addr_list = [src_ub_casted[ub_offset_casted + (size_factor * i + factor_idx) * c0_size]
                                     for i in tdc.ADDR_IDX_LIST]
                    repeat_cnt = plp_cr_size
                    with tik_inst.if_scope(repeat_cnt == 1):
                        src_stride.set_as(0)
                        dst_stride.set_as(0)
                    with tik_inst.else_scope():
                        src_stride.set_as(16 * size_factor)
                        dst_stride.set_as(plp_cl_size * size_factor)
                    tik_inst.vnchwconv(False, False, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)
            with tik_inst.else_scope():  # for NCHW -> NC1HWC0
                vnc_row_size = plp_cr_size * size_factor * c0_size
                src_addr_list = [src_ub_casted[tdc.C0_16 * i] for i in tdc.ADDR_IDX_LIST]
                dst_addr_list = [src_ub_casted[ub_offset_casted + vnc_row_size * i] for i in tdc.ADDR_IDX_LIST]
                repeat_cnt = plp_cr_size * size_factor
                with tik_inst.if_scope(repeat_cnt == 1):
                    src_stride.set_as(0)
                    dst_stride.set_as(0)
                with tik_inst.else_scope():
                    src_stride.set_as(16)
                    dst_stride.set_as(1)
                tik_inst.vnchwconv(False, False, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)
        else:
            repeat_cnt = plp_cr_size
            with tik_inst.if_scope(r1st_src_r2nd_dst_same == 0):  # for NCHW -> C1HWNoNiC0
                dst_addr_list = [src_ub[ub_offset + c0_size * i] for i in tdc.ADDR_IDX_LIST]
                with tik_inst.if_scope(repeat_cnt == 1):
                    src_stride.set_as(0)
                    dst_stride.set_as(0)
                with tik_inst.else_scope():
                    src_stride.set_as(32)
                    dst_stride.set_as(plp_cl_size)
                src_addr_list = [src_ub[c0_size * i] for i in tdc.ADDR_IDX_LIST]
                tik_inst.vnchwconv(False, False, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)
                src_addr_list = [src_ub[c0_size * (i + tdc.C0_16)] for i in tdc.ADDR_IDX_LIST]
                tik_inst.vnchwconv(True, False, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)
            with tik_inst.else_scope():  # for NCHW -> NC1HWC0
                vnc_row_size = plp_cr_size * c0_size
                dst_addr_list = [src_ub[ub_offset + vnc_row_size * i] for i in tdc.ADDR_IDX_LIST]
                with tik_inst.if_scope(repeat_cnt == 1):
                    src_stride.set_as(0)
                    dst_stride.set_as(0)
                with tik_inst.else_scope():
                    src_stride.set_as(32)
                    dst_stride.set_as(1)
                src_addr_list = [src_ub[c0_size * i] for i in tdc.ADDR_IDX_LIST]
                tik_inst.vnchwconv(False, False, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)
                src_addr_list = [src_ub[c0_size * (i + tdc.C0_16)] for i in tdc.ADDR_IDX_LIST]
                tik_inst.vnchwconv(True, False, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)


# pylint: disable=unused-variable
def _once_vnchwconv_invert(args):
    """
    do cdh to dhc transform by once vnchwconv
    """

    (tik_inst, src_ub, mc_pos, ub_offset, vnc_col_size, plp_c_size,
     r1st_src_r2nd_dst_same, plp_cl_size, cr_lp_cnt, plp_cr_size, c_mod_c0, c0_size, ele_per_block) = args
    tensor_dtype = src_ub.dtype.lower()
    repeat_cnt = tdc.ceil_div(plp_cr_size, c0_size)
    if tensor_dtype in ("float32", "int32", "uint32"):  # to avoid compile error
        src_ub = src_ub.reinterpret_cast_to("float16")

    # do cdh -> dhc
    with tik_inst.new_stmt_scope():
        src_stride = tik_inst.Scalar()
        dst_stride = tik_inst.Scalar()
        dst_gap = tik_inst.Scalar()
        if tensor_dtype not in ("int8", "uint8"):
            with tik_inst.if_scope(plp_c_size % c0_size > 0):  # padding zero
                tdc.clean_ubuf(tik_inst, src_ub, c_mod_c0 * vnc_col_size, (c0_size - c_mod_c0) * vnc_col_size)

            with tik_inst.if_scope(r1st_src_r2nd_dst_same == 1):  # for NCHW -> NC1HWC0
                dst_gap.set_as(c0_size)
                dst_stride.set_as(16)
            with tik_inst.else_scope():  # for NCHW -> C1HWNoNiC0
                dst_gap.set_as(plp_cl_size * c0_size)
                dst_stride.set_as(plp_cl_size * 16)

            src_addr_list = [src_ub[vnc_col_size * i] for i in tdc.ADDR_IDX_LIST]
            dst_addr_list = [src_ub[ub_offset + dst_gap * i] for i in tdc.ADDR_IDX_LIST]
            with tik_inst.if_scope(repeat_cnt == 1):
                src_stride.set_as(0)
                dst_stride.set_as(0)
            with tik_inst.else_scope():
                src_stride.set_as(1)
            tik_inst.vnchwconv(False, False, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)
        else:
            with tik_inst.if_scope(plp_c_size % c0_size > 0):  # padding zero
                src_ub_int32 = src_ub.reinterpret_cast_to("int32")
                tdc.clean_ubuf(tik_inst, src_ub_int32, c_mod_c0 * vnc_col_size // 4,
                               (c0_size - c_mod_c0) * vnc_col_size // 4)

            with tik_inst.if_scope(r1st_src_r2nd_dst_same == 1):  # for NCHW -> NC1HWC0
                dst_gap.set_as(c0_size)
                dst_stride.set_as(32)
            with tik_inst.else_scope():  # for NCHW -> C1HWNoNiC0
                dst_gap.set_as(plp_cl_size * c0_size)
                dst_stride.set_as(plp_cl_size * 32)

            with tik_inst.if_scope(repeat_cnt == 1):
                src_stride.set_as(0)
                dst_stride.set_as(0)
            with tik_inst.else_scope():
                src_stride.set_as(1)

            # for target low half
            src_addr_list = [src_ub[vnc_col_size * i] for i in tdc.ADDR_IDX_LIST]
            dst_addr_list = [src_ub[ub_offset + dst_gap * i] for i in tdc.ADDR_IDX_LIST]
            tik_inst.vnchwconv(False, False, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)
            dst_addr_list = [src_ub[ub_offset + dst_gap * (i + tdc.C0_16)] for i in tdc.ADDR_IDX_LIST]
            tik_inst.vnchwconv(False, True, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)
            # for target high half
            src_addr_offset = tdc.NI_16 * vnc_col_size
            src_addr_list = [src_ub[src_addr_offset + vnc_col_size * i] for i in tdc.ADDR_IDX_LIST]
            dst_addr_list = [src_ub[ub_offset + dst_gap * i] for i in tdc.ADDR_IDX_LIST]
            tik_inst.vnchwconv(True, False, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)
            dst_addr_list = [src_ub[ub_offset + dst_gap * (i + tdc.C0_16)] for i in tdc.ADDR_IDX_LIST]
            tik_inst.vnchwconv(True, True, dst_addr_list, src_addr_list, repeat_cnt, dst_stride, src_stride)


def _update_input_offset(args):
    """
    count input gm offset
    """

    cl_lp_idx, cl_lp_step_in, c_lp_idx, c_lp_step_in, cr_lp_idx, cr_lp_step_in, core_step_in = args

    in_offset = (cl_lp_idx * cl_lp_step_in + c_lp_idx * c_lp_step_in + cr_lp_idx * cr_lp_step_in + core_step_in)

    return in_offset


def _copy_data_in(args):
    """
    copy data from gm to ub
    """

    (tik_inst, src_in_gm, src_ub, mc_pos, in_gm_offset, vnc_col_size,
     tiling_mode, plp_cl_size, cl_step_in, plp_c_size, c_step_in, cr_lp_cnt, plp_cr_size, ele_per_block) = args
    cr_block_align_size = tdc.ceil_fill(plp_cr_size, ele_per_block)

    with tik_inst.if_scope(tiling_mode == 1000):  # for two times vnchwconv case
        with tik_inst.for_range(0, plp_cl_size) as cl_idx:
            with tik_inst.if_scope(tik.all(cr_lp_cnt == 1, mc_pos != 2)):
                tik_inst.data_move(src_ub[cl_idx * vnc_col_size], src_in_gm[in_gm_offset + cl_idx * cl_step_in],
                                   0, 1, tdc.ceil_div(plp_c_size * plp_cr_size, ele_per_block), 0, 0)
            with tik_inst.else_scope():
                with tik_inst.for_range(0, plp_c_size) as c_idx:
                    tik_inst.data_move(src_ub[cl_idx * vnc_col_size + c_idx * cr_block_align_size],
                                       src_in_gm[in_gm_offset + cl_idx * cl_step_in + c_idx * c_step_in],
                                       0, 1, tdc.ceil_div(plp_cr_size, ele_per_block), 0, 0)
    with tik_inst.else_scope():  # for one time vnchwconv case
        with tik_inst.for_range(0, plp_c_size) as c_idx_1:
            tik_inst.data_move(src_ub[c_idx_1 * vnc_col_size], src_in_gm[in_gm_offset + c_idx_1 * c_step_in],
                               0, 1, tdc.ceil_div(plp_cr_size, ele_per_block), 0, 0)


def _update_out_offset_cl(args):
    """
    update c-left out offset
    """

    (tik_inst, block_idx, mc_pos, cl_dims, cl_offset, cl_idx, cl_lp_idx,
     nlc_cl_lp_cnt, cl_lp_unit, cl_step_out, cl_lp_step_out,
     cl_out_idx_0_size, cl_out_idx_0_dst_rsize, cl_out_idx_0_dst_asize,
     cl_out_idx_1_size, cl_out_idx_1_dst_rsize, cl_out_idx_1_dst_asize) = args
    with tik_inst.if_scope(cl_dims == 2):
        with tik_inst.if_scope(mc_pos == 0):
            cl_index = (cl_idx + (cl_lp_idx + block_idx * nlc_cl_lp_cnt) * cl_lp_unit)
            cl_offset.set_as(cl_index // cl_out_idx_0_dst_rsize % cl_out_idx_0_size * cl_out_idx_0_dst_asize +
                             cl_index // cl_out_idx_1_dst_rsize % cl_out_idx_1_size * cl_out_idx_1_dst_asize)
        with tik_inst.else_scope():
            cl_index = (cl_idx + cl_lp_idx * cl_lp_unit)
            cl_offset.set_as(cl_index // cl_out_idx_0_dst_rsize % cl_out_idx_0_size * cl_out_idx_0_dst_asize +
                             cl_index // cl_out_idx_1_dst_rsize % cl_out_idx_1_size * cl_out_idx_1_dst_asize)

    with tik_inst.else_scope():
        cl_offset.set_as(cl_idx * cl_step_out)


def _count_out_cr_idx(args):
    """
    get c-right index
    """

    (tik_inst, block_idx, mc_pos, cr_index, cr_idx, cr_lp_idx, nlc_cr_lp_cnt, cr_lp_unit) = args
    with tik_inst.if_scope(mc_pos == 2):
        cr_index.set_as(cr_idx + (cr_lp_idx + block_idx * nlc_cr_lp_cnt) * cr_lp_unit)
    with tik_inst.else_scope():
        cr_index.set_as(cr_idx + cr_lp_idx * cr_lp_unit)


def _update_out_offset_cr(args):
    """
    update c-right out offset
    """

    (tik_inst, cr_offset, cr_index,
     cr_out_idx_0_size, cr_out_idx_0_dst_rsize, cr_out_idx_0_dst_asize,
     cr_out_idx_1_size, cr_out_idx_1_dst_rsize, cr_out_idx_1_dst_asize) = args

    cr_offset.set_as(cr_index // cr_out_idx_0_dst_rsize % cr_out_idx_0_size * cr_out_idx_0_dst_asize +
                     cr_index // cr_out_idx_1_dst_rsize % cr_out_idx_1_size * cr_out_idx_1_dst_asize)


# pylint: disable=unused-variable
def _copy_data_out(out_offset_args, copy_out_args):
    """
    copy data from ub to gm
    """

    (cl_lp_unit, nlc_cl_lp_cnt, cl_lp_idx, cl_lp_step_out, c_lp_idx, c_lp_step_out,
     cr_lp_unit, nlc_cr_lp_cnt, cr_lp_idx, cr_lp_step_out, core_step_out,
     cl_out_idx_0_size, cl_out_idx_0_dst_rsize, cl_out_idx_0_dst_asize,
     cl_out_idx_1_size, cl_out_idx_1_dst_rsize, cl_out_idx_1_dst_asize,
     cr_out_idx_0_size, cr_out_idx_0_dst_rsize, cr_out_idx_0_dst_asize,
     cr_out_idx_1_size, cr_out_idx_1_dst_rsize, cr_out_idx_1_dst_asize) = out_offset_args
    (tik_inst, dst_out_gm, src_ub, mc_pos, block_idx,
     r1st_src_r2nd_dst_same, cl_dims, cr_dims, plp_cl_size,
     cl_step_out, plp_cr_size, cr_step_out, c0_size, ele_per_block) = copy_out_args
    offset_base = (cl_lp_idx * cl_lp_step_out + c_lp_idx * c_lp_step_out + cr_lp_idx * cr_lp_step_out + core_step_out)

    with tik_inst.new_stmt_scope(disable_sync=True):
        cl_offset = tik_inst.Scalar(name="cl_offset")
        cr_offset = tik_inst.Scalar(name="cr_offset")
        cr_index = tik_inst.Scalar(name="cr_index")
        cr_begin = tik_inst.Scalar(name="cr_begin")
        src_ub_offset = tik_inst.Scalar(name="src_ub_offset")

        def _inner_move_data_out_srcr1st_dstr2nd_same():
            with tik_inst.if_scope(cr_dims == 2):
                src_ub_offset.set_as(0)
                with tik_inst.for_range(0, plp_cr_size) as cr_idx:
                    cr_idx_args = (tik_inst, block_idx, mc_pos, cr_index, cr_idx, cr_lp_idx, nlc_cr_lp_cnt, cr_lp_unit)
                    _count_out_cr_idx(cr_idx_args)
                    with tik_inst.if_scope(tik.any(cr_index % cr_out_idx_0_size == 0, cr_idx == 0)):
                        cr_begin.set_as(cr_idx)
                        cr_args = (tik_inst, cr_offset, cr_index,
                                   cr_out_idx_0_size, cr_out_idx_0_dst_rsize, cr_out_idx_0_dst_asize,
                                   cr_out_idx_1_size, cr_out_idx_1_dst_rsize, cr_out_idx_1_dst_asize)
                        _update_out_offset_cr(cr_args)
                    with tik_inst.if_scope(tik.any((cr_index + 1) % cr_out_idx_0_size == 0, cr_idx == plp_cr_size - 1)):
                        tik_inst.data_move(dst_out_gm[offset_base + cl_offset + cr_offset],
                                           src_ub[src_ub_offset + cl_idx * plp_cr_size * c0_size],
                                           0, 1, (cr_idx + 1 - cr_begin) * c0_size // ele_per_block, 0, 0)
                        src_ub_offset.set_as(src_ub_offset + (cr_idx + 1 - cr_begin) * c0_size)
            with tik_inst.else_scope():
                tik_inst.data_move(dst_out_gm[offset_base + cl_offset], src_ub[cl_idx * plp_cr_size * c0_size],
                                   0, 1, plp_cr_size * c0_size // ele_per_block, 0, 0)

        def _inner_move_data_out_srcr1st_dstr2nd_not_same():
            with tik_inst.if_scope(cr_dims == 2):
                with tik_inst.for_range(0, plp_cr_size) as cr_idx:
                    cr_idx_args = (tik_inst, block_idx, mc_pos, cr_index, cr_idx, cr_lp_idx, nlc_cr_lp_cnt, cr_lp_unit)
                    _count_out_cr_idx(cr_idx_args)
                    cr_args = (tik_inst, cr_offset, cr_index,
                               cr_out_idx_0_size, cr_out_idx_0_dst_rsize, cr_out_idx_0_dst_asize,
                               cr_out_idx_1_size, cr_out_idx_1_dst_rsize, cr_out_idx_1_dst_asize)
                    _update_out_offset_cr(cr_args)
                    tik_inst.data_move(dst_out_gm[offset_base + cr_offset], src_ub[cr_idx * plp_cl_size * c0_size],
                                       0, 1, plp_cl_size * c0_size // ele_per_block, 0, 0)
            with tik_inst.else_scope():
                out_stride = cr_step_out // ele_per_block - plp_cl_size * c0_size // ele_per_block
                with tik_inst.if_scope(out_stride > tdc.STRIDE_LIMIT_MTE):
                    with tik_inst.for_range(0, plp_cr_size) as cr_idx:
                        tik_inst.data_move(dst_out_gm[offset_base + cr_idx * cr_step_out],
                                           src_ub[cr_idx * plp_cl_size * c0_size],
                                           0, 1, plp_cl_size * c0_size // ele_per_block, 0, 0)
                with tik_inst.else_scope():
                    tik_inst.data_move(dst_out_gm[offset_base], src_ub[0],
                                       0, plp_cr_size, plp_cl_size * c0_size // ele_per_block, 0, out_stride)

        with tik_inst.if_scope(r1st_src_r2nd_dst_same == 0):
            _inner_move_data_out_srcr1st_dstr2nd_not_same()
        with tik_inst.else_scope():
            with tik_inst.for_range(0, plp_cl_size) as cl_idx:
                cl_args = (tik_inst, block_idx, mc_pos, cl_dims, cl_offset, cl_idx, cl_lp_idx, nlc_cl_lp_cnt,
                           cl_lp_unit, cl_step_out, cl_lp_step_out, cl_out_idx_0_size, cl_out_idx_0_dst_rsize,
                           cl_out_idx_0_dst_asize, cl_out_idx_1_size, cl_out_idx_1_dst_rsize, cl_out_idx_1_dst_asize)
                _update_out_offset_cl(cl_args)
                _inner_move_data_out_srcr1st_dstr2nd_same()


def _func_transform_100(tensor_args, tp_args):
    """
    transform function for tiling mode 100
    """

    tik_inst, block_idx, src_in_gm, dst_out_gm, src_ub, ele_per_block, in_dtype = tensor_args
    (tiling_mode, ub_offset, mc_pos, used_core_cnt, core_step_in, core_step_out, vnc_col_size, c_mod_c0, c0_size,
     cl_dims, cr_dims, r1st_src_r2nd_dst_same, cl_step_in, cl_step_out, cl_lp_unit, cl_lp_step_in, cl_lp_step_out,
     c_step_in, c_lp_unit, c_lp_step_in, c_lp_step_out, cr_step_in, cr_step_out, cr_lp_unit, cr_lp_step_in,
     cr_lp_step_out, nlc_cl_lp_cnt, nlc_cl_left, nlc_c_lp_cnt, nlc_c_left, nlc_cr_lp_cnt, nlc_cr_left, lc_cl_lp_cnt,
     lc_cl_left, lc_c_lp_cnt, lc_c_left, lc_cr_lp_cnt, lc_cr_left,
     cl_out_idx_0_size, cl_out_idx_0_dst_rsize, cl_out_idx_0_dst_asize, cl_out_idx_1_size,
     cl_out_idx_1_dst_rsize, cl_out_idx_1_dst_asize, cr_out_idx_0_size, cr_out_idx_0_dst_rsize,
     cr_out_idx_0_dst_asize, cr_out_idx_1_size, cr_out_idx_1_dst_rsize, cr_out_idx_1_dst_asize) = tp_args

    def _inner_func(args):
        cl_lp_cnt, cl_left, c_lp_cnt, c_left, cr_lp_cnt, cr_left = args
        plp_cl_size = tik_inst.Scalar(name="plp_cl_size")
        plp_c_size = tik_inst.Scalar(name="plp_c_size")
        plp_cr_size = tik_inst.Scalar(name="pln_cr_size")
        nout_lp_cnt = tik_inst.Scalar(name="nout_lp_cnt")

        with tik_inst.for_range(0, cl_lp_cnt) as cl_lp_idx:
            with tik_inst.if_scope(tik.any(cl_lp_idx != cl_lp_cnt - 1, cl_left == 0)):
                plp_cl_size.set_as(cl_lp_unit)
            with tik_inst.else_scope():
                plp_cl_size.set_as(cl_left)
            with tik_inst.if_scope(tik.all(tiling_mode == 1001, r1st_src_r2nd_dst_same == 0)):
                nout_lp_cnt.set_as(plp_cl_size)  # for NCHW -> C1HWNoNic0
            with tik_inst.else_scope():
                nout_lp_cnt.set_as(1)  # for NCHW -> NC1HWC0

            with tik_inst.for_range(0, c_lp_cnt) as c_lp_idx:
                with tik_inst.if_scope(tik.any(c_lp_idx != c_lp_cnt - 1, c_left == 0)):
                    plp_c_size.set_as(c_lp_unit)
                with tik_inst.else_scope():
                    plp_c_size.set_as(c_left)

                with tik_inst.for_range(0, cr_lp_cnt) as cr_lp_idx:
                    with tik_inst.if_scope(tik.any(cr_lp_idx != cr_lp_cnt - 1, cr_left == 0)):
                        plp_cr_size.set_as(cr_lp_unit)
                    with tik_inst.else_scope():
                        plp_cr_size.set_as(cr_left)

                    in_offset_args = (cl_lp_idx, cl_lp_step_in, c_lp_idx, c_lp_step_in,
                                      cr_lp_idx, cr_lp_step_in, block_idx * core_step_in)
                    in_gm_offset = _update_input_offset(in_offset_args)
                    with tik_inst.for_range(0, nout_lp_cnt) as nout_lp_idx:
                        in_gm_offset = in_gm_offset + nout_lp_idx * cl_step_in
                        copy_in_args = (tik_inst, src_in_gm, src_ub, mc_pos, in_gm_offset, vnc_col_size,
                                        tiling_mode, plp_cl_size, cl_step_in, plp_c_size, c_step_in,
                                        cr_lp_cnt, plp_cr_size, ele_per_block)
                        with tik_inst.new_stmt_scope(disable_sync=True):
                            _copy_data_in(copy_in_args)
                        vnc_args = (tik_inst, src_ub, mc_pos, ub_offset + nout_lp_idx * c0_size,
                                    vnc_col_size, plp_c_size, r1st_src_r2nd_dst_same, plp_cl_size,
                                    cr_lp_cnt, plp_cr_size, c_mod_c0, c0_size, ele_per_block)
                        with tik_inst.if_scope(tiling_mode == 1000):
                            _twice_vnchwconv_invert(vnc_args)
                        with tik_inst.else_scope():
                            _once_vnchwconv_invert(vnc_args)

                    out_gm_args = (cl_lp_unit, nlc_cl_lp_cnt, cl_lp_idx, cl_lp_step_out, c_lp_idx, c_lp_step_out,
                                   cr_lp_unit, nlc_cr_lp_cnt, cr_lp_idx, cr_lp_step_out, block_idx * core_step_out,
                                   cl_out_idx_0_size, cl_out_idx_0_dst_rsize, cl_out_idx_0_dst_asize,
                                   cl_out_idx_1_size, cl_out_idx_1_dst_rsize, cl_out_idx_1_dst_asize,
                                   cr_out_idx_0_size, cr_out_idx_0_dst_rsize, cr_out_idx_0_dst_asize,
                                   cr_out_idx_1_size, cr_out_idx_1_dst_rsize, cr_out_idx_1_dst_asize)
                    copy_out_args = (tik_inst, dst_out_gm, src_ub[ub_offset], mc_pos, block_idx,
                                     r1st_src_r2nd_dst_same, cl_dims, cr_dims, plp_cl_size,
                                     cl_step_out, plp_cr_size, cr_step_out, c0_size, ele_per_block)
                    _copy_data_out(out_gm_args, copy_out_args)

    with tik_inst.if_scope(block_idx != used_core_cnt - 1):
        nlc_args = nlc_cl_lp_cnt, nlc_cl_left, nlc_c_lp_cnt, nlc_c_left, nlc_cr_lp_cnt, nlc_cr_left
        _inner_func(nlc_args)
    with tik_inst.else_scope():
        lc_args = lc_cl_lp_cnt, lc_cl_left, lc_c_lp_cnt, lc_c_left, lc_cr_lp_cnt, lc_cr_left
        _inner_func(lc_args)


def trans_data_positive_source_ntc(src, dst, src_format, dst_format, kernel_name="trans_data_positive_source_ntc"):
    """
    positive transform for last dimension of source format is not c

    Parameters
    ----------
    src : dict
        shape and dtype of input
    dst : dict
        dtype of output should be same type as input
    src_format: str
        source data format, can be ND, NCHW etc.
    dst_format: str
        target data format, can be NC1HWC0, FRACTAL_Z etc.
    kernel_name : str
        kernel name, default value is "trans_data_positive_source_ntc"

    Returns
    -------
    None
    """

    src_format = src_format.upper()
    dst_format = dst_format.upper()
    in_shape = list(src.get("shape"))
    out_shape = list(dst.get("shape"))
    in_dtype = src.get("dtype").lower() if src.get("dtype").lower() != "bool" else "int8"
    ub_size = tdc.get_max_element_in_ub(in_dtype, 1)
    block_elem_cnt = tdc.BLOCK_BYTE_SIZE // tdc.get_dtype_len(in_dtype)

    # get tiling parameters
    args = in_shape, out_shape, src_format, dst_format, block_elem_cnt, ub_size, in_dtype
    tiling_params = _get_tiling_params_func(args)

    tik_inst = tik.Tik()
    src_in_gm = tik_inst.Tensor(in_dtype, (tdc.MAX_INT64_VALUE,), tik.scope_gm, "src_in_gm")
    dst_out_gm = tik_inst.Tensor(in_dtype, (tdc.MAX_INT64_VALUE,), tik.scope_gm, "dst_out_gm", is_atomic_add=True)
    src_ub = tik_inst.Tensor(in_dtype, (ub_size,), tik.scope_ubuf, "total_ub")
    used_core_cnt = tiling_params[3]
    with tik_inst.for_range(0, tdc.CORE_DIM_NUM, block_num=tdc.CORE_DIM_NUM) as block_idx:
        with tik_inst.if_scope(block_idx < used_core_cnt):
            tensor_args = [tik_inst, block_idx, src_in_gm, dst_out_gm, src_ub, block_elem_cnt, in_dtype]
            tp_args = tiling_params
            _func_transform_100(tensor_args, tp_args)

    # build cce
    tik_inst.BuildCCE(kernel_name=kernel_name, inputs=[src_in_gm], outputs=[dst_out_gm])
